{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698857823865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698857823865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  1 17:57:03 2023 " "Processing started: Wed Nov  1 17:57:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698857823865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857823865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basic_system -c basic_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off basic_system -c basic_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857823866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698857824367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698857824367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/pll/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833889 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/basic_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/basic_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_system-rtl " "Found design unit 1: basic_system-rtl" {  } { { "platform_designer/synthesis/basic_system.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/basic_system.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833892 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_system " "Found entity 1: basic_system" {  } { { "platform_designer/synthesis/basic_system.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/basic_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_irq_mapper " "Found entity 1: basic_system_irq_mapper" {  } { { "platform_designer/synthesis/submodules/basic_system_irq_mapper.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0 " "Found entity 1: basic_system_mm_interconnect_0" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: basic_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: basic_system_mm_interconnect_0_avalon_st_adapter" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: basic_system_mm_interconnect_0_rsp_mux_001" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833921 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_rsp_mux " "Found entity 1: basic_system_mm_interconnect_0_rsp_mux" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: basic_system_mm_interconnect_0_rsp_demux_002" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: basic_system_mm_interconnect_0_cmd_mux_002" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_cmd_mux " "Found entity 1: basic_system_mm_interconnect_0_cmd_mux" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: basic_system_mm_interconnect_0_cmd_demux_001" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_cmd_demux " "Found entity 1: basic_system_mm_interconnect_0_cmd_demux" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833938 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833938 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833938 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833938 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "platform_designer/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "platform_designer/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_004_default_decode" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833955 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router_004 " "Found entity 2: basic_system_mm_interconnect_0_router_004" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_003_default_decode" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833957 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router_003 " "Found entity 2: basic_system_mm_interconnect_0_router_003" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_002_default_decode" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833959 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router_002 " "Found entity 2: basic_system_mm_interconnect_0_router_002" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_001_default_decode" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833960 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router_001 " "Found entity 2: basic_system_mm_interconnect_0_router_001" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel basic_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel basic_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at basic_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698857833962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_mm_interconnect_0_router_default_decode " "Found entity 1: basic_system_mm_interconnect_0_router_default_decode" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833962 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_mm_interconnect_0_router " "Found entity 2: basic_system_mm_interconnect_0_router" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_switches " "Found entity 1: basic_system_switches" {  } { { "platform_designer/synthesis/submodules/basic_system_switches.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2 " "Found entity 1: basic_system_nios2" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_test_bench " "Found entity 1: basic_system_nios2_cpu_test_bench" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_test_bench.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_register_bank_a_module " "Found entity 1: basic_system_nios2_cpu_register_bank_a_module" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "2 basic_system_nios2_cpu_register_bank_b_module " "Found entity 2: basic_system_nios2_cpu_register_bank_b_module" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "3 basic_system_nios2_cpu_nios2_oci_debug " "Found entity 3: basic_system_nios2_cpu_nios2_oci_debug" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_system_nios2_cpu_nios2_oci_break " "Found entity 4: basic_system_nios2_cpu_nios2_oci_break" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "5 basic_system_nios2_cpu_nios2_oci_xbrk " "Found entity 5: basic_system_nios2_cpu_nios2_oci_xbrk" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "6 basic_system_nios2_cpu_nios2_oci_dbrk " "Found entity 6: basic_system_nios2_cpu_nios2_oci_dbrk" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "7 basic_system_nios2_cpu_nios2_oci_itrace " "Found entity 7: basic_system_nios2_cpu_nios2_oci_itrace" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "8 basic_system_nios2_cpu_nios2_oci_td_mode " "Found entity 8: basic_system_nios2_cpu_nios2_oci_td_mode" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "9 basic_system_nios2_cpu_nios2_oci_dtrace " "Found entity 9: basic_system_nios2_cpu_nios2_oci_dtrace" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "10 basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "11 basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "12 basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "13 basic_system_nios2_cpu_nios2_oci_fifo " "Found entity 13: basic_system_nios2_cpu_nios2_oci_fifo" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "14 basic_system_nios2_cpu_nios2_oci_pib " "Found entity 14: basic_system_nios2_cpu_nios2_oci_pib" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "15 basic_system_nios2_cpu_nios2_oci_im " "Found entity 15: basic_system_nios2_cpu_nios2_oci_im" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "16 basic_system_nios2_cpu_nios2_performance_monitors " "Found entity 16: basic_system_nios2_cpu_nios2_performance_monitors" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "17 basic_system_nios2_cpu_nios2_avalon_reg " "Found entity 17: basic_system_nios2_cpu_nios2_avalon_reg" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "18 basic_system_nios2_cpu_ociram_sp_ram_module " "Found entity 18: basic_system_nios2_cpu_ociram_sp_ram_module" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "19 basic_system_nios2_cpu_nios2_ocimem " "Found entity 19: basic_system_nios2_cpu_nios2_ocimem" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "20 basic_system_nios2_cpu_nios2_oci " "Found entity 20: basic_system_nios2_cpu_nios2_oci" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""} { "Info" "ISGN_ENTITY_NAME" "21 basic_system_nios2_cpu " "Found entity 21: basic_system_nios2_cpu" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_debug_slave_wrapper " "Found entity 1: basic_system_nios2_cpu_debug_slave_wrapper" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857833999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857833999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_debug_slave_tck " "Found entity 1: basic_system_nios2_cpu_debug_slave_tck" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_tck.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857834002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857834002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_nios2_cpu_debug_slave_sysclk " "Found entity 1: basic_system_nios2_cpu_debug_slave_sysclk" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857834004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857834004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_OCRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_OCRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_OCRAM " "Found entity 1: basic_system_OCRAM" {  } { { "platform_designer/synthesis/submodules/basic_system_OCRAM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_OCRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857834005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857834005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/basic_system_LEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/basic_system_LEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_system_LEDs " "Found entity 1: basic_system_LEDs" {  } { { "platform_designer/synthesis/submodules/basic_system_LEDs.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857834006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857834006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_entity-behavior " "Found design unit 1: top_level_entity-behavior" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857834007 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_entity " "Found entity 1: top_level_entity" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857834007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857834007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_entity " "Elaborating entity \"top_level_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698857834122 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx top_level_entity.vhd(27) " "VHDL Signal Declaration warning at top_level_entity.vhd(27): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698857834124 "|top_level_entity"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock top_level_entity.vhd(44) " "Verilog HDL or VHDL warning at top_level_entity.vhd(44): object \"pllLock\" assigned a value but never read" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698857834125 "|top_level_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top_level_entity.vhd" "pll_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/pll/pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/pll/pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834209 ""}  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/pll/pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698857834209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857834253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857834253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system basic_system:basic_system_inst " "Elaborating entity \"basic_system\" for hierarchy \"basic_system:basic_system_inst\"" {  } { { "top_level_entity.vhd" "basic_system_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_LEDs basic_system:basic_system_inst\|basic_system_LEDs:leds " "Elaborating entity \"basic_system_LEDs\" for hierarchy \"basic_system:basic_system_inst\|basic_system_LEDs:leds\"" {  } { { "platform_designer/synthesis/basic_system.vhd" "leds" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/basic_system.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_OCRAM basic_system:basic_system_inst\|basic_system_OCRAM:ocram " "Elaborating entity \"basic_system_OCRAM\" for hierarchy \"basic_system:basic_system_inst\|basic_system_OCRAM:ocram\"" {  } { { "platform_designer/synthesis/basic_system.vhd" "ocram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/basic_system.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic_system:basic_system_inst\|basic_system_OCRAM:ocram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic_system:basic_system_inst\|basic_system_OCRAM:ocram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/basic_system_OCRAM.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_OCRAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_OCRAM:ocram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_OCRAM:ocram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/basic_system_OCRAM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_OCRAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_OCRAM:ocram\|altsyncram:the_altsyncram " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_OCRAM:ocram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/SBT_workspace/basic_system/mem_init/basic_system_OCRAM.hex " "Parameter \"init_file\" = \"/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/SBT_workspace/basic_system/mem_init/basic_system_OCRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834341 ""}  } { { "platform_designer/synthesis/submodules/basic_system_OCRAM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_OCRAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698857834341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76p1 " "Found entity 1: altsyncram_76p1" {  } { { "db/altsyncram_76p1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/altsyncram_76p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857834379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857834379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_76p1 basic_system:basic_system_inst\|basic_system_OCRAM:ocram\|altsyncram:the_altsyncram\|altsyncram_76p1:auto_generated " "Elaborating entity \"altsyncram_76p1\" for hierarchy \"basic_system:basic_system_inst\|basic_system_OCRAM:ocram\|altsyncram:the_altsyncram\|altsyncram_76p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2 basic_system:basic_system_inst\|basic_system_nios2:nios2 " "Elaborating entity \"basic_system_nios2\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\"" {  } { { "platform_designer/synthesis/basic_system.vhd" "nios2" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/basic_system.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu " "Elaborating entity \"basic_system_nios2_cpu\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2.v" "cpu" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_test_bench basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_test_bench:the_basic_system_nios2_cpu_test_bench " "Elaborating entity \"basic_system_nios2_cpu_test_bench\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_test_bench:the_basic_system_nios2_cpu_test_bench\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_test_bench" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_register_bank_a_module basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a " "Elaborating entity \"basic_system_nios2_cpu_register_bank_a_module\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "basic_system_nios2_cpu_register_bank_a" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834722 ""}  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698857834722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/altsyncram_vlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857834763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857834763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_a_module:basic_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_register_bank_b_module basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_b_module:basic_system_nios2_cpu_register_bank_b " "Elaborating entity \"basic_system_nios2_cpu_register_bank_b_module\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_register_bank_b_module:basic_system_nios2_cpu_register_bank_b\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "basic_system_nios2_cpu_register_bank_b" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_debug basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_debug\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_debug" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857834842 ""}  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698857834842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_break basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_break:the_basic_system_nios2_cpu_nios2_oci_break " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_break\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_break:the_basic_system_nios2_cpu_nios2_oci_break\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_break" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_xbrk basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_xbrk:the_basic_system_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_xbrk:the_basic_system_nios2_cpu_nios2_oci_xbrk\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_xbrk" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_dbrk basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dbrk:the_basic_system_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dbrk:the_basic_system_nios2_cpu_nios2_oci_dbrk\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_dbrk" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_itrace basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_itrace:the_basic_system_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_itrace\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_itrace:the_basic_system_nios2_cpu_nios2_oci_itrace\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_itrace" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_dtrace basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dtrace:the_basic_system_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dtrace:the_basic_system_nios2_cpu_nios2_oci_dtrace\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_dtrace" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857834936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_td_mode basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dtrace:the_basic_system_nios2_cpu_nios2_oci_dtrace\|basic_system_nios2_cpu_nios2_oci_td_mode:basic_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_dtrace:the_basic_system_nios2_cpu_nios2_oci_dtrace\|basic_system_nios2_cpu_nios2_oci_td_mode:basic_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "basic_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_fifo basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_fifo\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_fifo:the_basic_system_nios2_cpu_nios2_oci_fifo\|basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_pib basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_pib:the_basic_system_nios2_cpu_nios2_oci_pib " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_pib\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_pib:the_basic_system_nios2_cpu_nios2_oci_pib\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_pib" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_oci_im basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_im:the_basic_system_nios2_cpu_nios2_oci_im " "Elaborating entity \"basic_system_nios2_cpu_nios2_oci_im\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_im:the_basic_system_nios2_cpu_nios2_oci_im\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_oci_im" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_avalon_reg basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_avalon_reg:the_basic_system_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"basic_system_nios2_cpu_nios2_avalon_reg\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_avalon_reg:the_basic_system_nios2_cpu_nios2_avalon_reg\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_avalon_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_nios2_ocimem basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem " "Elaborating entity \"basic_system_nios2_cpu_nios2_ocimem\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_nios2_ocimem" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_ociram_sp_ram_module basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram " "Elaborating entity \"basic_system_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "basic_system_nios2_cpu_ociram_sp_ram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835128 ""}  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698857835128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857835169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857835169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_ocimem:the_basic_system_nios2_cpu_nios2_ocimem\|basic_system_nios2_cpu_ociram_sp_ram_module:basic_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_debug_slave_wrapper basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"basic_system_nios2_cpu_debug_slave_wrapper\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "the_basic_system_nios2_cpu_debug_slave_wrapper" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_debug_slave_tck basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|basic_system_nios2_cpu_debug_slave_tck:the_basic_system_nios2_cpu_debug_slave_tck " "Elaborating entity \"basic_system_nios2_cpu_debug_slave_tck\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|basic_system_nios2_cpu_debug_slave_tck:the_basic_system_nios2_cpu_debug_slave_tck\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "the_basic_system_nios2_cpu_debug_slave_tck" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_nios2_cpu_debug_slave_sysclk basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|basic_system_nios2_cpu_debug_slave_sysclk:the_basic_system_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"basic_system_nios2_cpu_debug_slave_sysclk\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|basic_system_nios2_cpu_debug_slave_sysclk:the_basic_system_nios2_cpu_debug_slave_sysclk\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "the_basic_system_nios2_cpu_debug_slave_sysclk" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "basic_system_nios2_cpu_debug_slave_phy" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\"" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698857835363 ""}  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698857835363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835364 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_debug_slave_wrapper:the_basic_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:basic_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_switches basic_system:basic_system_inst\|basic_system_switches:switches " "Elaborating entity \"basic_system_switches\" for hierarchy \"basic_system:basic_system_inst\|basic_system_switches:switches\"" {  } { { "platform_designer/synthesis/basic_system.vhd" "switches" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/basic_system.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"basic_system_mm_interconnect_0\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform_designer/synthesis/basic_system.vhd" "mm_interconnect_0" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/basic_system.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857835819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_s1_translator\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "ocram_s1_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "switches_s1_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_debug_mem_slave_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "nios2_debug_mem_slave_agent_rsp_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ocram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ocram_s1_agent\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "ocram_s1_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ocram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ocram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "ocram_s1_agent_rsp_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router:router " "Elaborating entity \"basic_system_mm_interconnect_0_router\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router:router\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "router" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router:router\|basic_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router:router\|basic_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"basic_system_mm_interconnect_0_router_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_001:router_001\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "router_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_001_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_001:router_001\|basic_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_001:router_001\|basic_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_002 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"basic_system_mm_interconnect_0_router_002\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_002:router_002\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "router_002" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_002_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_002:router_002\|basic_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_002:router_002\|basic_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_003 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"basic_system_mm_interconnect_0_router_003\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_003:router_003\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "router_003" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_003_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_003:router_003\|basic_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_003:router_003\|basic_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_004 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"basic_system_mm_interconnect_0_router_004\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_004:router_004\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "router_004" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_router_004_default_decode basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_004:router_004\|basic_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"basic_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_router_004:router_004\|basic_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ocram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ocram_s1_burst_adapter\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "ocram_s1_burst_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ocram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ocram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_cmd_demux basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"basic_system_mm_interconnect_0_cmd_demux\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_cmd_demux_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"basic_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_cmd_mux basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"basic_system_mm_interconnect_0_cmd_mux\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_cmd_mux_002 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"basic_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_rsp_demux_002 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"basic_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_rsp_mux basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"basic_system_mm_interconnect_0_rsp_mux\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_rsp_mux_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"basic_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ocram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ocram_s1_rsp_width_adapter\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "ocram_s1_rsp_width_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698857836476 "|top_level_entity|basic_system:basic_system_inst|basic_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ocram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698857836477 "|top_level_entity|basic_system:basic_system_inst|basic_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ocram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698857836477 "|top_level_entity|basic_system:basic_system_inst|basic_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ocram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ocram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ocram_s1_cmd_width_adapter\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "ocram_s1_cmd_width_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_avalon_st_adapter basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"basic_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_avalon_st_adapter_001 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"basic_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0.v" 2023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"basic_system:basic_system_inst\|basic_system_mm_interconnect_0:mm_interconnect_0\|basic_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_system_irq_mapper basic_system:basic_system_inst\|basic_system_irq_mapper:irq_mapper " "Elaborating entity \"basic_system_irq_mapper\" for hierarchy \"basic_system:basic_system_inst\|basic_system_irq_mapper:irq_mapper\"" {  } { { "platform_designer/synthesis/basic_system.vhd" "irq_mapper" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/basic_system.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller basic_system:basic_system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"basic_system:basic_system_inst\|altera_reset_controller:rst_controller\"" {  } { { "platform_designer/synthesis/basic_system.vhd" "rst_controller" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/basic_system.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857836614 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698857837763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.01.17:57:22 Progress: Loading sld630c7cc1/alt_sld_fab_wrapper_hw.tcl " "2023.11.01.17:57:22 Progress: Loading sld630c7cc1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857842020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857844934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857845088 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857846447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857846695 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857846930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857847158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857847163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857847164 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698857847834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld630c7cc1/alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/ip/sld630c7cc1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857848194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857848194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857848345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857848345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857848346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857848346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857848475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857848475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857848624 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857848624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857848624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/ip/sld630c7cc1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698857848761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857848761 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698857853003 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[0\] " "bidirectional pin \"lsasBus\[0\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[1\] " "bidirectional pin \"lsasBus\[1\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[2\] " "bidirectional pin \"lsasBus\[2\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[3\] " "bidirectional pin \"lsasBus\[3\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[4\] " "bidirectional pin \"lsasBus\[4\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[5\] " "bidirectional pin \"lsasBus\[5\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[6\] " "bidirectional pin \"lsasBus\[6\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[7\] " "bidirectional pin \"lsasBus\[7\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[8\] " "bidirectional pin \"lsasBus\[8\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[9\] " "bidirectional pin \"lsasBus\[9\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[10\] " "bidirectional pin \"lsasBus\[10\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[11\] " "bidirectional pin \"lsasBus\[11\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[12\] " "bidirectional pin \"lsasBus\[12\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[13\] " "bidirectional pin \"lsasBus\[13\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[14\] " "bidirectional pin \"lsasBus\[14\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[15\] " "bidirectional pin \"lsasBus\[15\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[16\] " "bidirectional pin \"lsasBus\[16\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[17\] " "bidirectional pin \"lsasBus\[17\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[18\] " "bidirectional pin \"lsasBus\[18\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[19\] " "bidirectional pin \"lsasBus\[19\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[20\] " "bidirectional pin \"lsasBus\[20\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[21\] " "bidirectional pin \"lsasBus\[21\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[22\] " "bidirectional pin \"lsasBus\[22\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[23\] " "bidirectional pin \"lsasBus\[23\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[24\] " "bidirectional pin \"lsasBus\[24\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[25\] " "bidirectional pin \"lsasBus\[25\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[26\] " "bidirectional pin \"lsasBus\[26\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[27\] " "bidirectional pin \"lsasBus\[27\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[28\] " "bidirectional pin \"lsasBus\[28\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[29\] " "bidirectional pin \"lsasBus\[29\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[30\] " "bidirectional pin \"lsasBus\[30\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[31\] " "bidirectional pin \"lsasBus\[31\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1698857853120 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1698857853120 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 2899 -1 0 } } { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 3521 -1 0 } } { "platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698857853136 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698857853136 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698857854172 "|top_level_entity|mcuUartRx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698857854172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857854427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698857856377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/output_files/basic_system.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/output_files/basic_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857856888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698857860046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698857860046 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698857860332 "|top_level_entity|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698857860332 "|top_level_entity|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698857860332 "|top_level_entity|mcuI2cScl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698857860332 "|top_level_entity|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698857860332 "|top_level_entity|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698857860332 "|top_level_entity|switches[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698857860332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1773 " "Implemented 1773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698857860333 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698857860333 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698857860333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1604 " "Implemented 1604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698857860333 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698857860333 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1698857860333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698857860333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698857860376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  1 17:57:40 2023 " "Processing ended: Wed Nov  1 17:57:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698857860376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698857860376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698857860376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698857860376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698857862078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698857862078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  1 17:57:41 2023 " "Processing started: Wed Nov  1 17:57:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698857862078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698857862078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off basic_system -c basic_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off basic_system -c basic_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698857862078 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698857862156 ""}
{ "Info" "0" "" "Project  = basic_system" {  } {  } 0 0 "Project  = basic_system" 0 0 "Fitter" 0 0 1698857862157 ""}
{ "Info" "0" "" "Revision = basic_system" {  } {  } 0 0 "Revision = basic_system" 0 0 "Fitter" 0 0 1698857862157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698857862258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698857862258 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "basic_system 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"basic_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698857862276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698857862349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698857862349 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 10 1 0 0 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 1682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1698857862414 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 1682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698857862414 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698857862571 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698857862579 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698857862875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698857862875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698857862875 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698857862875 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 5315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698857862887 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 5317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698857862887 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698857862887 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698857862887 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698857862887 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698857862891 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698857863004 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698857863984 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698857863984 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698857863984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698857863984 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698857863984 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1698857863984 ""}
{ "Info" "ISTA_SDC_FOUND" "platform_designer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'platform_designer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698857864005 ""}
{ "Info" "ISTA_SDC_FOUND" "platform_designer/synthesis/submodules/basic_system_nios2_cpu.sdc " "Reading SDC File: 'platform_designer/synthesis/submodules/basic_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698857864020 ""}
{ "Info" "ISTA_SDC_FOUND" "basic_system.sdc " "Reading SDC File: 'basic_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698857864039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "basic_system.sdc 8 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at basic_system.sdc(8): myAltPll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698857864040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "basic_system.sdc 8 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at basic_system.sdc(8): myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698857864040 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock basic_system.sdc 8 Argument <targets> is an empty collection " "Ignored create_generated_clock at basic_system.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{mainClk\} \[get_pins \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{mainClk\} \[get_pins \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698857864041 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698857864041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock basic_system.sdc 8 Argument -source is an empty collection " "Ignored create_generated_clock at basic_system.sdc(8): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698857864041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698857864041 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698857864066 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1698857864069 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1698857864069 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698857864095 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698857864095 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698857864095 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698857864095 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      mainClk " " 100.000      mainClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698857864095 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698857864095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698857864453 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 1682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698857864453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698857864453 ""}  } { { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 4908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698857864453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698857864453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 2089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698857864453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|W_rf_wren " "Destination node basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|W_rf_wren" {  } { { "platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/basic_system_nios2_cpu.v" 3472 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 1554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698857864453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "basic_system:basic_system_inst\|basic_system_nios2:nios2\|basic_system_nios2_cpu:cpu\|basic_system_nios2_cpu_nios2_oci:the_basic_system_nios2_cpu_nios2_oci\|basic_system_nios2_cpu_nios2_oci_debug:the_basic_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698857864453 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698857864453 ""}  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698857864453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node basic_system:basic_system_inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698857864453 ""}  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 3031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698857864453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698857865002 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698857865006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698857865007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698857865013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698857865020 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698857865032 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698857865032 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698857865038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698857865214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698857865221 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698857865221 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698857865563 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698857865579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698857867029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698857867666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698857867709 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698857868584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698857868584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698857869148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698857871254 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698857871254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698857871526 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1698857871526 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698857871526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698857871527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698857871712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698857871737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698857872142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698857872143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698857872637 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698857873893 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVCMOS 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVCMOS at 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1698857874444 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "45 Cyclone 10 LP " "45 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "slowClk 3.3-V LVCMOS 23 " "Pin slowClk uses I/O standard 3.3-V LVCMOS at 23" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { slowClk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "slowClk" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuUartTx 3.3-V LVCMOS 10 " "Pin mcuUartTx uses I/O standard 3.3-V LVCMOS at 10" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuUartTx } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuUartTx" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVCMOS 59 " "Pin switches\[4\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVCMOS 60 " "Pin switches\[5\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVCMOS 65 " "Pin switches\[6\] uses I/O standard 3.3-V LVCMOS at 65" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cSda 3.3-V LVCMOS 7 " "Pin mcuI2cSda uses I/O standard 3.3-V LVCMOS at 7" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[0\] 3.3-V LVCMOS 76 " "Pin lsasBus\[0\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[1\] 3.3-V LVCMOS 77 " "Pin lsasBus\[1\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[2\] 3.3-V LVCMOS 80 " "Pin lsasBus\[2\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[3\] 3.3-V LVCMOS 83 " "Pin lsasBus\[3\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[4\] 3.3-V LVCMOS 85 " "Pin lsasBus\[4\] uses I/O standard 3.3-V LVCMOS at 85" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[5\] 3.3-V LVCMOS 86 " "Pin lsasBus\[5\] uses I/O standard 3.3-V LVCMOS at 86" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[6\] 3.3-V LVCMOS 87 " "Pin lsasBus\[6\] uses I/O standard 3.3-V LVCMOS at 87" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[7\] 3.3-V LVCMOS 98 " "Pin lsasBus\[7\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[8\] 3.3-V LVCMOS 99 " "Pin lsasBus\[8\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[9\] 3.3-V LVCMOS 100 " "Pin lsasBus\[9\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[10\] 3.3-V LVCMOS 101 " "Pin lsasBus\[10\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[11\] 3.3-V LVCMOS 103 " "Pin lsasBus\[11\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[12\] 3.3-V LVCMOS 105 " "Pin lsasBus\[12\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[13\] 3.3-V LVCMOS 106 " "Pin lsasBus\[13\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[14\] 3.3-V LVCMOS 111 " "Pin lsasBus\[14\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[15\] 3.3-V LVCMOS 112 " "Pin lsasBus\[15\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[16\] 3.3-V LVCMOS 113 " "Pin lsasBus\[16\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[17\] 3.3-V LVCMOS 114 " "Pin lsasBus\[17\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[18\] 3.3-V LVCMOS 115 " "Pin lsasBus\[18\] uses I/O standard 3.3-V LVCMOS at 115" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[19\] 3.3-V LVCMOS 119 " "Pin lsasBus\[19\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[20\] 3.3-V LVCMOS 120 " "Pin lsasBus\[20\] uses I/O standard 3.3-V LVCMOS at 120" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[21\] 3.3-V LVCMOS 121 " "Pin lsasBus\[21\] uses I/O standard 3.3-V LVCMOS at 121" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[22\] 3.3-V LVCMOS 125 " "Pin lsasBus\[22\] uses I/O standard 3.3-V LVCMOS at 125" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[23\] 3.3-V LVCMOS 132 " "Pin lsasBus\[23\] uses I/O standard 3.3-V LVCMOS at 132" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[24\] 3.3-V LVCMOS 133 " "Pin lsasBus\[24\] uses I/O standard 3.3-V LVCMOS at 133" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[25\] 3.3-V LVCMOS 135 " "Pin lsasBus\[25\] uses I/O standard 3.3-V LVCMOS at 135" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[26\] 3.3-V LVCMOS 136 " "Pin lsasBus\[26\] uses I/O standard 3.3-V LVCMOS at 136" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[27\] 3.3-V LVCMOS 137 " "Pin lsasBus\[27\] uses I/O standard 3.3-V LVCMOS at 137" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[28\] 3.3-V LVCMOS 141 " "Pin lsasBus\[28\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[29\] 3.3-V LVCMOS 142 " "Pin lsasBus\[29\] uses I/O standard 3.3-V LVCMOS at 142" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[30\] 3.3-V LVCMOS 143 " "Pin lsasBus\[30\] uses I/O standard 3.3-V LVCMOS at 143" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[31\] 3.3-V LVCMOS 144 " "Pin lsasBus\[31\] uses I/O standard 3.3-V LVCMOS at 144" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS 24 " "Pin reset uses I/O standard 3.3-V LVCMOS at 24" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { reset } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mainClk 3.3-V LVCMOS 22 " "Pin mainClk uses I/O standard 3.3-V LVCMOS at 22" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mainClk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mainClk" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVCMOS 46 " "Pin switches\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVCMOS 49 " "Pin switches\[1\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVCMOS 50 " "Pin switches\[2\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVCMOS 51 " "Pin switches\[3\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVCMOS 66 " "Pin switches\[7\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874444 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1698857874444 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVCMOS 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVCMOS at 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698857874446 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1698857874446 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "33 " "Following 33 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuI2cSda a permanently disabled " "Pin mcuI2cSda has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[0\] a permanently disabled " "Pin lsasBus\[0\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[1\] a permanently disabled " "Pin lsasBus\[1\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[2\] a permanently disabled " "Pin lsasBus\[2\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[3\] a permanently disabled " "Pin lsasBus\[3\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[4\] a permanently disabled " "Pin lsasBus\[4\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[5\] a permanently disabled " "Pin lsasBus\[5\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[6\] a permanently disabled " "Pin lsasBus\[6\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[7\] a permanently disabled " "Pin lsasBus\[7\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[8\] a permanently disabled " "Pin lsasBus\[8\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[9\] a permanently disabled " "Pin lsasBus\[9\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[10\] a permanently disabled " "Pin lsasBus\[10\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[11\] a permanently disabled " "Pin lsasBus\[11\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[12\] a permanently disabled " "Pin lsasBus\[12\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[13\] a permanently disabled " "Pin lsasBus\[13\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[14\] a permanently disabled " "Pin lsasBus\[14\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[15\] a permanently disabled " "Pin lsasBus\[15\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[16\] a permanently disabled " "Pin lsasBus\[16\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[17\] a permanently disabled " "Pin lsasBus\[17\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[18\] a permanently disabled " "Pin lsasBus\[18\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[19\] a permanently disabled " "Pin lsasBus\[19\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[20\] a permanently disabled " "Pin lsasBus\[20\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[21\] a permanently disabled " "Pin lsasBus\[21\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[22\] a permanently disabled " "Pin lsasBus\[22\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[23\] a permanently disabled " "Pin lsasBus\[23\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[24\] a permanently disabled " "Pin lsasBus\[24\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[25\] a permanently disabled " "Pin lsasBus\[25\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[26\] a permanently disabled " "Pin lsasBus\[26\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[27\] a permanently disabled " "Pin lsasBus\[27\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[28\] a permanently disabled " "Pin lsasBus\[28\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[29\] a permanently disabled " "Pin lsasBus\[29\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[30\] a permanently disabled " "Pin lsasBus\[30\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[31\] a permanently disabled " "Pin lsasBus\[31\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/top_level_entity.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698857874446 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1698857874446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/output_files/basic_system.fit.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/output_files/basic_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698857874648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698857875389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  1 17:57:55 2023 " "Processing ended: Wed Nov  1 17:57:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698857875389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698857875389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698857875389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698857875389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698857877469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698857877470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  1 17:57:57 2023 " "Processing started: Wed Nov  1 17:57:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698857877470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698857877470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off basic_system -c basic_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off basic_system -c basic_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698857877470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698857877895 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698857880754 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698857880805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698857881348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  1 17:58:01 2023 " "Processing ended: Wed Nov  1 17:58:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698857881348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698857881348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698857881348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698857881348 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698857882217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698857883123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698857883123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  1 17:58:02 2023 " "Processing started: Wed Nov  1 17:58:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698857883123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698857883123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta basic_system -c basic_system " "Command: quartus_sta basic_system -c basic_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698857883124 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698857883164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698857883384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698857883384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857883500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857883501 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698857883957 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698857883957 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698857883957 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698857883957 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698857883957 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1698857883957 ""}
{ "Info" "ISTA_SDC_FOUND" "platform_designer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'platform_designer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698857883970 ""}
{ "Info" "ISTA_SDC_FOUND" "platform_designer/synthesis/submodules/basic_system_nios2_cpu.sdc " "Reading SDC File: 'platform_designer/synthesis/submodules/basic_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698857883985 ""}
{ "Info" "ISTA_SDC_FOUND" "basic_system.sdc " "Reading SDC File: 'basic_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698857884000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "basic_system.sdc 8 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at basic_system.sdc(8): myAltPll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698857884002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "basic_system.sdc 8 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at basic_system.sdc(8): myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698857884003 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock basic_system.sdc 8 Argument <targets> is an empty collection " "Ignored create_generated_clock at basic_system.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{mainClk\} \[get_pins \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{mainClk\} \[get_pins \{myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698857884004 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698857884004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock basic_system.sdc 8 Argument -source is an empty collection " "Ignored create_generated_clock at basic_system.sdc(8): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/basic_system.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698857884005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1698857884005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698857884036 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1698857884037 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698857884037 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698857884067 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698857884081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.220 " "Worst-case setup slack is 46.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.220               0.000 altera_reserved_tck  " "   46.220               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   87.536               0.000 mainClk  " "   87.536               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857884111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 mainClk  " "    0.454               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857884119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.349 " "Worst-case recovery slack is 95.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.349               0.000 mainClk  " "   95.349               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.111               0.000 altera_reserved_tck  " "   97.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857884128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.310 " "Worst-case removal slack is 1.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.310               0.000 altera_reserved_tck  " "    1.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.960               0.000 mainClk  " "    3.960               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857884134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.445 " "Worst-case minimum pulse width slack is 49.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.445               0.000 altera_reserved_tck  " "   49.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.554               0.000 mainClk  " "   49.554               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857884138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857884138 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857884198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857884198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857884198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.143 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.143" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857884198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.685 ns " "Worst Case Available Settling Time: 196.685 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857884198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857884198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857884198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857884198 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698857884198 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698857884204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698857884246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698857885058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698857885281 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1698857885282 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698857885282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.592 " "Worst-case setup slack is 46.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.592               0.000 altera_reserved_tck  " "   46.592               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.129               0.000 mainClk  " "   88.129               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 mainClk  " "    0.402               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.720 " "Worst-case recovery slack is 95.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.720               0.000 mainClk  " "   95.720               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.263               0.000 altera_reserved_tck  " "   97.263               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.211 " "Worst-case removal slack is 1.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211               0.000 altera_reserved_tck  " "    1.211               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.549               0.000 mainClk  " "    3.549               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.321 " "Worst-case minimum pulse width slack is 49.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.321               0.000 altera_reserved_tck  " "   49.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.553               0.000 mainClk  " "   49.553               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885366 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.143 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.143" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.936 ns " "Worst Case Available Settling Time: 196.936 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885436 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698857885436 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698857885446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698857885681 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1698857885682 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698857885682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.724 " "Worst-case setup slack is 48.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.724               0.000 altera_reserved_tck  " "   48.724               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.533               0.000 mainClk  " "   94.533               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 mainClk  " "    0.162               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.810 " "Worst-case recovery slack is 97.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.810               0.000 mainClk  " "   97.810               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.706               0.000 altera_reserved_tck  " "   98.706               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.554 " "Worst-case removal slack is 0.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 altera_reserved_tck  " "    0.554               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.798               0.000 mainClk  " "    1.798               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.136 " "Worst-case minimum pulse width slack is 49.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.136               0.000 mainClk  " "   49.136               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.289               0.000 altera_reserved_tck  " "   49.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698857885764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698857885764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.143 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.143" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.568 ns " "Worst Case Available Settling Time: 198.568 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698857885853 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698857885853 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698857886384 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698857886384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698857886500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  1 17:58:06 2023 " "Processing ended: Wed Nov  1 17:58:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698857886500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698857886500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698857886500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698857886500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698857888319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698857888319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  1 17:58:08 2023 " "Processing started: Wed Nov  1 17:58:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698857888319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698857888319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off basic_system -c basic_system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off basic_system -c basic_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698857888319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698857888709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "basic_system.vho /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/netlist// simulation " "Generated file basic_system.vho in folder \"/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/netlist//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698857889677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698857891053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  1 17:58:11 2023 " "Processing ended: Wed Nov  1 17:58:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698857891053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698857891053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698857891053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698857891053 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus Prime Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698857891815 ""}
