#
# Timing constraints for psd_fpga
#







set_property DRIVE 12 [get_ports intx_out]
set_property PULLTYPE PULLDOWN [get_ports intx_out]
