#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 18 11:39:44 2025
# Process ID: 28248
# Current directory: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33164 C:\Xilinx_Travail\App3\Prob\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.xpr
# Log file: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/vivado.log
# Journal file: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.xpr
INFO: [Project 1-313] Project file moved from 'C:/Ecole/S4/S4_APP3/mips32_unicycle_reference' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.gen/sources_1', nor could it be found using path 'C:/Ecole/S4/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 1115.695 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Check_Minv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:34]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:35]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:36]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Check_Minv [check_minv_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 18 11:47:02 2025...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1115.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Failure: mauvais alignement de l'adresse pour une ecriture large
Time: 595 ns  Iteration: 1  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_MemDonnees/line__115  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd
$finish called at time : 595 ns : File "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" Line 119
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.695 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1115.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Check_Minv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:34]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:35]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:36]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Check_Minv [check_minv_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 18 11:52:04 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Failure: mauvais alignement de l'adresse pour une ecriture large
Time: 595 ns  Iteration: 1  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_MemDonnees/line__115  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd
$finish called at time : 595 ns : File "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" Line 119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1115.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Check_Minv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:34]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:35]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:36]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Check_Minv [check_minv_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 18 11:58:41 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.695 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1115.695 ; gain = 0.000
run 1000 us
$stop called at time : 1340 ns : File "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Check_Minv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1165.945 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:34]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:35]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:36]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Check_Minv [check_minv_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1165.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1165.945 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1165.945 ; gain = 0.000
run all
$stop called at time : 1340 ns : File "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
save_wave_config {C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Check_Minv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:34]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:35]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:36]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Check_Minv [check_minv_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 18 12:38:46 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.348 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1311.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.348 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Check_Minv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:34]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:35]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:36]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_veca' [C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/new/Check_Minv.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Check_Minv [check_minv_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 18 12:41:08 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
$stop called at time : 210 ns : File "C:/Xilinx_Travail/App3/Prob/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.348 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1311.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.348 ; gain = 0.000
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 18 12:44:33 2025...
