$date
  Sun Sep 20 12:41:27 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_gray $end
$var reg 4 ! input[3:0] $end
$var reg 4 " output[3:0] $end
$scope module uut $end
$var reg 4 # b[3:0] $end
$var reg 4 $ y[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000 "
b0000 #
b0000 $
#100000000
b0001 !
b0001 "
b0001 #
b0001 $
#200000000
b0010 !
b0011 "
b0010 #
b0011 $
#300000000
b0011 !
b0010 "
b0011 #
b0010 $
#400000000
b0100 !
b0110 "
b0100 #
b0110 $
#500000000
b0101 !
b0111 "
b0101 #
b0111 $
#600000000
b0110 !
b0101 "
b0110 #
b0101 $
#700000000
b0111 !
b0100 "
b0111 #
b0100 $
#800000000
b1000 !
b1100 "
b1000 #
b1100 $
#900000000
b1001 !
b1101 "
b1001 #
b1101 $
#1000000000
b1010 !
b1111 "
b1010 #
b1111 $
#1100000000
b1011 !
b1110 "
b1011 #
b1110 $
#1200000000
b1100 !
b1010 "
b1100 #
b1010 $
#1300000000
b1101 !
b1011 "
b1101 #
b1011 $
#1400000000
b1110 !
b1001 "
b1110 #
b1001 $
#1500000000
b1111 !
b1000 "
b1111 #
b1000 $
#1600000000
