[
	{
		"original_line": "    $display("Range specification error.  vin_max = (%E) less than vin_min = (%E).\n", vin_max, vin_min );", 
		"bug_line": "    $display("Range specification error.  vin_max = (%E) less than vin_min = (%E).\n", vin_max vin_min );",
		"error_description": "Missing comma between arguments 'vin_max' and 'vin_min', resulting in two adjacent expressions without an operator or separator."
	},
	{
		"original_line": "parameter real vin_min = 1;", 
		"bug_line": "paramter real vin_min = 1;",
		"error_description": "Misspelled keyword 'paramter' instead of 'parameter'"
	},
	{
		"original_line": "            $finish;", 
		"bug_line": "            finish;",
		"error_description": "System task names must begin with '$'. 'finish' is interpreted as an undeclared identifier instead of the $finish system task."
	},
	{
		"original_line": "vin_adjusted = (vin_val - vin_offset) / vin_scale;", 
		"bug_line": "vin_adjusted = (vin_val - vin_offset) / vin_scale",
		"error_description": "Missing semicolon at the end of the assignment statement, which is required to terminate Verilog-A statements."
	},
	{
		"original_line": "   real vin_scale;", 
		"bug_line": "   real vin_scale",
		"error_description": "Missing semicolon at the end of the variable declaration, which is required in Verilog-A syntax for statement termination."
	},
	{
		"original_line": "      vin_val = vin_val < vin_min ? vin_min : vin_val;", 
		"bug_line": "      vin_val = vin_val < vin_min ? vin_min vin_val;",
		"error_description": "Missing colon in ternary operator (?: requires format: condition ? true_expr : false_expr)"
	},
	{
		"original_line": "parameter real f_carrier = 1M;", 
		"bug_line": "parameter real f_carrier = 1 M;",
		"error_description": "Space inserted between '1' and 'M' creates invalid tokenization (1 and M are separate tokens), breaking the real number literal syntax where '1M' must be a single token."
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout);",
		"error_description": "Unmatched closing parenthesis creates a syntax error as there is no corresponding opening parenthesis in the declaration."
	},
	{
		"original_line": "phase_lin = w_carrier * $abstime;", 
		"bug_line": "phase_lin = w_carrier * $abstime",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the next token 'num_cycles' becomes unexpected."
	},
	{
		"original_line": "      phase_nonlin = phase_max * vin_adjusted;", 
		"bug_line": "      phase_nonlin = phase_max * vin_adjusted",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "$display("Range specification error.  vin_max = (%E) less than vin_min = (%E).\n", vin_max, vin_min );", 
		"bug_line": "$display("Range specification error.  vin_max = (%E) less than vin_min = (%E).\n", vin_max, vin_min )",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "phase_lin = w_carrier * $abstime;", 
		"bug_line": "phase_lin = w_carrier * $abstime",
		"error_description": "Missing semicolon at end of statement, causing syntax error due to unterminated assignment."
	},
	{
		"original_line": "parameter real vin_min = 1;", 
		"bug_line": "parameter real vin_min : 1;",
		"error_description": "Used colon ':' instead of equal sign '=' for parameter assignment, causing invalid assignment syntax."
	},
	{
		"original_line": "              $bound_step (0.04 / f_carrier);", 
		"bug_line": "              $bound_step (0.04 / f_carrier;",
		"error_description": "Missing closing parenthesis for the system task argument list"
	},
	{
		"original_line": "   real vin_scale;", 
		"bug_line": "   real vin_scale",
		"error_description": "Missing semicolon at the end of the variable declaration statement, causing a syntax error as the next token 'real' becomes unexpected."
	},
	{
		"original_line": "integer num_cycles;		// number of cycles in linear phase component", 
		"bug_line": "integer num_cycles		// number of cycles in linear phase component",
		"error_description": "Missing semicolon at the end of the integer variable declaration"
	},
	{
		"original_line": "    $finish;", 
		"bug_line": "    $finish)",
		"error_description": "Mismatched closing parenthesis ')' instead of required semicolon ';' to terminate the system task call."
	},
	{
		"original_line": "   real phase_lin;		// w_carrier*time component of phase", 
		"bug_line": "   real phase_lin		// w_carrier*time component of phase",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "module pm_modulator(vin, vout);", 
		"bug_line": "moduel pm_modulator(vin, vout);",
		"error_description": "Misspelled keyword 'module' as 'moduel' causes unrecognized declaration statement"
	},
	{
		"original_line": "   w_carrier  = (2*`PI*f_carrier);", 
		"bug_line": "   w_carrier  = (2*`PI*f_carrier)",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error in VerilogA where all statements must be properly terminated."
	}
]