#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct 16 18:20:41 2023
# Process ID: 32504
# Current directory: D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33816 D:\campus\courses\TA-ECE37000J\VE370\lab\lab3_report\lab3_test\lab3_test.xpr
# Log file: D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/vivado.log
# Journal file: D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test\vivado.jou
# Running On: DESKTOP-NLBNSIA, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34138 MB
#-----------------------------------------------------------
start_gui
open_project D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_Vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1455.574 ; gain = 258.613
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: SingleCycleProcessor
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2249.992 ; gain = 393.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SingleCycleProcessor' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstMem' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'D:/campus/VE370/lab/lab3_test/Test.txt'; please make sure the file is added to project and has read permission, ignoring [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:31]
INFO: [Synth 8-6155] done synthesizing module 'InstMem' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUctrl' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/ALUctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUctrl' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/ALUctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/Mux.v:23]
INFO: [Synth 8-226] default block is never used [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/Mux.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/Shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/Shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SingleCycleProcessor' (0#1) [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-3848] Net regs in module/entity InstMem does not have driver. [D:/campus/courses/TA-ECE37000J/VE370/lab/lab3_report/lab3_test/lab3_test.srcs/sources_1/new/InstMem.v:27]
WARNING: [Synth 8-4767] Trying to implement RAM 'regs_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regs_reg" dissolved into registers
WARNING: [Synth 8-7129] Port in[31] in module Shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[31] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[30] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[29] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[28] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[27] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[26] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[25] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[24] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[23] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[22] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[21] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[20] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[19] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[18] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[17] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[16] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[15] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[14] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[13] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[12] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[11] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[10] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[9] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[8] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[7] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[1] in module InstMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[0] in module InstMem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2380.758 ; gain = 523.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2380.758 ; gain = 523.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2380.758 ; gain = 523.805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2380.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2505.910 ; gain = 648.957
28 Infos, 48 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2505.910 ; gain = 992.996
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 23:09:37 2023...
