{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667239295117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667239295118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 19:01:34 2022 " "Processing started: Mon Oct 31 19:01:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667239295118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239295118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mc2 -c mc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mc2 -c mc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239295118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667239295300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667239295300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "joydecoder_neptuno.v 1 1 " "Found 1 design units, including 1 entities, in source file joydecoder_neptuno.v" { { "Info" "ISGN_ENTITY_NAME" "1 joydecoder " "Found entity 1: joydecoder" {  } { { "joydecoder_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/joydecoder_neptuno.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_joystick_atari.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd_joystick_atari.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kbd_Joystick_atari-Behavioral " "Found design unit 1: Kbd_Joystick_atari-Behavioral" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kbd_Joystick_atari " "Found entity 1: Kbd_Joystick_atari" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "../../src/scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/scandoubler.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/video.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/video.v" { { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "../../src/video.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/video.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/rgb_mist.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/rgb_mist.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_mist " "Found entity 1: rgb_mist" {  } { { "../../src/rgb_mist.sv" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/rgb_mist.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "../../src/lfsr.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/cos.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/cos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cos " "Found entity 1: cos" {  } { { "../../src/cos.sv" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/cos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/common/io_ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/common/io_ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_keyboard-Behavioral " "Found design unit 1: io_ps2_keyboard-Behavioral" {  } { { "../../../common/io_ps2_keyboard.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/common/io_ps2_keyboard.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305724 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_keyboard " "Found entity 1: io_ps2_keyboard" {  } { { "../../../common/io_ps2_keyboard.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/common/io_ps2_keyboard.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/common/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/common/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../../../common/debounce.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/common/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305725 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../../common/debounce.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/common/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_info.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_info.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_info-rtl " "Found design unit 1: core_info-rtl" {  } { { "../../src/core_info.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_info.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305725 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_info " "Found entity 1: core_info" {  } { { "../../src/core_info.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_info.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "osd.sv(136) " "Verilog HDL information at osd.sv(136): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/osd.sv" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/osd.sv" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1667239305726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/osd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/osd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "../../src/osd.sv" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/osd.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-rtl " "Found design unit 1: encoder-rtl" {  } { { "../../src/hdmi/encoder.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/encoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305727 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../../src/hdmi/encoder.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/encoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/altddio_out1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/altddio_out1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddio_out1-SYN " "Found design unit 1: altddio_out1-SYN" {  } { { "../../src/hdmi/altddio_out1.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/altddio_out1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305728 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddio_out1 " "Found entity 1: altddio_out1" {  } { { "../../src/hdmi/altddio_out1.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/altddio_out1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmidelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmidelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_delay_line-rtl " "Found design unit 1: hdmi_delay_line-rtl" {  } { { "../../src/hdmi/hdmidelay.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmidelay.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305729 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_delay_line " "Found entity 1: hdmi_delay_line" {  } { { "../../src/hdmi/hdmidelay.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmidelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmidataencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmidataencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmidataencoder " "Found entity 1: hdmidataencoder" {  } { { "../../src/hdmi/hdmidataencoder.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmidataencoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmi_out_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmi_out_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_out_altera-Behavioral " "Found design unit 1: hdmi_out_altera-Behavioral" {  } { { "../../src/hdmi/hdmi_out_altera.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmi_out_altera.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305730 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_out_altera " "Found entity 1: hdmi_out_altera" {  } { { "../../src/hdmi/hdmi_out_altera.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmi_out_altera.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi-rtl " "Found design unit 1: hdmi-rtl" {  } { { "../../src/hdmi/hdmi.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmi.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305731 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "../../src/hdmi/hdmi.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/hdmi/hdmi.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hs HS vga.v(11) " "Verilog HDL Declaration information at vga.v(11): object \"hs\" differs only in case from object \"HS\" in the same scope" {  } { { "../../src/vga.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/vga.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667239305732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vs VS vga.v(12) " "Verilog HDL Declaration information at vga.v(12): object \"vs\" differs only in case from object \"VS\" in the same scope" {  } { { "../../src/vga.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/vga.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667239305732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../src/vga.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/vga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavior " "Found design unit 1: top-Behavior" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305733 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305734 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_copyright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_copyright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_copyright-rtl " "Found design unit 1: core_copyright-rtl" {  } { { "../../src/core_copyright.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_copyright.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305735 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_copyright " "Found entity 1: core_copyright" {  } { { "../../src/core_copyright.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_copyright.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667239305801 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_A top.vhd(21) " "VHDL Signal Declaration warning at top.vhd(21): used implicit default value for signal \"SDRAM_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305803 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_BA top.vhd(24) " "VHDL Signal Declaration warning at top.vhd(24): used implicit default value for signal \"SDRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305803 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_DQMH top.vhd(25) " "VHDL Signal Declaration warning at top.vhd(25): used implicit default value for signal \"SDRAM_DQMH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305803 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_DQML top.vhd(26) " "VHDL Signal Declaration warning at top.vhd(26): used implicit default value for signal \"SDRAM_DQML\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305803 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_nRAS top.vhd(28) " "VHDL Signal Declaration warning at top.vhd(28): used implicit default value for signal \"SDRAM_nRAS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305803 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_nCAS top.vhd(29) " "VHDL Signal Declaration warning at top.vhd(29): used implicit default value for signal \"SDRAM_nCAS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305803 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CKE top.vhd(30) " "VHDL Signal Declaration warning at top.vhd(30): used implicit default value for signal \"SDRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305804 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CLK top.vhd(31) " "VHDL Signal Declaration warning at top.vhd(31): used implicit default value for signal \"SDRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305804 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_nCS top.vhd(32) " "VHDL Signal Declaration warning at top.vhd(32): used implicit default value for signal \"SDRAM_nCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305804 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_nWE top.vhd(33) " "VHDL Signal Declaration warning at top.vhd(33): used implicit default value for signal \"SDRAM_nWE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239305804 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sd_cs_n_o top.vhd(42) " "VHDL Signal Declaration warning at top.vhd(42): used explicit default value for signal \"sd_cs_n_o\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239305804 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sd_sclk_o top.vhd(43) " "VHDL Signal Declaration warning at top.vhd(43): used explicit default value for signal \"sd_sclk_o\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239305804 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sd_mosi_o top.vhd(44) " "VHDL Signal Declaration warning at top.vhd(44): used explicit default value for signal \"sd_mosi_o\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239305804 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "joyX_p7_o top.vhd(51) " "VHDL Signal Declaration warning at top.vhd(51): used explicit default value for signal \"joyX_p7_o\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239305804 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stm_rx_o top.vhd(70) " "VHDL Signal Declaration warning at top.vhd(70): used explicit default value for signal \"stm_rx_o\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239305804 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_s top.vhd(265) " "Verilog HDL or VHDL warning at top.vhd(265): object \"reset_s\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667239305805 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joy1_s top.vhd(313) " "Verilog HDL or VHDL warning at top.vhd(313): object \"joy1_s\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667239305805 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joy2_s top.vhd(314) " "Verilog HDL or VHDL warning at top.vhd(314): object \"joy2_s\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667239305805 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "red_out 1 5 top.vhd(424) " "VHDL Incomplete Partial Association warning at top.vhd(424): port or argument \"red_out\" has 1/5 unassociated elements" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 424 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1667239305806 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "green_out 1 5 top.vhd(424) " "VHDL Incomplete Partial Association warning at top.vhd(424): port or argument \"green_out\" has 1/5 unassociated elements" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 424 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1667239305806 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "blue_out 1 5 top.vhd(424) " "VHDL Incomplete Partial Association warning at top.vhd(424): port or argument \"blue_out\" has 1/5 unassociated elements" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 424 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1667239305807 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fn_toggle top.vhd(656) " "VHDL Process Statement warning at top.vhd(656): signal \"fn_toggle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667239305809 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "r_out 1 6 top.vhd(681) " "VHDL Incomplete Partial Association warning at top.vhd(681): port or argument \"r_out\" has 1/6 unassociated elements" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 681 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1667239305809 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "g_out 1 6 top.vhd(681) " "VHDL Incomplete Partial Association warning at top.vhd(681): port or argument \"g_out\" has 1/6 unassociated elements" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 681 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1667239305809 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "b_out 1 6 top.vhd(681) " "VHDL Incomplete Partial Association warning at top.vhd(681): port or argument \"b_out\" has 1/6 unassociated elements" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 681 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1667239305809 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btnscl " "Elaborating entity \"debounce\" for hierarchy \"debounce:btnscl\"" {  } { { "top.vhd" "btnscl" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239305823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U00 " "Elaborating entity \"pll\" for hierarchy \"pll:U00\"" {  } { { "top.vhd" "U00" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239305834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U00\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U00\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/pll.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239305884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U00\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U00\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/pll.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239305898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U00\|altpll:altpll_component " "Instantiated megafunction \"pll:U00\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239305899 ""}  } { { "pll.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/pll.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667239305899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239305941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239305941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/quartus17/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239305941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_mist rgb_mist:vga1 " "Elaborating entity \"rgb_mist\" for hierarchy \"rgb_mist:vga1\"" {  } { { "top.vhd" "vga1" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239305951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr rgb_mist:vga1\|lfsr:random " "Elaborating entity \"lfsr\" for hierarchy \"rgb_mist:vga1\|lfsr:random\"" {  } { { "../../src/rgb_mist.sv" "random" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/rgb_mist.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239305958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos rgb_mist:vga1\|cos:cos " "Elaborating entity \"cos\" for hierarchy \"rgb_mist:vga1\|cos:cos\"" {  } { { "../../src/rgb_mist.sv" "cos" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/rgb_mist.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239305962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:osd1 " "Elaborating entity \"osd\" for hierarchy \"osd:osd1\"" {  } { { "top.vhd" "osd1" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239306000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_info core_info:info1 " "Elaborating entity \"core_info\" for hierarchy \"core_info:info1\"" {  } { { "top.vhd" "info1" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239306056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_copyright core_copyright:info2 " "Elaborating entity \"core_copyright\" for hierarchy \"core_copyright:info2\"" {  } { { "top.vhd" "info2" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239306075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_keyboard io_ps2_keyboard:keyboard " "Elaborating entity \"io_ps2_keyboard\" for hierarchy \"io_ps2_keyboard:keyboard\"" {  } { { "top.vhd" "keyboard" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239306097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joydecoder joydecoder:joystick_ser " "Elaborating entity \"joydecoder\" for hierarchy \"joydecoder:joystick_ser\"" {  } { { "top.vhd" "joystick_ser" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239306103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_Joystick_atari Kbd_Joystick_atari:joystick " "Elaborating entity \"Kbd_Joystick_atari\" for hierarchy \"Kbd_Joystick_atari:joystick\"" {  } { { "top.vhd" "joystick" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239306108 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_up2 kbd_joystick_atari.vhd(78) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(78): used explicit default value for signal \"btn_up2\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_down2 kbd_joystick_atari.vhd(79) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(79): used explicit default value for signal \"btn_down2\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_left2 kbd_joystick_atari.vhd(80) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(80): used explicit default value for signal \"btn_left2\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_right2 kbd_joystick_atari.vhd(81) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(81): used explicit default value for signal \"btn_right2\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_fire2A kbd_joystick_atari.vhd(82) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(82): used explicit default value for signal \"btn_fire2A\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_fire2B kbd_joystick_atari.vhd(83) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(83): used explicit default value for signal \"btn_fire2B\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_fire2C kbd_joystick_atari.vhd(84) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(84): used explicit default value for signal \"btn_fire2C\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_fire2D kbd_joystick_atari.vhd(85) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(85): used explicit default value for signal \"btn_fire2D\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_fire2E kbd_joystick_atari.vhd(86) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(86): used explicit default value for signal \"btn_fire2E\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_fire2F kbd_joystick_atari.vhd(87) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(87): used explicit default value for signal \"btn_fire2F\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_fire2G kbd_joystick_atari.vhd(88) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(88): used explicit default value for signal \"btn_fire2G\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_fire2H kbd_joystick_atari.vhd(89) " "VHDL Signal Declaration warning at kbd_joystick_atari.vhd(89): used explicit default value for signal \"btn_fire2H\" because signal was never assigned a value" {  } { { "kbd_joystick_atari.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667239306109 "|top|Kbd_Joystick_atari:joystick"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scandoubler scandoubler:scandoubler1 " "Elaborating entity \"scandoubler\" for hierarchy \"scandoubler:scandoubler1\"" {  } { { "top.vhd" "scandoubler1" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239306122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_toggle\[7\] " "Node \"Kbd_Joystick_atari:joystick\|fn_toggle\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_toggle\[7\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 42 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306281 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_toggle\[6\] " "Node \"Kbd_Joystick_atari:joystick\|fn_toggle\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_toggle\[6\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 42 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306281 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_toggle\[5\] " "Node \"Kbd_Joystick_atari:joystick\|fn_toggle\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_toggle\[5\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 42 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306281 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_toggle\[4\] " "Node \"Kbd_Joystick_atari:joystick\|fn_toggle\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_toggle\[4\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 42 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306281 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_toggle\[2\] " "Node \"Kbd_Joystick_atari:joystick\|fn_toggle\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_toggle\[2\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 42 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306281 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_toggle\[1\] " "Node \"Kbd_Joystick_atari:joystick\|fn_toggle\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_toggle\[1\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 42 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306281 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_toggle\[0\] " "Node \"Kbd_Joystick_atari:joystick\|fn_toggle\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_toggle\[0\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 42 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306281 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_pulse\[7\] " "Node \"Kbd_Joystick_atari:joystick\|fn_pulse\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_pulse\[7\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 41 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306281 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_pulse\[6\] " "Node \"Kbd_Joystick_atari:joystick\|fn_pulse\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_pulse\[6\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 41 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306282 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_pulse\[5\] " "Node \"Kbd_Joystick_atari:joystick\|fn_pulse\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_pulse\[5\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 41 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306282 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_atari:joystick\|fn_pulse\[4\] " "Node \"Kbd_Joystick_atari:joystick\|fn_pulse\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_atari.vhd" "fn_pulse\[4\]" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/kbd_joystick_atari.vhd" 41 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1667239306282 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "osd:osd1\|osd_buffer_rtl_0 " "Inferred dual-clock RAM node \"osd:osd1\|osd_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1667239306630 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:osd1\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:osd1\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scandoubler:scandoubler1\|sd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scandoubler:scandoubler1\|sd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667239307062 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1667239307062 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667239307062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:osd1\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:osd1\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239307108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:osd1\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:osd1\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307108 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667239307108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73e1 " "Found entity 1: altsyncram_73e1" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/db/altsyncram_73e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239307145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239307145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scandoubler:scandoubler1\|altsyncram:sd_buffer_rtl_0 " "Elaborated megafunction instantiation \"scandoubler:scandoubler1\|altsyncram:sd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239307164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scandoubler:scandoubler1\|altsyncram:sd_buffer_rtl_0 " "Instantiated megafunction \"scandoubler:scandoubler1\|altsyncram:sd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239307164 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667239307164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dcd1 " "Found entity 1: altsyncram_dcd1" {  } { { "db/altsyncram_dcd1.tdf" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/db/altsyncram_dcd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239307203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239307203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667239307510 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_clk_io " "bidirectional pin \"ps2_clk_io\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_data_io " "bidirectional pin \"ps2_data_io\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_SCK " "bidirectional pin \"SPI_SCK\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_DI " "bidirectional pin \"SPI_DI\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_SS2 " "bidirectional pin \"SPI_SS2\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[0\] " "bidirectional pin \"SDRAM_DQ\[0\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[1\] " "bidirectional pin \"SDRAM_DQ\[1\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[2\] " "bidirectional pin \"SDRAM_DQ\[2\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[3\] " "bidirectional pin \"SDRAM_DQ\[3\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[4\] " "bidirectional pin \"SDRAM_DQ\[4\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[5\] " "bidirectional pin \"SDRAM_DQ\[5\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[6\] " "bidirectional pin \"SDRAM_DQ\[6\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[7\] " "bidirectional pin \"SDRAM_DQ\[7\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[8\] " "bidirectional pin \"SDRAM_DQ\[8\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[9\] " "bidirectional pin \"SDRAM_DQ\[9\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[10\] " "bidirectional pin \"SDRAM_DQ\[10\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[11\] " "bidirectional pin \"SDRAM_DQ\[11\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[12\] " "bidirectional pin \"SDRAM_DQ\[12\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[13\] " "bidirectional pin \"SDRAM_DQ\[13\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[14\] " "bidirectional pin \"SDRAM_DQ\[14\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[15\] " "bidirectional pin \"SDRAM_DQ\[15\]\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_mouse_clk_io " "bidirectional pin \"ps2_mouse_clk_io\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_mouse_data_io " "bidirectional pin \"ps2_mouse_data_io\" has no driver" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667239307570 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1667239307570 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/osd.sv" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/osd.sv" 158 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1667239307577 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1667239307577 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[0\] GND " "Pin \"SDRAM_A\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[1\] GND " "Pin \"SDRAM_A\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[2\] GND " "Pin \"SDRAM_A\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[3\] GND " "Pin \"SDRAM_A\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[4\] GND " "Pin \"SDRAM_A\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[5\] GND " "Pin \"SDRAM_A\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[6\] GND " "Pin \"SDRAM_A\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[7\] GND " "Pin \"SDRAM_A\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[8\] GND " "Pin \"SDRAM_A\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[9\] GND " "Pin \"SDRAM_A\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[10\] GND " "Pin \"SDRAM_A\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[11\] GND " "Pin \"SDRAM_A\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[12\] GND " "Pin \"SDRAM_A\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[0\] GND " "Pin \"SDRAM_BA\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[1\] GND " "Pin \"SDRAM_BA\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQMH GND " "Pin \"SDRAM_DQMH\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_DQMH"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQML GND " "Pin \"SDRAM_DQML\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_DQML"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_nRAS GND " "Pin \"SDRAM_nRAS\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_nRAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_nCAS GND " "Pin \"SDRAM_nCAS\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_nCAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE GND " "Pin \"SDRAM_CKE\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CLK GND " "Pin \"SDRAM_CLK\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_nCS GND " "Pin \"SDRAM_nCS\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_nWE GND " "Pin \"SDRAM_nWE\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|SDRAM_nWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "joyX_p7_o VCC " "Pin \"joyX_p7_o\" is stuck at VCC" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|joyX_p7_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_L GND " "Pin \"AUDIO_L\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|AUDIO_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_R GND " "Pin \"AUDIO_R\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|AUDIO_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667239308036 "|top|VGA_B[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667239308036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667239308162 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239312653 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[0\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[0\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[0\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[1\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[1\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[1\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[16\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[16\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[16\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[21\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[21\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[21\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[15\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[15\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[15\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[20\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[20\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[20\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[14\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[14\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[14\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[19\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[19\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[19\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[13\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[13\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[13\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[18\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[18\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[18\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[12\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[12\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[12\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[17\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[17\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[17\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[11\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[11\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[11\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[10\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[10\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[10\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[9\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[9\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[9\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[8\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[8\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[8\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[7\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[7\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[7\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[6\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[6\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[6\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[5\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[5\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[5\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[4\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[4\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[4\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[3\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[3\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[3\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""} { "Info" "ISCL_SCL_CELL_NAME" "rgb_mist:vga1\|lfsr:random\|lcn\[2\].lc " "Logic cell \"rgb_mist:vga1\|lfsr:random\|lcn\[2\].lc\"" {  } { { "../../src/lfsr.v" "lcn\[2\].lc" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239312661 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1667239312661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/output_files/mc2.map.smsg " "Generated suppressed messages file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/output_files/mc2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239312721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667239312874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239312874 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sd_miso_i " "No output dependent on input pin \"sd_miso_i\"" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239313006 "|top|sd_miso_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stm_tx_i " "No output dependent on input pin \"stm_tx_i\"" {  } { { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239313006 "|top|stm_tx_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667239313006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1764 " "Implemented 1764 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667239313006 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667239313006 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1667239313006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1662 " "Implemented 1662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667239313006 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667239313006 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1667239313006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667239313006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667239313022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 19:01:53 2022 " "Processing ended: Mon Oct 31 19:01:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667239313022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667239313022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667239313022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239313022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667239313828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667239313829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 19:01:53 2022 " "Processing started: Mon Oct 31 19:01:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667239313829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667239313829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mc2 -c mc2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mc2 -c mc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667239313829 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667239313864 ""}
{ "Info" "0" "" "Project  = mc2" {  } {  } 0 0 "Project  = mc2" 0 0 "Fitter" 0 0 1667239313865 ""}
{ "Info" "0" "" "Revision = mc2" {  } {  } 0 0 "Revision = mc2" 0 0 "Fitter" 0 0 1667239313865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667239313959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667239313959 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mc2 EP4CGX150DF27I7 " "Selected device EP4CGX150DF27I7 for design \"mc2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667239313975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667239314032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667239314032 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667239314423 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667239314428 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27C7 " "Device EP4CGX75DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667239314496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27I7 " "Device EP4CGX75DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667239314496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27C7 " "Device EP4CGX50DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667239314496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27I7 " "Device EP4CGX50DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667239314496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27C7 " "Device EP4CGX150DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667239314496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7AF " "Device EP4CGX150DF27I7AF is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667239314496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27C7 " "Device EP4CGX110DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667239314496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27I7 " "Device EP4CGX110DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667239314496 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667239314496 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AC7 " "Pin ~ALTERA_NCEO~ is reserved at location AC7" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 3574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667239314501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ D6 " "Pin ~ALTERA_DATA0~ is reserved at location D6" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 3576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667239314501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ E6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location E6" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 3578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667239314501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ D5 " "Pin ~ALTERA_NCSO~ is reserved at location D5" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 3580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667239314501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ F6 " "Pin ~ALTERA_DCLK~ is reserved at location F6" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 3582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667239314501 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667239314501 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667239314504 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1667239315189 ""}
{ "Error" "EFSAC_FSAC_PLL_BAD_IO_LOC" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clock_50_i INCLK MPLL or GPLL " "Can't place MPLL or GPLL PLL \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" -- I/O pin clock_50_i (port type INCLK of the PLL) is assigned to a location which is not connected to port type INCLK of any PLL on the device" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_50_i" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 9 0 0 } } { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { clock_50_i } } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176554 "Can't place %4!s! PLL \"%1!s!\" -- I/O pin %2!s! (port type %3!s! of the PLL) is assigned to a location which is not connected to port type %3!s! of any PLL on the device" 0 0 "Fitter" 0 -1 1667239316208 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667239316210 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1667239317032 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone IV GX " "28 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso_i 3.3-V LVTTL A4 " "Pin sd_miso_i uses I/O standard 3.3-V LVTTL at A4" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sd_miso_i } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_miso_i" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "stm_tx_i 3.3-V LVTTL A6 " "Pin stm_tx_i uses I/O standard 3.3-V LVTTL at A6" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { stm_tx_i } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stm_tx_i" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL B25 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at B25" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL B26 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at B26" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL C25 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL C26 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL D25 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL D26 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at D26" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL E25 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at E25" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL E26 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at E26" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL H23 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL G24 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL G22 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL F24 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL F23 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL E24 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at E24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL D24 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL C24 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at C24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_clk_io 3.3-V LVTTL A2 " "Pin ps2_mouse_clk_io uses I/O standard 3.3-V LVTTL at A2" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_data_io 3.3-V LVTTL B1 " "Pin ps2_mouse_data_io uses I/O standard 3.3-V LVTTL at B1" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ps2_mouse_data_io } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk_io 3.3-V LVTTL C1 " "Pin ps2_clk_io uses I/O standard 3.3-V LVTTL at C1" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ps2_clk_io } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data_io 3.3-V LVTTL D1 " "Pin ps2_data_io uses I/O standard 3.3-V LVTTL at D1" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ps2_data_io } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL A11 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at A11" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SPI_SCK } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL A10 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at A10" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SPI_DO } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL A9 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SPI_DI } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL B11 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at B11" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SPI_SS2 } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50_i 3.3-V LVTTL V14 " "Pin clock_50_i uses I/O standard 3.3-V LVTTL at V14" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { clock_50_i } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_50_i" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy_data 3.3-V LVTTL AD3 " "Pin joy_data uses I/O standard 3.3-V LVTTL at AD3" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { joy_data } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "joy_data" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667239317034 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1667239317034 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[0\] a permanently disabled " "Pin SDRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[1\] a permanently disabled " "Pin SDRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[2\] a permanently disabled " "Pin SDRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[3\] a permanently disabled " "Pin SDRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[4\] a permanently disabled " "Pin SDRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[5\] a permanently disabled " "Pin SDRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[6\] a permanently disabled " "Pin SDRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[7\] a permanently disabled " "Pin SDRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[8\] a permanently disabled " "Pin SDRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[9\] a permanently disabled " "Pin SDRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[10\] a permanently disabled " "Pin SDRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[11\] a permanently disabled " "Pin SDRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[12\] a permanently disabled " "Pin SDRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[13\] a permanently disabled " "Pin SDRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[14\] a permanently disabled " "Pin SDRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[15\] a permanently disabled " "Pin SDRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_clk_io a permanently disabled " "Pin ps2_mouse_clk_io has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_data_io a permanently disabled " "Pin ps2_mouse_data_io has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ps2_mouse_data_io } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clk_io a permanently disabled " "Pin ps2_clk_io has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ps2_clk_io } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data_io a permanently disabled " "Pin ps2_data_io has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ps2_data_io } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPI_SCK a permanently disabled " "Pin SPI_SCK has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SPI_SCK } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPI_DI a permanently disabled " "Pin SPI_DI has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SPI_DI } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPI_SS2 a permanently disabled " "Pin SPI_SS2 has a permanently disabled output enable" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { SPI_SS2 } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/top.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Neptuno_firmware/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO_EP4CGX150/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1667239317035 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1667239317035 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1109 " "Peak virtual memory: 1109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667239317177 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 31 19:01:57 2022 " "Processing ended: Mon Oct 31 19:01:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667239317177 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667239317177 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667239317177 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667239317177 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 116 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 116 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667239317286 ""}
