Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 26 20:11:57 2024
| Host         : yunhao-MS-7E07 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file superresolution_control_sets_placed.rpt
| Design       : superresolution
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    67 |
| Unused register locations in slices containing registers |   168 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           67 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           16 |
| Yes          | No                    | No                     |           16958 |         2277 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1632 |          295 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|    Clock Signal    |                                                              Enable Signal                                                             |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data                                                                    |                                                                                                                                          |                5 |             16 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data                                                                    |                                                                                                                                          |                8 |             16 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice2_inst/conv1_ready                                                                               | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/gen_dsp_input_b_group_index[4].delayed_activation[1][13]_i_1_n_0 |                2 |             16 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice2_inst/E[0]                                                                           | gen_srcnn_small.srcnn_small_inst/conv2_inst/vertical_sliding_window_inst/row[8]_i_1__2_n_0                                               |                2 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/constant_padding_inst/row                                                                  | gen_srcnn_small.srcnn_small_inst/conv2_inst/constant_padding_inst/row[8]_i_1__3_n_0                                                      |                3 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/slice2_inst/E[0]                                                                           | gen_srcnn_small.srcnn_small_inst/conv1_inst/vertical_sliding_window_inst/row[8]_i_1__1_n_0                                               |                4 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice4_inst/buffer_data                                                                               | gen_srcnn_small.srcnn_small_inst/slice4_inst/buffer_data[31]_i_1_n_0                                                                     |                3 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice4_inst/buffer_data                                                                               | gen_srcnn_small.srcnn_small_inst/slice4_inst/buffer_data[47]_i_1_n_0                                                                     |                3 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice4_inst/E[0]                                                                                      | gen_srcnn_small.srcnn_small_inst/slice4_inst/SR[0]                                                                                       |                3 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice4_inst/buffer_data                                                                               | gen_srcnn_small.srcnn_small_inst/slice4_inst/buffer_data[15]_i_1_n_0                                                                     |                3 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/constant_padding_inst/row                                                                  | gen_srcnn_small.srcnn_small_inst/conv1_inst/constant_padding_inst/row[8]_i_1__5_n_0                                                      |                3 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice2_inst/E[0]                                                                           | gen_srcnn_small.srcnn_small_inst/conv3_inst/vertical_sliding_window_inst/row[8]_i_1__4_n_0                                               |                2 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/constant_padding_inst/row                                                                  | gen_srcnn_small.srcnn_small_inst/conv3_inst/constant_padding_inst/row[8]_i_1__0_n_0                                                      |                2 |             18 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/horizontal_convolution_inst/gen_master_valid_kernel_width_rest.output_column[9]_i_1__1_n_0 | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |                2 |             20 |
|  clock_i_IBUF_BUFG |                                                                                                                                        |                                                                                                                                          |                8 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/gen_ram[1].ram_reg_0                                                           | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |                5 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/gen_ram[1].ram_reg_0                                                           | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |                5 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/gen_master_valid_kernel_width_rest.output_column0              | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |                4 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/constant_padding_inst/column[9]_i_2__2_n_0                                                 | gen_srcnn_small.srcnn_small_inst/conv2_inst/constant_padding_inst/column[9]_i_1__1_n_0                                                   |                3 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice4_inst/column_reg[0]_0[0]                                                                        | gen_srcnn_small.srcnn_small_inst/slice4_inst/column_reg[0]_1[0]                                                                          |                3 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/slice1_inst/gen_ram[1].ram_reg_0                                                           | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |                4 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/gen_master_valid_kernel_width_rest.output_column0              | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |                3 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/constant_padding_inst/column[9]_i_2__1_n_0                                                 | gen_srcnn_small.srcnn_small_inst/conv1_inst/constant_padding_inst/column[9]_i_1__3_n_0                                                   |                4 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/constant_padding_inst/slice1_inst/has_new_input                                            | gen_srcnn_small.srcnn_small_inst/conv3_inst/constant_padding_inst/column[9]_i_1__0_n_0                                                   |                2 |             20 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/buffer_data_reg[48]_0                                            |                4 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/buffer_data_reg[32]_0                                            |                4 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/buffer_data_reg[16]_0                                            |                5 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/buffer_data_reg[112]_0                                           |                5 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/buffer_data_reg[0]_0                                             |                5 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/buffer_data_reg[64]_0                                            |                7 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/buffer_data_reg[80]_0                                            |                4 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/buffer_data_reg[96]_0                                            |                5 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/buffer_data_reg[96]_0                                            |                5 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/buffer_data_reg[80]_0                                            |                5 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/buffer_data_reg[64]_0                                            |                6 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/buffer_data_reg[48]_0                                            |                3 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/buffer_data_reg[32]_0                                            |                6 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/buffer_data_reg[16]_0                                            |                4 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/buffer_data_reg[112]_0                                           |                9 |             30 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv1_inst/horizontal_convolution_inst/buffer_data_reg[0]_0                                             |                5 |             30 |
|  clock_i_IBUF_BUFG |                                                                                                                                        | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |               16 |             46 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/slice1_inst/buffer_data                                                                    | gen_srcnn_small.srcnn_small_inst/conv1_inst/slice1_inst/buffer_data[45]_i_1_n_0                                                          |                6 |             48 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/slice1_inst/master_data_o[45]_i_1__8_n_0                                                   |                                                                                                                                          |                9 |             48 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice1_inst/buffer_data_0                                                                             |                                                                                                                                          |                8 |             48 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice1_inst/master_data_o[45]_i_1__4_n_0                                                              |                                                                                                                                          |                8 |             48 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/slice2_inst/window_ready                                                                   |                                                                                                                                          |               10 |             52 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice4_inst/master_data_o[47]_i_1__3_n_0                                                              |                                                                                                                                          |               10 |             60 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice2_inst/conv1_ready                                                                               | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |               23 |             88 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice4_inst/conv3_ready                                                                               | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |               33 |            176 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice3_inst/conv2_ready                                                                               | gen_srcnn_small.srcnn_small_inst/conv2_inst/horizontal_convolution_inst/delayed_input_valid_reg[43]_rep__1_0                             |               46 |            188 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/slice2_inst/buffer_data                                                                    |                                                                                                                                          |               36 |            240 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv1_inst/slice2_inst/master_data_o[141]_i_1__0_n_0                                                  |                                                                                                                                          |               37 |            240 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice3_inst/master_data_o[127]_i_1__2_n_0                                                             |                                                                                                                                          |               49 |            256 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice2_inst/master_data_o[127]_i_1__1_n_0                                                             |                                                                                                                                          |               46 |            256 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data_0                                                                  | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/buffer_data[127]_i_1__4_n_0                                                      |               40 |            256 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice1_inst/master_data_o[127]_i_1__3_n_0                                                  |                                                                                                                                          |               48 |            256 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/master_data_o[127]_i_1_n_0                                                     |                                                                                                                                          |               44 |            256 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice1_inst/buffer_data[127]_i_1__3_n_0                                                    |                                                                                                                                          |               32 |            256 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice2_inst/window_ready                                                                   |                                                                                                                                          |               43 |            264 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice2_inst/window_ready                                                                   |                                                                                                                                          |               45 |            264 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice2_inst/master_data_o[383]_i_1_n_0                                                     |                                                                                                                                          |              111 |            768 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv3_inst/slice2_inst/buffer_valid                                                                   |                                                                                                                                          |              112 |            768 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice2_inst/buffer_data                                                                    |                                                                                                                                          |              127 |            768 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/conv2_inst/slice2_inst/master_data_o[383]_i_1__0_n_0                                                  |                                                                                                                                          |               99 |            768 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice2_inst/conv1_ready                                                                               |                                                                                                                                          |              346 |           2820 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice4_inst/conv3_ready                                                                               |                                                                                                                                          |              460 |           4398 |
|  clock_i_IBUF_BUFG | gen_srcnn_small.srcnn_small_inst/slice3_inst/conv2_ready                                                                               |                                                                                                                                          |              892 |           7878 |
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


