% to compile: Shift+Alt+F1
\documentclass[a4paper,11pt]{article}%,twocolumn
\input{settings/packages}
\input{settings/page}
\input{settings/macros}


\begin{document}
\input{content/title_page}

\pagebreak

\tableofcontents
\listoffigures
\listoftables
\vfill
\begin{center}
	\textbf{\textit{*PDF is clickable}}
\end{center}

\textit{\textbf{Note:}}\\
\textit{All the materials related to the report can also be found at \url{https://github.com/bimalka98/Digital-IC-Design}}
\pagebreak

\section{Introduction}

In this practical, we will be using Cadence Genus to synthesize an example RTL design: a
transceiver. As inputs to Genus, we will provide

\begin{enumerate}
	\item Source Verilog files
	\item Technology libraries provided by the fabrication plant (here, 35 nm educational GPDK
given by cadence) : .lib, .lef, .tch
	\item Timing constraints
\begin{enumerate}

and will obtain the synthesized netlist (Verilog files) and further timing constrains (.sdc) as
output. We will then analyze the area, timing and power of the synthesized design.

\section{Exercise}

\subsection{System Clocks \& Resets}

\subsubsection{System Clocks}





\vfill
\hrule
\vspace{0.5cm}
\bibliographystyle{plain}
\bibliography{refer}

%---------------------------------------------------------------------------
\end{document}
-
