/* Generated automatically by the program `genoutput'
   from the machine description file `md'.  */

#include "config.h"
#include "system.h"
#include "coretypes.h"
#include "tm.h"
#include "flags.h"
#include "ggc.h"
#include "rtl.h"
#include "expr.h"
#include "insn-codes.h"
#include "tm_p.h"
#include "function.h"
#include "regs.h"
#include "hard-reg-set.h"
#include "insn-config.h"

#include "conditions.h"
#include "insn-attr.h"

#include "recog.h"

#include "diagnostic-core.h"
#include "output.h"
#include "target.h"
#include "tm-constrs.h"

static const char * const output_4[] = {
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %2, %1",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "#",
};

static const char *
output_5 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 737 "../../gcc/gcc/config/arm/arm.md"

   static const char * const asms[] = 
   {
     "add\t%0, %0, %2",
     "sub\t%0, %0, #%n2",
     "add\t%0, %1, %2",
     "add\t%0, %0, %2",
     "add\t%0, %0, %2",
     "add\t%0, %1, %2",
     "add\t%0, %1, %2",
     "#",
     "#",
     "#"
   };
   if ((which_alternative == 2 || which_alternative == 6)
       && GET_CODE (operands[2]) == CONST_INT
       && INTVAL (operands[2]) < 0)
     return "sub\t%0, %1, #%n2";
   return asms[which_alternative];
  
}

static const char * const output_6[] = {
  "add%.\t%0, %1, %2",
  "sub%.\t%0, %1, #%n2",
};

static const char * const output_7[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
};

static const char * const output_9[] = {
  "add%.\t%0, %1, %3",
  "sub%.\t%0, %1, #%n3",
};

static const char * const output_10[] = {
  "add%.\t%0, %1, %2",
  "sub%.\t%0, %1, #%n2",
};

static const char * const output_11[] = {
  "add%.\t%0, %1, %2",
  "sub%.\t%0, %1, #%n2",
};

static const char * const output_12[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
};

static const char * const output_13[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
};

static const char * const output_20[] = {
  "add%d2\t%0, %1, #1",
  "mov%D2\t%0, %1\n\tadd%d2\t%0, %1, #1",
};

static const char * const output_29[] = {
  "rsb%?\t%0, %2, %1",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "#",
};

static const char * const output_30[] = {
  "sub%.\t%0, %1, %2",
  "rsb%.\t%0, %2, %1",
};

static const char * const output_31[] = {
  "sub%.\t%0, %1, %2",
  "rsb%.\t%0, %2, %1",
};

static const char * const output_32[] = {
  "sub%d2\t%0, %1, #1",
  "mov%D2\t%0, %1\n\tsub%d2\t%0, %1, #1",
};

static const char *
output_35 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1338 "../../gcc/gcc/config/arm/arm.md"

  if (which_alternative < 2)
    return "mov\t%0, %1\n\tmul\t%0, %2";
  else
    return "mul\t%0, %2";
  
}

static const char * const output_36[] = {
  "mul\t%0, %2",
  "mul\t%0, %1",
  "mul\t%0, %1",
};

static const char * const output_69[] = {
  "and%?\t%0, %1, %2",
  "bic%?\t%0, %1, #%B2",
  "#",
};

static const char * const output_71[] = {
  "and%.\t%0, %1, %2",
  "bic%.\t%0, %1, #%B2",
};

static const char * const output_72[] = {
  "tst%?\t%0, %1",
  "bic%.\t%2, %0, #%B1",
};

static const char *
output_73 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2164 "../../gcc/gcc/config/arm/arm.md"

  operands[1] = GEN_INT (((1 << INTVAL (operands[1])) - 1)
			 << INTVAL (operands[2]));
  output_asm_insn ("tst%?\t%0, %1", operands);
  return "";
  
}

static const char * const output_81[] = {
  "bic%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_89[] = {
  "orr%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_91[] = {
  "orr%?\t%0, %1, %2",
  "orn%?\t%0, %1, #%B2",
  "#",
};

static const char * const output_96[] = {
  "eor%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_105[] = {
  "cmp\t%1, %2\n\tmovlt\t%0, %2",
  "cmp\t%1, %2\n\tmovge\t%0, %1\n\tmovlt\t%0, %2",
};

static const char * const output_107[] = {
  "cmp\t%1, %2\n\tmovge\t%0, %2",
  "cmp\t%1, %2\n\tmovlt\t%0, %1\n\tmovge\t%0, %2",
};

static const char * const output_108[] = {
  "cmp\t%1, %2\n\tmovcc\t%0, %2",
  "cmp\t%1, %2\n\tmovcs\t%0, %1",
  "cmp\t%1, %2\n\tmovcs\t%0, %1\n\tmovcc\t%0, %2",
};

static const char * const output_109[] = {
  "cmp\t%1, %2\n\tmovcs\t%0, %2",
  "cmp\t%1, %2\n\tmovcc\t%0, %1",
  "cmp\t%1, %2\n\tmovcc\t%0, %1\n\tmovcs\t%0, %2",
};

static const char *
output_110 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3241 "../../gcc/gcc/config/arm/arm.md"

  operands[3] = gen_rtx_fmt_ee (minmax_code (operands[3]), SImode,
				operands[1], operands[2]);
  output_asm_insn ("cmp\t%1, %2", operands);
  if (TARGET_THUMB2)
    output_asm_insn ("ite\t%d3", operands);
  output_asm_insn ("str%d3\t%1, %0", operands);
  output_asm_insn ("str%D3\t%2, %0", operands);
  return "";
  
}

static const char *
output_111 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3270 "../../gcc/gcc/config/arm/arm.md"

  {
    enum rtx_code code = GET_CODE (operands[4]);
    bool need_else;

    if (which_alternative != 0 || operands[3] != const0_rtx
        || (code != PLUS && code != IOR && code != XOR))
      need_else = true;
    else
      need_else = false;

    operands[5] = gen_rtx_fmt_ee (minmax_code (operands[5]), SImode,
				  operands[2], operands[3]);
    output_asm_insn ("cmp\t%2, %3", operands);
    if (TARGET_THUMB2)
      {
	if (need_else)
	  output_asm_insn ("ite\t%d5", operands);
	else
	  output_asm_insn ("it\t%d5", operands);
      }
    output_asm_insn ("%i4%d5\t%0, %1, %2", operands);
    if (need_else)
      output_asm_insn ("%i4%D5\t%0, %1, %3", operands);
    return "";
  }
}

static const char *
output_119 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3534 "../../gcc/gcc/config/arm/arm.md"
 return arm_output_shift(operands, 0);
}

static const char *
output_120 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3551 "../../gcc/gcc/config/arm/arm.md"
 return arm_output_shift(operands, 1);
}

static const char *
output_121 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3567 "../../gcc/gcc/config/arm/arm.md"
 return arm_output_shift(operands, 1);
}

static const char * const output_131[] = {
  "cmp\t%0, #0\n\trsblt\t%0, %0, #0",
  "eor%?\t%0, %1, %1, asr #31\n\tsub%?\t%0, %0, %1, asr #31",
};

static const char * const output_133[] = {
  "cmp\t%0, #0\n\trsbgt\t%0, %0, #0",
  "eor%?\t%0, %1, %1, asr #31\n\trsb%?\t%0, %0, %1, asr #31",
};

static const char *
output_146 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4156 "../../gcc/gcc/config/arm/arm.md"
{
  rtx mem;

  if (which_alternative == 0 && arm_arch6)
    return "uxth\t%0, %1";
  if (which_alternative == 0)
    return "#";

  mem = XEXP (operands[1], 0);

  if (GET_CODE (mem) == CONST)
    mem = XEXP (mem, 0);
    
  if (GET_CODE (mem) == PLUS)
    {
      rtx a = XEXP (mem, 0);

      /* This can happen due to bugs in reload.  */
      if (GET_CODE (a) == REG && REGNO (a) == SP_REGNUM)
        {
          rtx ops[2];
          ops[0] = operands[0];
          ops[1] = a;
      
          output_asm_insn ("mov\t%0, %1", ops);

          XEXP (mem, 0) = operands[0];
       }
    }
    
  return "ldrh\t%0, %1";
}
}

static const char * const output_147[] = {
  "#",
  "ldr%(h%)\t%0, %1",
};

static const char * const output_148[] = {
  "uxth%?\t%0, %1",
  "ldr%(h%)\t%0, %1",
};

static const char * const output_150[] = {
  "#",
  "ldrb\t%0, %1",
};

static const char * const output_151[] = {
  "uxtb\t%0, %1",
  "ldrb\t%0, %1",
};

static const char * const output_152[] = {
  "#",
  "ldr%(b%)\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_153[] = {
  "uxtb%(%)\t%0, %1",
  "ldr%(b%)\t%0, %1\t%@ zero_extendqisi2",
};

static const char *
output_156 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4421 "../../gcc/gcc/config/arm/arm.md"

  {
    rtx ops[4];
    rtx mem;

    if (which_alternative == 0 && !arm_arch6)
      return "#";
    if (which_alternative == 0)
      return "sxth\t%0, %1";

    mem = XEXP (operands[1], 0);

    /* This code used to try to use 'V', and fix the address only if it was
       offsettable, but this fails for e.g. REG+48 because 48 is outside the
       range of QImode offsets, and offsettable_address_p does a QImode
       address check.  */
       
    if (GET_CODE (mem) == CONST)
      mem = XEXP (mem, 0);
    
    if (GET_CODE (mem) == LABEL_REF)
      return "ldr\t%0, %1";
    
    if (GET_CODE (mem) == PLUS)
      {
        rtx a = XEXP (mem, 0);
        rtx b = XEXP (mem, 1);

        if (GET_CODE (a) == LABEL_REF
	    && GET_CODE (b) == CONST_INT)
          return "ldr\t%0, %1";

        if (GET_CODE (b) == REG)
          return "ldrsh\t%0, %1";
	  
        ops[1] = a;
        ops[2] = b;
      }
    else
      {
        ops[1] = mem;
        ops[2] = const0_rtx;
      }
      
    gcc_assert (GET_CODE (ops[1]) == REG);

    ops[0] = operands[0];
    if (reg_mentioned_p (operands[2], ops[1]))
      ops[3] = ops[0];
    else
      ops[3] = operands[2];
    output_asm_insn ("mov\t%3, %2\n\tldrsh\t%0, [%1, %3]", ops);
    return "";
  }
}

static const char * const output_157[] = {
  "#",
  "ldr%(sh%)\t%0, %1",
};

static const char * const output_158[] = {
  "sxth%?\t%0, %1",
  "ldr%(sh%)\t%0, %1",
};

static const char * const output_161[] = {
  "#",
  "ldr%(sb%)\t%0, %1",
};

static const char * const output_162[] = {
  "sxtb%?\t%0, %1",
  "ldr%(sb%)\t%0, %1",
};

static const char *
output_164 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4743 "../../gcc/gcc/config/arm/arm.md"
{
  rtx addr;

  if (which_alternative == 0 && arm_arch6)
    return "sxtb\t%0, %1";
  if (which_alternative == 0)
    return "#";

  addr = XEXP (operands[1], 0);
  if (GET_CODE (addr) == PLUS
      && REG_P (XEXP (addr, 0)) && REG_P (XEXP (addr, 1)))
    return "ldrsb\t%0, %1";
      
  return "#";
}
}

static const char *
output_165 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4871 "../../gcc/gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "#";
    default:
      return output_move_double (operands);
    }
  
}

static const char *
output_166 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4992 "../../gcc/gcc/config/arm/arm.md"

  {
  switch (which_alternative)
    {
    default:
    case 0:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "add\t%0,  %1,  #0\n\tadd\t%H0, %H1, #0";
      return   "add\t%H0, %H1, #0\n\tadd\t%0,  %1,  #0";
    case 1:
      return "mov\t%Q0, %1\n\tmov\t%R0, #0";
    case 2:
      operands[1] = GEN_INT (- INTVAL (operands[1]));
      return "mov\t%Q0, %1\n\tneg\t%Q0, %Q0\n\tasr\t%R0, %Q0, #31";
    case 3:
      return "ldmia\t%1, {%0, %H0}";
    case 4:
      return "stmia\t%0, {%1, %H1}";
    case 5:
      return thumb_load_double_from_address (operands);
    case 6:
      operands[2] = gen_rtx_MEM (SImode,
			     plus_constant (XEXP (operands[0], 0), 4));
      output_asm_insn ("str\t%1, %0\n\tstr\t%H1, %2", operands);
      return "";
    case 7:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "mov\t%0, %1\n\tmov\t%H0, %H1";
      return "mov\t%H0, %H1\n\tmov\t%0, %1";
    }
  }
}

static const char * const output_168[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
};

static const char * const output_169[] = {
  "mov	%0, %1",
  "mov	%0, %1",
  "#",
  "#",
  "ldmia\t%1, {%0}",
  "stmia\t%0, {%1}",
  "ldr\t%0, %1",
  "str\t%1, %0",
  "mov\t%0, %1",
};

static const char *
output_173 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5318 "../../gcc/gcc/config/arm/arm.md"

  (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				     INTVAL (operands[2]));
  return "add\t%0, %|pc";
  
}

static const char *
output_174 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5333 "../../gcc/gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "add%?\t%0, %|pc, %1";
  
}

static const char *
output_175 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5348 "../../gcc/gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "ldr%?\t%0, [%|pc, %1]\t\t@ tls_load_dot_plus_eight";
  
}

static const char * const output_176[] = {
  "cmp%?\t%0, #0",
  "sub%.\t%0, %1, #0",
};

static const char *
output_177 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5732 "../../gcc/gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0: return "add	%0, %1, #0";
    case 2: return "strh	%1, %0";
    case 3: return "mov	%0, %1";
    case 4: return "mov	%0, %1";
    case 5: return "mov	%0, %1";
    default: gcc_unreachable ();
    case 1:
      /* The stack pointer can end up being taken as an index register.
          Catch this case here and deal with it.  */
      if (GET_CODE (XEXP (operands[1], 0)) == PLUS
	  && GET_CODE (XEXP (XEXP (operands[1], 0), 0)) == REG
	  && REGNO    (XEXP (XEXP (operands[1], 0), 0)) == SP_REGNUM)
        {
	  rtx ops[2];
          ops[0] = operands[0];
          ops[1] = XEXP (XEXP (operands[1], 0), 0);
      
          output_asm_insn ("mov	%0, %1", ops);

          XEXP (XEXP (operands[1], 0), 0) = operands[0];
    
	}
      return "ldrh	%0, %1";
    }
}

static const char * const output_178[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
  "str%(h%)\t%1, %0\t%@ movhi",
  "ldr%(h%)\t%0, %1\t%@ movhi",
};

static const char * const output_179[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
};

static const char * const output_180[] = {
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "ldr%(b%)\t%0, %1",
  "str%(b%)\t%1, %0",
};

static const char * const output_181[] = {
  "add\t%0, %1, #0",
  "ldrb\t%0, %1",
  "strb\t%1, %0",
  "mov\t%0, %1",
  "mov\t%0, %1",
  "mov\t%0, %1",
};

static const char *
output_182 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6028 "../../gcc/gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:	/* ARM register from memory */
      return "ldr%(h%)\t%0, %1\t%@ __fp16";
    case 1:	/* memory from ARM register */
      return "str%(h%)\t%1, %0\t%@ __fp16";
    case 2:	/* ARM register from ARM register */
      return "mov%?\t%0, %1\t%@ __fp16";
    case 3:	/* ARM register from constant */
      {
	REAL_VALUE_TYPE r;
	long bits;
	rtx ops[4];

	REAL_VALUE_FROM_CONST_DOUBLE (r, operands[1]);
	bits = real_to_target (NULL, &r, HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw%?\t%0, %1", ops);
	else
	  output_asm_insn ("mov%?\t%0, %2\n\torr%?\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_183 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6073 "../../gcc/gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 1:
      {
	rtx addr;
	gcc_assert (GET_CODE(operands[1]) == MEM);
	addr = XEXP (operands[1], 0);
	if (GET_CODE (addr) == LABEL_REF
	    || (GET_CODE (addr) == CONST
		&& GET_CODE (XEXP (addr, 0)) == PLUS
		&& GET_CODE (XEXP (XEXP (addr, 0), 0)) == LABEL_REF
		&& GET_CODE (XEXP (XEXP (addr, 0), 1)) == CONST_INT))
	  {
	    /* Constant pool entry.  */
	    return "ldr\t%0, %1";
	  }
	return "ldrh\t%0, %1";
      }
    case 2: return "strh\t%1, %0";
    default: return "mov\t%0, %1";
    }
  
}

static const char * const output_184[] = {
  "mov%?\t%0, %1",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char * const output_185[] = {
  "add\t%0, %1, #0",
  "ldmia\t%1, {%0}",
  "stmia\t%0, {%1}",
  "ldr\t%0, %1",
  "str\t%1, %0",
  "mov\t%0, %1",
  "mov\t%0, %1",
};

static const char *
output_186 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6252 "../../gcc/gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "#";
    default:
      return output_move_double (operands);
    }
  
}

static const char *
output_187 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6280 "../../gcc/gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    default:
    case 0:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "add\t%0, %1, #0\n\tadd\t%H0, %H1, #0";
      return "add\t%H0, %H1, #0\n\tadd\t%0, %1, #0";
    case 1:
      return "ldmia\t%1, {%0, %H0}";
    case 2:
      return "stmia\t%0, {%1, %H1}";
    case 3:
      return thumb_load_double_from_address (operands);
    case 4:
      operands[2] = gen_rtx_MEM (SImode,
				 plus_constant (XEXP (operands[0], 0), 4));
      output_asm_insn ("str\t%1, %0\n\tstr\t%H1, %2", operands);
      return "";
    case 5:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "mov\t%0, %1\n\tmov\t%H0, %H1";
      return "mov\t%H0, %H1\n\tmov\t%0, %1";
    }
  
}

static const char *
output_188 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6424 "../../gcc/gcc/config/arm/arm.md"
 return thumb_output_move_mem_multiple (3, operands);
}

static const char *
output_189 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6443 "../../gcc/gcc/config/arm/arm.md"
 return thumb_output_move_mem_multiple (2, operands);
}

static const char *
output_190 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6593 "../../gcc/gcc/config/arm/arm.md"
{
  rtx t = cfun->machine->thumb1_cc_insn;
  if (t != NULL_RTX)
    {
      if (!rtx_equal_p (cfun->machine->thumb1_cc_op0, operands[1])
	  || !rtx_equal_p (cfun->machine->thumb1_cc_op1, operands[2]))
	t = NULL_RTX;
      if (cfun->machine->thumb1_cc_mode == CC_NOOVmode)
	{
	  if (!noov_comparison_operator (operands[0], VOIDmode))
	    t = NULL_RTX;
	}
      else if (cfun->machine->thumb1_cc_mode != CCmode)
	t = NULL_RTX;
    }
  if (t == NULL_RTX)
    {
      output_asm_insn ("cmp\t%1, %2", operands);
      cfun->machine->thumb1_cc_insn = insn;
      cfun->machine->thumb1_cc_op0 = operands[1];
      cfun->machine->thumb1_cc_op1 = operands[2];
      cfun->machine->thumb1_cc_mode = CCmode;
    }
  else
    /* Ensure we emit the right type of condition code on the jump.  */
    XEXP (operands[0], 0) = gen_rtx_REG (cfun->machine->thumb1_cc_mode,
					 CC_REGNUM);

  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
}
}

static const char *
output_191 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6654 "../../gcc/gcc/config/arm/arm.md"

  output_asm_insn ("add\t%0, %1, #%n2", operands);

  switch (get_attr_length (insn))
    {
    case 4:  return "b%d4\t%l3";
    case 6:  return "b%D4\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D4\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  
}

static const char *
output_192 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6727 "../../gcc/gcc/config/arm/arm.md"

  output_asm_insn ("cmn\t%1, %2", operands);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  
}

static const char *
output_193 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6765 "../../gcc/gcc/config/arm/arm.md"

  {
  rtx op[3];
  op[0] = operands[4];
  op[1] = operands[1];
  op[2] = GEN_INT (32 - 1 - INTVAL (operands[2]));

  output_asm_insn ("lsl\t%0, %1, %2", op);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  }
}

static const char *
output_194 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6809 "../../gcc/gcc/config/arm/arm.md"

  {
  rtx op[3];
  op[0] = operands[4];
  op[1] = operands[1];
  op[2] = GEN_INT (32 - INTVAL (operands[2]));

  output_asm_insn ("lsl\t%0, %1, %2", op);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  }
}

static const char *
output_195 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6851 "../../gcc/gcc/config/arm/arm.md"

  {
  output_asm_insn ("tst\t%0, %1", operands);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d3\t%l2";
    case 6:  return "b%D3\t.LCB%=\n\tb\t%l2\t%@long jump\n.LCB%=:";
    default: return "b%D3\t.LCB%=\n\tbl\t%l2\t%@far jump\n.LCB%=:";
    }
  }
}

static const char *
output_196 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6889 "../../gcc/gcc/config/arm/arm.md"

   {
     rtx cond[2];
     cond[0] = gen_rtx_fmt_ee ((GET_CODE (operands[3]) == NE
				? GEU : LTU),
			       VOIDmode, operands[2], const1_rtx);
     cond[1] = operands[4];

     if (which_alternative == 0)
       output_asm_insn ("sub\t%0, %2, #1", operands);
     else if (which_alternative == 1)
       {
	 /* We must provide an alternative for a hi reg because reload 
	    cannot handle output reloads on a jump instruction, but we
	    can't subtract into that.  Fortunately a mov from lo to hi
	    does not clobber the condition codes.  */
	 output_asm_insn ("sub\t%1, %2, #1", operands);
	 output_asm_insn ("mov\t%0, %1", operands);
       }
     else
       {
	 /* Similarly, but the target is memory.  */
	 output_asm_insn ("sub\t%1, %2, #1", operands);
	 output_asm_insn ("str\t%1, %0", operands);
       }

     switch (get_attr_length (insn) - (which_alternative ? 2 : 0))
       {
	 case 4:
	   output_asm_insn ("b%d0\t%l1", cond);
	   return "";
	 case 6:
	   output_asm_insn ("b%D0\t.LCB%=", cond);
	   return "b\t%l4\t%@long jump\n.LCB%=:";
	 default:
	   output_asm_insn ("b%D0\t.LCB%=", cond);
	   return "bl\t%l4\t%@far jump\n.LCB%=:";
       }
   }
  
}

static const char *
output_197 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7000 "../../gcc/gcc/config/arm/arm.md"

   {
     rtx cond[3];

     cond[0] = (which_alternative < 2) ? operands[0] : operands[1];
     cond[1] = operands[2];
     cond[2] = operands[3];

     if (GET_CODE (cond[2]) == CONST_INT && INTVAL (cond[2]) < 0)
       output_asm_insn ("sub\t%0, %1, #%n2", cond);
     else
       output_asm_insn ("add\t%0, %1, %2", cond);

     if (which_alternative >= 2
	 && which_alternative < 4)
       output_asm_insn ("mov\t%0, %1", operands);
     else if (which_alternative >= 4)
       output_asm_insn ("str\t%1, %0", operands);

     switch (get_attr_length (insn) - ((which_alternative >= 2) ? 2 : 0))
       {
	 case 4:
	   return "b%d4\t%l5";
	 case 6:
	   return "b%D4\t.LCB%=\n\tb\t%l5\t%@long jump\n.LCB%=:";
	 default:
	   return "b%D4\t.LCB%=\n\tbl\t%l5\t%@far jump\n.LCB%=:";
       }
   }
  
}

static const char *
output_198 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7078 "../../gcc/gcc/config/arm/arm.md"

   {
     switch (which_alternative)
       {
       case 0:
	 output_asm_insn ("cmp\t%1, #%n2", operands);
	 break;
       case 1:
	 output_asm_insn ("cmn\t%1, %2", operands);
	 break;
       case 2:
	 if (INTVAL (operands[2]) < 0)
	   output_asm_insn ("sub\t%0, %1, %2", operands);
	 else
	   output_asm_insn ("add\t%0, %1, %2", operands);
	 break;
       case 3:
	 if (INTVAL (operands[2]) < 0)
	   output_asm_insn ("sub\t%0, %0, %2", operands);
	 else
	   output_asm_insn ("add\t%0, %0, %2", operands);
	 break;
       }

     switch (get_attr_length (insn))
       {
	 case 4:
	   return "b%d3\t%l4";
	 case 6:
	   return "b%D3\t.LCB%=\n\tb\t%l4\t%@long jump\n.LCB%=:";
	 default:
	   return "b%D3\t.LCB%=\n\tbl\t%l4\t%@far jump\n.LCB%=:";
       }
   }
  
}

static const char * const output_199[] = {
  "cmp%?\t%0, %1",
  "cmn%?\t%0, #%n1",
};

static const char *
output_211 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7303 "../../gcc/gcc/config/arm/arm.md"

  if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
    {
      arm_ccfsm_state += 2;
      return "";
    }
  return "b%d1\t%l0";
  
}

static const char *
output_212 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7322 "../../gcc/gcc/config/arm/arm.md"

  if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
    {
      arm_ccfsm_state += 2;
      return "";
    }
  return "b%D1\t%l0";
  
}

static const char * const output_216[] = {
  "neg\t%0, %1\n\tadc\t%0, %0, %1",
  "neg\t%2, %1\n\tadc\t%0, %1, %2",
};

static const char * const output_221[] = {
  "mov%D3\t%0, %2",
  "mvn%D3\t%0, #%B2",
  "mov%d3\t%0, %1",
  "mvn%d3\t%0, #%B1",
  "mov%d3\t%0, %1\n\tmov%D3\t%0, %2",
  "mov%d3\t%0, %1\n\tmvn%D3\t%0, #%B2",
  "mvn%d3\t%0, #%B1\n\tmov%D3\t%0, %2",
  "mvn%d3\t%0, #%B1\n\tmvn%D3\t%0, #%B2",
};

static const char * const output_222[] = {
  "mov%D3\t%0, %2",
  "mov%d3\t%0, %1",
};

static const char *
output_223 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7773 "../../gcc/gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return "b%?\t%l0";
  }
  
}

static const char *
output_224 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7790 "../../gcc/gcc/config/arm/arm.md"

  if (get_attr_length (insn) == 2)
    return "b\t%l0";
  return "bl\t%l0\t%@ far jump";
  
}

static const char *
output_226 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7859 "../../gcc/gcc/config/arm/arm.md"

  return output_call (operands);
  
}

static const char *
output_227 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7878 "../../gcc/gcc/config/arm/arm.md"

  return output_call_mem (operands);
  
}

static const char *
output_229 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7902 "../../gcc/gcc/config/arm/arm.md"

  {
    if (!TARGET_CALLER_INTERWORKING)
      return thumb_call_via_reg (operands[0]);
    else if (operands[1] == const0_rtx)
      return "bl\t%__interwork_call_via_%0";
    else if (frame_pointer_needed)
      return "bl\t%__interwork_r7_call_via_%0";
    else
      return "bl\t%__interwork_r11_call_via_%0";
  }
}

static const char *
output_231 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7972 "../../gcc/gcc/config/arm/arm.md"

  return output_call (&operands[1]);
  
}

static const char *
output_232 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7988 "../../gcc/gcc/config/arm/arm.md"

  return output_call_mem (&operands[1]);
  
}

static const char *
output_234 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8014 "../../gcc/gcc/config/arm/arm.md"

  {
    if (!TARGET_CALLER_INTERWORKING)
      return thumb_call_via_reg (operands[1]);
    else if (operands[2] == const0_rtx)
      return "bl\t%__interwork_call_via_%1";
    else if (frame_pointer_needed)
      return "bl\t%__interwork_r7_call_via_%1";
    else
      return "bl\t%__interwork_r11_call_via_%1";
  }
}

static const char *
output_235 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8039 "../../gcc/gcc/config/arm/arm.md"

  {
    return NEED_PLT_RELOC ? "bl%?\t%a0(PLT)" : "bl%?\t%a0";
  }
}

static const char *
output_236 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8055 "../../gcc/gcc/config/arm/arm.md"

  {
    return NEED_PLT_RELOC ? "bl%?\t%a1(PLT)" : "bl%?\t%a1";
  }
}

static const char *
output_239 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8123 "../../gcc/gcc/config/arm/arm.md"

  return NEED_PLT_RELOC ? "b%?\t%a0(PLT)" : "b%?\t%a0";
  
}

static const char *
output_240 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8136 "../../gcc/gcc/config/arm/arm.md"

  return NEED_PLT_RELOC ? "b%?\t%a1(PLT)" : "b%?\t%a1";
  
}

static const char *
output_241 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8151 "../../gcc/gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, TRUE, FALSE);
  }
}

static const char *
output_242 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8172 "../../gcc/gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], TRUE, FALSE);
  }
}

static const char *
output_243 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8193 "../../gcc/gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], TRUE, TRUE);
  }
}

static const char *
output_246 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8415 "../../gcc/gcc/config/arm/arm.md"

    if (flag_pic)
      return "cmp\t%0, %1\n\taddls\t%|pc, %|pc, %0, asl #2\n\tb\t%l3";
    return   "cmp\t%0, %1\n\tldrls\t%|pc, [%|pc, %0, asl #2]\n\tb\t%l3";
  
}

static const char *
output_247 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8451 "../../gcc/gcc/config/arm/arm.md"
 return thumb1_output_casesi(operands);
}

static const char *
output_251 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8508 "../../gcc/gcc/config/arm/arm.md"

  if (TARGET_UNIFIED_ASM)
    return "nop";
  if (TARGET_ARM)
    return "mov%?\t%|r0, %|r0\t%@ nop";
  return  "mov\tr8, r8";
  
}

static const char * const output_259[] = {
  "orr%d2\t%0, %1, #1",
  "mov%D2\t%0, %1\n\torr%d2\t%0, %1, #1",
};

static const char *
output_261 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8804 "../../gcc/gcc/config/arm/arm.md"

    if (GET_CODE (operands[3]) == NE)
      {
        if (which_alternative != 1)
	  output_asm_insn ("mov%D4\t%0, %2", operands);
        if (which_alternative != 0)
	  output_asm_insn ("mov%d4\t%0, %1", operands);
        return "";
      }
    if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    if (which_alternative != 1)
      output_asm_insn ("mov%d4\t%0, %2", operands);
    return "";
  
}

static const char *
output_262 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8833 "../../gcc/gcc/config/arm/arm.md"

    if (GET_CODE (operands[4]) == LT && operands[3] == const0_rtx)
      return "%i5\t%0, %1, %2, lsr #31";

    output_asm_insn ("cmp\t%2, %3", operands);
    if (GET_CODE (operands[5]) == AND)
      output_asm_insn ("mov%D4\t%0, #0", operands);
    else if (GET_CODE (operands[5]) == MINUS)
      output_asm_insn ("rsb%D4\t%0, %1, #0", operands);
    else if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    return "%i5%d4\t%0, %1, #1";
  
}

static const char *
output_263 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8858 "../../gcc/gcc/config/arm/arm.md"

    output_asm_insn ("cmp\t%2, %3", operands);
    if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    return "sub%d4\t%0, %1, #1";
  
}

static const char *
output_264 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8882 "../../gcc/gcc/config/arm/arm.md"

  {
    static const char * const opcodes[4][2] =
    {
      {"cmp\t%2, %3\n\tcmp%d5\t%0, %1",
       "cmp\t%0, %1\n\tcmp%d4\t%2, %3"},
      {"cmp\t%2, %3\n\tcmn%d5\t%0, #%n1",
       "cmn\t%0, #%n1\n\tcmp%d4\t%2, %3"},
      {"cmn\t%2, #%n3\n\tcmp%d5\t%0, %1",
       "cmp\t%0, %1\n\tcmn%d4\t%2, #%n3"},
      {"cmn\t%2, #%n3\n\tcmn%d5\t%0, #%n1",
       "cmn\t%0, #%n1\n\tcmn%d4\t%2, #%n3"}
    };
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]), GET_CODE (operands[4]));

    return opcodes[which_alternative][swap];
  }
}

static const char *
output_265 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8917 "../../gcc/gcc/config/arm/arm.md"

  {
    static const char * const opcodes[4][2] =
    {
      {"cmp\t%0, %1\n\tcmp%d4\t%2, %3",
       "cmp\t%2, %3\n\tcmp%D5\t%0, %1"},
      {"cmn\t%0, #%n1\n\tcmp%d4\t%2, %3",
       "cmp\t%2, %3\n\tcmn%D5\t%0, #%n1"},
      {"cmp\t%0, %1\n\tcmn%d4\t%2, #%n3",
       "cmn\t%2, #%n3\n\tcmp%D5\t%0, %1"},
      {"cmn\t%0, #%n1\n\tcmn%d4\t%2, #%n3",
       "cmn\t%2, #%n3\n\tcmn%D5\t%0, #%n1"}
    };
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]),
			      reverse_condition (GET_CODE (operands[4])));

    return opcodes[which_alternative][swap];
  }
}

static const char *
output_266 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8952 "../../gcc/gcc/config/arm/arm.md"

  {
    static const char *const opcodes[4][2] =
    {
      {"cmp\t%2, %3\n\tcmp%d5\t%0, %1",
       "cmp\t%0, %1\n\tcmp%d4\t%2, %3"},
      {"cmp\t%2, %3\n\tcmn%d5\t%0, #%n1",
       "cmn\t%0, #%n1\n\tcmp%d4\t%2, %3"},
      {"cmn\t%2, #%n3\n\tcmp%d5\t%0, %1",
       "cmp\t%0, %1\n\tcmn%d4\t%2, #%n3"},
      {"cmn\t%2, #%n3\n\tcmn%d5\t%0, #%n1",
       "cmn\t%0, #%n1\n\tcmn%d4\t%2, #%n3"}
    };
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]), GET_CODE (operands[4]));

    return opcodes[which_alternative][swap];
  }
}

static const char *
output_267 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8987 "../../gcc/gcc/config/arm/arm.md"

{
  static const char *const opcodes[4][2] =
  {
    {"cmp\t%0, %1\n\tcmp%D4\t%2, %3",
     "cmp\t%2, %3\n\tcmp%D5\t%0, %1"},
    {"cmn\t%0, #%n1\n\tcmp%D4\t%2, %3",
     "cmp\t%2, %3\n\tcmn%D5\t%0, #%n1"},
    {"cmp\t%0, %1\n\tcmn%D4\t%2, #%n3",
     "cmn\t%2, #%n3\n\tcmp%D5\t%0, %1"},
    {"cmn\t%0, #%n1\n\tcmn%D4\t%2, #%n3",
     "cmn\t%2, #%n3\n\tcmn%D5\t%0, #%n1"}
  };
  int swap =
    comparison_dominates_p (GET_CODE (operands[5]), GET_CODE (operands[4]));

  return opcodes[which_alternative][swap];
}

}

static const char *
output_273 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 9204 "../../gcc/gcc/config/arm/arm.md"

  if (GET_CODE (operands[3]) == LT && operands[2] == const0_rtx)
    return "mov\t%0, %1, asr #31";

  if (GET_CODE (operands[3]) == NE)
    return "subs\t%0, %1, %2\n\tmvnne\t%0, #0";

  output_asm_insn ("cmp\t%1, %2", operands);
  output_asm_insn ("mov%D3\t%0, #0", operands);
  return "mvn%d3\t%0, #0";
  
}

static const char *
output_274 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 9229 "../../gcc/gcc/config/arm/arm.md"

  if (GET_CODE (operands[5]) == LT
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && GET_CODE (operands[1]) == REG)
	{
	  if (operands[2] == const0_rtx)
	    return "and\t%0, %1, %3, asr #31";
	  return "ands\t%0, %1, %3, asr #32\n\tmovcc\t%0, %2";
	}
      else if (which_alternative != 0 && GET_CODE (operands[2]) == REG)
	{
	  if (operands[1] == const0_rtx)
	    return "bic\t%0, %2, %3, asr #31";
	  return "bics\t%0, %2, %3, asr #32\n\tmovcs\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }

  if (GET_CODE (operands[5]) == GE
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && GET_CODE (operands[1]) == REG)
	{
	  if (operands[2] == const0_rtx)
	    return "bic\t%0, %1, %3, asr #31";
	  return "bics\t%0, %1, %3, asr #32\n\tmovcs\t%0, %2";
	}
      else if (which_alternative != 0 && GET_CODE (operands[2]) == REG)
	{
	  if (operands[1] == const0_rtx)
	    return "and\t%0, %2, %3, asr #31";
	  return "ands\t%0, %2, %3, asr #32\n\tmovcc\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }
  if (GET_CODE (operands[4]) == CONST_INT
      && !const_ok_for_arm (INTVAL (operands[4])))
    output_asm_insn ("cmn\t%3, #%n4", operands);
  else
    output_asm_insn ("cmp\t%3, %4", operands);
  if (which_alternative != 0)
    output_asm_insn ("mov%d5\t%0, %1", operands);
  if (which_alternative != 1)
    output_asm_insn ("mov%D5\t%0, %2", operands);
  return "";
  
}

static const char * const output_276[] = {
  "add%d4\t%0, %2, %3",
  "sub%d4\t%0, %2, #%n3",
  "add%d4\t%0, %2, %3\n\tmov%D4\t%0, %1",
  "sub%d4\t%0, %2, #%n3\n\tmov%D4\t%0, %1",
};

static const char * const output_278[] = {
  "add%D4\t%0, %2, %3",
  "sub%D4\t%0, %2, #%n3",
  "add%D4\t%0, %2, %3\n\tmov%d4\t%0, %1",
  "sub%D4\t%0, %2, #%n3\n\tmov%d4\t%0, %1",
};

static const char *
output_281 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 9401 "../../gcc/gcc/config/arm/arm.md"

  /* If we have an operation where (op x 0) is the identity operation and
     the conditional operator is LT or GE and we are comparing against zero and
     everything is in registers then we can do this in two instructions.  */
  if (operands[3] == const0_rtx
      && GET_CODE (operands[7]) != AND
      && GET_CODE (operands[5]) == REG
      && GET_CODE (operands[1]) == REG 
      && REGNO (operands[1]) == REGNO (operands[4])
      && REGNO (operands[4]) != REGNO (operands[0]))
    {
      if (GET_CODE (operands[6]) == LT)
	return "and\t%0, %5, %2, asr #31\n\t%I7\t%0, %4, %0";
      else if (GET_CODE (operands[6]) == GE)
	return "bic\t%0, %5, %2, asr #31\n\t%I7\t%0, %4, %0";
    }
  if (GET_CODE (operands[3]) == CONST_INT
      && !const_ok_for_arm (INTVAL (operands[3])))
    output_asm_insn ("cmn\t%2, #%n3", operands);
  else
    output_asm_insn ("cmp\t%2, %3", operands);
  output_asm_insn ("%I7%d6\t%0, %4, %5", operands);
  if (which_alternative != 0)
    return "mov%D6\t%0, %1";
  return "";
  
}

static const char * const output_282[] = {
  "%I5%d4\t%0, %2, %3",
  "%I5%d4\t%0, %2, %3\n\tmov%D4\t%0, %1",
};

static const char *
output_283 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 9459 "../../gcc/gcc/config/arm/arm.md"

  /* If we have an operation where (op x 0) is the identity operation and
     the conditional operator is LT or GE and we are comparing against zero and
     everything is in registers then we can do this in two instructions */
  if (operands[5] == const0_rtx
      && GET_CODE (operands[7]) != AND
      && GET_CODE (operands[3]) == REG
      && GET_CODE (operands[1]) == REG 
      && REGNO (operands[1]) == REGNO (operands[2])
      && REGNO (operands[2]) != REGNO (operands[0]))
    {
      if (GET_CODE (operands[6]) == GE)
	return "and\t%0, %3, %4, asr #31\n\t%I7\t%0, %2, %0";
      else if (GET_CODE (operands[6]) == LT)
	return "bic\t%0, %3, %4, asr #31\n\t%I7\t%0, %2, %0";
    }

  if (GET_CODE (operands[5]) == CONST_INT
      && !const_ok_for_arm (INTVAL (operands[5])))
    output_asm_insn ("cmn\t%4, #%n5", operands);
  else
    output_asm_insn ("cmp\t%4, %5", operands);

  if (which_alternative != 0)
    output_asm_insn ("mov%d6\t%0, %1", operands);
  return "%I7%D6\t%0, %2, %3";
  
}

static const char * const output_284[] = {
  "%I5%D4\t%0, %2, %3",
  "%I5%D4\t%0, %2, %3\n\tmov%d4\t%0, %1",
};

static const char * const output_286[] = {
  "mvn%D4\t%0, %2",
  "mov%d4\t%0, %1\n\tmvn%D4\t%0, %2",
  "mvn%d4\t%0, #%B1\n\tmvn%D4\t%0, %2",
};

static const char * const output_288[] = {
  "mvn%d4\t%0, %2",
  "mov%D4\t%0, %1\n\tmvn%d4\t%0, %2",
  "mvn%D4\t%0, #%B1\n\tmvn%d4\t%0, %2",
};

static const char * const output_290[] = {
  "mov%d5\t%0, %2%S4",
  "mov%D5\t%0, %1\n\tmov%d5\t%0, %2%S4",
  "mvn%D5\t%0, #%B1\n\tmov%d5\t%0, %2%S4",
};

static const char * const output_292[] = {
  "mov%D5\t%0, %2%S4",
  "mov%d5\t%0, %1\n\tmov%D5\t%0, %2%S4",
  "mvn%d5\t%0, #%B1\n\tmov%D5\t%0, %2%S4",
};

static const char * const output_300[] = {
  "rsb%d4\t%0, %2, #0",
  "mov%D4\t%0, %1\n\trsb%d4\t%0, %2, #0",
  "mvn%D4\t%0, #%B1\n\trsb%d4\t%0, %2, #0",
};

static const char * const output_302[] = {
  "rsb%D4\t%0, %2, #0",
  "mov%d4\t%0, %1\n\trsb%D4\t%0, %2, #0",
  "mvn%d4\t%0, #%B1\n\trsb%D4\t%0, %2, #0",
};

static const char *
output_303 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 9832 "../../gcc/gcc/config/arm/arm.md"

  {
    rtx ldm[3];
    rtx arith[4];
    rtx base_reg;
    HOST_WIDE_INT val1 = 0, val2 = 0;

    if (REGNO (operands[0]) > REGNO (operands[4]))
      {
	ldm[1] = operands[4];
	ldm[2] = operands[0];
      }
    else
      {
	ldm[1] = operands[0];
	ldm[2] = operands[4];
      }

    base_reg = XEXP (operands[2], 0);

    if (!REG_P (base_reg))
      {
	val1 = INTVAL (XEXP (base_reg, 1));
	base_reg = XEXP (base_reg, 0);
      }

    if (!REG_P (XEXP (operands[3], 0)))
      val2 = INTVAL (XEXP (XEXP (operands[3], 0), 1));

    arith[0] = operands[0];
    arith[3] = operands[1];

    if (val1 < val2)
      {
	arith[1] = ldm[1];
	arith[2] = ldm[2];
      }
    else
      {
	arith[1] = ldm[2];
	arith[2] = ldm[1];
      }

    ldm[0] = base_reg;
    if (val1 !=0 && val2 != 0)
      {
	rtx ops[3];

	if (val1 == 4 || val2 == 4)
	  /* Other val must be 8, since we know they are adjacent and neither
	     is zero.  */
	  output_asm_insn ("ldm%(ib%)\t%0, {%1, %2}", ldm);
	else if (const_ok_for_arm (val1) || const_ok_for_arm (-val1))
	  {
	    ldm[0] = ops[0] = operands[4];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_add_immediate (ops);
	    if (val1 < val2)
	      output_asm_insn ("ldm%(ia%)\t%0, {%1, %2}", ldm);
	    else
	      output_asm_insn ("ldm%(da%)\t%0, {%1, %2}", ldm);
	  }
	else
	  {
	    /* Offset is out of range for a single add, so use two ldr.  */
	    ops[0] = ldm[1];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	    ops[0] = ldm[2];
	    ops[2] = GEN_INT (val2);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	  }
      }
    else if (val1 != 0)
      {
	if (val1 < val2)
	  output_asm_insn ("ldm%(da%)\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldm%(ia%)\t%0, {%1, %2}", ldm);
      }
    else
      {
	if (val1 < val2)
	  output_asm_insn ("ldm%(ia%)\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldm%(da%)\t%0, {%1, %2}", ldm);
      }
    output_asm_insn ("%I3%?\t%0, %1, %2", arith);
    return "";
  }
}

static const char *
output_304 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10020 "../../gcc/gcc/config/arm/arm.md"

  if (use_return_insn (FALSE, next_nonnote_insn (insn)))
    return output_return_instruction (const_true_rtx, FALSE, FALSE);
  return arm_output_epilogue (next_nonnote_insn (insn));
  
}

static const char *
output_305 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10037 "../../gcc/gcc/config/arm/arm.md"

  if (TARGET_32BIT)
    return arm_output_epilogue (NULL);
  else /* TARGET_THUMB1 */
    return thumb_unexpanded_epilogue ();
  
}

static const char * const output_306[] = {
  "mvn%D4\t%0, %2",
  "mov%d4\t%0, %1\n\tmvn%D4\t%0, %2",
};

static const char *
output_307 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10220 "../../gcc/gcc/config/arm/arm.md"

    operands[2] = GEN_INT (1 << INTVAL (operands[2]));
    output_asm_insn ("ands\t%0, %1, %2", operands);
    return "mvnne\t%0, #0";
  
}

static const char *
output_308 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10237 "../../gcc/gcc/config/arm/arm.md"

    operands[2] = GEN_INT (1 << INTVAL (operands[2]));
    output_asm_insn ("tst\t%1, %2", operands);
    output_asm_insn ("mvneq\t%0, #0", operands);
    return "movne\t%0, #0";
  
}

static const char *
output_309 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10257 "../../gcc/gcc/config/arm/arm.md"

  {
    int num_saves = XVECLEN (operands[2], 0);
     
    /* For the StrongARM at least it is faster to
       use STR to store only a single register.
       In Thumb mode always use push, and the assembler will pick
       something appropriate.  */
    if (num_saves == 1 && TARGET_ARM)
      output_asm_insn ("str\t%1, [%m0, #-4]!", operands);
    else
      {
	int i;
	char pattern[100];

	if (TARGET_ARM)
	    strcpy (pattern, "stmfd\t%m0!, {%1");
	else
	    strcpy (pattern, "push\t{%1");

	for (i = 1; i < num_saves; i++)
	  {
	    strcat (pattern, ", %|");
	    strcat (pattern,
		    reg_names[REGNO (XEXP (XVECEXP (operands[2], 0, i), 0))]);
	  }

	strcat (pattern, "}");
	output_asm_insn (pattern, operands);
      }

    return "";
  }
}

static const char *
output_311 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10310 "../../gcc/gcc/config/arm/arm.md"

  {
    char pattern[100];

    sprintf (pattern, "sfmfd\t%%1, %d, [%%m0]!", XVECLEN (operands[2], 0));
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_312 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10326 "../../gcc/gcc/config/arm/arm.md"

  assemble_align (32);
  return "";
  
}

static const char *
output_313 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10335 "../../gcc/gcc/config/arm/arm.md"

  assemble_align (64);
  return "";
  
}

static const char *
output_314 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10344 "../../gcc/gcc/config/arm/arm.md"

  making_const_table = FALSE;
  return "";
  
}

static const char *
output_315 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10353 "../../gcc/gcc/config/arm/arm.md"

  making_const_table = TRUE;
  assemble_integer (operands[0], 1, BITS_PER_WORD, 1);
  assemble_zeros (3);
  return "";
  
}

static const char *
output_316 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10365 "../../gcc/gcc/config/arm/arm.md"

  making_const_table = TRUE;
  gcc_assert (GET_MODE_CLASS (GET_MODE (operands[0])) != MODE_FLOAT);
  assemble_integer (operands[0], 2, BITS_PER_WORD, 1);
  assemble_zeros (2);
  return "";
  
}

static const char *
output_317 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10378 "../../gcc/gcc/config/arm/arm.md"

  {
    rtx x = operands[0];
    making_const_table = TRUE;
    switch (GET_MODE_CLASS (GET_MODE (x)))
      {
      case MODE_FLOAT:
 	if (GET_MODE (x) == HFmode)
 	  arm_emit_fp16_const (x);
 	else
 	  {
 	    REAL_VALUE_TYPE r;
 	    REAL_VALUE_FROM_CONST_DOUBLE (r, x);
 	    assemble_real (r, GET_MODE (x), BITS_PER_WORD);
 	  }
 	break;
      default:
	/* XXX: Sometimes gcc does something really dumb and ends up with
	   a HIGH in a constant pool entry, usually because it's trying to
	   load into a VFP register.  We know this will always be used in
	   combination with a LO_SUM which ignores the high bits, so just
	   strip off the HIGH.  */
	if (GET_CODE (x) == HIGH)
	  x = XEXP (x, 0);
        assemble_integer (x, 4, BITS_PER_WORD, 1);
	mark_symbol_refs_as_used (x);
        break;
      }
    return "";
  }
}

static const char *
output_318 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10414 "../../gcc/gcc/config/arm/arm.md"

  {
    making_const_table = TRUE;
    switch (GET_MODE_CLASS (GET_MODE (operands[0])))
      {
       case MODE_FLOAT:
        {
          REAL_VALUE_TYPE r;
          REAL_VALUE_FROM_CONST_DOUBLE (r, operands[0]);
          assemble_real (r, GET_MODE (operands[0]), BITS_PER_WORD);
          break;
        }
      default:
        assemble_integer (operands[0], 8, BITS_PER_WORD, 1);
        break;
      }
    return "";
  }
}

static const char *
output_319 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 10438 "../../gcc/gcc/config/arm/arm.md"

  {
    making_const_table = TRUE;
    switch (GET_MODE_CLASS (GET_MODE (operands[0])))
      {
       case MODE_FLOAT:
        {
          REAL_VALUE_TYPE r;
          REAL_VALUE_FROM_CONST_DOUBLE (r, operands[0]);
          assemble_real (r, GET_MODE (operands[0]), BITS_PER_WORD);
          break;
        }
      default:
        assemble_integer (operands[0], 16, BITS_PER_WORD, 1);
        break;
      }
    return "";
  }
}

static const char * const output_389[] = {
  "adf%?s\t%0, %1, %2",
  "suf%?s\t%0, %1, #%N2",
};

static const char * const output_390[] = {
  "adf%?d\t%0, %1, %2",
  "suf%?d\t%0, %1, #%N2",
};

static const char * const output_391[] = {
  "adf%?d\t%0, %1, %2",
  "suf%?d\t%0, %1, #%N2",
};

static const char * const output_394[] = {
  "suf%?s\t%0, %1, %2",
  "rsf%?s\t%0, %2, %1",
};

static const char * const output_395[] = {
  "suf%?d\t%0, %1, %2",
  "rsf%?d\t%0, %2, %1",
};

static const char * const output_397[] = {
  "suf%?d\t%0, %1, %2",
  "rsf%?d\t%0, %2, %1",
};

static const char * const output_404[] = {
  "fdv%?s\t%0, %1, %2",
  "frd%?s\t%0, %2, %1",
};

static const char * const output_405[] = {
  "dvf%?d\t%0, %1, %2",
  "rdf%?d\t%0, %2, %1",
};

static const char * const output_429[] = {
  "mvf%?s\t%0, %1",
  "mnf%?s\t%0, #%N1",
  "ldf%?s\t%0, %1",
  "stf%?s\t%1, %0",
  "str%?\t%1, [%|sp, #-4]!\n\tldf%?s\t%0, [%|sp], #4",
  "stf%?s\t%1, [%|sp, #-4]!\n\tldr%?\t%0, [%|sp], #4",
  "mov%?\t%0, %1",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char *
output_430 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 562 "../../gcc/gcc/config/arm/fpa.md"

  {
  switch (which_alternative)
    {
    default:
    case 0: return "ldm%(ia%)\t%m1, %M0\t%@ double";
    case 1: return "stm%(ia%)\t%m0, %M1\t%@ double";
    case 2: return "#";
    case 3: case 4: return output_move_double (operands);
    case 5: return "mvf%?d\t%0, %1";
    case 6: return "mnf%?d\t%0, #%N1";
    case 7: return "ldf%?d\t%0, %1";
    case 8: return "stf%?d\t%1, %0";
    case 9: return output_mov_double_fpa_from_arm (operands);
    case 10: return output_mov_double_arm_from_fpa (operands);
    }
  }
  
}

static const char *
output_431 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 597 "../../gcc/gcc/config/arm/fpa.md"

  switch (which_alternative)
    {
    default:
    case 0: return "mvf%?e\t%0, %1";
    case 1: if (TARGET_FPA_EMU2)
	      return "ldf%?e\t%0, %1";
	    return "lfm%?\t%0, 1, %1";
    case 2: if (TARGET_FPA_EMU2)
	      return "stf%?e\t%1, %0";
	    return "sfm%?\t%1, 1, %0";
    }
  
}

static const char * const output_432[] = {
  "mvf%?s\t%0, %1",
  "mnf%?s\t%0, #%N1",
  "ldf%?s\t%0, %1",
  "stf%?s\t%1, %0",
  "str%?\t%1, [%|sp, #-4]!\n\tldf%?s\t%0, [%|sp], #4",
  "stf%?s\t%1, [%|sp, #-4]!\n\tldr%?\t%0, [%|sp], #4",
  "mov%?\t%0, %1 @bar",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char *
output_433 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 653 "../../gcc/gcc/config/arm/fpa.md"

  {
  switch (which_alternative)
    {
    default:
    case 0: return "ldm%(ia%)\t%m1, %M0\t%@ double";
    case 1: return "stm%(ia%)\t%m0, %M1\t%@ double";
    case 2: case 3: case 4: return output_move_double (operands);
    case 5: return "mvf%?d\t%0, %1";
    case 6: return "mnf%?d\t%0, #%N1";
    case 7: return "ldf%?d\t%0, %1";
    case 8: return "stf%?d\t%1, %0";
    case 9: return output_mov_double_fpa_from_arm (operands);
    case 10: return output_mov_double_arm_from_fpa (operands);
    }
  }
  
}

static const char *
output_434 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 687 "../../gcc/gcc/config/arm/fpa.md"

  switch (which_alternative)
    {
    default:
    case 0: return "mvf%?e\t%0, %1";
    case 1: return "mnf%?e\t%0, #%N1";
    case 2: return "ldf%?e\t%0, %1";
    case 3: return "stf%?e\t%1, %0";
    case 4: return output_mov_long_double_fpa_from_arm (operands);
    case 5: return output_mov_long_double_arm_from_fpa (operands);
    case 6: return output_mov_long_double_arm_from_arm (operands);
    }
  
}

static const char * const output_435[] = {
  "cmf%?\t%0, %1",
  "cnf%?\t%0, #%N1",
};

static const char * const output_436[] = {
  "cmf%?\t%0, %1",
  "cnf%?\t%0, #%N1",
};

static const char * const output_437[] = {
  "cmf%?\t%0, %1",
  "cnf%?\t%0, #%N1",
};

static const char * const output_439[] = {
  "cmf%?e\t%0, %1",
  "cnf%?e\t%0, #%N1",
};

static const char * const output_440[] = {
  "cmf%?e\t%0, %1",
  "cnf%?e\t%0, #%N1",
};

static const char * const output_441[] = {
  "cmf%?e\t%0, %1",
  "cnf%?e\t%0, #%N1",
};

static const char * const output_443[] = {
  "mvf%D3s\t%0, %2",
  "mnf%D3s\t%0, #%N2",
  "mvf%d3s\t%0, %1",
  "mnf%d3s\t%0, #%N1",
  "mvf%d3s\t%0, %1\n\tmvf%D3s\t%0, %2",
  "mvf%d3s\t%0, %1\n\tmnf%D3s\t%0, #%N2",
  "mnf%d3s\t%0, #%N1\n\tmvf%D3s\t%0, %2",
  "mnf%d3s\t%0, #%N1\n\tmnf%D3s\t%0, #%N2",
};

static const char * const output_444[] = {
  "mvf%D3d\t%0, %2",
  "mnf%D3d\t%0, #%N2",
  "mvf%d3d\t%0, %1",
  "mnf%d3d\t%0, #%N1",
  "mvf%d3d\t%0, %1\n\tmvf%D3d\t%0, %2",
  "mvf%d3d\t%0, %1\n\tmnf%D3d\t%0, #%N2",
  "mnf%d3d\t%0, #%N1\n\tmvf%D3d\t%0, %2",
  "mnf%d3d\t%0, #%N1\n\tmnf%D3d\t%0, #%N2",
};

static const char * const output_445[] = {
  "it\t%D3\n\tmvf%D3s\t%0, %2",
  "it\t%D3\n\tmnf%D3s\t%0, #%N2",
  "it\t%d3\n\tmvf%d3s\t%0, %1",
  "it\t%d3\n\tmnf%d3s\t%0, #%N1",
  "ite\t%d3\n\tmvf%d3s\t%0, %1\n\tmvf%D3s\t%0, %2",
  "ite\t%d3\n\tmvf%d3s\t%0, %1\n\tmnf%D3s\t%0, #%N2",
  "ite\t%d3\n\tmnf%d3s\t%0, #%N1\n\tmvf%D3s\t%0, %2",
  "ite\t%d3\n\tmnf%d3s\t%0, #%N1\n\tmnf%D3s\t%0, #%N2",
};

static const char * const output_446[] = {
  "it\t%D3\n\tmvf%D3d\t%0, %2",
  "it\t%D3\n\tmnf%D3d\t%0, #%N2",
  "it\t%d3\n\tmvf%d3d\t%0, %1",
  "it\t%d3\n\tmnf%d3d\t%0, #%N1",
  "ite\t%d3\n\tmvf%d3d\t%0, %1\n\tmvf%D3d\t%0, %2",
  "ite\t%d3\n\tmvf%d3d\t%0, %1\n\tmnf%D3d\t%0, #%N2",
  "ite\t%d3\n\tmnf%d3d\t%0, #%N1\n\tmvf%D3d\t%0, %2",
  "ite\t%d3\n\tmnf%d3d\t%0, #%N1\n\tmnf%D3d\t%0, #%N2",
};

static const char *
output_482 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 374 "../../gcc/gcc/config/arm/cirrus.md"

  {
  switch (which_alternative)
    {
    case 0:
      return "#";
    case 1:
    case 2:
      return output_move_double (operands);

    case 3: return "cfmv64lr%?\t%V0, %Q1\n\tcfmv64hr%?\t%V0, %R1";
    case 4: return "cfmvr64l%?\t%Q0, %V1\n\tcfmvr64h%?\t%R0, %V1";

    case 5: return "cfldr64%?\t%V0, %1";
    case 6: return "cfstr64%?\t%V1, %0";

    /* Shifting by 0 will just copy %1 into %0.  */
    case 7: return "cfsh64%?\t%V0, %V1, #0";

    default: gcc_unreachable ();
    }
  }
}

static const char * const output_483[] = {
  "cfcpys%?\t%V0, %V1",
  "cfldrs%?\t%V0, %1",
  "cfmvsr%?\t%V0, %1",
  "cfmvrs%?\t%0, %V1",
  "cfstrs%?\t%V1, %0",
  "mov%?\t%0, %1",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char *
output_484 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 435 "../../gcc/gcc/config/arm/cirrus.md"

  {
  switch (which_alternative)
    {
    case 0: return "ldm%?ia\t%m1, %M0\t%@ double";
    case 1: return "stm%?ia\t%m0, %M1\t%@ double";
    case 2: return "#";
    case 3: case 4: return output_move_double (operands);
    case 5: return "cfcpyd%?\t%V0, %V1";
    case 6: return "cfldrd%?\t%V0, %1";
    case 7: return "cfmvdlr\t%V0, %Q1\n\tcfmvdhr%?\t%V0, %R1";
    case 8: return "cfmvrdl%?\t%Q0, %V1\n\tcfmvrdh%?\t%R0, %V1";
    case 9: return "cfstrd%?\t%V1, %0";
    default: gcc_unreachable ();
    }
  }
}

static const char *
output_485 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 462 "../../gcc/gcc/config/arm/cirrus.md"

  {
  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return (output_move_double (operands));

    case 3: return "cfmv64lr%?\t%V0, %Q1\n\tcfmv64hr%?\t%V0, %R1";
    case 4: return "cfmvr64l%?\t%Q0, %V1\n\tcfmvr64h%?\t%R0, %V1";

    case 5: return "cfldr64%?\t%V0, %1";
    case 6: return "cfstr64%?\t%V1, %0";

    /* Shifting by 0 will just copy %1 into %0.  */
    case 7: return "cfsh64%?\t%V0, %V1, #0";

    default: abort ();
    }
  }
}

static const char * const output_486[] = {
  "cfcpys%?\t%V0, %V1",
  "cfldrs%?\t%V0, %1",
  "cfmvsr%?\t%V0, %1",
  "cfmvrs%?\t%0, %V1",
  "cfstrs%?\t%V1, %0",
  "mov%?\t%0, %1",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char *
output_487 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 519 "../../gcc/gcc/config/arm/cirrus.md"

  {
  switch (which_alternative)
    {
    case 0: return "ldm%?ia\t%m1, %M0\t%@ double";
    case 1: return "stm%?ia\t%m0, %M1\t%@ double";
    case 2: case 3: case 4: return output_move_double (operands);
    case 5: return "cfcpyd%?\t%V0, %V1";
    case 6: return "cfldrd%?\t%V0, %1";
    case 7: return "cfmvdlr\t%V0, %Q1\n\tcfmvdhr%?\t%V0, %R1";
    case 8: return "cfmvrdl%?\t%Q0, %V1\n\tcfmvrdh%?\t%R0, %V1";
    case 9: return "cfstrd%?\t%V1, %0";
    default: abort ();
    }
  }
}

static const char * const output_488[] = {
  "wor%?\t%0, %1, %2",
  "#",
  "#",
};

static const char * const output_489[] = {
  "wxor%?\t%0, %1, %2",
  "#",
  "#",
};

static const char * const output_490[] = {
  "wand%?\t%0, %1, %2",
  "#",
  "#",
};

static const char *
output_492 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 74 "../../gcc/gcc/config/arm/iwmmxt.md"

{
  switch (which_alternative)
    {
    default:
      return output_move_double (operands);
    case 0:
      return "#";
    case 3:
      return "wmov%?\t%0,%1";
    case 4:
      return "tmcrr%?\t%0,%Q1,%R1";
    case 5:
      return "tmrrc%?\t%Q0,%R0,%1";
    case 6:
      return "wldrd%?\t%0,%1";
    case 7:
      return "wstrd%?\t%1,%0";
    }
}
}

static const char *
output_493 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 106 "../../gcc/gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "mov\t%0, %1";
   case 1: return "mov\t%0, %1";
   case 2: return "mvn\t%0, #%B1";
   case 3: return "ldr\t%0, %1";
   case 4: return "str\t%1, %0";
   case 5: return "tmcr\t%0, %1";
   case 6: return "tmrc\t%0, %1";
   case 7: return arm_output_load_gr (operands);
   case 8: return "wstrw\t%1, %0";
   default:return "wstrw\t%1, [sp, #-4]!\n\twldrw\t%0, [sp], #4\t@move CG reg";
  }
}

static const char *
output_494 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 148 "../../gcc/gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "mov%?\t%0, %1";
   case 1: return "mvn%?\t%0, #%B1";
   case 2: return "ldr%?\t%0, %1";
   case 3: return "str%?\t%1, %0";
   case 4: return "tmcr%?\t%0, %1";
   default: return "tmrc%?\t%0, %1";
  }
}

static const char *
output_495 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 167 "../../gcc/gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands);
   }
}

static const char *
output_496 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 167 "../../gcc/gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands);
   }
}

static const char *
output_497 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 167 "../../gcc/gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands);
   }
}

static const char * const output_627[] = {
  "waligni%?\t%0, %1, %2, %3",
  "walignr%U3%?\t%0, %1, %2",
};

static const char *
output_634 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 59 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: case 1:
      return "mov%?\t%0, %1";
    case 2:
      return "mvn%?\t%0, #%B1";
    case 3:
      return "movw%?\t%0, %1";
    case 4:
      return "ldr%?\t%0, %1";
    case 5:
      return "str%?\t%1, %0";
    case 6:
      return "fmsr%?\t%0, %1\t%@ int";
    case 7:
      return "fmrs%?\t%0, %1\t%@ int";
    case 8:
      return "fcpys%?\t%0, %1\t%@ int";
    case 9: case 10:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_635 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 99 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: case 1:
      return "mov%?\t%0, %1";
    case 2:
      return "mvn%?\t%0, #%B1";
    case 3:
      return "movw%?\t%0, %1";
    case 4:
    case 5:
      return "ldr%?\t%0, %1";
    case 6:
    case 7:
      return "str%?\t%1, %0";
    case 8:
      return "fmsr%?\t%0, %1\t%@ int";
    case 9:
      return "fmrs%?\t%0, %1\t%@ int";
    case 10:
      return "fcpys%?\t%0, %1\t%@ int";
    case 11: case 12:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_636 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 142 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: 
      return "#";
    case 1:
    case 2:
      return output_move_double (operands);
    case 3:
      return "fmdrr%?\t%P0, %Q1, %R1\t%@ int";
    case 4:
      return "fmrrd%?\t%Q0, %R0, %P1\t%@ int";
    case 5:
      if (TARGET_VFP_SINGLE)
	return "fcpys%?\t%0, %1\t%@ int\n\tfcpys%?\t%p0, %p1\t%@ int";
      else
	return "fcpyd%?\t%P0, %P1\t%@ int";
    case 6: case 7:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_637 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 183 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: case 1: case 2:
      return (output_move_double (operands));
    case 3:
      return "fmdrr%?\t%P0, %Q1, %R1\t%@ int";
    case 4:
      return "fmrrd%?\t%Q0, %R0, %P1\t%@ int";
    case 5:
      if (TARGET_VFP_SINGLE)
	return "fcpys%?\t%0, %1\t%@ int\n\tfcpys%?\t%p0, %p1\t%@ int";
      else
	return "fcpyd%?\t%P0, %P1\t%@ int";
    case 6: case 7:
      return output_move_vfp (operands);
    default:
      abort ();
    }
  
}

static const char *
output_638 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 223 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:     /* S register from memory */
      return "vld1.16\t{%z0}, %A1";
    case 1:     /* memory from S register */
      return "vst1.16\t{%z1}, %A0";
    case 2:     /* ARM register from memory */
      return "ldrh\t%0, %1\t%@ __fp16";
    case 3:     /* memory from ARM register */
      return "strh\t%1, %0\t%@ __fp16";
    case 4:	/* S register from S register */
      return "fcpys\t%0, %1";
    case 5:	/* ARM register from ARM register */
      return "mov\t%0, %1\t%@ __fp16";
    case 6:	/* S register from ARM register */
      return "fmsr\t%0, %1";
    case 7:	/* ARM register from S register */
      return "fmrs\t%0, %1";
    case 8:	/* ARM register from constant */
      {
        REAL_VALUE_TYPE r;
	long bits;
	rtx ops[4];

        REAL_VALUE_FROM_CONST_DOUBLE (r, operands[1]);
	bits = real_to_target (NULL, &r, HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_639 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 278 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:     /* ARM register from memory */
      return "ldrh\t%0, %1\t%@ __fp16";
    case 1:     /* memory from ARM register */
      return "strh\t%1, %0\t%@ __fp16";
    case 2:	/* S register from S register */
      return "fcpys\t%0, %1";
    case 3:	/* ARM register from ARM register */
      return "mov\t%0, %1\t%@ __fp16";
    case 4:	/* S register from ARM register */
      return "fmsr\t%0, %1";
    case 5:	/* ARM register from S register */
      return "fmrs\t%0, %1";
    case 6:	/* ARM register from constant */
      {
        REAL_VALUE_TYPE r;
	long bits;
	rtx ops[4];

        REAL_VALUE_FROM_CONST_DOUBLE (r, operands[1]);
	bits = real_to_target (NULL, &r, HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_640 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 332 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "fmsr%?\t%0, %1";
    case 1:
      return "fmrs%?\t%0, %1";
    case 2:
      return "fconsts%?\t%0, #%G1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "fcpys%?\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_641 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 369 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "fmsr%?\t%0, %1";
    case 1:
      return "fmrs%?\t%0, %1";
    case 2:
      return "fconsts%?\t%0, #%G1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "fcpys%?\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_642 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 409 "../../gcc/gcc/config/arm/vfp.md"

  {
    switch (which_alternative)
      {
      case 0:
	return "fmdrr%?\t%P0, %Q1, %R1";
      case 1:
	return "fmrrd%?\t%Q0, %R0, %P1";
      case 2:
	gcc_assert (TARGET_VFP_DOUBLE);
        return "fconstd%?\t%P0, #%G1";
      case 3: case 4:
	return output_move_double (operands);
      case 5: case 6:
	return output_move_vfp (operands);
      case 7:
	if (TARGET_VFP_SINGLE)
	  return "fcpys%?\t%0, %1\n\tfcpys%?\t%p0, %p1";
	else
	  return "fcpyd%?\t%P0, %P1";
      case 8:
        return "#";
      default:
	gcc_unreachable ();
      }
    }
  
}

static const char *
output_643 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 455 "../../gcc/gcc/config/arm/vfp.md"

  {
    switch (which_alternative)
      {
      case 0:
	return "fmdrr%?\t%P0, %Q1, %R1";
      case 1:
	return "fmrrd%?\t%Q0, %R0, %P1";
      case 2:
	gcc_assert (TARGET_VFP_DOUBLE);
	return "fconstd%?\t%P0, #%G1";
      case 3: case 4: case 8:
	return output_move_double (operands);
      case 5: case 6:
	return output_move_vfp (operands);
      case 7:
	if (TARGET_VFP_SINGLE)
	  return "fcpys%?\t%0, %1\n\tfcpys%?\t%p0, %p1";
	else
	  return "fcpyd%?\t%P0, %P1";
      default:
	abort ();
      }
    }
  
}

static const char * const output_644[] = {
  "fcpys%D3\t%0, %2",
  "fcpys%d3\t%0, %1",
  "fcpys%D3\t%0, %2\n\tfcpys%d3\t%0, %1",
  "fmsr%D3\t%0, %2",
  "fmsr%d3\t%0, %1",
  "fmsr%D3\t%0, %2\n\tfmsr%d3\t%0, %1",
  "fmrs%D3\t%0, %2",
  "fmrs%d3\t%0, %1",
  "fmrs%D3\t%0, %2\n\tfmrs%d3\t%0, %1",
};

static const char * const output_645[] = {
  "it\t%D3\n\tfcpys%D3\t%0, %2",
  "it\t%d3\n\tfcpys%d3\t%0, %1",
  "ite\t%D3\n\tfcpys%D3\t%0, %2\n\tfcpys%d3\t%0, %1",
  "it\t%D3\n\tfmsr%D3\t%0, %2",
  "it\t%d3\n\tfmsr%d3\t%0, %1",
  "ite\t%D3\n\tfmsr%D3\t%0, %2\n\tfmsr%d3\t%0, %1",
  "it\t%D3\n\tfmrs%D3\t%0, %2",
  "it\t%d3\n\tfmrs%d3\t%0, %1",
  "ite\t%D3\n\tfmrs%D3\t%0, %2\n\tfmrs%d3\t%0, %1",
};

static const char * const output_646[] = {
  "fcpyd%D3\t%P0, %P2",
  "fcpyd%d3\t%P0, %P1",
  "fcpyd%D3\t%P0, %P2\n\tfcpyd%d3\t%P0, %P1",
  "fmdrr%D3\t%P0, %Q2, %R2",
  "fmdrr%d3\t%P0, %Q1, %R1",
  "fmdrr%D3\t%P0, %Q2, %R2\n\tfmdrr%d3\t%P0, %Q1, %R1",
  "fmrrd%D3\t%Q0, %R0, %P2",
  "fmrrd%d3\t%Q0, %R0, %P1",
  "fmrrd%D3\t%Q0, %R0, %P2\n\tfmrrd%d3\t%Q0, %R0, %P1",
};

static const char * const output_647[] = {
  "it\t%D3\n\tfcpyd%D3\t%P0, %P2",
  "it\t%d3\n\tfcpyd%d3\t%P0, %P1",
  "ite\t%D3\n\tfcpyd%D3\t%P0, %P2\n\tfcpyd%d3\t%P0, %P1",
  "it\t%D3\n\tfmdrr%D3\t%P0, %Q2, %R2",
  "it\t%d3\n\tfmdrr%d3\t%P0, %Q1, %R1",
  "ite\t%D3\n\tfmdrr%D3\t%P0, %Q2, %R2\n\tfmdrr%d3\t%P0, %Q1, %R1",
  "it\t%D3\n\tfmrrd%D3\t%Q0, %R0, %P2",
  "it\t%d3\n\tfmrrd%d3\t%Q0, %R0, %P1",
  "ite\t%D3\n\tfmrrd%D3\t%Q0, %R0, %P2\n\tfmrrd%d3\t%Q0, %R0, %P1",
};

static const char * const output_650[] = {
  "fnegs%?\t%0, %1",
  "eor%?\t%0, %1, #-2147483648",
};

static const char * const output_651[] = {
  "fnegd%?\t%P0, %P1",
  "#",
  "#",
};

static const char * const output_689[] = {
  "fcmps%?\t%0, %1",
  "fcmpzs%?\t%0",
};

static const char * const output_690[] = {
  "fcmpes%?\t%0, %1",
  "fcmpezs%?\t%0",
};

static const char * const output_691[] = {
  "fcmpd%?\t%P0, %P1",
  "fcmpzd%?\t%P0",
};

static const char * const output_692[] = {
  "fcmped%?\t%P0, %P1",
  "fcmpezd%?\t%P0",
};

static const char *
output_693 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1143 "../../gcc/gcc/config/arm/vfp.md"
 return vfp_output_fstmd (operands);
}

static const char * const output_694[] = {
  "it\t%d2\n\tadd%d2\t%0, %1, #1",
  "ite\t%D2\n\tmov%D2\t%0, %1\n\tadd%d2\t%0, %1, #1",
};

static const char * const output_695[] = {
  "it\t%d2\n\tsub%d2\t%0, %1, #1",
  "ite\t%D2\n\tmov%D2\t%0, %1\n\tsub%d2\t%0, %1, #1",
};

static const char * const output_697[] = {
  "cmp\t%1, %2\n\tit\tlt\n\tmovlt\t%0, %2",
  "cmp\t%1, %2\n\tit\tge\n\tmovge\t%0, %1",
  "cmp\t%1, %2\n\tite\tge\n\tmovge\t%0, %1\n\tmovlt\t%0, %2",
};

static const char * const output_698[] = {
  "cmp\t%1, %2\n\tit\tge\n\tmovge\t%0, %2",
  "cmp\t%1, %2\n\tit\tlt\n\tmovlt\t%0, %1",
  "cmp\t%1, %2\n\tite\tlt\n\tmovlt\t%0, %1\n\tmovge\t%0, %2",
};

static const char * const output_699[] = {
  "cmp\t%1, %2\n\tit\tcc\n\tmovcc\t%0, %2",
  "cmp\t%1, %2\n\tit\tcs\n\tmovcs\t%0, %1",
  "cmp\t%1, %2\n\tite\tcs\n\tmovcs\t%0, %1\n\tmovcc\t%0, %2",
};

static const char * const output_700[] = {
  "cmp\t%1, %2\n\tit\tcs\n\tmovcs\t%0, %2",
  "cmp\t%1, %2\n\tit\tcc\n\tmovcc\t%0, %1",
  "cmp\t%1, %2\n\tite\tcc\n\tmovcc\t%0, %1\n\tmovcs\t%0, %2",
};

static const char * const output_702[] = {
  "cmp\t%0, #0\n\tit\tlt\n\trsblt\t%0, %0, #0",
  "eor%?\t%0, %1, %1, asr #31\n\tsub%?\t%0, %0, %1, asr #31",
};

static const char * const output_703[] = {
  "cmp\t%0, #0\n\tit\tgt\n\trsbgt\t%0, %0, #0",
  "eor%?\t%0, %1, %1, asr #31\n\trsb%?\t%0, %0, %1, asr #31",
};

static const char * const output_704[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
  "str%?\t%1, %0",
};

static const char *
output_705 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 197 "../../gcc/gcc/config/arm/thumb2.md"

  (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
			     INTVAL (operands[3]));
  return "add\t%2, %|pc\n\tldr%?\t%0, [%2]";
  
}

static const char * const output_706[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "str%(h%)\t%1, %0\t%@ movhi",
  "ldr%(h%)\t%0, %1\t%@ movhi",
};

static const char * const output_711[] = {
  "it\t%D3\n\tmov%D3\t%0, %2",
  "it\t%D3\n\tmvn%D3\t%0, #%B2",
  "it\t%d3\n\tmov%d3\t%0, %1",
  "it\t%d3\n\tmvn%d3\t%0, #%B1",
  "ite\t%d3\n\tmov%d3\t%0, %1\n\tmov%D3\t%0, %2",
  "ite\t%d3\n\tmov%d3\t%0, %1\n\tmvn%D3\t%0, #%B2",
  "ite\t%d3\n\tmvn%d3\t%0, #%B1\n\tmov%D3\t%0, %2",
  "ite\t%d3\n\tmvn%d3\t%0, #%B1\n\tmvn%D3\t%0, #%B2",
};

static const char * const output_712[] = {
  "it\t%D3\n\tmov%D3\t%0, %2",
  "it\t%d3\n\tmov%d3\t%0, %1",
};

static const char * const output_717[] = {
  "it\t%d2\n\torr%d2\t%0, %1, #1",
  "ite\t%D2\n\tmov%D2\t%0, %1\n\torr%d2\t%0, %1, #1",
};

static const char *
output_718 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 365 "../../gcc/gcc/config/arm/thumb2.md"

    if (GET_CODE (operands[3]) == NE)
      {
        if (which_alternative != 1)
	  output_asm_insn ("it\t%D4\n\tmov%D4\t%0, %2", operands);
        if (which_alternative != 0)
	  output_asm_insn ("it\t%d4\n\tmov%d4\t%0, %1", operands);
        return "";
      }
    switch (which_alternative)
      {
      case 0:
	output_asm_insn ("it\t%d4", operands);
	break;
      case 1:
	output_asm_insn ("it\t%D4", operands);
	break;
      case 2:
	output_asm_insn ("ite\t%D4", operands);
	break;
      default:
	abort();
      }
    if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    if (which_alternative != 1)
      output_asm_insn ("mov%d4\t%0, %2", operands);
    return "";
  
}

static const char *
output_719 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 407 "../../gcc/gcc/config/arm/thumb2.md"

    if (GET_CODE (operands[4]) == LT && operands[3] == const0_rtx)
      return "%i5\t%0, %1, %2, lsr #31";

    output_asm_insn ("cmp\t%2, %3", operands);
    if (GET_CODE (operands[5]) == AND)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("mov%D4\t%0, #0", operands);
      }
    else if (GET_CODE (operands[5]) == MINUS)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("rsb%D4\t%0, %1, #0", operands);
      }
    else if (which_alternative != 0)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("mov%D4\t%0, %1", operands);
      }
    else
      output_asm_insn ("it\t%d4", operands);
    return "%i5%d4\t%0, %1, #1";
  
}

static const char *
output_720 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 443 "../../gcc/gcc/config/arm/thumb2.md"

    output_asm_insn ("cmp\t%2, %3", operands);
    if (which_alternative != 0)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("mov%D4\t%0, %1", operands);
      }
    else
      output_asm_insn ("it\t%d4", operands);
    return "sub%d4\t%0, %1, #1";
  
}

static const char *
output_721 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 465 "../../gcc/gcc/config/arm/thumb2.md"

  if (GET_CODE (operands[3]) == LT && operands[2] == const0_rtx)
    return "asr\t%0, %1, #31";

  if (GET_CODE (operands[3]) == NE)
    return "subs\t%0, %1, %2\n\tit\tne\n\tmvnne\t%0, #0";

  output_asm_insn ("cmp\t%1, %2", operands);
  output_asm_insn ("ite\t%D3", operands);
  output_asm_insn ("mov%D3\t%0, #0", operands);
  return "mvn%d3\t%0, #0";
  
}

static const char *
output_722 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 491 "../../gcc/gcc/config/arm/thumb2.md"

  if (GET_CODE (operands[5]) == LT
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && GET_CODE (operands[1]) == REG)
	{
	  if (operands[2] == const0_rtx)
	    return "and\t%0, %1, %3, asr #31";
	  return "ands\t%0, %1, %3, asr #32\n\tit\tcc\n\tmovcc\t%0, %2";
	}
      else if (which_alternative != 0 && GET_CODE (operands[2]) == REG)
	{
	  if (operands[1] == const0_rtx)
	    return "bic\t%0, %2, %3, asr #31";
	  return "bics\t%0, %2, %3, asr #32\n\tit\tcs\n\tmovcs\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }

  if (GET_CODE (operands[5]) == GE
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && GET_CODE (operands[1]) == REG)
	{
	  if (operands[2] == const0_rtx)
	    return "bic\t%0, %1, %3, asr #31";
	  return "bics\t%0, %1, %3, asr #32\n\tit\tcs\n\tmovcs\t%0, %2";
	}
      else if (which_alternative != 0 && GET_CODE (operands[2]) == REG)
	{
	  if (operands[1] == const0_rtx)
	    return "and\t%0, %2, %3, asr #31";
	  return "ands\t%0, %2, %3, asr #32\n\tit\tcc\n\tmovcc\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }
  if (GET_CODE (operands[4]) == CONST_INT
      && !const_ok_for_arm (INTVAL (operands[4])))
    output_asm_insn ("cmn\t%3, #%n4", operands);
  else
    output_asm_insn ("cmp\t%3, %4", operands);
  switch (which_alternative)
    {
    case 0:
      output_asm_insn ("it\t%D5", operands);
      break;
    case 1:
      output_asm_insn ("it\t%d5", operands);
      break;
    case 2:
      output_asm_insn ("ite\t%d5", operands);
      break;
    default:
      abort();
    }
  if (which_alternative != 0)
    output_asm_insn ("mov%d5\t%0, %1", operands);
  if (which_alternative != 1)
    output_asm_insn ("mov%D5\t%0, %2", operands);
  return "";
  
}

static const char * const output_723[] = {
  "sxtb%?\t%0, %1",
  "ldr%(sb%)\t%0, %1",
};

static const char * const output_724[] = {
  "uxth%?\t%0, %1",
  "ldr%(h%)\t%0, %1",
};

static const char * const output_725[] = {
  "uxtb%(%)\t%0, %1",
  "ldr%(b%)\t%0, %1\t%@ zero_extendqisi2",
};

static const char *
output_726 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 613 "../../gcc/gcc/config/arm/thumb2.md"
 return thumb2_output_casesi(operands);
}

static const char *
output_727 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 631 "../../gcc/gcc/config/arm/thumb2.md"
 return thumb2_output_casesi(operands);
}

static const char *
output_728 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 641 "../../gcc/gcc/config/arm/thumb2.md"

  {
    return output_return_instruction (const_true_rtx, TRUE, FALSE);
  }
}

static const char *
output_731 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 708 "../../gcc/gcc/config/arm/thumb2.md"
 return arm_output_shift(operands, 2);
}

static const char *
output_735 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 765 "../../gcc/gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (GET_CODE (operands[2]) == CONST_INT)
      val = INTVAL(operands[2]);
    else
      val = 0;

    /* We prefer eg. subs rn, rn, #1 over adds rn, rn, #0xffffffff.  */
    if (val < 0 && const_ok_for_arm(ARM_SIGN_EXTEND (-val)))
      return "sub%!\t%0, %1, #%n2";
    else
      return "add%!\t%0, %1, %2";
  
}

static const char *
output_739 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 849 "../../gcc/gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (GET_CODE (operands[2]) == CONST_INT)
      val = INTVAL (operands[2]);
    else
      val = 0;

    if (val < 0 && const_ok_for_arm (ARM_SIGN_EXTEND (-val)))
      return "subs\t%0, %1, #%n2";
    else
      return "adds\t%0, %1, %2";
  
}

static const char *
output_740 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 873 "../../gcc/gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (GET_CODE (operands[1]) == CONST_INT)
      val = INTVAL (operands[1]);
    else
      val = 0;

    if (val < 0 && const_ok_for_arm (ARM_SIGN_EXTEND (-val)))
      return "cmp\t%0, #%n1";
    else
      return "cmn\t%0, %1";
  
}

static const char *
output_744 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 963 "../../gcc/gcc/config/arm/thumb2.md"

  if (get_attr_length (insn) == 2)
    return "cbz\t%0, %l1";
  else
    return "cmp\t%0, #0\n\tbeq\t%l1";
  
}

static const char *
output_745 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 986 "../../gcc/gcc/config/arm/thumb2.md"

  if (get_attr_length (insn) == 2)
    return "cbnz\t%0, %l1";
  else
    return "cmp\t%0, #0\n\tbne\t%l1";
  
}

static const char *
output_750 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 161 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V8QImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v8qi";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%1  @ v8qi", width);

      return templ;
    }

  /* FIXME: If the memory layout is changed in big-endian mode, output_move_vfp
     below must be changed to output_move_neon (which will use the
     element/structure loads/stores), and the constraint changed to 'Um' instead
     of 'Uv'.  */

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v8qi";
    case 1: case 3: return output_move_vfp (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ v8qi";
    case 5: return "vmov\t%P0, %Q1, %R1  @ v8qi";
    default: return output_move_double (operands);
    }
}
}

static const char *
output_751 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 161 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V4HImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v4hi";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%1  @ v4hi", width);

      return templ;
    }

  /* FIXME: If the memory layout is changed in big-endian mode, output_move_vfp
     below must be changed to output_move_neon (which will use the
     element/structure loads/stores), and the constraint changed to 'Um' instead
     of 'Uv'.  */

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v4hi";
    case 1: case 3: return output_move_vfp (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ v4hi";
    case 5: return "vmov\t%P0, %Q1, %R1  @ v4hi";
    default: return output_move_double (operands);
    }
}
}

static const char *
output_752 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 161 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V2SImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v2si";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%1  @ v2si", width);

      return templ;
    }

  /* FIXME: If the memory layout is changed in big-endian mode, output_move_vfp
     below must be changed to output_move_neon (which will use the
     element/structure loads/stores), and the constraint changed to 'Um' instead
     of 'Uv'.  */

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v2si";
    case 1: case 3: return output_move_vfp (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ v2si";
    case 5: return "vmov\t%P0, %Q1, %R1  @ v2si";
    default: return output_move_double (operands);
    }
}
}

static const char *
output_753 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 161 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V2SFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v2sf";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%1  @ v2sf", width);

      return templ;
    }

  /* FIXME: If the memory layout is changed in big-endian mode, output_move_vfp
     below must be changed to output_move_neon (which will use the
     element/structure loads/stores), and the constraint changed to 'Um' instead
     of 'Uv'.  */

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v2sf";
    case 1: case 3: return output_move_vfp (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ v2sf";
    case 5: return "vmov\t%P0, %Q1, %R1  @ v2sf";
    default: return output_move_double (operands);
    }
}
}

static const char *
output_754 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 210 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V16QImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v16qi";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v16qi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v16qi";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v16qi\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v16qi\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_755 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 210 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V8HImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v8hi";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v8hi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v8hi";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v8hi\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v8hi\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_756 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 210 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V4SImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v4si";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v4si", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v4si";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v4si\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v4si\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_757 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 210 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V4SFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v4sf";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v4sf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v4sf";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v4sf\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v4sf\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_758 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 210 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V2DImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v2di";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v2di", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v2di";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v2di\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v2di\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_759 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 210 "../../gcc/gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], TImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ ti";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ ti", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ ti";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ ti\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ ti\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_760 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 277 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_761 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 277 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_762 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 277 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_763 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 277 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_784 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 427 "../../gcc/gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
  operands[2] = GEN_INT (elt);
  
  return "vmov%?.8\t%P0[%c2], %1";
}
}

static const char *
output_785 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 427 "../../gcc/gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
  operands[2] = GEN_INT (elt);
  
  return "vmov%?.16\t%P0[%c2], %1";
}
}

static const char *
output_786 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 427 "../../gcc/gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
  operands[2] = GEN_INT (elt);
  
  return "vmov%?.32\t%P0[%c2], %1";
}
}

static const char *
output_787 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 427 "../../gcc/gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
  operands[2] = GEN_INT (elt);
  
  return "vmov%?.32\t%P0[%c2], %1";
}
}

static const char *
output_788 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 446 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V16QImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V8QImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.8\t%P0[%c2], %1";
}
}

static const char *
output_789 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 446 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V8HImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V4HImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.16\t%P0[%c2], %1";
}
}

static const char *
output_790 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 446 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V4SImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V2SImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.32\t%P0[%c2], %1";
}
}

static const char *
output_791 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 446 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V4SFmode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V2SFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.32\t%P0[%c2], %1";
}
}

static const char *
output_792 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 473 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int regno = REGNO (operands[0]) + 2 * elem;

  operands[0] = gen_rtx_REG (DImode, regno);

  return "vmov%?\t%P0, %Q1, %R1";
}
}

static const char *
output_793 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 503 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u8\t%0, %P1[%c2]";
}
}

static const char *
output_794 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 503 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u16\t%0, %P1[%c2]";
}
}

static const char *
output_795 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 503 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.32\t%0, %P1[%c2]";
}
}

static const char *
output_796 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 503 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.32\t%0, %P1[%c2]";
}
}

static const char *
output_797 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 522 "../../gcc/gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V16QImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V8QImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.u8\t%0, %P1[%c2]";
}
}

static const char *
output_798 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 522 "../../gcc/gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V8HImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V4HImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.u16\t%0, %P1[%c2]";
}
}

static const char *
output_799 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 522 "../../gcc/gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V4SImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V2SImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.32\t%0, %P1[%c2]";
}
}

static const char *
output_800 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 522 "../../gcc/gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V4SFmode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V2SFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.32\t%0, %P1[%c2]";
}
}

static const char *
output_801 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 546 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]) + 2 * INTVAL (operands[2]);

  operands[1] = gen_rtx_REG (DImode, regno);

  return "vmov%?\t%Q0, %R0, %P1  @ v2di";
}
}

static const char *
output_811 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 591 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vadd.i64\t%P0, %P1, %P2";
    case 1: return "#";
    case 2: return "#";
    default: gcc_unreachable ();
    }
}
}

static const char *
output_821 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 625 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vsub.i64\t%P0, %P1, %P2";
    case 1: /* fall through */ 
    case 2: /* fall through */
    case 3: return  "subs\t%Q0, %Q1, %Q2\n\tsbc\t%R0, %R1, %R2";
    default: gcc_unreachable ();
    }
}
}

static const char *
output_849 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 710 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V8QImode, 0, VALID_NEON_QREG_MODE (V8QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_850 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 710 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V16QImode, 0, VALID_NEON_QREG_MODE (V16QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_851 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 710 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4HImode, 0, VALID_NEON_QREG_MODE (V4HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_852 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 710 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V8HImode, 0, VALID_NEON_QREG_MODE (V8HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_853 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 710 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V2SImode, 0, VALID_NEON_QREG_MODE (V2SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_854 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 710 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4SImode, 0, VALID_NEON_QREG_MODE (V4SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_855 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 710 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V2SFmode, 0, VALID_NEON_QREG_MODE (V2SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_856 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 710 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4SFmode, 0, VALID_NEON_QREG_MODE (V4SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_857 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 710 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V2DImode, 0, VALID_NEON_QREG_MODE (V2DImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_858 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 727 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     DImode, 0, VALID_NEON_QREG_MODE (DImode));
    case 2: return "#";
    case 3: return "#";
    default: gcc_unreachable ();
    }
}
}

static const char *
output_859 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 752 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V8QImode, 1, VALID_NEON_QREG_MODE (V8QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_860 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 752 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V16QImode, 1, VALID_NEON_QREG_MODE (V16QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_861 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 752 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4HImode, 1, VALID_NEON_QREG_MODE (V4HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_862 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 752 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V8HImode, 1, VALID_NEON_QREG_MODE (V8HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_863 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 752 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V2SImode, 1, VALID_NEON_QREG_MODE (V2SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_864 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 752 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4SImode, 1, VALID_NEON_QREG_MODE (V4SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_865 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 752 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V2SFmode, 1, VALID_NEON_QREG_MODE (V2SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_866 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 752 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4SFmode, 1, VALID_NEON_QREG_MODE (V4SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_867 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 752 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V2DImode, 1, VALID_NEON_QREG_MODE (V2DImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_868 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 769 "../../gcc/gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     DImode, 1, VALID_NEON_QREG_MODE (DImode));
    case 2: return "#";
    case 3: return "#";
    default: gcc_unreachable ();
    }
}
}

static const char * const output_878[] = {
  "vorn\t%P0, %P1, %P2",
  "#",
  "#",
};

static const char * const output_888[] = {
  "vbic\t%P0, %P1, %P2",
  "#",
  "#",
};

static const char * const output_898[] = {
  "veor\t%P0, %P1, %P2",
  "#",
  "#",
};

static const char *
output_996 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1175 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%e0, %P1";
  else
    return "";
}
}

static const char *
output_997 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1175 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%e0, %P1";
  else
    return "";
}
}

static const char *
output_998 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1175 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%e0, %P1";
  else
    return "";
}
}

static const char *
output_999 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1175 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%e0, %P1";
  else
    return "";
}
}

static const char *
output_1000 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1175 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%e0, %P1";
  else
    return "";
}
}

static const char *
output_1001 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1175 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%e0, %P1";
  else
    return "";
}
}

static const char *
output_1002 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1196 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%f0, %P1";
  else
    return "";
}
}

static const char *
output_1003 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1196 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%f0, %P1";
  else
    return "";
}
}

static const char *
output_1004 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1196 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%f0, %P1";
  else
    return "";
}
}

static const char *
output_1005 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1196 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%f0, %P1";
  else
    return "";
}
}

static const char *
output_1006 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1196 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%f0, %P1";
  else
    return "";
}
}

static const char *
output_1007 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 1196 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%f0, %P1";
  else
    return "";
}
}

static const char * const output_1154[] = {
  "vceq.i8\t%P0, %P1, %P2",
  "vceq.i8\t%P0, %P1, #0",
};

static const char * const output_1155[] = {
  "vceq.i8\t%q0, %q1, %q2",
  "vceq.i8\t%q0, %q1, #0",
};

static const char * const output_1156[] = {
  "vceq.i16\t%P0, %P1, %P2",
  "vceq.i16\t%P0, %P1, #0",
};

static const char * const output_1157[] = {
  "vceq.i16\t%q0, %q1, %q2",
  "vceq.i16\t%q0, %q1, #0",
};

static const char * const output_1158[] = {
  "vceq.i32\t%P0, %P1, %P2",
  "vceq.i32\t%P0, %P1, #0",
};

static const char * const output_1159[] = {
  "vceq.i32\t%q0, %q1, %q2",
  "vceq.i32\t%q0, %q1, #0",
};

static const char * const output_1160[] = {
  "vceq.f32\t%P0, %P1, %P2",
  "vceq.f32\t%P0, %P1, #0",
};

static const char * const output_1161[] = {
  "vceq.f32\t%q0, %q1, %q2",
  "vceq.f32\t%q0, %q1, #0",
};

static const char * const output_1162[] = {
  "vcge.%T3%#8\t%P0, %P1, %P2",
  "vcge.%T3%#8\t%P0, %P1, #0",
};

static const char * const output_1163[] = {
  "vcge.%T3%#8\t%q0, %q1, %q2",
  "vcge.%T3%#8\t%q0, %q1, #0",
};

static const char * const output_1164[] = {
  "vcge.%T3%#16\t%P0, %P1, %P2",
  "vcge.%T3%#16\t%P0, %P1, #0",
};

static const char * const output_1165[] = {
  "vcge.%T3%#16\t%q0, %q1, %q2",
  "vcge.%T3%#16\t%q0, %q1, #0",
};

static const char * const output_1166[] = {
  "vcge.%T3%#32\t%P0, %P1, %P2",
  "vcge.%T3%#32\t%P0, %P1, #0",
};

static const char * const output_1167[] = {
  "vcge.%T3%#32\t%q0, %q1, %q2",
  "vcge.%T3%#32\t%q0, %q1, #0",
};

static const char * const output_1168[] = {
  "vcge.%T3%#32\t%P0, %P1, %P2",
  "vcge.%T3%#32\t%P0, %P1, #0",
};

static const char * const output_1169[] = {
  "vcge.%T3%#32\t%q0, %q1, %q2",
  "vcge.%T3%#32\t%q0, %q1, #0",
};

static const char * const output_1170[] = {
  "vcgt.%T3%#8\t%P0, %P1, %P2",
  "vcgt.%T3%#8\t%P0, %P1, #0",
};

static const char * const output_1171[] = {
  "vcgt.%T3%#8\t%q0, %q1, %q2",
  "vcgt.%T3%#8\t%q0, %q1, #0",
};

static const char * const output_1172[] = {
  "vcgt.%T3%#16\t%P0, %P1, %P2",
  "vcgt.%T3%#16\t%P0, %P1, #0",
};

static const char * const output_1173[] = {
  "vcgt.%T3%#16\t%q0, %q1, %q2",
  "vcgt.%T3%#16\t%q0, %q1, #0",
};

static const char * const output_1174[] = {
  "vcgt.%T3%#32\t%P0, %P1, %P2",
  "vcgt.%T3%#32\t%P0, %P1, #0",
};

static const char * const output_1175[] = {
  "vcgt.%T3%#32\t%q0, %q1, %q2",
  "vcgt.%T3%#32\t%q0, %q1, #0",
};

static const char * const output_1176[] = {
  "vcgt.%T3%#32\t%P0, %P1, %P2",
  "vcgt.%T3%#32\t%P0, %P1, #0",
};

static const char * const output_1177[] = {
  "vcgt.%T3%#32\t%q0, %q1, %q2",
  "vcgt.%T3%#32\t%q0, %q1, #0",
};

static const char *
output_1298 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2514 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.s8\t%0, %P1[%c2]";
}
}

static const char *
output_1299 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2514 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.s16\t%0, %P1[%c2]";
}
}

static const char *
output_1300 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2514 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.s32\t%0, %P1[%c2]";
}
}

static const char *
output_1301 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2514 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.s32\t%0, %P1[%c2]";
}
}

static const char *
output_1302 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2534 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u8\t%0, %P1[%c2]";
}
}

static const char *
output_1303 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2534 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u16\t%0, %P1[%c2]";
}
}

static const char *
output_1304 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2534 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u32\t%0, %P1[%c2]";
}
}

static const char *
output_1305 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2534 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u32\t%0, %P1[%c2]";
}
}

static const char *
output_1306 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2554 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V16QImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.s8\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1307 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2554 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.s16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1308 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2554 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.s32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1309 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2554 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.s32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1310 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2582 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V16QImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.u8\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1311 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2582 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.u16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1312 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2582 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.u32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1313 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2582 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.u32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char * const output_1318[] = {
  "vdup%?.32\t%P0, %1",
  "vdup%?.32\t%P0, %y1",
};

static const char * const output_1319[] = {
  "vdup%?.32\t%P0, %1",
  "vdup%?.32\t%P0, %y1",
};

static const char * const output_1320[] = {
  "vdup%?.32\t%q0, %1",
  "vdup%?.32\t%q0, %y1",
};

static const char * const output_1321[] = {
  "vdup%?.32\t%q0, %1",
  "vdup%?.32\t%q0, %y1",
};

static const char * const output_1322[] = {
  "vmov%?\t%e0, %Q1, %R1\n\tvmov%?\t%f0, %Q1, %R1",
  "vmov%?\t%e0, %P1\n\tvmov%?\t%f0, %P1",
};

static const char *
output_1323 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2768 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.8\t%P0, %P1[%c2]";
  else
    return "vdup.8\t%q0, %P1[%c2]";
}
}

static const char *
output_1324 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2768 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.8\t%P0, %P1[%c2]";
  else
    return "vdup.8\t%q0, %P1[%c2]";
}
}

static const char *
output_1325 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2768 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_1326 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2768 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_1327 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2768 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_1328 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2768 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_1329 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2768 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_1330 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2768 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_1331 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2840 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src1 = REGNO (operands[1]);
  int src2 = REGNO (operands[2]);
  rtx destlo;

  if (src1 == dest && src2 == dest + 2)
    return "";
  else if (src2 == dest && src1 == dest + 2)
    /* Special case of reversed high/low parts.  */
    return "vswp\t%P1, %P2";

  destlo = gen_rtx_REG (V8QImode, dest);

  if (!reg_overlap_mentioned_p (operands[2], destlo))
    {
      /* Try to avoid unnecessary moves if part of the result is in the right
         place already.  */
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
    }
  else
    {
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
    }

  return "";
}
}

static const char *
output_1332 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2840 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src1 = REGNO (operands[1]);
  int src2 = REGNO (operands[2]);
  rtx destlo;

  if (src1 == dest && src2 == dest + 2)
    return "";
  else if (src2 == dest && src1 == dest + 2)
    /* Special case of reversed high/low parts.  */
    return "vswp\t%P1, %P2";

  destlo = gen_rtx_REG (V4HImode, dest);

  if (!reg_overlap_mentioned_p (operands[2], destlo))
    {
      /* Try to avoid unnecessary moves if part of the result is in the right
         place already.  */
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
    }
  else
    {
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
    }

  return "";
}
}

static const char *
output_1333 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2840 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src1 = REGNO (operands[1]);
  int src2 = REGNO (operands[2]);
  rtx destlo;

  if (src1 == dest && src2 == dest + 2)
    return "";
  else if (src2 == dest && src1 == dest + 2)
    /* Special case of reversed high/low parts.  */
    return "vswp\t%P1, %P2";

  destlo = gen_rtx_REG (V2SImode, dest);

  if (!reg_overlap_mentioned_p (operands[2], destlo))
    {
      /* Try to avoid unnecessary moves if part of the result is in the right
         place already.  */
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
    }
  else
    {
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
    }

  return "";
}
}

static const char *
output_1334 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2840 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src1 = REGNO (operands[1]);
  int src2 = REGNO (operands[2]);
  rtx destlo;

  if (src1 == dest && src2 == dest + 2)
    return "";
  else if (src2 == dest && src1 == dest + 2)
    /* Special case of reversed high/low parts.  */
    return "vswp\t%P1, %P2";

  destlo = gen_rtx_REG (V2SFmode, dest);

  if (!reg_overlap_mentioned_p (operands[2], destlo))
    {
      /* Try to avoid unnecessary moves if part of the result is in the right
         place already.  */
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
    }
  else
    {
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
    }

  return "";
}
}

static const char *
output_1335 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2840 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src1 = REGNO (operands[1]);
  int src2 = REGNO (operands[2]);
  rtx destlo;

  if (src1 == dest && src2 == dest + 2)
    return "";
  else if (src2 == dest && src1 == dest + 2)
    /* Special case of reversed high/low parts.  */
    return "vswp\t%P1, %P2";

  destlo = gen_rtx_REG (DImode, dest);

  if (!reg_overlap_mentioned_p (operands[2], destlo))
    {
      /* Try to avoid unnecessary moves if part of the result is in the right
         place already.  */
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
    }
  else
    {
      if (src2 != dest + 2)
        output_asm_insn ("vmov\t%f0, %P2", operands);
      if (src1 != dest)
        output_asm_insn ("vmov\t%e0, %P1", operands);
    }

  return "";
}
}

static const char *
output_1336 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2886 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src + 2)
    return "vmov\t%P0, %f1";
  else
    return "";
}
}

static const char *
output_1337 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2904 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src + 2)
    return "vmov\t%P0, %f1";
  else
    return "";
}
}

static const char *
output_1338 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2921 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src + 2)
    return "vmov\t%P0, %f1";
  else
    return "";
}
}

static const char *
output_1339 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2938 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src + 2)
    return "vmov\t%P0, %f1";
  else
    return "";
}
}

static const char *
output_1340 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2955 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src + 2)
    return "vmov\t%P0, %f1";
  else
    return "";
}
}

static const char *
output_1341 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2975 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%P0, %e1";
  else
    return "";
}
}

static const char *
output_1342 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2993 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%P0, %e1";
  else
    return "";
}
}

static const char *
output_1343 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3010 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%P0, %e1";
  else
    return "";
}
}

static const char *
output_1344 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3027 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%P0, %e1";
  else
    return "";
}
}

static const char *
output_1345 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3044 "../../gcc/gcc/config/arm/neon.md"
{
  int dest = REGNO (operands[0]);
  int src = REGNO (operands[1]);

  if (dest != src)
    return "vmov\t%P0, %e1";
  else
    return "";
}
}

static const char *
output_1350 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3089 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.%T3%#32.f32\t%P0, %P1, %2";
}
}

static const char *
output_1351 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3089 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.%T3%#32.f32\t%q0, %q1, %2";
}
}

static const char *
output_1352 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3106 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.%T3%#32\t%P0, %P1, %2";
}
}

static const char *
output_1353 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3106 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.%T3%#32\t%q0, %q1, %2";
}
}

static const char *
output_1366 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3165 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V4HImode));
  return "vmul.i16\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1367 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3165 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V2SImode));
  return "vmul.i32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1368 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3165 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V2SFmode));
  return "vmul.f32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1369 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3186 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V4HImode));
  return "vmul.i16\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1370 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3186 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V2SImode));
  return "vmul.i32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1371 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3186 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V2SFmode));
  return "vmul.f32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1372 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3207 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V4HImode));
  return "vmull.%T4%#16\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1373 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3207 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V2SImode));
  return "vmull.%T4%#32\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1374 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3226 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V4HImode));
  return "vqdmull.s16\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1375 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3226 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V2SImode));
  return "vqdmull.s32\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1376 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3245 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V8HImode));
  return "vq%O4dmulh.%T4%#16\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1377 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3245 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V4SImode));
  return "vq%O4dmulh.%T4%#32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1378 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3264 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V4HImode));
  return "vq%O4dmulh.%T4%#16\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1379 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3264 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (V2SImode));
  return "vq%O4dmulh.%T4%#32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1380 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3284 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4HImode));
  return "vmla.i16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1381 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3284 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V2SImode));
  return "vmla.i32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1382 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3284 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V2SFmode));
  return "vmla.f32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1383 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3306 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V8HImode));
  return "vmla.i16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1384 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3306 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4SImode));
  return "vmla.i32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1385 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3306 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4SFmode));
  return "vmla.f32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1386 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3328 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4HImode));
  return "vmlal.%T5%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1387 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3328 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V2SImode));
  return "vmlal.%T5%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1388 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3348 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4HImode));
  return "vqdmlal.s16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1389 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3348 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V2SImode));
  return "vqdmlal.s32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1390 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3368 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4HImode));
  return "vmls.i16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1391 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3368 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V2SImode));
  return "vmls.i32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1392 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3368 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V2SFmode));
  return "vmls.f32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1393 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3390 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V8HImode));
  return "vmls.i16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1394 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3390 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4SImode));
  return "vmls.i32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1395 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3390 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4SFmode));
  return "vmls.f32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1396 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3412 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4HImode));
  return "vmlsl.%T5%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1397 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3412 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V2SImode));
  return "vmlsl.%T5%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1398 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3432 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V4HImode));
  return "vqdmlsl.s16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1399 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3432 "../../gcc/gcc/config/arm/neon.md"
{
  neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (V2SImode));
  return "vqdmlsl.s32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1400 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V8QImode));
  return "vext.8\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1401 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V16QImode));
  return "vext.8\t%q0, %q1, %q2, %3";
}
}

static const char *
output_1402 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4HImode));
  return "vext.16\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1403 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V8HImode));
  return "vext.16\t%q0, %q1, %q2, %3";
}
}

static const char *
output_1404 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V2SImode));
  return "vext.32\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1405 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4SImode));
  return "vext.32\t%q0, %q1, %q2, %3";
}
}

static const char *
output_1406 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V2SFmode));
  return "vext.32\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1407 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4SFmode));
  return "vext.32\t%q0, %q1, %q2, %3";
}
}

static const char *
output_1408 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (DImode));
  return "vext.64\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1409 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3660 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V2DImode));
  return "vext.64\t%q0, %q1, %q2, %3";
}
}

static const char * const output_1425[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1426[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_1427[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1428[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_1429[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1430[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_1431[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1432[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_1433[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1434[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char *
output_1451 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3769 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8QImode) + 1);
  return "v%O3shr.%T3%#8\t%P0, %P1, %2";
}
}

static const char *
output_1452 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3769 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V16QImode) + 1);
  return "v%O3shr.%T3%#8\t%q0, %q1, %2";
}
}

static const char *
output_1453 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3769 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4HImode) + 1);
  return "v%O3shr.%T3%#16\t%P0, %P1, %2";
}
}

static const char *
output_1454 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3769 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) + 1);
  return "v%O3shr.%T3%#16\t%q0, %q1, %2";
}
}

static const char *
output_1455 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3769 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2SImode) + 1);
  return "v%O3shr.%T3%#32\t%P0, %P1, %2";
}
}

static const char *
output_1456 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3769 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) + 1);
  return "v%O3shr.%T3%#32\t%q0, %q1, %2";
}
}

static const char *
output_1457 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3769 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (DImode) + 1);
  return "v%O3shr.%T3%#64\t%P0, %P1, %2";
}
}

static const char *
output_1458 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3769 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) + 1);
  return "v%O3shr.%T3%#64\t%q0, %q1, %2";
}
}

static const char *
output_1459 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3783 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "v%O3shrn.i16\t%P0, %q1, %2";
}
}

static const char *
output_1460 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3783 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "v%O3shrn.i32\t%P0, %q1, %2";
}
}

static const char *
output_1461 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3783 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "v%O3shrn.i64\t%P0, %q1, %2";
}
}

static const char *
output_1462 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3797 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vq%O3shrn.%T3%#16\t%P0, %q1, %2";
}
}

static const char *
output_1463 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3797 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vq%O3shrn.%T3%#32\t%P0, %q1, %2";
}
}

static const char *
output_1464 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3797 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vq%O3shrn.%T3%#64\t%P0, %q1, %2";
}
}

static const char *
output_1465 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3811 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vq%O3shrun.%T3%#16\t%P0, %q1, %2";
}
}

static const char *
output_1466 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3811 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vq%O3shrun.%T3%#32\t%P0, %q1, %2";
}
}

static const char *
output_1467 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3811 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vq%O3shrun.%T3%#64\t%P0, %q1, %2";
}
}

static const char *
output_1468 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3825 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vshl.i8\t%P0, %P1, %2";
}
}

static const char *
output_1469 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3825 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vshl.i8\t%q0, %q1, %2";
}
}

static const char *
output_1470 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3825 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vshl.i16\t%P0, %P1, %2";
}
}

static const char *
output_1471 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3825 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vshl.i16\t%q0, %q1, %2";
}
}

static const char *
output_1472 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3825 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vshl.i32\t%P0, %P1, %2";
}
}

static const char *
output_1473 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3825 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vshl.i32\t%q0, %q1, %2";
}
}

static const char *
output_1474 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3825 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vshl.i64\t%P0, %P1, %2";
}
}

static const char *
output_1475 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3825 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vshl.i64\t%q0, %q1, %2";
}
}

static const char *
output_1476 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3839 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vqshl.%T3%#8\t%P0, %P1, %2";
}
}

static const char *
output_1477 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3839 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vqshl.%T3%#8\t%q0, %q1, %2";
}
}

static const char *
output_1478 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3839 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vqshl.%T3%#16\t%P0, %P1, %2";
}
}

static const char *
output_1479 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3839 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vqshl.%T3%#16\t%q0, %q1, %2";
}
}

static const char *
output_1480 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3839 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vqshl.%T3%#32\t%P0, %P1, %2";
}
}

static const char *
output_1481 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3839 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vqshl.%T3%#32\t%q0, %q1, %2";
}
}

static const char *
output_1482 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3839 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vqshl.%T3%#64\t%P0, %P1, %2";
}
}

static const char *
output_1483 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3839 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vqshl.%T3%#64\t%q0, %q1, %2";
}
}

static const char *
output_1484 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vqshlu.%T3%#8\t%P0, %P1, %2";
}
}

static const char *
output_1485 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vqshlu.%T3%#8\t%q0, %q1, %2";
}
}

static const char *
output_1486 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vqshlu.%T3%#16\t%P0, %P1, %2";
}
}

static const char *
output_1487 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vqshlu.%T3%#16\t%q0, %q1, %2";
}
}

static const char *
output_1488 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vqshlu.%T3%#32\t%P0, %P1, %2";
}
}

static const char *
output_1489 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vqshlu.%T3%#32\t%q0, %q1, %2";
}
}

static const char *
output_1490 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vqshlu.%T3%#64\t%P0, %P1, %2";
}
}

static const char *
output_1491 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vqshlu.%T3%#64\t%q0, %q1, %2";
}
}

static const char *
output_1492 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3867 "../../gcc/gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode) + 1);
  return "vshll.%T3%#8\t%q0, %P1, %2";
}
}

static const char *
output_1493 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3867 "../../gcc/gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode) + 1);
  return "vshll.%T3%#16\t%q0, %P1, %2";
}
}

static const char *
output_1494 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3867 "../../gcc/gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode) + 1);
  return "vshll.%T3%#32\t%q0, %P1, %2";
}
}

static const char *
output_1495 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3883 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "v%O4sra.%T4%#8\t%P0, %P2, %3";
}
}

static const char *
output_1496 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3883 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "v%O4sra.%T4%#8\t%q0, %q2, %3";
}
}

static const char *
output_1497 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3883 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "v%O4sra.%T4%#16\t%P0, %P2, %3";
}
}

static const char *
output_1498 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3883 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "v%O4sra.%T4%#16\t%q0, %q2, %3";
}
}

static const char *
output_1499 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3883 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "v%O4sra.%T4%#32\t%P0, %P2, %3";
}
}

static const char *
output_1500 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3883 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "v%O4sra.%T4%#32\t%q0, %q2, %3";
}
}

static const char *
output_1501 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3883 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "v%O4sra.%T4%#64\t%P0, %P2, %3";
}
}

static const char *
output_1502 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3883 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "v%O4sra.%T4%#64\t%q0, %q2, %3";
}
}

static const char *
output_1503 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3897 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vsri.8\t%P0, %P2, %3";
}
}

static const char *
output_1504 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3897 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vsri.8\t%q0, %q2, %3";
}
}

static const char *
output_1505 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3897 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vsri.16\t%P0, %P2, %3";
}
}

static const char *
output_1506 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3897 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vsri.16\t%q0, %q2, %3";
}
}

static const char *
output_1507 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3897 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vsri.32\t%P0, %P2, %3";
}
}

static const char *
output_1508 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3897 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vsri.32\t%q0, %q2, %3";
}
}

static const char *
output_1509 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3897 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vsri.64\t%P0, %P2, %3";
}
}

static const char *
output_1510 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3897 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vsri.64\t%q0, %q2, %3";
}
}

static const char *
output_1511 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3914 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V8QImode));
  return "vsli.8\t%P0, %P2, %3";
}
}

static const char *
output_1512 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3914 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V16QImode));
  return "vsli.8\t%q0, %q2, %3";
}
}

static const char *
output_1513 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3914 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V4HImode));
  return "vsli.16\t%P0, %P2, %3";
}
}

static const char *
output_1514 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3914 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V8HImode));
  return "vsli.16\t%q0, %q2, %3";
}
}

static const char *
output_1515 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3914 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V2SImode));
  return "vsli.32\t%P0, %P2, %3";
}
}

static const char *
output_1516 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3914 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V4SImode));
  return "vsli.32\t%q0, %q2, %3";
}
}

static const char *
output_1517 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3914 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (DImode));
  return "vsli.64\t%P0, %P2, %3";
}
}

static const char *
output_1518 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3914 "../../gcc/gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V2DImode));
  return "vsli.64\t%q0, %q2, %3";
}
}

static const char *
output_1520 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3940 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[4];
  int tabbase = REGNO (operands[1]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = operands[2];
  output_asm_insn ("vtbl.8\t%P0, {%P1, %P2}, %P3", ops);

  return "";
}
}

static const char *
output_1521 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3961 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[5];
  int tabbase = REGNO (operands[1]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = operands[2];
  output_asm_insn ("vtbl.8\t%P0, {%P1, %P2, %P3}, %P4", ops);

  return "";
}
}

static const char *
output_1522 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3983 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[6];
  int tabbase = REGNO (operands[1]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = gen_rtx_REG (V8QImode, tabbase + 6);
  ops[5] = operands[2];
  output_asm_insn ("vtbl.8\t%P0, {%P1, %P2, %P3, %P4}, %P5", ops);

  return "";
}
}

static const char *
output_1524 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4018 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[4];
  int tabbase = REGNO (operands[2]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = operands[3];
  output_asm_insn ("vtbx.8\t%P0, {%P1, %P2}, %P3", ops);

  return "";
}
}

static const char *
output_1525 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4040 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[5];
  int tabbase = REGNO (operands[2]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = operands[3];
  output_asm_insn ("vtbx.8\t%P0, {%P1, %P2, %P3}, %P4", ops);

  return "";
}
}

static const char *
output_1526 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4063 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[6];
  int tabbase = REGNO (operands[2]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = gen_rtx_REG (V8QImode, tabbase + 6);
  ops[5] = operands[3];
  output_asm_insn ("vtbx.8\t%P0, {%P1, %P2, %P3, %P4}, %P5", ops);

  return "";
}
}

static const char *
output_1561 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4267 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vld1.8\t%P0, [%1]";
  else
    return "vld1.8\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1562 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4267 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vld1.16\t%P0, [%1]";
  else
    return "vld1.16\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1563 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4267 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vld1.32\t%P0, [%1]";
  else
    return "vld1.32\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1564 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4267 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vld1.32\t%P0, [%1]";
  else
    return "vld1.32\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1565 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4267 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (DImode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vld1.64\t%P0, [%1]";
  else
    return "vld1.64\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1566 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4290 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V16QImode);
  int regno = REGNO (operands[0]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V8QImode, regno);
  if (max == 2)
    return "vld1.8\t%P0, [%1]";
  else
    return "vld1.8\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1567 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4290 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V4HImode, regno);
  if (max == 2)
    return "vld1.16\t%P0, [%1]";
  else
    return "vld1.16\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1568 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4290 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V2SImode, regno);
  if (max == 2)
    return "vld1.32\t%P0, [%1]";
  else
    return "vld1.32\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1569 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4290 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V2SFmode, regno);
  if (max == 2)
    return "vld1.32\t%P0, [%1]";
  else
    return "vld1.32\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1570 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4290 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2DImode);
  int regno = REGNO (operands[0]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (DImode, regno);
  if (max == 2)
    return "vld1.64\t%P0, [%1]";
  else
    return "vld1.64\t{%P0[%c3]}, [%1]";
}
}

static const char *
output_1571 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4319 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    return "vld1.8\t{%P0[]}, [%1]";
  else
    return "vld1.8\t%h0, [%1]";
}
}

static const char *
output_1572 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4319 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    return "vld1.16\t{%P0[]}, [%1]";
  else
    return "vld1.16\t%h0, [%1]";
}
}

static const char *
output_1573 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4319 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    return "vld1.32\t{%P0[]}, [%1]";
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1574 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4319 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    return "vld1.32\t{%P0[]}, [%1]";
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1575 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4319 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    return "vld1.64\t{%P0[]}, [%1]";
  else
    return "vld1.64\t%h0, [%1]";
}
}

static const char *
output_1576 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4336 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V16QImode) > 2)
    return "vld1.8\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.8\t%h0, [%1]";
}
}

static const char *
output_1577 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4336 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8HImode) > 2)
    return "vld1.16\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.16\t%h0, [%1]";
}
}

static const char *
output_1578 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4336 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4SImode) > 2)
    return "vld1.32\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1579 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4336 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4SFmode) > 2)
    return "vld1.32\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1580 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4336 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2DImode) > 2)
    return "vld1.64\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.64\t%h0, [%1]";
}
}

static const char *
output_1591 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4362 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vst1.8\t{%P1}, [%0]";
  else
    return "vst1.8\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1592 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4362 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vst1.16\t{%P1}, [%0]";
  else
    return "vst1.16\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1593 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4362 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vst1.32\t{%P1}, [%0]";
  else
    return "vst1.32\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1594 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4362 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vst1.32\t{%P1}, [%0]";
  else
    return "vst1.32\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1595 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4362 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (DImode);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  if (max == 1)
    return "vst1.64\t{%P1}, [%0]";
  else
    return "vst1.64\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1596 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4383 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V16QImode);
  int regno = REGNO (operands[1]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[2] = GEN_INT (lane);
    }
  operands[1] = gen_rtx_REG (V8QImode, regno);
  if (max == 2)
    return "vst1.8\t{%P1}, [%0]";
  else
    return "vst1.8\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1597 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4383 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[2] = GEN_INT (lane);
    }
  operands[1] = gen_rtx_REG (V4HImode, regno);
  if (max == 2)
    return "vst1.16\t{%P1}, [%0]";
  else
    return "vst1.16\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1598 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4383 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[2] = GEN_INT (lane);
    }
  operands[1] = gen_rtx_REG (V2SImode, regno);
  if (max == 2)
    return "vst1.32\t{%P1}, [%0]";
  else
    return "vst1.32\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1599 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4383 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[2] = GEN_INT (lane);
    }
  operands[1] = gen_rtx_REG (V2SFmode, regno);
  if (max == 2)
    return "vst1.32\t{%P1}, [%0]";
  else
    return "vst1.32\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1600 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4383 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2DImode);
  int regno = REGNO (operands[1]);
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[2] = GEN_INT (lane);
    }
  operands[1] = gen_rtx_REG (DImode, regno);
  if (max == 2)
    return "vst1.64\t{%P1}, [%0]";
  else
    return "vst1.64\t{%P1[%c2]}, [%0]";
}
}

static const char *
output_1601 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4410 "../../gcc/gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld2.8\t%h0, [%1]";
}
}

static const char *
output_1602 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4410 "../../gcc/gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld2.16\t%h0, [%1]";
}
}

static const char *
output_1603 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4410 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld2.32\t%h0, [%1]";
}
}

static const char *
output_1604 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4410 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld2.32\t%h0, [%1]";
}
}

static const char *
output_1605 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4410 "../../gcc/gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld2.64\t%h0, [%1]";
}
}

static const char *
output_1610 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4439 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = operands[3];
  output_asm_insn ("vld2.8\t{%P0[%c3], %P1[%c3]}, [%2]", ops);
  return "";
}
}

static const char *
output_1611 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4439 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = operands[3];
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, [%2]", ops);
  return "";
}
}

static const char *
output_1612 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4439 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = operands[3];
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, [%2]", ops);
  return "";
}
}

static const char *
output_1613 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4439 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = operands[3];
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, [%2]", ops);
  return "";
}
}

static const char *
output_1614 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4464 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, [%2]", ops);
  return "";
}
}

static const char *
output_1615 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4464 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, [%2]", ops);
  return "";
}
}

static const char *
output_1616 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4464 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, [%2]", ops);
  return "";
}
}

static const char *
output_1617 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4492 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    return "vld2.8\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.8\t%h0, [%1]";
}
}

static const char *
output_1618 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4492 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    return "vld2.16\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.16\t%h0, [%1]";
}
}

static const char *
output_1619 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4492 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    return "vld2.32\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1620 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4492 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    return "vld2.32\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1621 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4492 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    return "vld2.64\t{%e0[], %f0[]}, [%1]";
  else
    return "vld1.64\t%h0, [%1]";
}
}

static const char *
output_1622 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4510 "../../gcc/gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst2.8\t%h1, [%0]";
}
}

static const char *
output_1623 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4510 "../../gcc/gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst2.16\t%h1, [%0]";
}
}

static const char *
output_1624 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4510 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst2.32\t%h1, [%0]";
}
}

static const char *
output_1625 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4510 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst2.32\t%h1, [%0]";
}
}

static const char *
output_1626 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4510 "../../gcc/gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst2.64\t%h1, [%0]";
}
}

static const char *
output_1631 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4540 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = operands[2];
  output_asm_insn ("vst2.8\t{%P1[%c3], %P2[%c3]}, [%0]", ops);
  return "";
}
}

static const char *
output_1632 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4540 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = operands[2];
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, [%0]", ops);
  return "";
}
}

static const char *
output_1633 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4540 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = operands[2];
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, [%0]", ops);
  return "";
}
}

static const char *
output_1634 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4540 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = operands[2];
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, [%0]", ops);
  return "";
}
}

static const char *
output_1635 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4565 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, [%0]", ops);
  return "";
}
}

static const char *
output_1636 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4565 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, [%0]", ops);
  return "";
}
}

static const char *
output_1637 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4565 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, [%0]", ops);
  return "";
}
}

static const char *
output_1638 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4593 "../../gcc/gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld3.8\t%h0, [%1]";
}
}

static const char *
output_1639 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4593 "../../gcc/gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld3.16\t%h0, [%1]";
}
}

static const char *
output_1640 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4593 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld3.32\t%h0, [%1]";
}
}

static const char *
output_1641 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4593 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld3.32\t%h0, [%1]";
}
}

static const char *
output_1642 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4593 "../../gcc/gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld3.64\t%h0, [%1]";
}
}

static const char *
output_1643 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4628 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[2];
  output_asm_insn ("vld3.8\t{%P0, %P1, %P2}, [%3]!", ops);
  return "";
}
}

static const char *
output_1644 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4628 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[2];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, [%3]!", ops);
  return "";
}
}

static const char *
output_1645 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4628 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[2];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, [%3]!", ops);
  return "";
}
}

static const char *
output_1646 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4628 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[2];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, [%3]!", ops);
  return "";
}
}

static const char *
output_1647 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4651 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[2];
  output_asm_insn ("vld3.8\t{%P0, %P1, %P2}, [%3]!", ops);
  return "";
}
}

static const char *
output_1648 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4651 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[2];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, [%3]!", ops);
  return "";
}
}

static const char *
output_1649 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4651 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[2];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, [%3]!", ops);
  return "";
}
}

static const char *
output_1650 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4651 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[2];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, [%3]!", ops);
  return "";
}
}

static const char *
output_1651 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4672 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = operands[3];
  output_asm_insn ("vld3.8\t{%P0[%c4], %P1[%c4], %P2[%c4]}, [%3]",
                   ops);
  return "";
}
}

static const char *
output_1652 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4672 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = operands[3];
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, [%3]",
                   ops);
  return "";
}
}

static const char *
output_1653 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4672 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = operands[3];
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, [%3]",
                   ops);
  return "";
}
}

static const char *
output_1654 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4672 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = operands[3];
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, [%3]",
                   ops);
  return "";
}
}

static const char *
output_1655 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4699 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, [%3]",
                   ops);
  return "";
}
}

static const char *
output_1656 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4699 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, [%3]",
                   ops);
  return "";
}
}

static const char *
output_1657 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4699 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, [%3]",
                   ops);
  return "";
}
}

static const char *
output_1658 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4729 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.8\t{%P0[], %P1[], %P2[]}, [%3]", ops);
      return "";
    }
  else
    return "vld1.8\t%h0, [%1]";
}
}

static const char *
output_1659 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4729 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.16\t{%P0[], %P1[], %P2[]}, [%3]", ops);
      return "";
    }
  else
    return "vld1.16\t%h0, [%1]";
}
}

static const char *
output_1660 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4729 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.32\t{%P0[], %P1[], %P2[]}, [%3]", ops);
      return "";
    }
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1661 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4729 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.32\t{%P0[], %P1[], %P2[]}, [%3]", ops);
      return "";
    }
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1662 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4729 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.64\t{%P0[], %P1[], %P2[]}, [%3]", ops);
      return "";
    }
  else
    return "vld1.64\t%h0, [%1]";
}
}

static const char *
output_1663 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4755 "../../gcc/gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst3.8\t%h1, [%0]";
}
}

static const char *
output_1664 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4755 "../../gcc/gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst3.16\t%h1, [%0]";
}
}

static const char *
output_1665 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4755 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst3.32\t%h1, [%0]";
}
}

static const char *
output_1666 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4755 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst3.32\t%h1, [%0]";
}
}

static const char *
output_1667 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4755 "../../gcc/gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst3.64\t%h1, [%0]";
}
}

static const char *
output_1668 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4786 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.8\t{%P1, %P2, %P3}, [%0]!", ops);
  return "";
}
}

static const char *
output_1669 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4786 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, [%0]!", ops);
  return "";
}
}

static const char *
output_1670 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4786 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, [%0]!", ops);
  return "";
}
}

static const char *
output_1671 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4786 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, [%0]!", ops);
  return "";
}
}

static const char *
output_1672 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4808 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.8\t{%P1, %P2, %P3}, [%0]!", ops);
  return "";
}
}

static const char *
output_1673 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4808 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, [%0]!", ops);
  return "";
}
}

static const char *
output_1674 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4808 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, [%0]!", ops);
  return "";
}
}

static const char *
output_1675 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4808 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, [%0]!", ops);
  return "";
}
}

static const char *
output_1676 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4829 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = operands[2];
  output_asm_insn ("vst3.8\t{%P1[%c4], %P2[%c4], %P3[%c4]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1677 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4829 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = operands[2];
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1678 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4829 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = operands[2];
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1679 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4829 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = operands[2];
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1680 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4856 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1681 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4856 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1682 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4856 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1683 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4885 "../../gcc/gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld4.8\t%h0, [%1]";
}
}

static const char *
output_1684 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4885 "../../gcc/gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld4.16\t%h0, [%1]";
}
}

static const char *
output_1685 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4885 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld4.32\t%h0, [%1]";
}
}

static const char *
output_1686 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4885 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld4.32\t%h0, [%1]";
}
}

static const char *
output_1687 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4885 "../../gcc/gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vld1.64\t%h0, [%1]";
  else
    return "vld4.64\t%h0, [%1]";
}
}

static const char *
output_1688 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4920 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[2];
  output_asm_insn ("vld4.8\t{%P0, %P1, %P2, %P3}, [%4]!", ops);
  return "";
}
}

static const char *
output_1689 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4920 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[2];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, [%4]!", ops);
  return "";
}
}

static const char *
output_1690 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4920 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[2];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, [%4]!", ops);
  return "";
}
}

static const char *
output_1691 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4920 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[2];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, [%4]!", ops);
  return "";
}
}

static const char *
output_1692 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4944 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[2];
  output_asm_insn ("vld4.8\t{%P0, %P1, %P2, %P3}, [%4]!", ops);
  return "";
}
}

static const char *
output_1693 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4944 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[2];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, [%4]!", ops);
  return "";
}
}

static const char *
output_1694 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4944 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[2];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, [%4]!", ops);
  return "";
}
}

static const char *
output_1695 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4944 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[2];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, [%4]!", ops);
  return "";
}
}

static const char *
output_1696 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4966 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = operands[3];
  output_asm_insn ("vld4.8\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, [%4]",
                   ops);
  return "";
}
}

static const char *
output_1697 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4966 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = operands[3];
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, [%4]",
                   ops);
  return "";
}
}

static const char *
output_1698 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4966 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = operands[3];
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, [%4]",
                   ops);
  return "";
}
}

static const char *
output_1699 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4966 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = operands[3];
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, [%4]",
                   ops);
  return "";
}
}

static const char *
output_1700 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4994 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, [%4]",
                   ops);
  return "";
}
}

static const char *
output_1701 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4994 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, [%4]",
                   ops);
  return "";
}
}

static const char *
output_1702 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 4994 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[3]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, [%4]",
                   ops);
  return "";
}
}

static const char *
output_1703 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5025 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.8\t{%P0[], %P1[], %P2[], %P3[]}, [%4]",
                       ops);
      return "";
    }
  else
    return "vld1.8\t%h0, [%1]";
}
}

static const char *
output_1704 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5025 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.16\t{%P0[], %P1[], %P2[], %P3[]}, [%4]",
                       ops);
      return "";
    }
  else
    return "vld1.16\t%h0, [%1]";
}
}

static const char *
output_1705 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5025 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.32\t{%P0[], %P1[], %P2[], %P3[]}, [%4]",
                       ops);
      return "";
    }
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1706 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5025 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.32\t{%P0[], %P1[], %P2[], %P3[]}, [%4]",
                       ops);
      return "";
    }
  else
    return "vld1.32\t%h0, [%1]";
}
}

static const char *
output_1707 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5025 "../../gcc/gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.64\t{%P0[], %P1[], %P2[], %P3[]}, [%4]",
                       ops);
      return "";
    }
  else
    return "vld1.64\t%h0, [%1]";
}
}

static const char *
output_1708 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5054 "../../gcc/gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst4.8\t%h1, [%0]";
}
}

static const char *
output_1709 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5054 "../../gcc/gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst4.16\t%h1, [%0]";
}
}

static const char *
output_1710 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5054 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst4.32\t%h1, [%0]";
}
}

static const char *
output_1711 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5054 "../../gcc/gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst4.32\t%h1, [%0]";
}
}

static const char *
output_1712 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5054 "../../gcc/gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vst1.64\t%h1, [%0]";
  else
    return "vst4.64\t%h1, [%0]";
}
}

static const char *
output_1713 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5086 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.8\t{%P1, %P2, %P3, %P4}, [%0]!", ops);
  return "";
}
}

static const char *
output_1714 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5086 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, [%0]!", ops);
  return "";
}
}

static const char *
output_1715 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5086 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, [%0]!", ops);
  return "";
}
}

static const char *
output_1716 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5086 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, [%0]!", ops);
  return "";
}
}

static const char *
output_1717 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5109 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.8\t{%P1, %P2, %P3, %P4}, [%0]!", ops);
  return "";
}
}

static const char *
output_1718 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5109 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, [%0]!", ops);
  return "";
}
}

static const char *
output_1719 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5109 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, [%0]!", ops);
  return "";
}
}

static const char *
output_1720 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5109 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[2]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, [%0]!", ops);
  return "";
}
}

static const char *
output_1721 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5131 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = operands[2];
  output_asm_insn ("vst4.8\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1722 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5131 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = operands[2];
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1723 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5131 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = operands[2];
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1724 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5131 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = operands[2];
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1725 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5159 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1726 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5159 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1727 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5159 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = INTVAL (operands[2]);
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane < 0 || lane >= max)
    error ("lane out of range");
  else if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, [%0]",
                   ops);
  return "";
}
}

static const char *
output_1770 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 305 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1771 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 330 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1772 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 330 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1773 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 350 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1774 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 371 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1775 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 371 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1776 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 396 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1777 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 396 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1778 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 396 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1779 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 396 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1780 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 396 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1781 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 421 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1782 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1783 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1784 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1785 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1786 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1787 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1788 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1789 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1790 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1791 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1792 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 474 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1793 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 474 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1794 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 500 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1795 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 500 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1796 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 500 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1797 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 500 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1798 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 500 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1799 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 526 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1800 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1801 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1802 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1803 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1804 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1805 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1806 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1807 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1808 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1809 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 553 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1810 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 580 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1811 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 580 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_sync_insn (insn, operands);
  }
}

static const char *
output_1812 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 596 "../../gcc/gcc/config/arm/sync.md"
{
    return arm_output_memory_barrier (operands);
  }
}

static const char * const output_2686[] = {
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %2, %1",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "#",
};

static const char * const output_2688[] = {
  "rsb%?\t%0, %2, %1",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "#",
};

static const char * const output_2713[] = {
  "and%?\t%0, %1, %2",
  "bic%?\t%0, %1, #%B2",
  "#",
};

static const char * const output_2719[] = {
  "bic%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_2726[] = {
  "orr%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_2728[] = {
  "orr%?\t%0, %1, %2",
  "orn%?\t%0, %1, #%B2",
  "#",
};

static const char * const output_2731[] = {
  "eor%?\t%Q0, %Q1, %2",
  "#",
};

static const char *
output_2738 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 3534 "../../gcc/gcc/config/arm/arm.md"
 return arm_output_shift(operands, 0);
}

static const char * const output_2752[] = {
  "#",
  "ldr%(h%)\t%0, %1",
};

static const char * const output_2753[] = {
  "uxth%?\t%0, %1",
  "ldr%(h%)\t%0, %1",
};

static const char * const output_2755[] = {
  "#",
  "ldr%(b%)\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_2756[] = {
  "uxtb%(%)\t%0, %1",
  "ldr%(b%)\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_2758[] = {
  "#",
  "ldr%(sh%)\t%0, %1",
};

static const char * const output_2759[] = {
  "sxth%?\t%0, %1",
  "ldr%(sh%)\t%0, %1",
};

static const char * const output_2761[] = {
  "#",
  "ldr%(sb%)\t%0, %1",
};

static const char * const output_2762[] = {
  "sxtb%?\t%0, %1",
  "ldr%(sb%)\t%0, %1",
};

static const char * const output_2765[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
};

static const char *
output_2766 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5333 "../../gcc/gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "add%?\t%0, %|pc, %1";
  
}

static const char *
output_2767 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 5348 "../../gcc/gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "ldr%?\t%0, [%|pc, %1]\t\t@ tls_load_dot_plus_eight";
  
}

static const char * const output_2768[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
  "str%(h%)\t%1, %0\t%@ movhi",
  "ldr%(h%)\t%0, %1\t%@ movhi",
};

static const char * const output_2769[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
};

static const char * const output_2770[] = {
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "ldr%(b%)\t%0, %1",
  "str%(b%)\t%1, %0",
};

static const char *
output_2771 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 6028 "../../gcc/gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:	/* ARM register from memory */
      return "ldr%(h%)\t%0, %1\t%@ __fp16";
    case 1:	/* memory from ARM register */
      return "str%(h%)\t%1, %0\t%@ __fp16";
    case 2:	/* ARM register from ARM register */
      return "mov%?\t%0, %1\t%@ __fp16";
    case 3:	/* ARM register from constant */
      {
	REAL_VALUE_TYPE r;
	long bits;
	rtx ops[4];

	REAL_VALUE_FROM_CONST_DOUBLE (r, operands[1]);
	bits = real_to_target (NULL, &r, HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw%?\t%0, %1", ops);
	else
	  output_asm_insn ("mov%?\t%0, %2\n\torr%?\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char * const output_2772[] = {
  "mov%?\t%0, %1",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char *
output_2773 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 7773 "../../gcc/gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return "b%?\t%l0";
  }
  
}

static const char *
output_2774 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 8151 "../../gcc/gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, TRUE, FALSE);
  }
}

static const char *
output_2779 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 9832 "../../gcc/gcc/config/arm/arm.md"

  {
    rtx ldm[3];
    rtx arith[4];
    rtx base_reg;
    HOST_WIDE_INT val1 = 0, val2 = 0;

    if (REGNO (operands[0]) > REGNO (operands[4]))
      {
	ldm[1] = operands[4];
	ldm[2] = operands[0];
      }
    else
      {
	ldm[1] = operands[0];
	ldm[2] = operands[4];
      }

    base_reg = XEXP (operands[2], 0);

    if (!REG_P (base_reg))
      {
	val1 = INTVAL (XEXP (base_reg, 1));
	base_reg = XEXP (base_reg, 0);
      }

    if (!REG_P (XEXP (operands[3], 0)))
      val2 = INTVAL (XEXP (XEXP (operands[3], 0), 1));

    arith[0] = operands[0];
    arith[3] = operands[1];

    if (val1 < val2)
      {
	arith[1] = ldm[1];
	arith[2] = ldm[2];
      }
    else
      {
	arith[1] = ldm[2];
	arith[2] = ldm[1];
      }

    ldm[0] = base_reg;
    if (val1 !=0 && val2 != 0)
      {
	rtx ops[3];

	if (val1 == 4 || val2 == 4)
	  /* Other val must be 8, since we know they are adjacent and neither
	     is zero.  */
	  output_asm_insn ("ldm%(ib%)\t%0, {%1, %2}", ldm);
	else if (const_ok_for_arm (val1) || const_ok_for_arm (-val1))
	  {
	    ldm[0] = ops[0] = operands[4];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_add_immediate (ops);
	    if (val1 < val2)
	      output_asm_insn ("ldm%(ia%)\t%0, {%1, %2}", ldm);
	    else
	      output_asm_insn ("ldm%(da%)\t%0, {%1, %2}", ldm);
	  }
	else
	  {
	    /* Offset is out of range for a single add, so use two ldr.  */
	    ops[0] = ldm[1];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	    ops[0] = ldm[2];
	    ops[2] = GEN_INT (val2);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	  }
      }
    else if (val1 != 0)
      {
	if (val1 < val2)
	  output_asm_insn ("ldm%(da%)\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldm%(ia%)\t%0, {%1, %2}", ldm);
      }
    else
      {
	if (val1 < val2)
	  output_asm_insn ("ldm%(ia%)\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldm%(da%)\t%0, {%1, %2}", ldm);
      }
    output_asm_insn ("%I3%?\t%0, %1, %2", arith);
    return "";
  }
}

static const char * const output_2833[] = {
  "adf%?s\t%0, %1, %2",
  "suf%?s\t%0, %1, #%N2",
};

static const char * const output_2834[] = {
  "adf%?d\t%0, %1, %2",
  "suf%?d\t%0, %1, #%N2",
};

static const char * const output_2835[] = {
  "adf%?d\t%0, %1, %2",
  "suf%?d\t%0, %1, #%N2",
};

static const char * const output_2838[] = {
  "suf%?d\t%0, %1, %2",
  "rsf%?d\t%0, %2, %1",
};

static const char * const output_2840[] = {
  "suf%?d\t%0, %1, %2",
  "rsf%?d\t%0, %2, %1",
};

static const char * const output_2847[] = {
  "fdv%?s\t%0, %1, %2",
  "frd%?s\t%0, %2, %1",
};

static const char * const output_2848[] = {
  "dvf%?d\t%0, %1, %2",
  "rdf%?d\t%0, %2, %1",
};

static const char * const output_2872[] = {
  "mvf%?s\t%0, %1",
  "mnf%?s\t%0, #%N1",
  "ldf%?s\t%0, %1",
  "stf%?s\t%1, %0",
  "str%?\t%1, [%|sp, #-4]!\n\tldf%?s\t%0, [%|sp], #4",
  "stf%?s\t%1, [%|sp, #-4]!\n\tldr%?\t%0, [%|sp], #4",
  "mov%?\t%0, %1",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char *
output_2873 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 562 "../../gcc/gcc/config/arm/fpa.md"

  {
  switch (which_alternative)
    {
    default:
    case 0: return "ldm%(ia%)\t%m1, %M0\t%@ double";
    case 1: return "stm%(ia%)\t%m0, %M1\t%@ double";
    case 2: return "#";
    case 3: case 4: return output_move_double (operands);
    case 5: return "mvf%?d\t%0, %1";
    case 6: return "mnf%?d\t%0, #%N1";
    case 7: return "ldf%?d\t%0, %1";
    case 8: return "stf%?d\t%1, %0";
    case 9: return output_mov_double_fpa_from_arm (operands);
    case 10: return output_mov_double_arm_from_fpa (operands);
    }
  }
  
}

static const char *
output_2874 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 597 "../../gcc/gcc/config/arm/fpa.md"

  switch (which_alternative)
    {
    default:
    case 0: return "mvf%?e\t%0, %1";
    case 1: if (TARGET_FPA_EMU2)
	      return "ldf%?e\t%0, %1";
	    return "lfm%?\t%0, 1, %1";
    case 2: if (TARGET_FPA_EMU2)
	      return "stf%?e\t%1, %0";
	    return "sfm%?\t%1, 1, %0";
    }
  
}

static const char * const output_2875[] = {
  "mvf%?s\t%0, %1",
  "mnf%?s\t%0, #%N1",
  "ldf%?s\t%0, %1",
  "stf%?s\t%1, %0",
  "str%?\t%1, [%|sp, #-4]!\n\tldf%?s\t%0, [%|sp], #4",
  "stf%?s\t%1, [%|sp, #-4]!\n\tldr%?\t%0, [%|sp], #4",
  "mov%?\t%0, %1 @bar",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char * const output_2876[] = {
  "wor%?\t%0, %1, %2",
  "#",
  "#",
};

static const char * const output_2877[] = {
  "wxor%?\t%0, %1, %2",
  "#",
  "#",
};

static const char * const output_2878[] = {
  "wand%?\t%0, %1, %2",
  "#",
  "#",
};

static const char *
output_2880 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 167 "../../gcc/gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands);
   }
}

static const char *
output_2881 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 167 "../../gcc/gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands);
   }
}

static const char *
output_2882 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 167 "../../gcc/gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands);
   }
}

static const char * const output_3012[] = {
  "waligni%?\t%0, %1, %2, %3",
  "walignr%U3%?\t%0, %1, %2",
};

static const char *
output_3019 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 59 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: case 1:
      return "mov%?\t%0, %1";
    case 2:
      return "mvn%?\t%0, #%B1";
    case 3:
      return "movw%?\t%0, %1";
    case 4:
      return "ldr%?\t%0, %1";
    case 5:
      return "str%?\t%1, %0";
    case 6:
      return "fmsr%?\t%0, %1\t%@ int";
    case 7:
      return "fmrs%?\t%0, %1\t%@ int";
    case 8:
      return "fcpys%?\t%0, %1\t%@ int";
    case 9: case 10:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3020 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 99 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: case 1:
      return "mov%?\t%0, %1";
    case 2:
      return "mvn%?\t%0, #%B1";
    case 3:
      return "movw%?\t%0, %1";
    case 4:
    case 5:
      return "ldr%?\t%0, %1";
    case 6:
    case 7:
      return "str%?\t%1, %0";
    case 8:
      return "fmsr%?\t%0, %1\t%@ int";
    case 9:
      return "fmrs%?\t%0, %1\t%@ int";
    case 10:
      return "fcpys%?\t%0, %1\t%@ int";
    case 11: case 12:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3021 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 142 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: 
      return "#";
    case 1:
    case 2:
      return output_move_double (operands);
    case 3:
      return "fmdrr%?\t%P0, %Q1, %R1\t%@ int";
    case 4:
      return "fmrrd%?\t%Q0, %R0, %P1\t%@ int";
    case 5:
      if (TARGET_VFP_SINGLE)
	return "fcpys%?\t%0, %1\t%@ int\n\tfcpys%?\t%p0, %p1\t%@ int";
      else
	return "fcpyd%?\t%P0, %P1\t%@ int";
    case 6: case 7:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3022 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 332 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "fmsr%?\t%0, %1";
    case 1:
      return "fmrs%?\t%0, %1";
    case 2:
      return "fconsts%?\t%0, #%G1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "fcpys%?\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3023 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 369 "../../gcc/gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "fmsr%?\t%0, %1";
    case 1:
      return "fmrs%?\t%0, %1";
    case 2:
      return "fconsts%?\t%0, #%G1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "fcpys%?\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3024 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 409 "../../gcc/gcc/config/arm/vfp.md"

  {
    switch (which_alternative)
      {
      case 0:
	return "fmdrr%?\t%P0, %Q1, %R1";
      case 1:
	return "fmrrd%?\t%Q0, %R0, %P1";
      case 2:
	gcc_assert (TARGET_VFP_DOUBLE);
        return "fconstd%?\t%P0, #%G1";
      case 3: case 4:
	return output_move_double (operands);
      case 5: case 6:
	return output_move_vfp (operands);
      case 7:
	if (TARGET_VFP_SINGLE)
	  return "fcpys%?\t%0, %1\n\tfcpys%?\t%p0, %p1";
	else
	  return "fcpyd%?\t%P0, %P1";
      case 8:
        return "#";
      default:
	gcc_unreachable ();
      }
    }
  
}

static const char * const output_3027[] = {
  "fnegs%?\t%0, %1",
  "eor%?\t%0, %1, #-2147483648",
};

static const char * const output_3028[] = {
  "fnegd%?\t%P0, %P1",
  "#",
  "#",
};

static const char * const output_3062[] = {
  "fcmps%?\t%0, %1",
  "fcmpzs%?\t%0",
};

static const char * const output_3063[] = {
  "fcmpes%?\t%0, %1",
  "fcmpezs%?\t%0",
};

static const char * const output_3064[] = {
  "fcmpd%?\t%P0, %P1",
  "fcmpzd%?\t%P0",
};

static const char * const output_3065[] = {
  "fcmped%?\t%P0, %P1",
  "fcmpezd%?\t%P0",
};

static const char * const output_3067[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
  "str%?\t%1, %0",
};

static const char * const output_3068[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "str%(h%)\t%1, %0\t%@ movhi",
  "ldr%(h%)\t%0, %1\t%@ movhi",
};

static const char * const output_3069[] = {
  "sxtb%?\t%0, %1",
  "ldr%(sb%)\t%0, %1",
};

static const char * const output_3070[] = {
  "uxth%?\t%0, %1",
  "ldr%(h%)\t%0, %1",
};

static const char * const output_3071[] = {
  "uxtb%(%)\t%0, %1",
  "ldr%(b%)\t%0, %1\t%@ zero_extendqisi2",
};

static const char *
output_3073 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 708 "../../gcc/gcc/config/arm/thumb2.md"
 return arm_output_shift(operands, 2);
}

static const char *
output_3077 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 765 "../../gcc/gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (GET_CODE (operands[2]) == CONST_INT)
      val = INTVAL(operands[2]);
    else
      val = 0;

    /* We prefer eg. subs rn, rn, #1 over adds rn, rn, #0xffffffff.  */
    if (val < 0 && const_ok_for_arm(ARM_SIGN_EXTEND (-val)))
      return "sub%!\t%0, %1, #%n2";
    else
      return "add%!\t%0, %1, %2";
  
}

static const char *
output_3086 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 427 "../../gcc/gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
  operands[2] = GEN_INT (elt);
  
  return "vmov%?.8\t%P0[%c2], %1";
}
}

static const char *
output_3087 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 427 "../../gcc/gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
  operands[2] = GEN_INT (elt);
  
  return "vmov%?.16\t%P0[%c2], %1";
}
}

static const char *
output_3088 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 427 "../../gcc/gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
  operands[2] = GEN_INT (elt);
  
  return "vmov%?.32\t%P0[%c2], %1";
}
}

static const char *
output_3089 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 427 "../../gcc/gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
  operands[2] = GEN_INT (elt);
  
  return "vmov%?.32\t%P0[%c2], %1";
}
}

static const char *
output_3090 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 446 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V16QImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V8QImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.8\t%P0[%c2], %1";
}
}

static const char *
output_3091 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 446 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V8HImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V4HImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.16\t%P0[%c2], %1";
}
}

static const char *
output_3092 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 446 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V4SImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V2SImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.32\t%P0[%c2], %1";
}
}

static const char *
output_3093 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 446 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V4SFmode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V2SFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.32\t%P0[%c2], %1";
}
}

static const char *
output_3094 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 473 "../../gcc/gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int regno = REGNO (operands[0]) + 2 * elem;

  operands[0] = gen_rtx_REG (DImode, regno);

  return "vmov%?\t%P0, %Q1, %R1";
}
}

static const char *
output_3095 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 503 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u8\t%0, %P1[%c2]";
}
}

static const char *
output_3096 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 503 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u16\t%0, %P1[%c2]";
}
}

static const char *
output_3097 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 503 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.32\t%0, %P1[%c2]";
}
}

static const char *
output_3098 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 503 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.32\t%0, %P1[%c2]";
}
}

static const char *
output_3099 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 522 "../../gcc/gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V16QImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V8QImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.u8\t%0, %P1[%c2]";
}
}

static const char *
output_3100 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 522 "../../gcc/gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V8HImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V4HImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.u16\t%0, %P1[%c2]";
}
}

static const char *
output_3101 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 522 "../../gcc/gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V4SImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V2SImode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.32\t%0, %P1[%c2]";
}
}

static const char *
output_3102 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 522 "../../gcc/gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V4SFmode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V2SFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  return "vmov%?.32\t%0, %P1[%c2]";
}
}

static const char *
output_3103 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 546 "../../gcc/gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]) + 2 * INTVAL (operands[2]);

  operands[1] = gen_rtx_REG (DImode, regno);

  return "vmov%?\t%Q0, %R0, %P1  @ v2di";
}
}

static const char *
output_3104 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2514 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.s8\t%0, %P1[%c2]";
}
}

static const char *
output_3105 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2514 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.s16\t%0, %P1[%c2]";
}
}

static const char *
output_3106 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2514 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.s32\t%0, %P1[%c2]";
}
}

static const char *
output_3107 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2514 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.s32\t%0, %P1[%c2]";
}
}

static const char *
output_3108 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2534 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u8\t%0, %P1[%c2]";
}
}

static const char *
output_3109 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2534 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u16\t%0, %P1[%c2]";
}
}

static const char *
output_3110 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2534 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u32\t%0, %P1[%c2]";
}
}

static const char *
output_3111 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2534 "../../gcc/gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov%?.u32\t%0, %P1[%c2]";
}
}

static const char *
output_3112 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2554 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V16QImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.s8\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_3113 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2554 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.s16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_3114 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2554 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.s32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_3115 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2554 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.s32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_3116 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2582 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V16QImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.u8\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_3117 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2582 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.u16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_3118 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2582 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.u32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_3119 (rtx *operands ATTRIBUTE_UNUSED, rtx insn ATTRIBUTE_UNUSED)
{
#line 2582 "../../gcc/gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov%?.u32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char * const output_3124[] = {
  "vdup%?.32\t%P0, %1",
  "vdup%?.32\t%P0, %y1",
};

static const char * const output_3125[] = {
  "vdup%?.32\t%P0, %1",
  "vdup%?.32\t%P0, %y1",
};

static const char * const output_3126[] = {
  "vdup%?.32\t%q0, %1",
  "vdup%?.32\t%q0, %y1",
};

static const char * const output_3127[] = {
  "vdup%?.32\t%q0, %1",
  "vdup%?.32\t%q0, %y1",
};

static const char * const output_3128[] = {
  "vmov%?\t%e0, %Q1, %R1\n\tvmov%?\t%f0, %Q1, %R1",
  "vmov%?\t%e0, %P1\n\tvmov%?\t%f0, %P1",
};



static const struct insn_operand_data operand_data[] = 
{
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    0
  },
  {
    register_operand,
    "=l",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "%0",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,k,r,r,k,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%rk,k,r,rk,k,rk",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rI,rI,k,L,L,?n",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l,l,l,*rk,*hk,l,k,l,l,l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "%0,0,l,*0,*0,k,k,0,l,k",
    SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "I,J,lL,*hk,*rk,M,O,Pa,Pb,Pc",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rI,L",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_addimm_operand,
    "L,I",
    SImode,
    0,
    0,
    1
  },
  {
    arm_addimm_operand,
    "I,L",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,?r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    CCmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,0,0",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "lPd",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,rk,r",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rI,r,k,?n",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "r,rI,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "r,I",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,?r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=&l,&l,&l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "%l,*h,0",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l,l,l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l,l,l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0,l,0",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l,0,0",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r,0,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,0,0",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,&r,&r,&r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%0,r,0,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "?r,r,0,0",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rI,K,?n",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "%0",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "rI,K",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=X,r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "rIK",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "rIK",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,?r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rI,K,?n",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,rI,rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,?r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r,?r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    minmax_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,?r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    minmax_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l,0",
    SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "N,l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=&l",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&l",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "l,m",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r,m",
    HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "l,m",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r,m",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "l,m",
    HImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=X,l",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_extendqisi_mem_op,
    "Uq",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "r,Uq",
    QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l,l,l",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "l,V,m",
    QImode,
    0,
    0,
    1
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,r,m",
    DImode,
    0,
    0,
    1
  },
  {
    di_operand,
    "rDa,Db,Dc,mi,r",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,l,l,>,l,m,*r",
    DImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "l,I,J,>,l,mi,l,*r",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,l,l,l,>,l,m,*l*h*k",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "l,I,J,K,>,l,mi,l,*l*h*k",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,l",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "mX,mX,mX",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "mX",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "mX",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,m,*r,*h,l",
    HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "l,m,l,*h,*r,I",
    HImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m,r",
    HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rI,K,r,mi",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,K",
    HImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,r,m",
    QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rI,K,m,r",
    QImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,m,*r,*h,l",
    QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "l,m,l,*h,*r,I",
    QImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,r,r",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "m,r,r,F",
    HFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,m,*r,*h",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "l,mF,l,*h,*r",
    HFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "r,mE,r",
    SFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,>,l,m,*r,*h",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "l,>,l,mF,l,*h,*r",
    SFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_soft_df_operand,
    "=r,r,r,r,m",
    DFmode,
    0,
    0,
    1
  },
  {
    soft_df_operand,
    "rDa,Db,Dc,mF,r",
    DFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,>,l,m,*r",
    DFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "l,>,l,mF,l,*r",
    DFmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&l",
    SImode,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&l",
    SImode,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&l",
    SImode,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l*h",
    SImode,
    0,
    0,
    1
  },
  {
    thumb1_cmp_operand,
    "lI*h,*r",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=l,l",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "l,0",
    SImode,
    0,
    0,
    1
  },
  {
    thumb1_cmpneg_operand,
    "L,J",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=l",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    thumb_cbrch_target_operand,
    "=l,*?h,*?m,*?m",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=X,l,&l,&l",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "l,l,1,l",
    SImode,
    0,
    0,
    1
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    thumb_cbrch_target_operand,
    "=l,l,*!h,*?h,*?m,*?m",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=X,X,l,l,&l,&l",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%0,l,*l,1,1,1",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "IJ,lL,*l,lIJ,lIJ,lIJ",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=X,X,l,l",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%l,l,l,0",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "J,l,L,IJ",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1
  },
  {
    arm_di_operand,
    "rDi",
    DImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "l",
    DImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=l",
    SImode,
    0,
    0,
    0
  },
  {
    cirrus_fp_register,
    "v",
    SFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&l,l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l,0",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=X,l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l,*h",
    SImode,
    0,
    0,
    1
  },
  {
    thumb1_cmp_operand,
    "lI*h,*r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    thumb1_cmp_operand,
    "lI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,r,r,r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "0,0,rI,K,rI,rI,K,K",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "rI,K,0,0,rI,K,rI,K",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,0",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    call_memory_operand,
    "m",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l*r",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "X",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    cc_register,
    "",
    CC_NOOVmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk,r,rk",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,M,M,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,rM",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,rM",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rI,L",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "0,rI,?rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,?r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rI,L,rI,L",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rI,rI,L,L",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    dominant_cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    dominant_cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,0",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL,0,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "0,rI,?rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "0,0,?rI,?rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rI,L,rI,L",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "0,?rIK",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "0,?rI,K",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "0,?rIK",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM,rM",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "0,?rI,K",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM,rM,rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    BLKmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    multi_register_push,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=m",
    BLKmode,
    0,
    0,
    1
  },
  {
    f_register_operand,
    "",
    XFmode,
    0,
    0,
    1
  },
  {
    multi_register_push,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    address_operand,
    "p",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "f,G",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG,f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "f,G",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG,f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "f,G",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    DFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=f,f,f,m,f,r,r,r,m",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "fG,H,mE,f,r,f,r,mE,r",
    SFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,Q,r,m,r,f,f,f,m,!f,!r",
    DFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "Q,r,r,r,mF,fG,H,mF,f,r,f",
    DFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=f,f,m",
    XFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "f,m,f",
    XFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=f,f,f,m,f,r,r",
    XFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "fG,H,m,f,r,f,r",
    XFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f,f,f,f,f,f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "0,0,fG,H,fG,fG,H,H",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H,0,0,fG,H,fG,H",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f,f,f,f,f,f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "0,0,fG,H,fG,fG,H,H",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H,0,0,fG,H,fG,H",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    DImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    SFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    DFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_shift_const,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    DImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    DImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DImode,
    0,
    0,
    1
  },
  {
    cirrus_shift_const,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=v",
    DFmode,
    0,
    0,
    0
  },
  {
    cirrus_fp_register,
    "=v",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=v",
    DFmode,
    0,
    0,
    0
  },
  {
    cirrus_fp_register,
    "=v",
    SFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    DFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SFmode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=v",
    DFmode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DFmode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=v",
    DFmode,
    0,
    0,
    0
  },
  {
    cirrus_fp_register,
    "=v",
    SFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    DFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "=v",
    DFmode,
    0,
    0,
    1
  },
  {
    cirrus_fp_register,
    "v",
    SFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_di_operand,
    "=r,r,o<>,v,r,v,m,v",
    DImode,
    0,
    0,
    1
  },
  {
    di_operand,
    "rIK,mi,r,r,v,mi,v,v",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,r,m,r,r,m",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "v,mE,r,v,v,r,mE,r",
    SFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,Q,r,m,r,v,v,v,r,m",
    DFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "Q,r,r,r,mF,v,mF,r,v,v",
    DFmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y,?&r,?&r",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "%y,0,r",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y,r,r",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_di_operand,
    "=r,r,m,y,y,yr,y,yrUy",
    DImode,
    0,
    0,
    1
  },
  {
    di_operand,
    "rIK,mi,r,y,yr,y,yrUy,y",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,rk,m,z,r,?z,Uy,z",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rk,I,K,mi,rk,r,z,Uy,z,z",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,z,r",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rI,K,mi,r,r,z",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V2SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V2SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V4HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V4HImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V8QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "z",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "z",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "z",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y,y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y,y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y,y",
    V8QImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "i,z",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m,*t,r,*t,*t,*Uv",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk,r,*t,*t,*Uvi,*t",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,l,*hk,m,*m,*t,r,*t,*t,*Uv",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,*mi,l,*hk,r,*t,*t,*Uvi,*t",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_di_operand,
    "=r,r,m,w,r,w,w,Uv",
    DImode,
    0,
    0,
    1
  },
  {
    di_operand,
    "rIK,mi,r,r,w,w,Uvi,w",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=t,Um,r,m,t,r,t,r,r",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "Um,t,m,r,t,r,r,t,F",
    HFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,t,r,t,r,r",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "m,r,t,r,r,t,F",
    HFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=t,?r,t,t,Uv,r,m,t,r",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "?r,t,Dv,UvE,t,mE,r,t,r",
    SFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_soft_df_operand,
    "=w,?r,w,r,m,w,Uv,w,r",
    DFmode,
    0,
    0,
    1
  },
  {
    soft_df_operand,
    "?r,w,Dy,mF,r,UvF,w,w,r",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t,t,t,t,t,t,?r,?r,?r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,t,t,0,?r,?r,0,t,t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t,0,t,?r,0,?r,t,0,t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w,w,w,w,?r,?r,?r",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w,0,?r,?r,0,w,w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w,?r,0,?r,w,0,w",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t,?r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t,r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,?r,?r",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,r",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    HFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    HFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    vfp_compare_operand,
    "tG",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    vfp_compare_operand,
    "wG",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t,t",
    SFmode,
    0,
    0,
    1
  },
  {
    vfp_compare_operand,
    "t,G",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    DFmode,
    0,
    0,
    1
  },
  {
    vfp_compare_operand,
    "w,G",
    DFmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=m",
    BLKmode,
    0,
    0,
    1
  },
  {
    vfp_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    multi_register_push,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "?r,0",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,l,*hk,m,*m",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,*mi,l,*hk",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=l,l,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=X,l,X,r",
    SImode,
    0,
    0,
    0
  },
  {
    register_operand,
    "0,1,0,1",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m,r",
    HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rI,n,r,m",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    thumb_16bit_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "0,l",
    SImode,
    0,
    0,
    1
  },
  {
    low_reg_or_int_operand,
    "l,M",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    QImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "I",
    QImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    HImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "I",
    HImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "I",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "l,0",
    SImode,
    0,
    0,
    1
  },
  {
    low_reg_or_int_operand,
    "lPt,Ps",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=l,l,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l,0,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "lPt,Ps,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "lPv,rIL",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "%0",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=l",
    SImode,
    0,
    0,
    0
  },
  {
    register_operand,
    "%0",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l,?r",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Uv,w,w,?r,?w,?r,?r,?Us",
    V8QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uvi,w,r,r,Usi,r",
    V8QImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Uv,w,w,?r,?w,?r,?r,?Us",
    V4HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uvi,w,r,r,Usi,r",
    V4HImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Uv,w,w,?r,?w,?r,?r,?Us",
    V2SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uvi,w,r,r,Usi,r",
    V2SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Uv,w,w,?r,?w,?r,?r,?Us",
    V2SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uvi,w,r,r,Usi,r",
    V2SFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V16QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V16QImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V8HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V8HImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V4SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V4SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V4SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V4SFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V2DImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V2DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    TImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    TImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    EImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    EImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    OImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    OImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    CImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    CImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    XImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    XImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    DImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "=Um",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "Um",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,?&r,?&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%w,0,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,r,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,?&r,?&r,?&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,r,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,r,0,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V8QImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V16QImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V4HImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V8HImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V2SImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V4SImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V2DImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,?&r,?&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%w,0,0,r",
    DImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "w,Dl,r,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V8QImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V16QImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V4HImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V8HImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V2SImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V4SImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0",
    V2DImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,?&r,?&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%w,0,0,r",
    DImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "w,DL,r,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,?=&r,?&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,r,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,?=&r,?&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,r,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,?&r,?&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%w,0,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,r,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V2DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V2DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V2DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V2DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    V8QImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "w,Dz",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    V16QImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "w,Dz",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    V4HImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "w,Dz",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    V8HImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "w,Dz",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "w,Dz",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "w,Dz",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "w,Dz",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "w,Dz",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "Dz",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "Dz",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "Dz",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "Dz",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "Dz",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "Dz",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "Dz",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "Dz",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w,w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,w,w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w,0",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    EImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    EImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=2",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=2",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=2",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=2",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=2",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=2",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=2",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=2",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    neon_lane_number,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    TImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    TImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    TImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    OImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    EImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    CImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    CImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "2",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    EImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    EImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    CImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    CImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    EImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    CImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    EImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    CImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    XImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    XImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "2",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    XImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    XImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    XImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    XImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_low,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    vect_par_constant_high,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=&w",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=&w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=&w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "X",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "X",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "X",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_sync_memory_operand,
    "+Q",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0
  },
  {
    0,
    "",
    BLKmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "r",
    SImode,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    logical_binary_operator,
    "",
    DImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    logical_binary_operator,
    "",
    DImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    logical_binary_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    logical_binary_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    subreg_lowpart_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    const_double_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    const_double_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    const_double_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    const_double_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    const_double_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    const_double_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    arm_reload_memory_operand,
    "=o",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&l",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_reload_memory_operand,
    "o",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_general_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_reload_memory_operand,
    "=o",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    XFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    XFmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    lt_ge_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    const0_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_compare_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_compare_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cmpdi_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    cmpdi_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_compare_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_compare_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    cmpdi_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    cmpdi_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    thumb1_cmp_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_not_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    BLKmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    thumb1_cmp_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "r",
    SImode,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    dominant_cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_add_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    commutative_binary_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    vfp_compare_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    vfp_compare_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    low_reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    cc_register,
    "",
    CCmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "l",
    SImode,
    0,
    0,
    0
  },
  {
    cc_register,
    "",
    CC_NOOVmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "l",
    SImode,
    0,
    0,
    0
  },
  {
    equality_operator,
    "",
    CC_NOOVmode,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    TImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    TImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    EImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    EImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    OImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    OImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    CImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    CImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    XImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    XImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    EImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    EImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    OImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    OImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    CImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    CImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    XImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    XImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    const_multiple_of_8_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    const_multiple_of_8_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    const_multiple_of_8_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    const_multiple_of_8_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    const_multiple_of_8_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    const_multiple_of_8_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    const_multiple_of_8_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    const_multiple_of_8_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    const_multiple_of_8_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    CImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    CImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    XImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    XImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    neon_inv_logic_op2,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    neon_logic_op2,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,k,r,r,k,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%rk,k,r,rk,k,rk",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rI,rI,k,L,L,?n",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,rk,r",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rI,r,k,?n",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "r,rI,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r,0,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,0,0",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rI,K,?n",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,0",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,?r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rI,K,?n",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r,&r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%0,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,rI,rI",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    reg_or_int_operand,
    "rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,rM",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r,m",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r,m",
    QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_extendqisi_mem_op,
    "Uq",
    QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "r,Uq",
    QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m,r",
    HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rI,K,r,mi",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_rhs_operand,
    "rI,K",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,r,m",
    QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rI,K,m,r",
    QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,r,r",
    HFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "m,r,r,F",
    HFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "r,mE,r",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk,r,rk",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,M,M,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1
  },
  {
    shift_amount_operand,
    "M,r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    arm_hard_register_operand,
    "",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "%f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_add_operand,
    "fG,H",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "f,G",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "f,G",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "f,G",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG,f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_float_rhs_operand,
    "fG",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=f",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=f,f,f,m,f,r,r,r,m",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "fG,H,mE,f,r,f,r,mE,r",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,Q,r,m,r,f,f,f,m,!f,!r",
    DFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "Q,r,r,r,mF,fG,H,mF,f,r,f",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=f,f,m",
    XFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "f,m,f",
    XFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y,?&r,?&r",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "%y,0,r",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y,r,r",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V2SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V4HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V8QImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "z",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "z",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "z",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=y,y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y,y",
    V8QImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "y,y",
    V8QImode,
    0,
    0,
    1
  },
  {
    nonmemory_operand,
    "i,z",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m,*t,r,*t,*t,*Uv",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk,r,*t,*t,*Uvi,*t",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,l,*hk,m,*m,*t,r,*t,*t,*Uv",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,*mi,l,*hk,r,*t,*t,*Uvi,*t",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_di_operand,
    "=r,r,m,w,r,w,w,Uv",
    DImode,
    0,
    0,
    1
  },
  {
    di_operand,
    "rIK,mi,r,r,w,w,Uvi,w",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=t,?r,t,t,Uv,r,m,t,r",
    SFmode,
    0,
    0,
    1
  },
  {
    general_operand,
    "?r,t,Dv,UvE,t,mE,r,t,r",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_soft_df_operand,
    "=w,?r,w,r,m,w,Uv,w,r",
    DFmode,
    0,
    0,
    1
  },
  {
    soft_df_operand,
    "?r,w,Dy,mF,r,UvF,w,w,r",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t,?r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t,r",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,?r,?r",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,0,r",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "+w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    HFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    HFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "t,t",
    SFmode,
    0,
    0,
    1
  },
  {
    vfp_compare_operand,
    "t,G",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w,w",
    DFmode,
    0,
    0,
    1
  },
  {
    vfp_compare_operand,
    "w,G",
    DFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,l,*hk,m,*m",
    SImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,*mi,l,*hk",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m,r",
    HImode,
    0,
    0,
    1
  },
  {
    general_operand,
    "rI,n,r,m",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    thumb_16bit_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "0,l",
    SImode,
    0,
    0,
    1
  },
  {
    low_reg_or_int_operand,
    "l,M",
    SImode,
    0,
    0,
    1
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    QImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "I",
    QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    HImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "I",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    const_int_operand,
    "I",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "l,0",
    SImode,
    0,
    0,
    1
  },
  {
    low_reg_or_int_operand,
    "lPt,Ps",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "%0",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,t",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,t",
    SImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V4SFmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,t",
    SFmode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V2DImode,
    0,
    0,
    1
  },
  {
    s_register_operand,
    "r,w",
    DImode,
    0,
    0,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1
  },
};


#if GCC_VERSION >= 2007
__extension__
#endif

const struct insn_data_d insn_data[] = 
{
  /* ../../gcc/gcc/config/arm/arm.md:574 */
  {
    "*thumb1_adddi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "add\t%Q0, %Q0, %Q2\n\tadc\t%R0, %R0, %R2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:585 */
  {
    "*arm_adddi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:613 */
  {
    "*adddi_sesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:642 */
  {
    "*adddi_zesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:704 */
  {
    "*arm_addsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_4 },
#else
    { 0, output_4, 0 },
#endif
    0,
    &operand_data[10],
    3,
    0,
    6,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:732 */
  {
    "*thumb1_addsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_5 },
#else
    { 0, 0, output_5 },
#endif
    0,
    &operand_data[13],
    3,
    0,
    10,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:795 */
  {
    "*addsi3_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_6 },
#else
    { 0, output_6, 0 },
#endif
    0,
    &operand_data[16],
    3,
    2,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:810 */
  {
    "*addsi3_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_7 },
#else
    { 0, output_7, 0 },
#endif
    0,
    &operand_data[17],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:823 */
  {
    "*compare_negsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%1, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[19],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:835 */
  {
    "*cmpsi2_addneg",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_9 },
#else
    { 0, output_9, 0 },
#endif
    0,
    &operand_data[21],
    4,
    1,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:891 */
  {
    "*addsi3_compare_op1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_10 },
#else
    { 0, output_10, 0 },
#endif
    0,
    &operand_data[16],
    3,
    3,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:906 */
  {
    "*addsi3_compare_op2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_11 },
#else
    { 0, output_11, 0 },
#endif
    0,
    &operand_data[16],
    3,
    3,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:921 */
  {
    "*compare_addsi2_op0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_12 },
#else
    { 0, output_12, 0 },
#endif
    0,
    &operand_data[17],
    2,
    1,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:934 */
  {
    "*compare_addsi2_op1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_13 },
#else
    { 0, output_13, 0 },
#endif
    0,
    &operand_data[17],
    2,
    1,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:947 */
  {
    "*addsi3_carryin_ltu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[25],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:947 */
  {
    "*addsi3_carryin_geu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[25],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:957 */
  {
    "*addsi3_carryin_alt2_ltu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[25],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:957 */
  {
    "*addsi3_carryin_alt2_geu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[25],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:967 */
  {
    "*addsi3_carryin_shift_ltu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[28],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:967 */
  {
    "*addsi3_carryin_shift_geu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[28],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:992 */
  {
    "*arm_incscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_20 },
#else
    { 0, output_20, 0 },
#endif
    0,
    &operand_data[33],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:1068 */
  {
    "*arm_subdi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%Q0, %Q1, %Q2\n\tsbc\t%R0, %R1, %R2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[37],
    3,
    0,
    3,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1079 */
  {
    "*thumb_subdi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub\t%Q0, %Q0, %Q2\n\tsbc\t%R0, %R0, %R2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[40],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1089 */
  {
    "*subdi_di_zesidi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%Q0, %Q1, %2\n\tsbc\t%R0, %R1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1101 */
  {
    "*subdi_di_sesidi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%Q0, %Q1, %2\n\tsbc\t%R0, %R1, %2, asr #31",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1113 */
  {
    "*subdi_zesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsbs\t%Q0, %Q1, %2\n\trsc\t%R0, %R1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1125 */
  {
    "*subdi_sesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsbs\t%Q0, %Q1, %2\n\trsc\t%R0, %R1, %2, asr #31",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1137 */
  {
    "*subdi_zesidi_zesidi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%Q0, %1, %2\n\tsbc\t%R0, %1, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[43],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1171 */
  {
    "thumb1_subsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_thumb1_subsi3_insn,
    &operand_data[46],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1181 */
  {
    "*arm_subsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_29 },
#else
    { 0, output_29, 0 },
#endif
    0,
    &operand_data[49],
    3,
    0,
    4,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:1216 */
  {
    "*subsi3_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_30 },
#else
    { 0, output_30, 0 },
#endif
    0,
    &operand_data[52],
    3,
    2,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:1231 */
  {
    "*subsi3_compare",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_31 },
#else
    { 0, output_31, 0 },
#endif
    0,
    &operand_data[52],
    3,
    2,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:1253 */
  {
    "*arm_decscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_32 },
#else
    { 0, output_32, 0 },
#endif
    0,
    &operand_data[55],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:1308 */
  {
    "*arm_mulsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[59],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1318 */
  {
    "*arm_mulsi3_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[62],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1333 */
  {
    "*thumb_mulsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_35 },
#else
    { 0, 0, output_35 },
#endif
    0,
    &operand_data[65],
    3,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:1348 */
  {
    "*thumb_mulsi3_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_36 },
#else
    { 0, output_36, 0 },
#endif
    0,
    &operand_data[68],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:1361 */
  {
    "*mulsi3_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%.\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[59],
    3,
    2,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1375 */
  {
    "*mulsi3_compare0_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%.\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[62],
    3,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1389 */
  {
    "*mulsi_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%.\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[71],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1402 */
  {
    "*mulsi_compare0_scratch_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%.\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[74],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1417 */
  {
    "*mulsi3addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[77],
    4,
    0,
    4,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1429 */
  {
    "*mulsi3addsi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[81],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1441 */
  {
    "*mulsi3addsi_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%.\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[77],
    4,
    3,
    4,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1458 */
  {
    "*mulsi3addsi_compare0_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%.\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[81],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1475 */
  {
    "*mulsi3addsi_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%.\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[85],
    4,
    0,
    4,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1490 */
  {
    "*mulsi3addsi_compare0_scratch_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%.\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[89],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1505 */
  {
    "*mulsi3subsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mls%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[81],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1527 */
  {
    "*mulsidi3adddi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[93],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1540 */
  {
    "*mulsidi3adddi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[97],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1568 */
  {
    "*mulsidi3_nov6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[101],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1579 */
  {
    "*mulsidi3_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[43],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1599 */
  {
    "*umulsidi3_nov6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[101],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1610 */
  {
    "*umulsidi3_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[43],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1631 */
  {
    "*umulsidi3adddi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[93],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1644 */
  {
    "*umulsidi3adddi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[97],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1671 */
  {
    "*smulsi3_highpart_nov6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[104],
    4,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1686 */
  {
    "*smulsi3_highpart_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[108],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1715 */
  {
    "*umulsi3_highpart_nov6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[104],
    4,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1730 */
  {
    "*umulsi3_highpart_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[108],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1745 */
  {
    "mulhisi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulhisi3,
    &operand_data[112],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1757 */
  {
    "*mulhisi3tb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[115],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1770 */
  {
    "*mulhisi3bt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[118],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1783 */
  {
    "*mulhisi3tt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[62],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1797 */
  {
    "maddhisi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlabb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_maddhisi4,
    &operand_data[121],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1810 */
  {
    "*maddhidi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlalbb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[125],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1971 */
  {
    "*anddi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[129],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1980 */
  {
    "*anddi_zesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2001 */
  {
    "*anddi_sesdi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2091 */
  {
    "*arm_andsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_69 },
#else
    { 0, output_69, 0 },
#endif
    0,
    &operand_data[132],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:2114 */
  {
    "*thumb1_andsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "and\t%0, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[135],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2123 */
  {
    "*andsi3_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_71 },
#else
    { 0, output_71, 0 },
#endif
    0,
    &operand_data[138],
    3,
    2,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:2138 */
  {
    "*andsi3_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_72 },
#else
    { 0, output_72, 0 },
#endif
    0,
    &operand_data[139],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:2152 */
  {
    "*zeroextractsi_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_73 },
#else
    { 0, 0, output_73 },
#endif
    0,
    &operand_data[142],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:2173 */
  {
    "*ne_zeroextractsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[145],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2210 */
  {
    "*ne_zeroextractsi_shifted",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[145],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2235 */
  {
    "*ite_ne_zeroextractsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[145],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2273 */
  {
    "*ite_ne_zeroextractsi_shifted",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[150],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2554 */
  {
    "insv_zero",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfc%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_insv_zero,
    &operand_data[154],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2565 */
  {
    "insv_t2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfi%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_insv_t2,
    &operand_data[154],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2577 */
  {
    "*anddi_notdi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[158],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2601 */
  {
    "*anddi_notzesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_81 },
#else
    { 0, output_81, 0 },
#endif
    0,
    &operand_data[161],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:2628 */
  {
    "*anddi_notsesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2651 */
  {
    "andsi_notsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_andsi_notsi_si,
    &operand_data[62],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2660 */
  {
    "thumb1_bicsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_thumb1_bicsi3,
    &operand_data[164],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2669 */
  {
    "andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_andsi_not_shiftsi_si,
    &operand_data[167],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2684 */
  {
    "*andsi_notsi_si_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%.\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[62],
    3,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2697 */
  {
    "*andsi_notsi_si_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%.\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[74],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2717 */
  {
    "*iordi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[129],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2727 */
  {
    "*iordi_zesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_89 },
#else
    { 0, output_89, 0 },
#endif
    0,
    &operand_data[161],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:2740 */
  {
    "*iordi_sesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2781 */
  {
    "*iorsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_91 },
#else
    { 0, output_91, 0 },
#endif
    0,
    &operand_data[172],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:2804 */
  {
    "*thumb1_iorsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr\t%0, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[135],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2826 */
  {
    "*iorsi3_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%.\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[25],
    3,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2838 */
  {
    "*iorsi3_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%.\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[175],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2857 */
  {
    "*xordi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[129],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2867 */
  {
    "*xordi_zesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_96 },
#else
    { 0, output_96, 0 },
#endif
    0,
    &operand_data[161],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:2880 */
  {
    "*xordi_sesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[7],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2919 */
  {
    "*arm_xorsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[178],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2928 */
  {
    "*thumb1_xorsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor\t%0, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[135],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2937 */
  {
    "*xorsi3_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%.\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[178],
    3,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2949 */
  {
    "*xorsi3_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "teq%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[179],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2976 */
  {
    "*andsi_iorsi3_notsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %2\n\tbic%?\t%0, %0, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[181],
    4,
    0,
    3,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3115 */
  {
    "*smax_0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[28],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3124 */
  {
    "*smax_m1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[28],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3133 */
  {
    "*arm_smax_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_105 },
#else
    { 0, output_105, 0 },
#endif
    0,
    &operand_data[185],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:3164 */
  {
    "*smin_0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[28],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3173 */
  {
    "*arm_smin_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_107 },
#else
    { 0, output_107, 0 },
#endif
    0,
    &operand_data[185],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:3196 */
  {
    "*arm_umaxsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_108 },
#else
    { 0, output_108, 0 },
#endif
    0,
    &operand_data[188],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:3220 */
  {
    "*arm_uminsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_109 },
#else
    { 0, output_109, 0 },
#endif
    0,
    &operand_data[188],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:3234 */
  {
    "*store_minmaxsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_110 },
#else
    { 0, 0, output_110 },
#endif
    0,
    &operand_data[191],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:3261 */
  {
    "*minmax_arithsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_111 },
#else
    { 0, 0, output_111 },
#endif
    0,
    &operand_data[195],
    6,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:3330 */
  {
    "arm_ashldi3_1bit",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs\t%Q0, %Q1, asl #1\n\tadc\t%R0, %R1, %R1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_arm_ashldi3_1bit,
    &operand_data[201],
    2,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3356 */
  {
    "*thumb1_ashlsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsl\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[203],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3389 */
  {
    "arm_ashrdi3_1bit",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs\t%R0, %R1, asr #1\n\tmov\t%Q0, %Q1, rrx",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_arm_ashrdi3_1bit,
    &operand_data[201],
    2,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3413 */
  {
    "*thumb1_ashrsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "asr\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[203],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3446 */
  {
    "arm_lshrdi3_1bit",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs\t%R0, %R1, lsr #1\n\tmov\t%Q0, %Q1, rrx",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_arm_lshrdi3_1bit,
    &operand_data[201],
    2,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3473 */
  {
    "*thumb1_lshrsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsr\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[203],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3519 */
  {
    "*thumb1_rotrsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ror\t%0, %0, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[206],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3528 */
  {
    "*arm_shiftsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_119 },
#else
    { 0, 0, output_119 },
#endif
    0,
    &operand_data[209],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:3542 */
  {
    "*shiftsi3_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_120 },
#else
    { 0, 0, output_120 },
#endif
    0,
    &operand_data[213],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:3559 */
  {
    "*shiftsi3_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_121 },
#else
    { 0, 0, output_121 },
#endif
    0,
    &operand_data[217],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:3572 */
  {
    "*not_shiftsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[221],
    4,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3585 */
  {
    "*not_shiftsi_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%.\t%0, %1%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[221],
    4,
    3,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3602 */
  {
    "*not_shiftsi_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%.\t%0, %1%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[225],
    4,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3654 */
  {
    "extv",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_extv,
    &operand_data[229],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3665 */
  {
    "extzv_t2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ubfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_extzv_t2,
    &operand_data[229],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3690 */
  {
    "*arm_negdi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsbs\t%Q0, %Q1, #0\n\trsc\t%R0, %R1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[201],
    2,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3700 */
  {
    "*thumb1_negdi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov\t%R0, #0\n\tneg\t%Q0, %Q1\n\tsbc\t%R0, %R1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[233],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3716 */
  {
    "*arm_negsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[28],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3724 */
  {
    "*thumb1_negsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[46],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3763 */
  {
    "*arm_abssi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_131 },
#else
    { 0, output_131, 0 },
#endif
    0,
    &operand_data[235],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:3777 */
  {
    "*thumb1_abssi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[237],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3791 */
  {
    "*arm_neg_abssi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_133 },
#else
    { 0, output_133, 0 },
#endif
    0,
    &operand_data[235],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:3805 */
  {
    "*thumb1_neg_abssi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[237],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3843 */
  {
    "one_cmpldi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmpldi2,
    &operand_data[7],
    2,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3869 */
  {
    "*arm_one_cmplsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[28],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3878 */
  {
    "*thumb1_one_cmplsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[46],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3887 */
  {
    "*notsi_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%.\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[28],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3899 */
  {
    "*notsi_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%.\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[74],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4046 */
  {
    "zero_extendqidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_zero_extendqidi2,
    &operand_data[240],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4046 */
  {
    "zero_extendhidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_zero_extendhidi2,
    &operand_data[242],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4046 */
  {
    "zero_extendsidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_zero_extendsidi2,
    &operand_data[43],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4057 */
  {
    "extendqidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_extendqidi2,
    &operand_data[240],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4057 */
  {
    "extendhidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_extendhidi2,
    &operand_data[242],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4057 */
  {
    "extendsidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_extendsidi2,
    &operand_data[43],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4152 */
  {
    "*thumb1_zero_extendhisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_146 },
#else
    { 0, 0, output_146 },
#endif
    0,
    &operand_data[244],
    2,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:4195 */
  {
    "*arm_zero_extendhisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_147 },
#else
    { 0, output_147, 0 },
#endif
    0,
    &operand_data[246],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4206 */
  {
    "*arm_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_148 },
#else
    { 0, output_148, 0 },
#endif
    0,
    &operand_data[246],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4217 */
  {
    "*arm_zero_extendhisi2addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtah%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[118],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4264 */
  {
    "*thumb1_zero_extendqisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_150 },
#else
    { 0, output_150, 0 },
#endif
    0,
    &operand_data[248],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4276 */
  {
    "*thumb1_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_151 },
#else
    { 0, output_151, 0 },
#endif
    0,
    &operand_data[248],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4287 */
  {
    "*arm_zero_extendqisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_152 },
#else
    { 0, output_152, 0 },
#endif
    0,
    &operand_data[250],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4299 */
  {
    "*arm_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_153 },
#else
    { 0, output_153, 0 },
#endif
    0,
    &operand_data[250],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4310 */
  {
    "*arm_zero_extendqisi2addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[252],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4362 */
  {
    "*compareqi_eq0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tst\t%0, #255",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[253],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4416 */
  {
    "thumb1_extendhisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_156 },
#else
    { 0, 0, output_156 },
#endif
    (insn_gen_fn) gen_thumb1_extendhisi2,
    &operand_data[255],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:4529 */
  {
    "*arm_extendhisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_157 },
#else
    { 0, output_157, 0 },
#endif
    0,
    &operand_data[246],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4544 */
  {
    "*arm_extendhisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_158 },
#else
    { 0, output_158, 0 },
#endif
    0,
    &operand_data[246],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4557 */
  {
    "*arm_extendhisi2addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtah%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[118],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4590 */
  {
    "*arm_extendqihi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%(sb%)\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[258],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4629 */
  {
    "*arm_extendqisi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_161 },
#else
    { 0, output_161, 0 },
#endif
    0,
    &operand_data[260],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4643 */
  {
    "*arm_extendqisi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_162 },
#else
    { 0, output_162, 0 },
#endif
    0,
    &operand_data[260],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4657 */
  {
    "*arm_extendqisi2addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[252],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4739 */
  {
    "thumb1_extendqisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_164 },
#else
    { 0, 0, output_164 },
#endif
    (insn_gen_fn) gen_thumb1_extendqisi2,
    &operand_data[262],
    2,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:4863 */
  {
    "*arm_movdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_165 },
#else
    { 0, 0, output_165 },
#endif
    0,
    &operand_data[264],
    2,
    0,
    5,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:4985 */
  {
    "*thumb1_movdi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_166 },
#else
    { 0, 0, output_166 },
#endif
    0,
    &operand_data[266],
    2,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:5123 */
  {
    "*arm_movt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "movt%?\t%0, #:upper16:%c2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[268],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:5133 */
  {
    "*arm_movsi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_168 },
#else
    { 0, output_168, 0 },
#endif
    0,
    &operand_data[271],
    2,
    0,
    6,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:5168 */
  {
    "*thumb1_movsi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_169 },
#else
    { 0, output_169, 0 },
#endif
    0,
    &operand_data[273],
    2,
    0,
    9,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:5266 */
  {
    "pic_load_addr_unified",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_pic_load_addr_unified,
    &operand_data[275],
    3,
    0,
    3,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:5289 */
  {
    "pic_load_addr_32bit",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_pic_load_addr_32bit,
    &operand_data[278],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:5302 */
  {
    "pic_load_addr_thumb1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_pic_load_addr_thumb1,
    &operand_data[280],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:5311 */
  {
    "pic_add_dot_plus_four",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_173 },
#else
    { 0, 0, output_173 },
#endif
    (insn_gen_fn) gen_pic_add_dot_plus_four,
    &operand_data[282],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:5326 */
  {
    "pic_add_dot_plus_eight",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_174 },
#else
    { 0, 0, output_174 },
#endif
    (insn_gen_fn) gen_pic_add_dot_plus_eight,
    &operand_data[285],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:5341 */
  {
    "tls_load_dot_plus_eight",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_175 },
#else
    { 0, 0, output_175 },
#endif
    (insn_gen_fn) gen_tls_load_dot_plus_eight,
    &operand_data[285],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:5403 */
  {
    "*movsi_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_176 },
#else
    { 0, output_176, 0 },
#endif
    0,
    &operand_data[288],
    2,
    1,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:5726 */
  {
    "*thumb1_movhi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_177 },
#else
    { 0, 0, output_177 },
#endif
    0,
    &operand_data[290],
    2,
    0,
    6,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:5814 */
  {
    "*movhi_insn_arch4",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_178 },
#else
    { 0, output_178, 0 },
#endif
    0,
    &operand_data[292],
    2,
    0,
    4,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:5833 */
  {
    "*movhi_bytes",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_179 },
#else
    { 0, output_179, 0 },
#endif
    0,
    &operand_data[294],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:5965 */
  {
    "*arm_movqi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_180 },
#else
    { 0, output_180, 0 },
#endif
    0,
    &operand_data[296],
    2,
    0,
    4,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:5981 */
  {
    "*thumb1_movqi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_181 },
#else
    { 0, output_181, 0 },
#endif
    0,
    &operand_data[298],
    2,
    0,
    6,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:6022 */
  {
    "*arm32_movhf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_182 },
#else
    { 0, 0, output_182 },
#endif
    0,
    &operand_data[300],
    2,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6067 */
  {
    "*thumb1_movhf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_183 },
#else
    { 0, 0, output_183 },
#endif
    0,
    &operand_data[302],
    2,
    0,
    5,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6140 */
  {
    "*arm_movsf_soft_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_184 },
#else
    { 0, output_184, 0 },
#endif
    0,
    &operand_data[304],
    2,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:6160 */
  {
    "*thumb1_movsf_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_185 },
#else
    { 0, output_185, 0 },
#endif
    0,
    &operand_data[306],
    2,
    0,
    7,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:6246 */
  {
    "*movdf_soft_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_186 },
#else
    { 0, 0, output_186 },
#endif
    0,
    &operand_data[308],
    2,
    0,
    5,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6274 */
  {
    "*thumb_movdf_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_187 },
#else
    { 0, 0, output_187 },
#endif
    0,
    &operand_data[310],
    2,
    0,
    6,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6409 */
  {
    "movmem12b",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_188 },
#else
    { 0, 0, output_188 },
#endif
    (insn_gen_fn) gen_movmem12b,
    &operand_data[312],
    7,
    6,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6431 */
  {
    "movmem8b",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_189 },
#else
    { 0, 0, output_189 },
#endif
    (insn_gen_fn) gen_movmem8b,
    &operand_data[312],
    6,
    4,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6585 */
  {
    "cbranchsi4_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_190 },
#else
    { 0, 0, output_190 },
#endif
    (insn_gen_fn) gen_cbranchsi4_insn,
    &operand_data[319],
    4,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6645 */
  {
    "cbranchsi4_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_191 },
#else
    { 0, 0, output_191 },
#endif
    (insn_gen_fn) gen_cbranchsi4_scratch,
    &operand_data[323],
    5,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6718 */
  {
    "*negated_cbranchsi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_192 },
#else
    { 0, 0, output_192 },
#endif
    0,
    &operand_data[328],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6753 */
  {
    "*tbit_cbranch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_193 },
#else
    { 0, 0, output_193 },
#endif
    0,
    &operand_data[332],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6797 */
  {
    "*tlobits_cbranch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_194 },
#else
    { 0, 0, output_194 },
#endif
    0,
    &operand_data[332],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6841 */
  {
    "*tstsi3_cbranch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_195 },
#else
    { 0, 0, output_195 },
#endif
    0,
    &operand_data[337],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6878 */
  {
    "*cbranchne_decr1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_196 },
#else
    { 0, 0, output_196 },
#endif
    0,
    &operand_data[341],
    5,
    1,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6981 */
  {
    "*addsi3_cbranch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_197 },
#else
    { 0, 0, output_197 },
#endif
    0,
    &operand_data[346],
    6,
    2,
    6,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7062 */
  {
    "*addsi3_cbranch_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_198 },
#else
    { 0, 0, output_198 },
#endif
    0,
    &operand_data[352],
    5,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7133 */
  {
    "*arm_cmpsi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_199 },
#else
    { 0, output_199, 0 },
#endif
    0,
    &operand_data[17],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:7144 */
  {
    "*cmpsi_shiftsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp%?\t%0, %1%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[357],
    4,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7157 */
  {
    "*cmpsi_shiftsi_swp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp%?\t%0, %1%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[357],
    4,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7170 */
  {
    "*arm_cmpsi_negshiftsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%0, %2%S1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[29],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7189 */
  {
    "*arm_cmpdi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp\t%Q0, %Q1\n\tsbcs\t%2, %R0, %R1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[361],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7200 */
  {
    "*arm_cmpdi_unsigned",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp%?\t%R0, %R1\n\tcmpeq\t%Q0, %Q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[361],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7210 */
  {
    "*arm_cmpdi_zero",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%.\t%1, %Q0, %R0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[364],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7220 */
  {
    "*thumb_cmpdi_zero",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr\t%1, %Q0, %R0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[366],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7232 */
  {
    "*cirrus_cmpsf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfcmps%?\tr15, %V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[368],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7243 */
  {
    "*cirrus_cmpdf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfcmpd%?\tr15, %V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[370],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7253 */
  {
    "*cirrus_cmpdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfcmp64%?\tr15, %V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[372],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7269 */
  {
    "*deleted_compare",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "\t%@ deleted compare",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[58],
    1,
    1,
    0,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7296 */
  {
    "*arm_cond_branch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_211 },
#else
    { 0, 0, output_211 },
#endif
    0,
    &operand_data[374],
    3,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7315 */
  {
    "*arm_cond_branch_reversed",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_212 },
#else
    { 0, 0, output_212 },
#endif
    0,
    &operand_data[374],
    3,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7348 */
  {
    "*mov_scc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%D1\t%0, #0\n\tmov%d1\t%0, #1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[377],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7359 */
  {
    "*mov_negscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%D1\t%0, #0\n\tmvn%d1\t%0, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[377],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7370 */
  {
    "*mov_notscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%D1\t%0, #0\n\tmvn%d1\t%0, #1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[377],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7596 */
  {
    "*cstoresi_eq0_thumb1_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_216 },
#else
    { 0, output_216, 0 },
#endif
    0,
    &operand_data[380],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:7608 */
  {
    "*cstoresi_ne0_thumb1_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub\t%2, %1, #1\n\tsbc\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[383],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7619 */
  {
    "cstoresi_nltu_thumb1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp\t%1, %2\n\tsbc\t%0, %0, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cstoresi_nltu_thumb1,
    &operand_data[386],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7628 */
  {
    "cstoresi_ltu_thumb1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cstoresi_ltu_thumb1,
    &operand_data[386],
    3,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7643 */
  {
    "thumb1_addsi3_addgeu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp\t%3, %4\n\tadc\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_thumb1_addsi3_addgeu,
    &operand_data[389],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7723 */
  {
    "*movsicc_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_221 },
#else
    { 0, output_221, 0 },
#endif
    0,
    &operand_data[394],
    5,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:7745 */
  {
    "*movsfcc_soft_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_222 },
#else
    { 0, output_222, 0 },
#endif
    0,
    &operand_data[399],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:7769 */
  {
    "*arm_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_223 },
#else
    { 0, 0, output_223 },
#endif
    0,
    &operand_data[284],
    1,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7786 */
  {
    "*thumb_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_224 },
#else
    { 0, 0, output_224 },
#endif
    0,
    &operand_data[284],
    1,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7843 */
  {
    "*call_reg_armv5",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx%?\t%0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[404],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7853 */
  {
    "*call_reg_arm",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_226 },
#else
    { 0, 0, output_226 },
#endif
    0,
    &operand_data[404],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7872 */
  {
    "*call_mem",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_227 },
#else
    { 0, 0, output_227 },
#endif
    0,
    &operand_data[407],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7885 */
  {
    "*call_reg_thumb1_v5",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx\t%0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[410],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7896 */
  {
    "*call_reg_thumb1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_229 },
#else
    { 0, 0, output_229 },
#endif
    0,
    &operand_data[410],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7954 */
  {
    "*call_value_reg_armv5",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx%?\t%1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[412],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:7965 */
  {
    "*call_value_reg_arm",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_231 },
#else
    { 0, 0, output_231 },
#endif
    0,
    &operand_data[412],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7981 */
  {
    "*call_value_mem",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_232 },
#else
    { 0, 0, output_232 },
#endif
    0,
    &operand_data[406],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:7995 */
  {
    "*call_value_reg_thumb1_v5",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx\t%1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[409],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8007 */
  {
    "*call_value_reg_thumb1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_234 },
#else
    { 0, 0, output_234 },
#endif
    0,
    &operand_data[409],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8031 */
  {
    "*call_symbol",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_235 },
#else
    { 0, 0, output_235 },
#endif
    0,
    &operand_data[416],
    3,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8046 */
  {
    "*call_value_symbol",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_236 },
#else
    { 0, 0, output_236 },
#endif
    0,
    &operand_data[418],
    4,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8062 */
  {
    "*call_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t%a0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[419],
    3,
    0,
    0,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8075 */
  {
    "*call_value_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t%a1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[421],
    4,
    0,
    0,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8117 */
  {
    "*sibcall_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_239 },
#else
    { 0, 0, output_239 },
#endif
    0,
    &operand_data[425],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8129 */
  {
    "*sibcall_value_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_240 },
#else
    { 0, 0, output_240 },
#endif
    0,
    &operand_data[424],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8148 */
  {
    "*arm_return",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_241 },
#else
    { 0, 0, output_241 },
#endif
    0,
    &operand_data[0],
    0,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8165 */
  {
    "*cond_return",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_242 },
#else
    { 0, 0, output_242 },
#endif
    0,
    &operand_data[375],
    2,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8186 */
  {
    "*cond_return_inverted",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_243 },
#else
    { 0, 0, output_243 },
#endif
    0,
    &operand_data[375],
    2,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8224 */
  {
    "*check_arch2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "teq\t%|r0, %|r0\n\tteq\t%|pc, %|pc",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[428],
    1,
    0,
    0,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8357 */
  {
    "blockage",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_blockage,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8404 */
  {
    "arm_casesi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_246 },
#else
    { 0, 0, output_246 },
#endif
    (insn_gen_fn) gen_arm_casesi_internal,
    &operand_data[429],
    4,
    2,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8442 */
  {
    "thumb1_casesi_dispatch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_247 },
#else
    { 0, 0, output_247 },
#endif
    (insn_gen_fn) gen_thumb1_casesi_dispatch,
    &operand_data[284],
    1,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8473 */
  {
    "*arm_indirect_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%?\t%|pc, %0\t%@ indirect register jump",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[19],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8481 */
  {
    "*load_indirect_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, %0\t%@ indirect memory jump",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[433],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8493 */
  {
    "*thumb1_indirect_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov\tpc, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[410],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8505 */
  {
    "nop",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_251 },
#else
    { 0, 0, output_251 },
#endif
    (insn_gen_fn) gen_nop,
    &operand_data[0],
    0,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8524 */
  {
    "*arith_shiftsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "%i1%?\t%0, %2, %4%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[434],
    6,
    0,
    4,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8574 */
  {
    "*arith_shiftsi_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "%i1%.\t%0, %2, %4%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[440],
    6,
    5,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8593 */
  {
    "*arith_shiftsi_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "%i1%.\t%0, %2, %4%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[446],
    6,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8610 */
  {
    "*sub_shiftsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[452],
    5,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8623 */
  {
    "*sub_shiftsi_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%.\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[457],
    5,
    4,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8641 */
  {
    "*sub_shiftsi_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%.\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[462],
    5,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8658 */
  {
    "*and_scc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%D1\t%0, #0\n\tand%d1\t%0, %2, #1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[467],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8670 */
  {
    "*ior_scc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_259 },
#else
    { 0, output_259, 0 },
#endif
    0,
    &operand_data[55],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:8746 */
  {
    "*compare_scc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[471],
    4,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8795 */
  {
    "*cond_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_261 },
#else
    { 0, 0, output_261 },
#endif
    0,
    &operand_data[475],
    6,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8824 */
  {
    "*cond_arith",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_262 },
#else
    { 0, 0, output_262 },
#endif
    0,
    &operand_data[481],
    6,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8850 */
  {
    "*cond_sub",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_263 },
#else
    { 0, 0, output_263 },
#endif
    0,
    &operand_data[481],
    5,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8869 */
  {
    "*cmp_ite0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_264 },
#else
    { 0, 0, output_264 },
#endif
    0,
    &operand_data[487],
    7,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8904 */
  {
    "*cmp_ite1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_265 },
#else
    { 0, 0, output_265 },
#endif
    0,
    &operand_data[487],
    7,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8940 */
  {
    "*cmp_and",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_266 },
#else
    { 0, 0, output_266 },
#endif
    0,
    &operand_data[487],
    7,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8975 */
  {
    "*cmp_ior",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_267 },
#else
    { 0, 0, output_267 },
#endif
    0,
    &operand_data[487],
    7,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:9010 */
  {
    "*ior_scc_scc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[494],
    7,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9040 */
  {
    "*ior_scc_scc_cmp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[501],
    8,
    6,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9066 */
  {
    "*and_scc_scc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[494],
    7,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9098 */
  {
    "*and_scc_scc_cmp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[501],
    8,
    6,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9128 */
  {
    "*and_scc_scc_nodom",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[509],
    7,
    0,
    3,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9197 */
  {
    "*negscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_273 },
#else
    { 0, 0, output_273 },
#endif
    0,
    &operand_data[516],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:9219 */
  {
    "movcond",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_274 },
#else
    { 0, 0, output_274 },
#endif
    (insn_gen_fn) gen_movcond,
    &operand_data[520],
    6,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:9284 */
  {
    "*ifcompare_plus_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[526],
    7,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9300 */
  {
    "*if_plus_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_276 },
#else
    { 0, output_276, 0 },
#endif
    0,
    &operand_data[533],
    6,
    0,
    4,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9320 */
  {
    "*ifcompare_move_plus",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[526],
    7,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9336 */
  {
    "*if_move_plus",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_278 },
#else
    { 0, output_278, 0 },
#endif
    0,
    &operand_data[533],
    6,
    0,
    4,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9356 */
  {
    "*ifcompare_arith_arith",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[539],
    10,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9374 */
  {
    "*if_arith_arith",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "%I6%d5\t%0, %1, %2\n\t%I7%D5\t%0, %3, %4",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[549],
    9,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9390 */
  {
    "*ifcompare_arith_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_281 },
#else
    { 0, 0, output_281 },
#endif
    0,
    &operand_data[558],
    8,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:9431 */
  {
    "*if_arith_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_282 },
#else
    { 0, output_282, 0 },
#endif
    0,
    &operand_data[566],
    7,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9448 */
  {
    "*ifcompare_move_arith",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_283 },
#else
    { 0, 0, output_283 },
#endif
    0,
    &operand_data[573],
    8,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:9490 */
  {
    "*if_move_arith",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_284 },
#else
    { 0, output_284, 0 },
#endif
    0,
    &operand_data[566],
    7,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9508 */
  {
    "*ifcompare_move_not",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[581],
    6,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9524 */
  {
    "*if_move_not",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_286 },
#else
    { 0, output_286, 0 },
#endif
    0,
    &operand_data[587],
    5,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9541 */
  {
    "*ifcompare_not_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[581],
    6,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9557 */
  {
    "*if_not_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_288 },
#else
    { 0, output_288, 0 },
#endif
    0,
    &operand_data[587],
    5,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9574 */
  {
    "*ifcompare_shift_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[592],
    8,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9591 */
  {
    "*if_shift_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_290 },
#else
    { 0, output_290, 0 },
#endif
    0,
    &operand_data[600],
    7,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9614 */
  {
    "*ifcompare_move_shift",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[592],
    8,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9631 */
  {
    "*if_move_shift",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_292 },
#else
    { 0, output_292, 0 },
#endif
    0,
    &operand_data[600],
    7,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9654 */
  {
    "*ifcompare_shift_shift",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[607],
    10,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9673 */
  {
    "*if_shift_shift",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%d5\t%0, %1%S6\n\tmov%D5\t%0, %3%S7",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[617],
    9,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9697 */
  {
    "*ifcompare_not_arith",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[626],
    8,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9714 */
  {
    "*if_not_arith",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%d5\t%0, %1\n\t%I6%D5\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[634],
    7,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9730 */
  {
    "*ifcompare_arith_not",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[626],
    8,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9747 */
  {
    "*if_arith_not",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%D5\t%0, %1\n\t%I6%d5\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[634],
    7,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9763 */
  {
    "*ifcompare_neg_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[581],
    6,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9778 */
  {
    "*if_neg_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_300 },
#else
    { 0, output_300, 0 },
#endif
    0,
    &operand_data[587],
    5,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9794 */
  {
    "*ifcompare_move_neg",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[581],
    6,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9809 */
  {
    "*if_move_neg",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_302 },
#else
    { 0, output_302, 0 },
#endif
    0,
    &operand_data[587],
    5,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:9825 */
  {
    "*arith_adjacentmem",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_303 },
#else
    { 0, 0, output_303 },
#endif
    0,
    &operand_data[641],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10016 */
  {
    "sibcall_epilogue",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_304 },
#else
    { 0, 0, output_304 },
#endif
    (insn_gen_fn) gen_sibcall_epilogue,
    &operand_data[0],
    0,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10034 */
  {
    "*epilogue_insns",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_305 },
#else
    { 0, 0, output_305 },
#endif
    0,
    &operand_data[0],
    0,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10194 */
  {
    "*cond_move_not",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_306 },
#else
    { 0, output_306, 0 },
#endif
    0,
    &operand_data[646],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:10213 */
  {
    "*sign_extract_onebit",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_307 },
#else
    { 0, 0, output_307 },
#endif
    0,
    &operand_data[145],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10229 */
  {
    "*not_signextract_onebit",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_308 },
#else
    { 0, 0, output_308 },
#endif
    0,
    &operand_data[145],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10251 */
  {
    "*push_multi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_309 },
#else
    { 0, 0, output_309 },
#endif
    0,
    &operand_data[651],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10293 */
  {
    "stack_tie",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_stack_tie,
    &operand_data[654],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10304 */
  {
    "*push_fp_multi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_311 },
#else
    { 0, 0, output_311 },
#endif
    0,
    &operand_data[656],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10323 */
  {
    "align_4",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_312 },
#else
    { 0, 0, output_312 },
#endif
    (insn_gen_fn) gen_align_4,
    &operand_data[0],
    0,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10332 */
  {
    "align_8",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_313 },
#else
    { 0, 0, output_313 },
#endif
    (insn_gen_fn) gen_align_8,
    &operand_data[0],
    0,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10341 */
  {
    "consttable_end",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_314 },
#else
    { 0, 0, output_314 },
#endif
    (insn_gen_fn) gen_consttable_end,
    &operand_data[0],
    0,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10350 */
  {
    "consttable_1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_315 },
#else
    { 0, 0, output_315 },
#endif
    (insn_gen_fn) gen_consttable_1,
    &operand_data[284],
    1,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10362 */
  {
    "consttable_2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_316 },
#else
    { 0, 0, output_316 },
#endif
    (insn_gen_fn) gen_consttable_2,
    &operand_data[284],
    1,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10375 */
  {
    "consttable_4",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_317 },
#else
    { 0, 0, output_317 },
#endif
    (insn_gen_fn) gen_consttable_4,
    &operand_data[284],
    1,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10411 */
  {
    "consttable_8",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_318 },
#else
    { 0, 0, output_318 },
#endif
    (insn_gen_fn) gen_consttable_8,
    &operand_data[284],
    1,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10435 */
  {
    "consttable_16",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_319 },
#else
    { 0, 0, output_319 },
#endif
    (insn_gen_fn) gen_consttable_16,
    &operand_data[284],
    1,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10479 */
  {
    "*thumb1_tablejump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov\t%|pc, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[410],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10489 */
  {
    "clzsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "clz%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_clzsi2,
    &operand_data[28],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10497 */
  {
    "rbitsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rbit%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_rbitsi2,
    &operand_data[28],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10521 */
  {
    "prefetch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "pld\t%a0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_prefetch,
    &operand_data[659],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10538 */
  {
    "prologue_use",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "%@ %0 needed for prologue",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_prologue_use,
    &operand_data[662],
    1,
    0,
    0,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10562 */
  {
    "arm_eh_return",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_arm_eh_return,
    &operand_data[663],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10577 */
  {
    "thumb_eh_return",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_thumb_eh_return,
    &operand_data[238],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10595 */
  {
    "load_tp_hard",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrc%?\tp15, 0, %0, c13, c0, 3\t@ load_tp_hard",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_load_tp_hard,
    &operand_data[282],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10604 */
  {
    "load_tp_soft",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t__aeabi_read_tp\t@ load_tp_soft",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_load_tp_soft,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10616 */
  {
    "*arm_movtas_ze",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "movt%?\t%0, %L1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[665],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10627 */
  {
    "*arm_rev",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rev%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[28],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10636 */
  {
    "*thumb1_rev",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rev\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[237],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:24 */
  {
    "*ldm4_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[667],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:42 */
  {
    "*thumb_ldm4_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[673],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:59 */
  {
    "*ldm4_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[679],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:79 */
  {
    "*thumb_ldm4_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[685],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:98 */
  {
    "*stm4_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[691],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:113 */
  {
    "*stm4_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[697],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:130 */
  {
    "*thumb_stm4_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[703],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:146 */
  {
    "*ldm4_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[667],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:165 */
  {
    "*ldm4_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[679],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:186 */
  {
    "*stm4_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[691],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:201 */
  {
    "*stm4_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[697],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:218 */
  {
    "*ldm4_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[667],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:236 */
  {
    "*ldm4_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[679],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:256 */
  {
    "*stm4_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[691],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:271 */
  {
    "*stm4_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[697],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:288 */
  {
    "*ldm4_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[667],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:307 */
  {
    "*ldm4_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[679],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:328 */
  {
    "*stm4_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[691],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:343 */
  {
    "*stm4_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[697],
    6,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:467 */
  {
    "*ldm3_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[709],
    5,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:482 */
  {
    "*thumb_ldm3_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[714],
    5,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:496 */
  {
    "*ldm3_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[719],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:513 */
  {
    "*thumb_ldm3_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[724],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:529 */
  {
    "*stm3_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[729],
    5,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:542 */
  {
    "*stm3_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[734],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:557 */
  {
    "*thumb_stm3_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[739],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:571 */
  {
    "*ldm3_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[709],
    5,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:587 */
  {
    "*ldm3_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[719],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:605 */
  {
    "*stm3_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[729],
    5,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:618 */
  {
    "*stm3_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[734],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:633 */
  {
    "*ldm3_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[709],
    5,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:648 */
  {
    "*ldm3_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[719],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:665 */
  {
    "*stm3_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[729],
    5,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:678 */
  {
    "*stm3_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[734],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:693 */
  {
    "*ldm3_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[709],
    5,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:709 */
  {
    "*ldm3_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[719],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:727 */
  {
    "*stm3_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[729],
    5,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:740 */
  {
    "*stm3_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[734],
    5,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:848 */
  {
    "*ldm2_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[744],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:860 */
  {
    "*thumb_ldm2_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[748],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:871 */
  {
    "*ldm2_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[752],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:885 */
  {
    "*thumb_ldm2_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[756],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:898 */
  {
    "*stm2_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[760],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:909 */
  {
    "*stm2_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[764],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:922 */
  {
    "*thumb_stm2_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[768],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:934 */
  {
    "*ldm2_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[744],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:947 */
  {
    "*ldm2_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[752],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:962 */
  {
    "*stm2_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[760],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:973 */
  {
    "*stm2_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[764],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:986 */
  {
    "*ldm2_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[744],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:998 */
  {
    "*ldm2_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[752],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1012 */
  {
    "*stm2_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[760],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1023 */
  {
    "*stm2_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[764],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1036 */
  {
    "*ldm2_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[744],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1049 */
  {
    "*ldm2_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[752],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1064 */
  {
    "*stm2_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[760],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1075 */
  {
    "*stm2_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[764],
    4,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:103 */
  {
    "*addsf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_389 },
#else
    { 0, output_389, 0 },
#endif
    0,
    &operand_data[772],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:115 */
  {
    "*adddf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_390 },
#else
    { 0, output_390, 0 },
#endif
    0,
    &operand_data[775],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:127 */
  {
    "*adddf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_391 },
#else
    { 0, output_391, 0 },
#endif
    0,
    &operand_data[778],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:140 */
  {
    "*adddf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[781],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:151 */
  {
    "*adddf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[784],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:163 */
  {
    "*subsf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_394 },
#else
    { 0, output_394, 0 },
#endif
    0,
    &operand_data[787],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:174 */
  {
    "*subdf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_395 },
#else
    { 0, output_395, 0 },
#endif
    0,
    &operand_data[790],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:186 */
  {
    "*subdf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "suf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[793],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:197 */
  {
    "*subdf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_397 },
#else
    { 0, output_397, 0 },
#endif
    0,
    &operand_data[796],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:210 */
  {
    "*subdf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "suf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[784],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:222 */
  {
    "*mulsf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fml%?s\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[799],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:232 */
  {
    "*muldf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[802],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:242 */
  {
    "*muldf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[793],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:253 */
  {
    "*muldf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[781],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:264 */
  {
    "*muldf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[784],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:277 */
  {
    "*divsf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_404 },
#else
    { 0, output_404, 0 },
#endif
    0,
    &operand_data[787],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:289 */
  {
    "*divdf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_405 },
#else
    { 0, output_405, 0 },
#endif
    0,
    &operand_data[790],
    3,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:301 */
  {
    "*divdf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "dvf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[793],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:312 */
  {
    "*divdf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdf%?d\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[805],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:323 */
  {
    "*divdf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "dvf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[784],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:335 */
  {
    "*modsf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?s\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[799],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:345 */
  {
    "*moddf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[802],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:355 */
  {
    "*moddf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[793],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:366 */
  {
    "*moddf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[781],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:377 */
  {
    "*moddf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[784],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:389 */
  {
    "*negsf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mnf%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[799],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:398 */
  {
    "*negdf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mnf%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[781],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:407 */
  {
    "*negdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mnf%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[784],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:417 */
  {
    "*abssf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "abs%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[799],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:426 */
  {
    "*absdf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "abs%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[781],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:435 */
  {
    "*absdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "abs%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[784],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:445 */
  {
    "*sqrtsf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqt%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[799],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:454 */
  {
    "*sqrtdf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqt%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[781],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:463 */
  {
    "*sqrtdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqt%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[784],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:473 */
  {
    "*floatsisf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "flt%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[808],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:482 */
  {
    "*floatsidf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "flt%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[810],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:491 */
  {
    "*fix_truncsfsi2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fix%?z\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[812],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:500 */
  {
    "*fix_truncdfsi2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fix%?z\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[814],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:509 */
  {
    "*truncdfsf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvf%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[816],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:519 */
  {
    "*extendsfdf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvf%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[784],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:528 */
  {
    "*movsf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_429 },
#else
    { 0, output_429, 0 },
#endif
    0,
    &operand_data[818],
    2,
    0,
    9,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:553 */
  {
    "*movdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_430 },
#else
    { 0, 0, output_430 },
#endif
    0,
    &operand_data[820],
    2,
    0,
    11,
    3
  },
  /* ../../gcc/gcc/config/arm/fpa.md:591 */
  {
    "*movxf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_431 },
#else
    { 0, 0, output_431 },
#endif
    0,
    &operand_data[822],
    2,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/fpa.md:617 */
  {
    "*thumb2_movsf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_432 },
#else
    { 0, output_432, 0 },
#endif
    0,
    &operand_data[818],
    2,
    0,
    9,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:644 */
  {
    "*thumb2_movdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_433 },
#else
    { 0, 0, output_433 },
#endif
    0,
    &operand_data[820],
    2,
    0,
    11,
    3
  },
  /* ../../gcc/gcc/config/arm/fpa.md:683 */
  {
    "*thumb2_movxf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_434 },
#else
    { 0, 0, output_434 },
#endif
    0,
    &operand_data[824],
    2,
    0,
    7,
    3
  },
  /* ../../gcc/gcc/config/arm/fpa.md:706 */
  {
    "*cmpsf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_435 },
#else
    { 0, output_435, 0 },
#endif
    0,
    &operand_data[826],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:718 */
  {
    "*cmpdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_436 },
#else
    { 0, output_436, 0 },
#endif
    0,
    &operand_data[828],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:730 */
  {
    "*cmpesfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_437 },
#else
    { 0, output_437, 0 },
#endif
    0,
    &operand_data[779],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:743 */
  {
    "*cmpdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmf%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[782],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:754 */
  {
    "*cmpsf_trap_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_439 },
#else
    { 0, output_439, 0 },
#endif
    0,
    &operand_data[826],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:766 */
  {
    "*cmpdf_trap_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_440 },
#else
    { 0, output_440, 0 },
#endif
    0,
    &operand_data[828],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:778 */
  {
    "*cmp_esfdf_df_trap_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_441 },
#else
    { 0, output_441, 0 },
#endif
    0,
    &operand_data[779],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:791 */
  {
    "*cmp_df_esfdf_trap_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmf%?e\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[782],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:802 */
  {
    "*movsfcc_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_443 },
#else
    { 0, output_443, 0 },
#endif
    0,
    &operand_data[830],
    5,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:824 */
  {
    "*movdfcc_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_444 },
#else
    { 0, output_444, 0 },
#endif
    0,
    &operand_data[835],
    5,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:846 */
  {
    "*thumb2_movsfcc_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_445 },
#else
    { 0, output_445, 0 },
#endif
    0,
    &operand_data[830],
    5,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:868 */
  {
    "*thumb2_movdfcc_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_446 },
#else
    { 0, output_446, 0 },
#endif
    0,
    &operand_data[835],
    5,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:32 */
  {
    "cirrus_adddi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfadd64%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_adddi3,
    &operand_data[840],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:42 */
  {
    "*cirrus_addsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfadd32%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[843],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:52 */
  {
    "*cirrus_addsf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfadds%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[846],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:62 */
  {
    "*cirrus_adddf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfaddd%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[849],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:72 */
  {
    "cirrus_subdi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfsub64%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_subdi3,
    &operand_data[840],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:82 */
  {
    "*cirrus_subsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfsub32%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[843],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:92 */
  {
    "*cirrus_subsf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfsubs%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[846],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:102 */
  {
    "*cirrus_subdf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfsubd%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[849],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:112 */
  {
    "*cirrus_mulsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfmul32%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[843],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:122 */
  {
    "muldi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfmul64%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_muldi3,
    &operand_data[840],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:132 */
  {
    "*cirrus_mulsi3addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfmac32%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[852],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:157 */
  {
    "*cirrus_mulsf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfmuls%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[846],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:167 */
  {
    "*cirrus_muldf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfmuld%?\t%V0, %V1, %V2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[849],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:177 */
  {
    "cirrus_ashl_const",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfsh32%?\t%V0, %V1, #%s2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_ashl_const,
    &operand_data[856],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:186 */
  {
    "cirrus_ashiftrt_const",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfsh32%?\t%V0, %V1, #-%s2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_ashiftrt_const,
    &operand_data[856],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:195 */
  {
    "cirrus_ashlsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfrshl32%?\t%V1, %V0, %s2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_ashlsi3,
    &operand_data[859],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:204 */
  {
    "ashldi3_cirrus",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfrshl64%?\t%V1, %V0, %s2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashldi3_cirrus,
    &operand_data[862],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:213 */
  {
    "cirrus_ashldi_const",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfsh64%?\t%V0, %V1, #%s2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_ashldi_const,
    &operand_data[865],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:222 */
  {
    "cirrus_ashiftrtdi_const",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfsh64%?\t%V0, %V1, #-%s2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_ashiftrtdi_const,
    &operand_data[865],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:231 */
  {
    "*cirrus_absdi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfabs64%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[840],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:240 */
  {
    "*cirrus_negdi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfneg64%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[840],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:249 */
  {
    "*cirrus_negsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfneg32%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[843],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:257 */
  {
    "*cirrus_negsf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfnegs%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[846],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:265 */
  {
    "*cirrus_negdf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfnegd%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[849],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:274 */
  {
    "*cirrus_abssi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfabs32%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[843],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:283 */
  {
    "*cirrus_abssf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfabss%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[846],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:291 */
  {
    "*cirrus_absdf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfabsd%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[849],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:300 */
  {
    "cirrus_floatsisf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfmv64lr%?\t%Z2, %1\n\tcfcvt32s%?\t%V0, %Y2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_floatsisf2,
    &operand_data[868],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:310 */
  {
    "cirrus_floatsidf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfmv64lr%?\t%Z2, %1\n\tcfcvt32d%?\t%V0, %Y2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_floatsidf2,
    &operand_data[871],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:320 */
  {
    "floatdisf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfcvt64s%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_floatdisf2,
    &operand_data[874],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:327 */
  {
    "floatdidf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfcvt64d%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_floatdidf2,
    &operand_data[876],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:334 */
  {
    "cirrus_truncsfsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cftruncs32%?\t%Y2, %V1\n\tcfmvr64l%?\t%0, %Z2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_truncsfsi2,
    &operand_data[878],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:344 */
  {
    "cirrus_truncdfsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cftruncd32%?\t%Y2, %V1\n\tcfmvr64l%?\t%0, %Z2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_cirrus_truncdfsi2,
    &operand_data[881],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:353 */
  {
    "*cirrus_truncdfsf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfcvtds%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[884],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:362 */
  {
    "*cirrus_extendsfdf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cfcvtsd%?\t%V0, %V1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[886],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:370 */
  {
    "*cirrus_arm_movdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_482 },
#else
    { 0, 0, output_482 },
#endif
    0,
    &operand_data[888],
    2,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:406 */
  {
    "*cirrus_movsf_hard_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_483 },
#else
    { 0, output_483, 0 },
#endif
    0,
    &operand_data[890],
    2,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:428 */
  {
    "*cirrus_movdf_hard_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_484 },
#else
    { 0, 0, output_484 },
#endif
    0,
    &operand_data[892],
    2,
    0,
    10,
    3
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:458 */
  {
    "*cirrus_thumb2_movdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_485 },
#else
    { 0, 0, output_485 },
#endif
    0,
    &operand_data[888],
    2,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:490 */
  {
    "*thumb2_cirrus_movsf_hard_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_486 },
#else
    { 0, output_486, 0 },
#endif
    0,
    &operand_data[890],
    2,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/cirrus.md:512 */
  {
    "*thumb2_cirrus_movdf_hard_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_487 },
#else
    { 0, 0, output_487 },
#endif
    0,
    &operand_data[892],
    2,
    0,
    10,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:24 */
  {
    "iwmmxt_iordi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_488 },
#else
    { 0, output_488, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_iordi3,
    &operand_data[894],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:36 */
  {
    "iwmmxt_xordi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_489 },
#else
    { 0, output_489, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_xordi3,
    &operand_data[894],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:48 */
  {
    "iwmmxt_anddi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_490 },
#else
    { 0, output_490, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_anddi3,
    &operand_data[894],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:60 */
  {
    "iwmmxt_nanddi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wandn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_nanddi3,
    &operand_data[897],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:68 */
  {
    "*iwmmxt_arm_movdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_492 },
#else
    { 0, 0, output_492 },
#endif
    0,
    &operand_data[900],
    2,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:100 */
  {
    "*iwmmxt_movsi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_493 },
#else
    { 0, 0, output_493 },
#endif
    0,
    &operand_data[902],
    2,
    0,
    10,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:138 */
  {
    "*cond_iwmmxt_movsi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_494 },
#else
    { 0, 0, output_494 },
#endif
    0,
    &operand_data[904],
    4,
    0,
    6,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:163 */
  {
    "movv2si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_495 },
#else
    { 0, 0, output_495 },
#endif
    (insn_gen_fn) gen_movv2si_internal,
    &operand_data[908],
    2,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:163 */
  {
    "movv4hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_496 },
#else
    { 0, 0, output_496 },
#endif
    (insn_gen_fn) gen_movv4hi_internal,
    &operand_data[910],
    2,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:163 */
  {
    "movv8qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_497 },
#else
    { 0, 0, output_497 },
#endif
    (insn_gen_fn) gen_movv8qi_internal,
    &operand_data[912],
    2,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:186 */
  {
    "*addv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:186 */
  {
    "*addv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:186 */
  {
    "*addv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:194 */
  {
    "ssaddv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ssaddv8qi3,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:202 */
  {
    "ssaddv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ssaddv4hi3,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:210 */
  {
    "ssaddv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ssaddv2si3,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:218 */
  {
    "usaddv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_usaddv8qi3,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:226 */
  {
    "usaddv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_usaddv4hi3,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:234 */
  {
    "usaddv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_usaddv2si3,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:242 */
  {
    "*subv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:242 */
  {
    "*subv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:242 */
  {
    "*subv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:250 */
  {
    "sssubv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_sssubv8qi3,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:258 */
  {
    "sssubv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_sssubv4hi3,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:266 */
  {
    "sssubv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_sssubv2si3,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:274 */
  {
    "ussubv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ussubv8qi3,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:282 */
  {
    "ussubv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ussubv4hi3,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:290 */
  {
    "ussubv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ussubv2si3,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:298 */
  {
    "*mulv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:306 */
  {
    "smulv4hi3_highpart",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_smulv4hi3_highpart,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:317 */
  {
    "umulv4hi3_highpart",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_umulv4hi3_highpart,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:328 */
  {
    "iwmmxt_wmacs",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wmacs,
    &operand_data[923],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:337 */
  {
    "iwmmxt_wmacsz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacsz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wmacsz,
    &operand_data[927],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:345 */
  {
    "iwmmxt_wmacu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacu%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wmacu,
    &operand_data[923],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:354 */
  {
    "iwmmxt_wmacuz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacuz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wmacuz,
    &operand_data[927],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:364 */
  {
    "iwmmxt_clrdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_clrdi,
    &operand_data[897],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:373 */
  {
    "*iwmmxt_clrv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[920],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:383 */
  {
    "*iwmmxt_clrv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[917],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:391 */
  {
    "*iwmmxt_clrv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[914],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:400 */
  {
    "iwmmxt_uavgrndv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2br%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_uavgrndv8qi3,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:419 */
  {
    "iwmmxt_uavgrndv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2hr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_uavgrndv4hi3,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:435 */
  {
    "iwmmxt_uavgv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2b%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_uavgv8qi3,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:445 */
  {
    "iwmmxt_uavgv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2h%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_uavgv4hi3,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:455 */
  {
    "iwmmxt_psadbw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "psadbw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_psadbw,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:466 */
  {
    "iwmmxt_tinsrb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tinsrb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tinsrb,
    &operand_data[930],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:476 */
  {
    "iwmmxt_tinsrh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tinsrh%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tinsrh,
    &operand_data[934],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:486 */
  {
    "iwmmxt_tinsrw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tinsrw%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tinsrw,
    &operand_data[938],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:496 */
  {
    "iwmmxt_textrmub",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_textrmub,
    &operand_data[942],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:505 */
  {
    "iwmmxt_textrmsb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_textrmsb,
    &operand_data[942],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:514 */
  {
    "iwmmxt_textrmuh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_textrmuh,
    &operand_data[945],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:523 */
  {
    "iwmmxt_textrmsh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_textrmsh,
    &operand_data[945],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:534 */
  {
    "iwmmxt_textrmw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_textrmw,
    &operand_data[948],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:542 */
  {
    "iwmmxt_wshufh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wshufh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wshufh,
    &operand_data[951],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:566 */
  {
    "eqv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_eqv8qi3,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:575 */
  {
    "eqv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_eqv4hi3,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:584 */
  {
    "eqv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_eqv2si3,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:593 */
  {
    "gtuv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_gtuv8qi3,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:602 */
  {
    "gtuv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_gtuv4hi3,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:611 */
  {
    "gtuv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_gtuv2si3,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:620 */
  {
    "gtv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_gtv8qi3,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:629 */
  {
    "gtv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_gtv4hi3,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:638 */
  {
    "gtv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_gtv2si3,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:649 */
  {
    "*smaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:649 */
  {
    "*smaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:649 */
  {
    "*smaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:657 */
  {
    "*umaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:657 */
  {
    "*umaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:657 */
  {
    "*umaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:665 */
  {
    "*sminv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:665 */
  {
    "*sminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:665 */
  {
    "*sminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:673 */
  {
    "*uminv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:673 */
  {
    "*uminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:673 */
  {
    "*uminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:683 */
  {
    "iwmmxt_wpackhss",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wpackhss,
    &operand_data[954],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:692 */
  {
    "iwmmxt_wpackwss",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wpackwss,
    &operand_data[957],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:701 */
  {
    "iwmmxt_wpackdss",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wpackdss,
    &operand_data[960],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:710 */
  {
    "iwmmxt_wpackhus",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wpackhus,
    &operand_data[954],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:719 */
  {
    "iwmmxt_wpackwus",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wpackwus,
    &operand_data[957],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:728 */
  {
    "iwmmxt_wpackdus",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wpackdus,
    &operand_data[960],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:738 */
  {
    "iwmmxt_wunpckihb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckihb,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:764 */
  {
    "iwmmxt_wunpckihh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckihh,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:782 */
  {
    "iwmmxt_wunpckihw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckihw,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:796 */
  {
    "iwmmxt_wunpckilb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckilb,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:822 */
  {
    "iwmmxt_wunpckilh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckilh,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:840 */
  {
    "iwmmxt_wunpckilw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckilw,
    &operand_data[914],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:854 */
  {
    "iwmmxt_wunpckehub",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehub%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckehub,
    &operand_data[963],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:864 */
  {
    "iwmmxt_wunpckehuh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckehuh,
    &operand_data[965],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:873 */
  {
    "iwmmxt_wunpckehuw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckehuw,
    &operand_data[967],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:882 */
  {
    "iwmmxt_wunpckehsb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckehsb,
    &operand_data[963],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:892 */
  {
    "iwmmxt_wunpckehsh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckehsh,
    &operand_data[965],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:901 */
  {
    "iwmmxt_wunpckehsw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckehsw,
    &operand_data[967],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:910 */
  {
    "iwmmxt_wunpckelub",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelub%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckelub,
    &operand_data[963],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:920 */
  {
    "iwmmxt_wunpckeluh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckeluh,
    &operand_data[965],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:929 */
  {
    "iwmmxt_wunpckeluw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckeluw,
    &operand_data[967],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:938 */
  {
    "iwmmxt_wunpckelsb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckelsb,
    &operand_data[963],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:948 */
  {
    "iwmmxt_wunpckelsh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckelsh,
    &operand_data[965],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:957 */
  {
    "iwmmxt_wunpckelsw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wunpckelsw,
    &operand_data[967],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:968 */
  {
    "rorv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrorhg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_rorv4hi3,
    &operand_data[969],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:976 */
  {
    "rorv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrorwg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_rorv2si3,
    &operand_data[972],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:984 */
  {
    "rordi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrordg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_rordi3,
    &operand_data[975],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:992 */
  {
    "ashrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrahg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashrv4hi3_iwmmxt,
    &operand_data[969],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:992 */
  {
    "ashrv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrawg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashrv2si3_iwmmxt,
    &operand_data[972],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:992 */
  {
    "ashrdi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsradg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashrdi3_iwmmxt,
    &operand_data[975],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1000 */
  {
    "lshrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrlhg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_lshrv4hi3_iwmmxt,
    &operand_data[969],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1000 */
  {
    "lshrv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrlwg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_lshrv2si3_iwmmxt,
    &operand_data[972],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1000 */
  {
    "lshrdi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrldg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_lshrdi3_iwmmxt,
    &operand_data[975],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1008 */
  {
    "ashlv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsllhg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv4hi3_iwmmxt,
    &operand_data[969],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1008 */
  {
    "ashlv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsllwg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv2si3_iwmmxt,
    &operand_data[972],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1008 */
  {
    "ashldi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wslldg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashldi3_iwmmxt,
    &operand_data[975],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1016 */
  {
    "rorv4hi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrorh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_rorv4hi3_di,
    &operand_data[978],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1024 */
  {
    "rorv2si3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrorw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_rorv2si3_di,
    &operand_data[981],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1032 */
  {
    "rordi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrord%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_rordi3_di,
    &operand_data[897],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1040 */
  {
    "ashrv4hi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrah%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashrv4hi3_di,
    &operand_data[978],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1048 */
  {
    "ashrv2si3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsraw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashrv2si3_di,
    &operand_data[981],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1056 */
  {
    "ashrdi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrad%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashrdi3_di,
    &operand_data[897],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1064 */
  {
    "lshrv4hi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrlh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_lshrv4hi3_di,
    &operand_data[978],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1072 */
  {
    "lshrv2si3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrlw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_lshrv2si3_di,
    &operand_data[981],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1080 */
  {
    "lshrdi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrld%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_lshrdi3_di,
    &operand_data[897],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1088 */
  {
    "ashlv4hi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsllh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv4hi3_di,
    &operand_data[978],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1096 */
  {
    "ashlv2si3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsllw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv2si3_di,
    &operand_data[981],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1104 */
  {
    "ashldi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wslld%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashldi3_di,
    &operand_data[897],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1112 */
  {
    "iwmmxt_wmadds",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmadds%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wmadds,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1120 */
  {
    "iwmmxt_wmaddu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddu%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wmaddu,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1128 */
  {
    "iwmmxt_tmia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmia%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmia,
    &operand_data[984],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1139 */
  {
    "iwmmxt_tmiaph",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiaph%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmiaph,
    &operand_data[984],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1155 */
  {
    "iwmmxt_tmiabb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmiabb,
    &operand_data[984],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1166 */
  {
    "iwmmxt_tmiatb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmiatb,
    &operand_data[984],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1179 */
  {
    "iwmmxt_tmiabt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmiabt,
    &operand_data[984],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1192 */
  {
    "iwmmxt_tmiatt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmiatt,
    &operand_data[984],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1207 */
  {
    "iwmmxt_tbcstqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tbcstqi,
    &operand_data[988],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1214 */
  {
    "iwmmxt_tbcsthi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcsth%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tbcsthi,
    &operand_data[990],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1221 */
  {
    "iwmmxt_tbcstsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tbcstsi,
    &operand_data[992],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1228 */
  {
    "iwmmxt_tmovmskb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmovmskb,
    &operand_data[942],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1235 */
  {
    "iwmmxt_tmovmskh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmovmskh,
    &operand_data[945],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1242 */
  {
    "iwmmxt_tmovmskw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmovmskw,
    &operand_data[948],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1249 */
  {
    "iwmmxt_waccb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_waccb,
    &operand_data[994],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1256 */
  {
    "iwmmxt_wacch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wacch%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wacch,
    &operand_data[927],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1263 */
  {
    "iwmmxt_waccw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_waccw,
    &operand_data[967],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1270 */
  {
    "iwmmxt_walign",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_627 },
#else
    { 0, output_627, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_walign,
    &operand_data[996],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1285 */
  {
    "iwmmxt_tmrc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmrc%?\t%0, %w1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmrc,
    &operand_data[1000],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1293 */
  {
    "iwmmxt_tmcr",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmcr%?\t%w0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_tmcr,
    &operand_data[1001],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1301 */
  {
    "iwmmxt_wsadb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wsadb,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1309 */
  {
    "iwmmxt_wsadh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wsadh,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1317 */
  {
    "iwmmxt_wsadbz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadbz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wsadbz,
    &operand_data[920],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1325 */
  {
    "iwmmxt_wsadhz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadhz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_iwmmxt_wsadhz,
    &operand_data[917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:53 */
  {
    "*arm_movsi_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_634 },
#else
    { 0, 0, output_634 },
#endif
    0,
    &operand_data[1003],
    2,
    0,
    11,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:93 */
  {
    "*thumb2_movsi_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_635 },
#else
    { 0, 0, output_635 },
#endif
    0,
    &operand_data[1005],
    2,
    0,
    13,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:136 */
  {
    "*arm_movdi_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_636 },
#else
    { 0, 0, output_636 },
#endif
    0,
    &operand_data[1007],
    2,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:179 */
  {
    "*thumb2_movdi_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_637 },
#else
    { 0, 0, output_637 },
#endif
    0,
    &operand_data[1007],
    2,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:217 */
  {
    "*movhf_vfp_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_638 },
#else
    { 0, 0, output_638 },
#endif
    0,
    &operand_data[1009],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:272 */
  {
    "*movhf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_639 },
#else
    { 0, 0, output_639 },
#endif
    0,
    &operand_data[1011],
    2,
    0,
    7,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:326 */
  {
    "*movsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_640 },
#else
    { 0, 0, output_640 },
#endif
    0,
    &operand_data[1013],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:363 */
  {
    "*thumb2_movsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_641 },
#else
    { 0, 0, output_641 },
#endif
    0,
    &operand_data[1013],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:403 */
  {
    "*movdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_642 },
#else
    { 0, 0, output_642 },
#endif
    0,
    &operand_data[1015],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:451 */
  {
    "*thumb2_movdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_643 },
#else
    { 0, 0, output_643 },
#endif
    0,
    &operand_data[1015],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:497 */
  {
    "*movsfcc_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_644 },
#else
    { 0, output_644, 0 },
#endif
    0,
    &operand_data[1017],
    5,
    0,
    9,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:520 */
  {
    "*thumb2_movsfcc_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_645 },
#else
    { 0, output_645, 0 },
#endif
    0,
    &operand_data[1017],
    5,
    0,
    9,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:543 */
  {
    "*movdfcc_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_646 },
#else
    { 0, output_646, 0 },
#endif
    0,
    &operand_data[1022],
    5,
    0,
    9,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:566 */
  {
    "*thumb2_movdfcc_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_647 },
#else
    { 0, output_647, 0 },
#endif
    0,
    &operand_data[1022],
    5,
    0,
    9,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:592 */
  {
    "*abssf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabss%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1027],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:601 */
  {
    "*absdf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabsd%?\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1029],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:610 */
  {
    "*negsf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_650 },
#else
    { 0, output_650, 0 },
#endif
    0,
    &operand_data[1031],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:621 */
  {
    "*negdf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_651 },
#else
    { 0, output_651, 0 },
#endif
    0,
    &operand_data[1033],
    2,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:670 */
  {
    "*addsf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fadds%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1035],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:680 */
  {
    "*adddf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "faddd%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1038],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:691 */
  {
    "*subsf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsubs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1035],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:701 */
  {
    "*subdf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsubd%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1038],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:714 */
  {
    "*divsf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fdivs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1041],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:724 */
  {
    "*divdf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fdivd%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1044],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:737 */
  {
    "*mulsf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmuls%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1041],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:747 */
  {
    "*muldf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmuld%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1044],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:758 */
  {
    "*mulsf3negsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmuls%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1041],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:768 */
  {
    "*muldf3negdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmuld%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1044],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:782 */
  {
    "*mulsf3addsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1047],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:793 */
  {
    "*muldf3adddf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmacd%?\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1051],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:805 */
  {
    "*mulsf3subsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmscs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1047],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:816 */
  {
    "*muldf3subdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmscd%?\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1051],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:828 */
  {
    "*mulsf3negsfaddsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1047],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:839 */
  {
    "*fmuldf3negdfadddf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmacd%?\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1051],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:852 */
  {
    "*mulsf3negsfsubsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmscs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1047],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:864 */
  {
    "*muldf3negdfsubdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmscd%?\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1051],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:879 */
  {
    "*extendsfdf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcvtds%?\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1055],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:888 */
  {
    "*truncdfsf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcvtsd%?\t%0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1057],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:897 */
  {
    "extendhfsf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f32.f16\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_extendhfsf2,
    &operand_data[1059],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:906 */
  {
    "truncsfhf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f16.f32\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_truncsfhf2,
    &operand_data[1061],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:915 */
  {
    "*truncsisf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ftosizs%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1063],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:924 */
  {
    "*truncsidf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ftosizd%?\t%0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1065],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:934 */
  {
    "fixuns_truncsfsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ftouizs%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_fixuns_truncsfsi2,
    &operand_data[1063],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:943 */
  {
    "fixuns_truncdfsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ftouizd%?\t%0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_fixuns_truncdfsi2,
    &operand_data[1067],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:953 */
  {
    "*floatsisf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsitos%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1069],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:962 */
  {
    "*floatsidf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsitod%?\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1071],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:972 */
  {
    "floatunssisf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fuitos%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_floatunssisf2,
    &operand_data[1069],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:981 */
  {
    "floatunssidf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fuitod%?\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_floatunssidf2,
    &operand_data[1071],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:993 */
  {
    "*sqrtsf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrts%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1027],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1002 */
  {
    "*sqrtdf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrtd%?\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1029],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1014 */
  {
    "*movcc_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmstat%?",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1023 */
  {
    "*cmpsf_split_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1073],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1038 */
  {
    "*cmpsf_trap_split_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1073],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1053 */
  {
    "*cmpdf_split_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1075],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1068 */
  {
    "*cmpdf_trap_split_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1075],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1086 */
  {
    "*cmpsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_689 },
#else
    { 0, output_689, 0 },
#endif
    0,
    &operand_data[1077],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1098 */
  {
    "*cmpsf_trap_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_690 },
#else
    { 0, output_690, 0 },
#endif
    0,
    &operand_data[1077],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1110 */
  {
    "*cmpdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_691 },
#else
    { 0, output_691, 0 },
#endif
    0,
    &operand_data[1079],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1122 */
  {
    "*cmpdf_trap_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_692 },
#else
    { 0, output_692, 0 },
#endif
    0,
    &operand_data[1079],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1137 */
  {
    "*push_multi_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_693 },
#else
    { 0, 0, output_693 },
#endif
    0,
    &operand_data[1081],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:27 */
  {
    "*thumb2_incscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_694 },
#else
    { 0, output_694, 0 },
#endif
    0,
    &operand_data[33],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:40 */
  {
    "*thumb2_decscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_695 },
#else
    { 0, output_695, 0 },
#endif
    0,
    &operand_data[55],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:54 */
  {
    "*thumb_andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1084],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:67 */
  {
    "*thumb2_smaxsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_697 },
#else
    { 0, output_697, 0 },
#endif
    0,
    &operand_data[188],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:81 */
  {
    "*thumb2_sminsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_698 },
#else
    { 0, output_698, 0 },
#endif
    0,
    &operand_data[188],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:95 */
  {
    "*thumb32_umaxsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_699 },
#else
    { 0, output_699, 0 },
#endif
    0,
    &operand_data[188],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:109 */
  {
    "*thumb2_uminsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_700 },
#else
    { 0, output_700, 0 },
#endif
    0,
    &operand_data[188],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:124 */
  {
    "*thumb2_negdi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "negs\t%Q0, %Q1\n\tsbc\t%R0, %R1, %R1, lsl #1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1089],
    2,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:134 */
  {
    "*thumb2_abssi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_702 },
#else
    { 0, output_702, 0 },
#endif
    0,
    &operand_data[235],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:148 */
  {
    "*thumb2_neg_abssi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_703 },
#else
    { 0, output_703, 0 },
#endif
    0,
    &operand_data[235],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:167 */
  {
    "*thumb2_movsi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_704 },
#else
    { 0, output_704, 0 },
#endif
    0,
    &operand_data[1091],
    2,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:189 */
  {
    "tls_load_dot_plus_four",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_705 },
#else
    { 0, 0, output_705 },
#endif
    (insn_gen_fn) gen_tls_load_dot_plus_four,
    &operand_data[1093],
    4,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:207 */
  {
    "*thumb2_movhi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_706 },
#else
    { 0, output_706, 0 },
#endif
    0,
    &operand_data[1097],
    2,
    0,
    4,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:222 */
  {
    "*thumb2_cmpsi_neg_shiftsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%0, %1%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1085],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:235 */
  {
    "*thumb2_mov_scc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ite\t%D1\n\tmov%D1\t%0, #0\n\tmov%d1\t%0, #1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[377],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:245 */
  {
    "*thumb2_mov_negscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ite\t%D1\n\tmov%D1\t%0, #0\n\tmvn%d1\t%0, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[377],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:255 */
  {
    "*thumb2_mov_notscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ite\t%D1\n\tmvn%D1\t%0, #0\n\tmvn%d1\t%0, #1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[377],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:265 */
  {
    "*thumb2_movsicc_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_711 },
#else
    { 0, output_711, 0 },
#endif
    0,
    &operand_data[394],
    5,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:286 */
  {
    "*thumb2_movsfcc_soft_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_712 },
#else
    { 0, output_712, 0 },
#endif
    0,
    &operand_data[399],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:300 */
  {
    "*call_reg_thumb2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx%?\t%0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[404],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:310 */
  {
    "*call_value_reg_thumb2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx\t%1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[409],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:321 */
  {
    "*thumb2_indirect_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bx\t%0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[410],
    1,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:332 */
  {
    "*thumb2_and_scc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ite\t%D1\n\tmov%D1\t%0, #0\n\tand%d1\t%0, %2, #1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[467],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:343 */
  {
    "*thumb2_ior_scc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_717 },
#else
    { 0, output_717, 0 },
#endif
    0,
    &operand_data[55],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:356 */
  {
    "*thumb2_cond_move",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_718 },
#else
    { 0, 0, output_718 },
#endif
    0,
    &operand_data[475],
    6,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:398 */
  {
    "*thumb2_cond_arith",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_719 },
#else
    { 0, 0, output_719 },
#endif
    0,
    &operand_data[481],
    6,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:435 */
  {
    "*thumb2_cond_sub",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_720 },
#else
    { 0, 0, output_720 },
#endif
    0,
    &operand_data[481],
    5,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:458 */
  {
    "*thumb2_negscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_721 },
#else
    { 0, 0, output_721 },
#endif
    0,
    &operand_data[516],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:481 */
  {
    "*thumb2_movcond",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_722 },
#else
    { 0, 0, output_722 },
#endif
    0,
    &operand_data[520],
    6,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:562 */
  {
    "*thumb2_extendqisi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_723 },
#else
    { 0, output_723, 0 },
#endif
    0,
    &operand_data[250],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:575 */
  {
    "*thumb2_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_724 },
#else
    { 0, output_724, 0 },
#endif
    0,
    &operand_data[246],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:588 */
  {
    "thumb2_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_725 },
#else
    { 0, output_725, 0 },
#endif
    (insn_gen_fn) gen_thumb2_zero_extendqisi2_v6,
    &operand_data[250],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:601 */
  {
    "thumb2_casesi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_726 },
#else
    { 0, 0, output_726 },
#endif
    (insn_gen_fn) gen_thumb2_casesi_internal,
    &operand_data[1099],
    5,
    2,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:618 */
  {
    "thumb2_casesi_internal_pic",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_727 },
#else
    { 0, 0, output_727 },
#endif
    (insn_gen_fn) gen_thumb2_casesi_internal_pic,
    &operand_data[1099],
    6,
    2,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:638 */
  {
    "*thumb2_return",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_728 },
#else
    { 0, 0, output_728 },
#endif
    0,
    &operand_data[0],
    0,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:649 */
  {
    "thumb2_eh_return",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_thumb2_eh_return,
    &operand_data[663],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:664 */
  {
    "*thumb2_alusi3_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "%I3%!\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1105],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:699 */
  {
    "*thumb2_shiftsi3_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_731 },
#else
    { 0, 0, output_731 },
#endif
    0,
    &operand_data[1109],
    4,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:731 */
  {
    "*thumb2_movqi_shortim",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1113],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:731 */
  {
    "*thumb2_movhi_shortim",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1115],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:731 */
  {
    "*thumb2_movsi_shortim",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1117],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:759 */
  {
    "*thumb2_addsi_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_735 },
#else
    { 0, 0, output_735 },
#endif
    0,
    &operand_data[1119],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:783 */
  {
    "divsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sdiv%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_divsi3,
    &operand_data[62],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:793 */
  {
    "udivsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "udiv%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_udivsi3,
    &operand_data[62],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:803 */
  {
    "*thumb2_subsi_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%!\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1122],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:840 */
  {
    "*thumb2_addsi3_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_739 },
#else
    { 0, 0, output_739 },
#endif
    0,
    &operand_data[1125],
    3,
    2,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:866 */
  {
    "*thumb2_addsi3_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_740 },
#else
    { 0, 0, output_740 },
#endif
    0,
    &operand_data[1128],
    2,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:919 */
  {
    "*thumb2_mulsi_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%!\t%0, %2, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1130],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:930 */
  {
    "*thumb2_mulsi_short_compare0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls\t%0, %2, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[135],
    3,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:943 */
  {
    "*thumb2_mulsi_short_compare0_scratch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls\t%0, %2, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1133],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:955 */
  {
    "*thumb2_cbz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_744 },
#else
    { 0, 0, output_744 },
#endif
    0,
    &operand_data[1136],
    2,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:978 */
  {
    "*thumb2_cbnz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_745 },
#else
    { 0, 0, output_745 },
#endif
    0,
    &operand_data[1136],
    2,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1014 */
  {
    "*thumb2_one_cmplsi2_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1122],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1037 */
  {
    "*thumb2_negsi2_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1122],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1047 */
  {
    "*orsi_notsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[62],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1056 */
  {
    "*orsi_not_shiftsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1084],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:153 */
  {
    "*neon_movv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_750 },
#else
    { 0, 0, output_750 },
#endif
    0,
    &operand_data[1138],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:153 */
  {
    "*neon_movv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_751 },
#else
    { 0, 0, output_751 },
#endif
    0,
    &operand_data[1140],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:153 */
  {
    "*neon_movv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_752 },
#else
    { 0, 0, output_752 },
#endif
    0,
    &operand_data[1142],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:153 */
  {
    "*neon_movv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_753 },
#else
    { 0, 0, output_753 },
#endif
    0,
    &operand_data[1144],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:202 */
  {
    "*neon_movv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_754 },
#else
    { 0, 0, output_754 },
#endif
    0,
    &operand_data[1146],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:202 */
  {
    "*neon_movv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_755 },
#else
    { 0, 0, output_755 },
#endif
    0,
    &operand_data[1148],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:202 */
  {
    "*neon_movv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_756 },
#else
    { 0, 0, output_756 },
#endif
    0,
    &operand_data[1150],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:202 */
  {
    "*neon_movv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_757 },
#else
    { 0, 0, output_757 },
#endif
    0,
    &operand_data[1152],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:202 */
  {
    "*neon_movv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_758 },
#else
    { 0, 0, output_758 },
#endif
    0,
    &operand_data[1154],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:202 */
  {
    "*neon_movti",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_759 },
#else
    { 0, 0, output_759 },
#endif
    0,
    &operand_data[1156],
    2,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:271 */
  {
    "*neon_movei",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_760 },
#else
    { 0, 0, output_760 },
#endif
    0,
    &operand_data[1158],
    2,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:271 */
  {
    "*neon_movoi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_761 },
#else
    { 0, 0, output_761 },
#endif
    0,
    &operand_data[1160],
    2,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:271 */
  {
    "*neon_movci",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_762 },
#else
    { 0, 0, output_762 },
#endif
    0,
    &operand_data[1162],
    2,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:271 */
  {
    "*neon_movxi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_763 },
#else
    { 0, 0, output_763 },
#endif
    0,
    &operand_data[1164],
    2,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:387 */
  {
    "*movmisalignv8qi_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t{%P1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1166],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:387 */
  {
    "*movmisalignv4hi_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%P1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1168],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:387 */
  {
    "*movmisalignv2si_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%P1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1170],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:387 */
  {
    "*movmisalignv2sf_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%P1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1172],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:387 */
  {
    "*movmisaligndi_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t{%P1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1174],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:395 */
  {
    "*movmisalignv8qi_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t{%P0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1176],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:395 */
  {
    "*movmisalignv4hi_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1178],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:395 */
  {
    "*movmisalignv2si_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1180],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:395 */
  {
    "*movmisalignv2sf_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1182],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:395 */
  {
    "*movmisaligndi_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t{%P0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1184],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:403 */
  {
    "*movmisalignv16qi_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t{%q1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1186],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:403 */
  {
    "*movmisalignv8hi_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%q1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1188],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:403 */
  {
    "*movmisalignv4si_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%q1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1190],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:403 */
  {
    "*movmisalignv4sf_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%q1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1192],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:403 */
  {
    "*movmisalignv2di_neon_store",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t{%q1}, %A0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1194],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:411 */
  {
    "*movmisalignv16qi_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t{%q0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1196],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:411 */
  {
    "*movmisalignv8hi_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%q0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1198],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:411 */
  {
    "*movmisalignv4si_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%q0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1200],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:411 */
  {
    "*movmisalignv4sf_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%q0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1202],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:411 */
  {
    "*movmisalignv2di_neon_load",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t{%q0}, %A1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1204],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:419 */
  {
    "vec_setv8qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_784 },
#else
    { 0, 0, output_784 },
#endif
    (insn_gen_fn) gen_vec_setv8qi_internal,
    &operand_data[1206],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:419 */
  {
    "vec_setv4hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_785 },
#else
    { 0, 0, output_785 },
#endif
    (insn_gen_fn) gen_vec_setv4hi_internal,
    &operand_data[1210],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:419 */
  {
    "vec_setv2si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_786 },
#else
    { 0, 0, output_786 },
#endif
    (insn_gen_fn) gen_vec_setv2si_internal,
    &operand_data[1214],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:419 */
  {
    "vec_setv2sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_787 },
#else
    { 0, 0, output_787 },
#endif
    (insn_gen_fn) gen_vec_setv2sf_internal,
    &operand_data[1218],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:438 */
  {
    "vec_setv16qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_788 },
#else
    { 0, 0, output_788 },
#endif
    (insn_gen_fn) gen_vec_setv16qi_internal,
    &operand_data[1222],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:438 */
  {
    "vec_setv8hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_789 },
#else
    { 0, 0, output_789 },
#endif
    (insn_gen_fn) gen_vec_setv8hi_internal,
    &operand_data[1226],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:438 */
  {
    "vec_setv4si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_790 },
#else
    { 0, 0, output_790 },
#endif
    (insn_gen_fn) gen_vec_setv4si_internal,
    &operand_data[1230],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:438 */
  {
    "vec_setv4sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_791 },
#else
    { 0, 0, output_791 },
#endif
    (insn_gen_fn) gen_vec_setv4sf_internal,
    &operand_data[1234],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:465 */
  {
    "vec_setv2di_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_792 },
#else
    { 0, 0, output_792 },
#endif
    (insn_gen_fn) gen_vec_setv2di_internal,
    &operand_data[1238],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:497 */
  {
    "vec_extractv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_793 },
#else
    { 0, 0, output_793 },
#endif
    (insn_gen_fn) gen_vec_extractv8qi,
    &operand_data[1242],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:497 */
  {
    "vec_extractv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_794 },
#else
    { 0, 0, output_794 },
#endif
    (insn_gen_fn) gen_vec_extractv4hi,
    &operand_data[1245],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:497 */
  {
    "vec_extractv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_795 },
#else
    { 0, 0, output_795 },
#endif
    (insn_gen_fn) gen_vec_extractv2si,
    &operand_data[1248],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:497 */
  {
    "vec_extractv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_796 },
#else
    { 0, 0, output_796 },
#endif
    (insn_gen_fn) gen_vec_extractv2sf,
    &operand_data[1251],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:516 */
  {
    "vec_extractv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_797 },
#else
    { 0, 0, output_797 },
#endif
    (insn_gen_fn) gen_vec_extractv16qi,
    &operand_data[1254],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:516 */
  {
    "vec_extractv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_798 },
#else
    { 0, 0, output_798 },
#endif
    (insn_gen_fn) gen_vec_extractv8hi,
    &operand_data[1257],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:516 */
  {
    "vec_extractv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_799 },
#else
    { 0, 0, output_799 },
#endif
    (insn_gen_fn) gen_vec_extractv4si,
    &operand_data[1260],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:516 */
  {
    "vec_extractv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_800 },
#else
    { 0, 0, output_800 },
#endif
    (insn_gen_fn) gen_vec_extractv4sf,
    &operand_data[1263],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:540 */
  {
    "vec_extractv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_801 },
#else
    { 0, 0, output_801 },
#endif
    (insn_gen_fn) gen_vec_extractv2di,
    &operand_data[1266],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:571 */
  {
    "*addv8qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:571 */
  {
    "*addv16qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:571 */
  {
    "*addv4hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:571 */
  {
    "*addv8hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:571 */
  {
    "*addv2si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:571 */
  {
    "*addv4si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:571 */
  {
    "*addv2sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:571 */
  {
    "*addv4sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:571 */
  {
    "*addv2di3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:585 */
  {
    "adddi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_811 },
#else
    { 0, 0, output_811 },
#endif
    (insn_gen_fn) gen_adddi3_neon,
    &operand_data[1296],
    3,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:605 */
  {
    "*subv8qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:605 */
  {
    "*subv16qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:605 */
  {
    "*subv4hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:605 */
  {
    "*subv8hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:605 */
  {
    "*subv2si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:605 */
  {
    "*subv4si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:605 */
  {
    "*subv2sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:605 */
  {
    "*subv4sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:605 */
  {
    "*subv2di3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:619 */
  {
    "subdi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_821 },
#else
    { 0, 0, output_821 },
#endif
    (insn_gen_fn) gen_subdi3_neon,
    &operand_data[1299],
    3,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:640 */
  {
    "*mulv8qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:640 */
  {
    "*mulv16qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:640 */
  {
    "*mulv4hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:640 */
  {
    "*mulv8hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:640 */
  {
    "*mulv2si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:640 */
  {
    "*mulv4si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:640 */
  {
    "*mulv2sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:640 */
  {
    "*mulv4sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:640 */
  {
    "*mulv2di3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:661 */
  {
    "mulv8qi3addv8qi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv8qi3addv8qi_neon,
    &operand_data[1302],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:661 */
  {
    "mulv16qi3addv16qi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv16qi3addv16qi_neon,
    &operand_data[1306],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:661 */
  {
    "mulv4hi3addv4hi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv4hi3addv4hi_neon,
    &operand_data[1310],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:661 */
  {
    "mulv8hi3addv8hi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv8hi3addv8hi_neon,
    &operand_data[1314],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:661 */
  {
    "mulv2si3addv2si_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv2si3addv2si_neon,
    &operand_data[1318],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:661 */
  {
    "mulv4si3addv4si_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv4si3addv4si_neon,
    &operand_data[1322],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:661 */
  {
    "mulv2sf3addv2sf_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv2sf3addv2sf_neon,
    &operand_data[1326],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:661 */
  {
    "mulv4sf3addv4sf_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv4sf3addv4sf_neon,
    &operand_data[1330],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:661 */
  {
    "mulv2di3addv2di_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i64\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv2di3addv2di_neon,
    &operand_data[1334],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:683 */
  {
    "mulv8qi3negv8qiaddv8qi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv8qi3negv8qiaddv8qi_neon,
    &operand_data[1302],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:683 */
  {
    "mulv16qi3negv16qiaddv16qi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv16qi3negv16qiaddv16qi_neon,
    &operand_data[1306],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:683 */
  {
    "mulv4hi3negv4hiaddv4hi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv4hi3negv4hiaddv4hi_neon,
    &operand_data[1310],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:683 */
  {
    "mulv8hi3negv8hiaddv8hi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv8hi3negv8hiaddv8hi_neon,
    &operand_data[1314],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:683 */
  {
    "mulv2si3negv2siaddv2si_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv2si3negv2siaddv2si_neon,
    &operand_data[1318],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:683 */
  {
    "mulv4si3negv4siaddv4si_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv4si3negv4siaddv4si_neon,
    &operand_data[1322],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:683 */
  {
    "mulv2sf3negv2sfaddv2sf_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv2sf3negv2sfaddv2sf_neon,
    &operand_data[1326],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:683 */
  {
    "mulv4sf3negv4sfaddv4sf_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv4sf3negv4sfaddv4sf_neon,
    &operand_data[1330],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:683 */
  {
    "mulv2di3negv2diaddv2di_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i64\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_mulv2di3negv2diaddv2di_neon,
    &operand_data[1334],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:705 */
  {
    "iorv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_849 },
#else
    { 0, 0, output_849 },
#endif
    (insn_gen_fn) gen_iorv8qi3,
    &operand_data[1338],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:705 */
  {
    "iorv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_850 },
#else
    { 0, 0, output_850 },
#endif
    (insn_gen_fn) gen_iorv16qi3,
    &operand_data[1341],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:705 */
  {
    "iorv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_851 },
#else
    { 0, 0, output_851 },
#endif
    (insn_gen_fn) gen_iorv4hi3,
    &operand_data[1344],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:705 */
  {
    "iorv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_852 },
#else
    { 0, 0, output_852 },
#endif
    (insn_gen_fn) gen_iorv8hi3,
    &operand_data[1347],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:705 */
  {
    "iorv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_853 },
#else
    { 0, 0, output_853 },
#endif
    (insn_gen_fn) gen_iorv2si3,
    &operand_data[1350],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:705 */
  {
    "iorv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_854 },
#else
    { 0, 0, output_854 },
#endif
    (insn_gen_fn) gen_iorv4si3,
    &operand_data[1353],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:705 */
  {
    "iorv2sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_855 },
#else
    { 0, 0, output_855 },
#endif
    (insn_gen_fn) gen_iorv2sf3,
    &operand_data[1356],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:705 */
  {
    "iorv4sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_856 },
#else
    { 0, 0, output_856 },
#endif
    (insn_gen_fn) gen_iorv4sf3,
    &operand_data[1359],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:705 */
  {
    "iorv2di3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_857 },
#else
    { 0, 0, output_857 },
#endif
    (insn_gen_fn) gen_iorv2di3,
    &operand_data[1362],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:722 */
  {
    "iordi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_858 },
#else
    { 0, 0, output_858 },
#endif
    (insn_gen_fn) gen_iordi3_neon,
    &operand_data[1365],
    3,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:747 */
  {
    "andv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_859 },
#else
    { 0, 0, output_859 },
#endif
    (insn_gen_fn) gen_andv8qi3,
    &operand_data[1368],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:747 */
  {
    "andv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_860 },
#else
    { 0, 0, output_860 },
#endif
    (insn_gen_fn) gen_andv16qi3,
    &operand_data[1371],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:747 */
  {
    "andv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_861 },
#else
    { 0, 0, output_861 },
#endif
    (insn_gen_fn) gen_andv4hi3,
    &operand_data[1374],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:747 */
  {
    "andv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_862 },
#else
    { 0, 0, output_862 },
#endif
    (insn_gen_fn) gen_andv8hi3,
    &operand_data[1377],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:747 */
  {
    "andv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_863 },
#else
    { 0, 0, output_863 },
#endif
    (insn_gen_fn) gen_andv2si3,
    &operand_data[1380],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:747 */
  {
    "andv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_864 },
#else
    { 0, 0, output_864 },
#endif
    (insn_gen_fn) gen_andv4si3,
    &operand_data[1383],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:747 */
  {
    "andv2sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_865 },
#else
    { 0, 0, output_865 },
#endif
    (insn_gen_fn) gen_andv2sf3,
    &operand_data[1386],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:747 */
  {
    "andv4sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_866 },
#else
    { 0, 0, output_866 },
#endif
    (insn_gen_fn) gen_andv4sf3,
    &operand_data[1389],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:747 */
  {
    "andv2di3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_867 },
#else
    { 0, 0, output_867 },
#endif
    (insn_gen_fn) gen_andv2di3,
    &operand_data[1392],
    3,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:764 */
  {
    "anddi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_868 },
#else
    { 0, 0, output_868 },
#endif
    (insn_gen_fn) gen_anddi3_neon,
    &operand_data[1395],
    3,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:784 */
  {
    "ornv8qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ornv8qi3_neon,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:784 */
  {
    "ornv16qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ornv16qi3_neon,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:784 */
  {
    "ornv4hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ornv4hi3_neon,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:784 */
  {
    "ornv8hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ornv8hi3_neon,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:784 */
  {
    "ornv2si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ornv2si3_neon,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:784 */
  {
    "ornv4si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ornv4si3_neon,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:784 */
  {
    "ornv2sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ornv2sf3_neon,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:784 */
  {
    "ornv4sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ornv4sf3_neon,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:784 */
  {
    "ornv2di3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ornv2di3_neon,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:793 */
  {
    "orndi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_878 },
#else
    { 0, output_878, 0 },
#endif
    (insn_gen_fn) gen_orndi3_neon,
    &operand_data[1398],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:806 */
  {
    "bicv8qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_bicv8qi3_neon,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:806 */
  {
    "bicv16qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_bicv16qi3_neon,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:806 */
  {
    "bicv4hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_bicv4hi3_neon,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:806 */
  {
    "bicv8hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_bicv8hi3_neon,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:806 */
  {
    "bicv2si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_bicv2si3_neon,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:806 */
  {
    "bicv4si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_bicv4si3_neon,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:806 */
  {
    "bicv2sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_bicv2sf3_neon,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:806 */
  {
    "bicv4sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_bicv4sf3_neon,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:806 */
  {
    "bicv2di3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_bicv2di3_neon,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:816 */
  {
    "bicdi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_888 },
#else
    { 0, output_888, 0 },
#endif
    (insn_gen_fn) gen_bicdi3_neon,
    &operand_data[1401],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:829 */
  {
    "xorv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_xorv8qi3,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:829 */
  {
    "xorv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_xorv16qi3,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:829 */
  {
    "xorv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_xorv4hi3,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:829 */
  {
    "xorv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_xorv8hi3,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:829 */
  {
    "xorv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_xorv2si3,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:829 */
  {
    "xorv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_xorv4si3,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:829 */
  {
    "xorv2sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_xorv2sf3,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:829 */
  {
    "xorv4sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_xorv4sf3,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:829 */
  {
    "xorv2di3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_xorv2di3,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:838 */
  {
    "xordi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_898 },
#else
    { 0, output_898, 0 },
#endif
    (insn_gen_fn) gen_xordi3_neon,
    &operand_data[1404],
    3,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:851 */
  {
    "one_cmplv8qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplv8qi2,
    &operand_data[1269],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:851 */
  {
    "one_cmplv16qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplv16qi2,
    &operand_data[1272],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:851 */
  {
    "one_cmplv4hi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplv4hi2,
    &operand_data[1275],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:851 */
  {
    "one_cmplv8hi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplv8hi2,
    &operand_data[1278],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:851 */
  {
    "one_cmplv2si2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplv2si2,
    &operand_data[1281],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:851 */
  {
    "one_cmplv4si2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplv4si2,
    &operand_data[1284],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:851 */
  {
    "one_cmplv2sf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplv2sf2,
    &operand_data[1287],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:851 */
  {
    "one_cmplv4sf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplv4sf2,
    &operand_data[1290],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:851 */
  {
    "one_cmplv2di2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplv2di2,
    &operand_data[1293],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:859 */
  {
    "absv8qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_absv8qi2,
    &operand_data[1269],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:859 */
  {
    "absv16qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_absv16qi2,
    &operand_data[1272],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:859 */
  {
    "absv4hi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s16\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_absv4hi2,
    &operand_data[1275],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:859 */
  {
    "absv8hi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s16\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_absv8hi2,
    &operand_data[1278],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:859 */
  {
    "absv2si2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_absv2si2,
    &operand_data[1281],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:859 */
  {
    "absv4si2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_absv4si2,
    &operand_data[1284],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:859 */
  {
    "absv2sf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_absv2sf2,
    &operand_data[1287],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:859 */
  {
    "absv4sf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_absv4sf2,
    &operand_data[1290],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:872 */
  {
    "negv8qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_negv8qi2,
    &operand_data[1269],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:872 */
  {
    "negv16qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_negv16qi2,
    &operand_data[1272],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:872 */
  {
    "negv4hi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s16\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_negv4hi2,
    &operand_data[1275],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:872 */
  {
    "negv8hi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s16\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_negv8hi2,
    &operand_data[1278],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:872 */
  {
    "negv2si2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_negv2si2,
    &operand_data[1281],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:872 */
  {
    "negv4si2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_negv4si2,
    &operand_data[1284],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:872 */
  {
    "negv2sf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_negv2sf2,
    &operand_data[1287],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:872 */
  {
    "negv4sf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_negv4sf2,
    &operand_data[1290],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:885 */
  {
    "*uminv8qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:885 */
  {
    "*uminv16qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:885 */
  {
    "*uminv4hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:885 */
  {
    "*uminv8hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:885 */
  {
    "*uminv2si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:885 */
  {
    "*uminv4si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:894 */
  {
    "*umaxv8qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:894 */
  {
    "*umaxv16qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:894 */
  {
    "*umaxv4hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:894 */
  {
    "*umaxv8hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:894 */
  {
    "*umaxv2si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:894 */
  {
    "*umaxv4si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:903 */
  {
    "*sminv8qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:903 */
  {
    "*sminv16qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:903 */
  {
    "*sminv4hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:903 */
  {
    "*sminv8hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:903 */
  {
    "*sminv2si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:903 */
  {
    "*sminv4si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:903 */
  {
    "*sminv2sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:903 */
  {
    "*sminv4sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:915 */
  {
    "*smaxv8qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:915 */
  {
    "*smaxv16qi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:915 */
  {
    "*smaxv4hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:915 */
  {
    "*smaxv8hi3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:915 */
  {
    "*smaxv2si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:915 */
  {
    "*smaxv4si3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:915 */
  {
    "*smaxv2sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:915 */
  {
    "*smaxv4sf3_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:931 */
  {
    "vashlv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_vashlv8qi3,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:931 */
  {
    "vashlv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_vashlv16qi3,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:931 */
  {
    "vashlv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_vashlv4hi3,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:931 */
  {
    "vashlv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_vashlv8hi3,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:931 */
  {
    "vashlv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_vashlv2si3,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:931 */
  {
    "vashlv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_vashlv4si3,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:948 */
  {
    "ashlv8qi3_signed",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv8qi3_signed,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:948 */
  {
    "ashlv16qi3_signed",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv16qi3_signed,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:948 */
  {
    "ashlv4hi3_signed",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv4hi3_signed,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:948 */
  {
    "ashlv8hi3_signed",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv8hi3_signed,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:948 */
  {
    "ashlv2si3_signed",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv2si3_signed,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:948 */
  {
    "ashlv4si3_signed",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv4si3_signed,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:948 */
  {
    "ashlv2di3_signed",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv2di3_signed,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:964 */
  {
    "ashlv8qi3_unsigned",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv8qi3_unsigned,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:964 */
  {
    "ashlv16qi3_unsigned",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv16qi3_unsigned,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:964 */
  {
    "ashlv4hi3_unsigned",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv4hi3_unsigned,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:964 */
  {
    "ashlv8hi3_unsigned",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv8hi3_unsigned,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:964 */
  {
    "ashlv2si3_unsigned",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv2si3_unsigned,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:964 */
  {
    "ashlv4si3_unsigned",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv4si3_unsigned,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:964 */
  {
    "ashlv2di3_unsigned",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_ashlv2di3_unsigned,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1007 */
  {
    "widen_ssumv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s8\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_widen_ssumv8qi3,
    &operand_data[1407],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1007 */
  {
    "widen_ssumv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s16\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_widen_ssumv4hi3,
    &operand_data[1410],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1007 */
  {
    "widen_ssumv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s32\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_widen_ssumv2si3,
    &operand_data[1413],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1017 */
  {
    "widen_usumv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u8\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_widen_usumv8qi3,
    &operand_data[1407],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1017 */
  {
    "widen_usumv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u16\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_widen_usumv4hi3,
    &operand_data[1410],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1017 */
  {
    "widen_usumv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u32\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_widen_usumv2si3,
    &operand_data[1413],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1095 */
  {
    "quad_halves_plusv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_plusv4si,
    &operand_data[1416],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1095 */
  {
    "quad_halves_sminv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_sminv4si,
    &operand_data[1416],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1095 */
  {
    "quad_halves_smaxv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_smaxv4si,
    &operand_data[1416],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1095 */
  {
    "quad_halves_uminv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_uminv4si,
    &operand_data[1416],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1095 */
  {
    "quad_halves_umaxv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_umaxv4si,
    &operand_data[1416],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1110 */
  {
    "quad_halves_plusv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_plusv4sf,
    &operand_data[1418],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1110 */
  {
    "quad_halves_sminv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_sminv4sf,
    &operand_data[1418],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1110 */
  {
    "quad_halves_smaxv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_smaxv4sf,
    &operand_data[1418],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1125 */
  {
    "quad_halves_plusv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_plusv8hi,
    &operand_data[1420],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1125 */
  {
    "quad_halves_sminv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_sminv8hi,
    &operand_data[1420],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1125 */
  {
    "quad_halves_smaxv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_smaxv8hi,
    &operand_data[1420],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1125 */
  {
    "quad_halves_uminv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_uminv8hi,
    &operand_data[1420],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1125 */
  {
    "quad_halves_umaxv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_umaxv8hi,
    &operand_data[1420],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1142 */
  {
    "quad_halves_plusv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_plusv16qi,
    &operand_data[1422],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1142 */
  {
    "quad_halves_sminv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_sminv16qi,
    &operand_data[1422],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1142 */
  {
    "quad_halves_smaxv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_smaxv16qi,
    &operand_data[1422],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1142 */
  {
    "quad_halves_uminv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_uminv16qi,
    &operand_data[1422],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1142 */
  {
    "quad_halves_umaxv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_quad_halves_umaxv16qi,
    &operand_data[1422],
    2,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1167 */
  {
    "neon_move_lo_quad_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_996 },
#else
    { 0, 0, output_996 },
#endif
    (insn_gen_fn) gen_neon_move_lo_quad_v2di,
    &operand_data[1424],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1167 */
  {
    "neon_move_lo_quad_v2df",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_997 },
#else
    { 0, 0, output_997 },
#endif
    (insn_gen_fn) gen_neon_move_lo_quad_v2df,
    &operand_data[1427],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1167 */
  {
    "neon_move_lo_quad_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_998 },
#else
    { 0, 0, output_998 },
#endif
    (insn_gen_fn) gen_neon_move_lo_quad_v16qi,
    &operand_data[1430],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1167 */
  {
    "neon_move_lo_quad_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_999 },
#else
    { 0, 0, output_999 },
#endif
    (insn_gen_fn) gen_neon_move_lo_quad_v8hi,
    &operand_data[1433],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1167 */
  {
    "neon_move_lo_quad_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1000 },
#else
    { 0, 0, output_1000 },
#endif
    (insn_gen_fn) gen_neon_move_lo_quad_v4si,
    &operand_data[1436],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1167 */
  {
    "neon_move_lo_quad_v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1001 },
#else
    { 0, 0, output_1001 },
#endif
    (insn_gen_fn) gen_neon_move_lo_quad_v4sf,
    &operand_data[1439],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1187 */
  {
    "neon_move_hi_quad_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1002 },
#else
    { 0, 0, output_1002 },
#endif
    (insn_gen_fn) gen_neon_move_hi_quad_v2di,
    &operand_data[1442],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1187 */
  {
    "neon_move_hi_quad_v2df",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1003 },
#else
    { 0, 0, output_1003 },
#endif
    (insn_gen_fn) gen_neon_move_hi_quad_v2df,
    &operand_data[1445],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1187 */
  {
    "neon_move_hi_quad_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1004 },
#else
    { 0, 0, output_1004 },
#endif
    (insn_gen_fn) gen_neon_move_hi_quad_v16qi,
    &operand_data[1448],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1187 */
  {
    "neon_move_hi_quad_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1005 },
#else
    { 0, 0, output_1005 },
#endif
    (insn_gen_fn) gen_neon_move_hi_quad_v8hi,
    &operand_data[1451],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1187 */
  {
    "neon_move_hi_quad_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1006 },
#else
    { 0, 0, output_1006 },
#endif
    (insn_gen_fn) gen_neon_move_hi_quad_v4si,
    &operand_data[1454],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1187 */
  {
    "neon_move_hi_quad_v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1007 },
#else
    { 0, 0, output_1007 },
#endif
    (insn_gen_fn) gen_neon_move_hi_quad_v4sf,
    &operand_data[1457],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:1271 */
  {
    "reduc_splus_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i64\t%e0, %e1, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_reduc_splus_v2di,
    &operand_data[1293],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1391 */
  {
    "neon_vpadd_internalv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadd_internalv8qi,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1391 */
  {
    "neon_vpadd_internalv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadd_internalv4hi,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1391 */
  {
    "neon_vpadd_internalv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadd_internalv2si,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1391 */
  {
    "neon_vpadd_internalv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadd_internalv2sf,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1407 */
  {
    "neon_vpsminv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpsminv8qi,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1407 */
  {
    "neon_vpsminv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpsminv4hi,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1407 */
  {
    "neon_vpsminv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpsminv2si,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1407 */
  {
    "neon_vpsminv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpsminv2sf,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1421 */
  {
    "neon_vpsmaxv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpsmaxv8qi,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1421 */
  {
    "neon_vpsmaxv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpsmaxv4hi,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1421 */
  {
    "neon_vpsmaxv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpsmaxv2si,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1421 */
  {
    "neon_vpsmaxv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpsmaxv2sf,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1435 */
  {
    "neon_vpuminv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpuminv8qi,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1435 */
  {
    "neon_vpuminv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpuminv4hi,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1435 */
  {
    "neon_vpuminv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpuminv2si,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1446 */
  {
    "neon_vpumaxv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpumaxv8qi,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1446 */
  {
    "neon_vpumaxv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpumaxv4hi,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1446 */
  {
    "neon_vpumaxv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpumaxv2si,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1465 */
  {
    "*ss_addv8qi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1465 */
  {
    "*ss_addv4hi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1465 */
  {
    "*ss_addv2si_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1465 */
  {
    "*ss_addv2sf_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1474 */
  {
    "*us_addv8qi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1474 */
  {
    "*us_addv4hi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1474 */
  {
    "*us_addv2si_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1474 */
  {
    "*us_addv2sf_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1483 */
  {
    "*ss_subv8qi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1483 */
  {
    "*ss_subv4hi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1483 */
  {
    "*ss_subv2si_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1483 */
  {
    "*ss_subv2sf_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1492 */
  {
    "*us_subv8qi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1492 */
  {
    "*us_subv4hi_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1492 */
  {
    "*us_subv2si_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1492 */
  {
    "*us_subv2sf_neon",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vaddv8qi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv8qi_unspec,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vaddv16qi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv16qi_unspec,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vaddv4hi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv4hi_unspec,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vaddv8hi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv8hi_unspec,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vaddv2si_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv2si_unspec,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vaddv4si_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv4si_unspec,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vaddv2sf_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv2sf_unspec,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vaddv4sf_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv4sf_unspec,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vadddi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vadddi_unspec,
    &operand_data[1460],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1695 */
  {
    "neon_vaddv2di_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv2di_unspec,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1714 */
  {
    "neon_vaddlv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.%T3%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddlv8qi,
    &operand_data[1463],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1714 */
  {
    "neon_vaddlv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.%T3%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddlv4hi,
    &operand_data[1467],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1714 */
  {
    "neon_vaddlv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.%T3%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddlv2si,
    &operand_data[1471],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1725 */
  {
    "neon_vaddwv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.%T3%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddwv8qi,
    &operand_data[1475],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1725 */
  {
    "neon_vaddwv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.%T3%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddwv4hi,
    &operand_data[1479],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1725 */
  {
    "neon_vaddwv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.%T3%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddwv2si,
    &operand_data[1483],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1738 */
  {
    "neon_vhaddv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3hadd.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhaddv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1738 */
  {
    "neon_vhaddv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3hadd.%T3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhaddv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1738 */
  {
    "neon_vhaddv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3hadd.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhaddv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1738 */
  {
    "neon_vhaddv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3hadd.%T3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhaddv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1738 */
  {
    "neon_vhaddv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3hadd.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhaddv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1738 */
  {
    "neon_vhaddv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3hadd.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhaddv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1749 */
  {
    "neon_vqaddv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqaddv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1749 */
  {
    "neon_vqaddv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.%T3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqaddv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1749 */
  {
    "neon_vqaddv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqaddv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1749 */
  {
    "neon_vqaddv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.%T3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqaddv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1749 */
  {
    "neon_vqaddv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqaddv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1749 */
  {
    "neon_vqaddv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqaddv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1749 */
  {
    "neon_vqadddi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.%T3%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqadddi,
    &operand_data[1511],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1749 */
  {
    "neon_vqaddv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.%T3%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqaddv2di,
    &operand_data[1515],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1760 */
  {
    "neon_vaddhnv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3addhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddhnv8hi,
    &operand_data[1519],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1760 */
  {
    "neon_vaddhnv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3addhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddhnv4si,
    &operand_data[1523],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1760 */
  {
    "neon_vaddhnv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3addhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddhnv2di,
    &operand_data[1527],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1773 */
  {
    "neon_vmulv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.%F3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmulv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1773 */
  {
    "neon_vmulv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.%F3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmulv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1773 */
  {
    "neon_vmulv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.%F3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmulv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1773 */
  {
    "neon_vmulv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.%F3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmulv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1773 */
  {
    "neon_vmulv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.%F3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmulv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1773 */
  {
    "neon_vmulv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.%F3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmulv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1773 */
  {
    "neon_vmulv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.%F3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmulv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1773 */
  {
    "neon_vmulv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.%F3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmulv4sf,
    &operand_data[1535],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1815 */
  {
    "neon_vmlav8qi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav8qi_unspec,
    &operand_data[1302],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1815 */
  {
    "neon_vmlav16qi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav16qi_unspec,
    &operand_data[1306],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1815 */
  {
    "neon_vmlav4hi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav4hi_unspec,
    &operand_data[1310],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1815 */
  {
    "neon_vmlav8hi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav8hi_unspec,
    &operand_data[1314],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1815 */
  {
    "neon_vmlav2si_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav2si_unspec,
    &operand_data[1318],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1815 */
  {
    "neon_vmlav4si_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav4si_unspec,
    &operand_data[1322],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1815 */
  {
    "neon_vmlav2sf_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav2sf_unspec,
    &operand_data[1326],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1815 */
  {
    "neon_vmlav4sf_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav4sf_unspec,
    &operand_data[1330],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1815 */
  {
    "neon_vmlav2di_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i64\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav2di_unspec,
    &operand_data[1334],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1838 */
  {
    "neon_vmlalv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.%T4%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlalv8qi,
    &operand_data[1539],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1838 */
  {
    "neon_vmlalv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.%T4%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlalv4hi,
    &operand_data[1544],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1838 */
  {
    "neon_vmlalv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.%T4%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlalv2si,
    &operand_data[1549],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1872 */
  {
    "neon_vmlsv8qi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv8qi_unspec,
    &operand_data[1302],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1872 */
  {
    "neon_vmlsv16qi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv16qi_unspec,
    &operand_data[1306],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1872 */
  {
    "neon_vmlsv4hi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv4hi_unspec,
    &operand_data[1310],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1872 */
  {
    "neon_vmlsv8hi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv8hi_unspec,
    &operand_data[1314],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1872 */
  {
    "neon_vmlsv2si_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv2si_unspec,
    &operand_data[1318],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1872 */
  {
    "neon_vmlsv4si_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv4si_unspec,
    &operand_data[1322],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1872 */
  {
    "neon_vmlsv2sf_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv2sf_unspec,
    &operand_data[1326],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1872 */
  {
    "neon_vmlsv4sf_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv4sf_unspec,
    &operand_data[1330],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1872 */
  {
    "neon_vmlsv2di_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i64\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv2di_unspec,
    &operand_data[1334],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1896 */
  {
    "neon_vmlslv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.%T4%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlslv8qi,
    &operand_data[1539],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1896 */
  {
    "neon_vmlslv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.%T4%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlslv4hi,
    &operand_data[1544],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1896 */
  {
    "neon_vmlslv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.%T4%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlslv2si,
    &operand_data[1549],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1911 */
  {
    "neon_vqdmulhv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3dmulh.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmulhv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1911 */
  {
    "neon_vqdmulhv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3dmulh.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmulhv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1911 */
  {
    "neon_vqdmulhv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3dmulh.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmulhv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1911 */
  {
    "neon_vqdmulhv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3dmulh.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmulhv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1929 */
  {
    "neon_vqdmlalv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlal.s16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmlalv4hi,
    &operand_data[1544],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1929 */
  {
    "neon_vqdmlalv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlal.s32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmlalv2si,
    &operand_data[1549],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1944 */
  {
    "neon_vqdmlslv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsl.s16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmlslv4hi,
    &operand_data[1544],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1944 */
  {
    "neon_vqdmlslv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsl.s32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmlslv2si,
    &operand_data[1549],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1959 */
  {
    "neon_vmullv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.%T3%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmullv8qi,
    &operand_data[1463],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1959 */
  {
    "neon_vmullv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.%T3%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmullv4hi,
    &operand_data[1467],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1959 */
  {
    "neon_vmullv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.%T3%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmullv2si,
    &operand_data[1471],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1973 */
  {
    "neon_vqdmullv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmull.s16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmullv4hi,
    &operand_data[1467],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:1973 */
  {
    "neon_vqdmullv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmull.s32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmullv2si,
    &operand_data[1471],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubv8qi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv8qi_unspec,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubv16qi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv16qi_unspec,
    &operand_data[1272],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubv4hi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv4hi_unspec,
    &operand_data[1275],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubv8hi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv8hi_unspec,
    &operand_data[1278],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubv2si_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv2si_unspec,
    &operand_data[1281],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubv4si_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv4si_unspec,
    &operand_data[1284],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubv2sf_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv2sf_unspec,
    &operand_data[1287],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubv4sf_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv4sf_unspec,
    &operand_data[1290],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubdi_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubdi_unspec,
    &operand_data[1460],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2004 */
  {
    "neon_vsubv2di_unspec",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv2di_unspec,
    &operand_data[1293],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2019 */
  {
    "neon_vsublv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.%T3%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsublv8qi,
    &operand_data[1463],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2019 */
  {
    "neon_vsublv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.%T3%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsublv4hi,
    &operand_data[1467],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2019 */
  {
    "neon_vsublv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.%T3%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsublv2si,
    &operand_data[1471],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2030 */
  {
    "neon_vsubwv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.%T3%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubwv8qi,
    &operand_data[1475],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2030 */
  {
    "neon_vsubwv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.%T3%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubwv4hi,
    &operand_data[1479],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2030 */
  {
    "neon_vsubwv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.%T3%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubwv2si,
    &operand_data[1483],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2041 */
  {
    "neon_vqsubv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqsubv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2041 */
  {
    "neon_vqsubv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.%T3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqsubv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2041 */
  {
    "neon_vqsubv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqsubv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2041 */
  {
    "neon_vqsubv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.%T3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqsubv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2041 */
  {
    "neon_vqsubv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqsubv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2041 */
  {
    "neon_vqsubv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqsubv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2041 */
  {
    "neon_vqsubdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.%T3%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqsubdi,
    &operand_data[1511],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2041 */
  {
    "neon_vqsubv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.%T3%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqsubv2di,
    &operand_data[1515],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2052 */
  {
    "neon_vhsubv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhsubv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2052 */
  {
    "neon_vhsubv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.%T3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhsubv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2052 */
  {
    "neon_vhsubv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhsubv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2052 */
  {
    "neon_vhsubv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.%T3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhsubv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2052 */
  {
    "neon_vhsubv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhsubv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2052 */
  {
    "neon_vhsubv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vhsubv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2063 */
  {
    "neon_vsubhnv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3subhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubhnv8hi,
    &operand_data[1519],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2063 */
  {
    "neon_vsubhnv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3subhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubhnv4si,
    &operand_data[1523],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2063 */
  {
    "neon_vsubhnv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3subhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubhnv2di,
    &operand_data[1527],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2074 */
  {
    "neon_vceqv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1154 },
#else
    { 0, output_1154, 0 },
#endif
    (insn_gen_fn) gen_neon_vceqv8qi,
    &operand_data[1554],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2074 */
  {
    "neon_vceqv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1155 },
#else
    { 0, output_1155, 0 },
#endif
    (insn_gen_fn) gen_neon_vceqv16qi,
    &operand_data[1558],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2074 */
  {
    "neon_vceqv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1156 },
#else
    { 0, output_1156, 0 },
#endif
    (insn_gen_fn) gen_neon_vceqv4hi,
    &operand_data[1562],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2074 */
  {
    "neon_vceqv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1157 },
#else
    { 0, output_1157, 0 },
#endif
    (insn_gen_fn) gen_neon_vceqv8hi,
    &operand_data[1566],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2074 */
  {
    "neon_vceqv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1158 },
#else
    { 0, output_1158, 0 },
#endif
    (insn_gen_fn) gen_neon_vceqv2si,
    &operand_data[1570],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2074 */
  {
    "neon_vceqv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1159 },
#else
    { 0, output_1159, 0 },
#endif
    (insn_gen_fn) gen_neon_vceqv4si,
    &operand_data[1574],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2074 */
  {
    "neon_vceqv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1160 },
#else
    { 0, output_1160, 0 },
#endif
    (insn_gen_fn) gen_neon_vceqv2sf,
    &operand_data[1578],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2074 */
  {
    "neon_vceqv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1161 },
#else
    { 0, output_1161, 0 },
#endif
    (insn_gen_fn) gen_neon_vceqv4sf,
    &operand_data[1582],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2093 */
  {
    "neon_vcgev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1162 },
#else
    { 0, output_1162, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgev8qi,
    &operand_data[1554],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2093 */
  {
    "neon_vcgev16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1163 },
#else
    { 0, output_1163, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgev16qi,
    &operand_data[1558],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2093 */
  {
    "neon_vcgev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1164 },
#else
    { 0, output_1164, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgev4hi,
    &operand_data[1562],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2093 */
  {
    "neon_vcgev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1165 },
#else
    { 0, output_1165, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgev8hi,
    &operand_data[1566],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2093 */
  {
    "neon_vcgev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1166 },
#else
    { 0, output_1166, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgev2si,
    &operand_data[1570],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2093 */
  {
    "neon_vcgev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1167 },
#else
    { 0, output_1167, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgev4si,
    &operand_data[1574],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2093 */
  {
    "neon_vcgev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1168 },
#else
    { 0, output_1168, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgev2sf,
    &operand_data[1578],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2093 */
  {
    "neon_vcgev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1169 },
#else
    { 0, output_1169, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgev4sf,
    &operand_data[1582],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2112 */
  {
    "neon_vcgtv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1170 },
#else
    { 0, output_1170, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgtv8qi,
    &operand_data[1554],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2112 */
  {
    "neon_vcgtv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1171 },
#else
    { 0, output_1171, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgtv16qi,
    &operand_data[1558],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2112 */
  {
    "neon_vcgtv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1172 },
#else
    { 0, output_1172, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgtv4hi,
    &operand_data[1562],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2112 */
  {
    "neon_vcgtv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1173 },
#else
    { 0, output_1173, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgtv8hi,
    &operand_data[1566],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2112 */
  {
    "neon_vcgtv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1174 },
#else
    { 0, output_1174, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgtv2si,
    &operand_data[1570],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2112 */
  {
    "neon_vcgtv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1175 },
#else
    { 0, output_1175, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgtv4si,
    &operand_data[1574],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2112 */
  {
    "neon_vcgtv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1176 },
#else
    { 0, output_1176, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgtv2sf,
    &operand_data[1578],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2112 */
  {
    "neon_vcgtv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1177 },
#else
    { 0, output_1177, 0 },
#endif
    (insn_gen_fn) gen_neon_vcgtv4sf,
    &operand_data[1582],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2134 */
  {
    "neon_vclev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcle.%T3%#8\t%P0, %P1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclev8qi,
    &operand_data[1586],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2134 */
  {
    "neon_vclev16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcle.%T3%#8\t%q0, %q1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclev16qi,
    &operand_data[1590],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2134 */
  {
    "neon_vclev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcle.%T3%#16\t%P0, %P1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclev4hi,
    &operand_data[1594],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2134 */
  {
    "neon_vclev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcle.%T3%#16\t%q0, %q1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclev8hi,
    &operand_data[1598],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2134 */
  {
    "neon_vclev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcle.%T3%#32\t%P0, %P1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclev2si,
    &operand_data[1602],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2134 */
  {
    "neon_vclev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcle.%T3%#32\t%q0, %q1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclev4si,
    &operand_data[1606],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2134 */
  {
    "neon_vclev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcle.%T3%#32\t%P0, %P1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclev2sf,
    &operand_data[1610],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2134 */
  {
    "neon_vclev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcle.%T3%#32\t%q0, %q1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclev4sf,
    &operand_data[1614],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2151 */
  {
    "neon_vcltv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclt.%T3%#8\t%P0, %P1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcltv8qi,
    &operand_data[1586],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2151 */
  {
    "neon_vcltv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclt.%T3%#8\t%q0, %q1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcltv16qi,
    &operand_data[1590],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2151 */
  {
    "neon_vcltv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclt.%T3%#16\t%P0, %P1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcltv4hi,
    &operand_data[1594],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2151 */
  {
    "neon_vcltv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclt.%T3%#16\t%q0, %q1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcltv8hi,
    &operand_data[1598],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2151 */
  {
    "neon_vcltv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclt.%T3%#32\t%P0, %P1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcltv2si,
    &operand_data[1602],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2151 */
  {
    "neon_vcltv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclt.%T3%#32\t%q0, %q1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcltv4si,
    &operand_data[1606],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2151 */
  {
    "neon_vcltv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclt.%T3%#32\t%P0, %P1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcltv2sf,
    &operand_data[1610],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2151 */
  {
    "neon_vcltv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclt.%T3%#32\t%q0, %q1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcltv4sf,
    &operand_data[1614],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2168 */
  {
    "neon_vcagev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcagev2sf,
    &operand_data[1618],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2168 */
  {
    "neon_vcagev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcagev4sf,
    &operand_data[1622],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2182 */
  {
    "neon_vcagtv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcagtv2sf,
    &operand_data[1618],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2182 */
  {
    "neon_vcagtv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcagtv4sf,
    &operand_data[1622],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2196 */
  {
    "neon_vtstv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtstv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2196 */
  {
    "neon_vtstv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtstv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2196 */
  {
    "neon_vtstv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtstv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2196 */
  {
    "neon_vtstv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtstv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2196 */
  {
    "neon_vtstv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtstv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2196 */
  {
    "neon_vtstv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtstv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2207 */
  {
    "neon_vabdv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2207 */
  {
    "neon_vabdv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.%T3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2207 */
  {
    "neon_vabdv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2207 */
  {
    "neon_vabdv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.%T3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2207 */
  {
    "neon_vabdv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2207 */
  {
    "neon_vabdv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2207 */
  {
    "neon_vabdv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2207 */
  {
    "neon_vabdv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdv4sf,
    &operand_data[1535],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2223 */
  {
    "neon_vabdlv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.%T3%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdlv8qi,
    &operand_data[1463],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2223 */
  {
    "neon_vabdlv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.%T3%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdlv4hi,
    &operand_data[1467],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2223 */
  {
    "neon_vabdlv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.%T3%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabdlv2si,
    &operand_data[1471],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2234 */
  {
    "neon_vabav8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.%T4%#8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabav8qi,
    &operand_data[1626],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2234 */
  {
    "neon_vabav16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.%T4%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabav16qi,
    &operand_data[1631],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2234 */
  {
    "neon_vabav4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.%T4%#16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabav4hi,
    &operand_data[1636],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2234 */
  {
    "neon_vabav8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.%T4%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabav8hi,
    &operand_data[1641],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2234 */
  {
    "neon_vabav2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.%T4%#32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabav2si,
    &operand_data[1646],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2234 */
  {
    "neon_vabav4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.%T4%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabav4si,
    &operand_data[1651],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2248 */
  {
    "neon_vabalv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.%T4%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabalv8qi,
    &operand_data[1539],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2248 */
  {
    "neon_vabalv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.%T4%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabalv4hi,
    &operand_data[1544],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2248 */
  {
    "neon_vabalv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.%T4%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabalv2si,
    &operand_data[1549],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2260 */
  {
    "neon_vmaxv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmaxv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2260 */
  {
    "neon_vmaxv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%T3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmaxv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2260 */
  {
    "neon_vmaxv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmaxv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2260 */
  {
    "neon_vmaxv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%T3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmaxv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2260 */
  {
    "neon_vmaxv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmaxv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2260 */
  {
    "neon_vmaxv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmaxv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2260 */
  {
    "neon_vmaxv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmaxv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2260 */
  {
    "neon_vmaxv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmaxv4sf,
    &operand_data[1535],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2276 */
  {
    "neon_vminv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vminv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2276 */
  {
    "neon_vminv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%T3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vminv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2276 */
  {
    "neon_vminv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vminv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2276 */
  {
    "neon_vminv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%T3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vminv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2276 */
  {
    "neon_vminv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vminv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2276 */
  {
    "neon_vminv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vminv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2276 */
  {
    "neon_vminv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vminv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2276 */
  {
    "neon_vminv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vminv4sf,
    &operand_data[1535],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2304 */
  {
    "neon_vpaddlv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.%T2%#8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddlv8qi,
    &operand_data[1656],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2304 */
  {
    "neon_vpaddlv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.%T2%#8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddlv16qi,
    &operand_data[1659],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2304 */
  {
    "neon_vpaddlv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.%T2%#16\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddlv4hi,
    &operand_data[1662],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2304 */
  {
    "neon_vpaddlv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.%T2%#16\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddlv8hi,
    &operand_data[1665],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2304 */
  {
    "neon_vpaddlv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.%T2%#32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddlv2si,
    &operand_data[1668],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2304 */
  {
    "neon_vpaddlv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.%T2%#32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddlv4si,
    &operand_data[1671],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2315 */
  {
    "neon_vpadalv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.%T3%#8\t%P0, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadalv8qi,
    &operand_data[1674],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2315 */
  {
    "neon_vpadalv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.%T3%#8\t%q0, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadalv16qi,
    &operand_data[1678],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2315 */
  {
    "neon_vpadalv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.%T3%#16\t%P0, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadalv4hi,
    &operand_data[1682],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2315 */
  {
    "neon_vpadalv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.%T3%#16\t%q0, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadalv8hi,
    &operand_data[1686],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2315 */
  {
    "neon_vpadalv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.%T3%#32\t%P0, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadalv2si,
    &operand_data[1690],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2315 */
  {
    "neon_vpadalv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.%T3%#32\t%q0, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpadalv4si,
    &operand_data[1694],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2327 */
  {
    "neon_vpmaxv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpmaxv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2327 */
  {
    "neon_vpmaxv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpmaxv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2327 */
  {
    "neon_vpmaxv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpmaxv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2327 */
  {
    "neon_vpmaxv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpmaxv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2342 */
  {
    "neon_vpminv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpminv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2342 */
  {
    "neon_vpminv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpminv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2342 */
  {
    "neon_vpminv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpminv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2342 */
  {
    "neon_vpminv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpminv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2357 */
  {
    "neon_vrecpsv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecps.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrecpsv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2357 */
  {
    "neon_vrecpsv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecps.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrecpsv4sf,
    &operand_data[1535],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2371 */
  {
    "neon_vrsqrtsv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrts.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrsqrtsv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2371 */
  {
    "neon_vrsqrtsv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrts.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrsqrtsv4sf,
    &operand_data[1535],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2395 */
  {
    "neon_vqabsv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqabsv8qi,
    &operand_data[1698],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2395 */
  {
    "neon_vqabsv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqabsv16qi,
    &operand_data[1701],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2395 */
  {
    "neon_vqabsv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s16\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqabsv4hi,
    &operand_data[1704],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2395 */
  {
    "neon_vqabsv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s16\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqabsv8hi,
    &operand_data[1707],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2395 */
  {
    "neon_vqabsv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqabsv2si,
    &operand_data[1710],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2395 */
  {
    "neon_vqabsv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqabsv4si,
    &operand_data[1713],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2415 */
  {
    "neon_vqnegv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqnegv8qi,
    &operand_data[1698],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2415 */
  {
    "neon_vqnegv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqnegv16qi,
    &operand_data[1701],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2415 */
  {
    "neon_vqnegv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s16\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqnegv4hi,
    &operand_data[1704],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2415 */
  {
    "neon_vqnegv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s16\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqnegv8hi,
    &operand_data[1707],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2415 */
  {
    "neon_vqnegv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqnegv2si,
    &operand_data[1710],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2415 */
  {
    "neon_vqnegv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqnegv4si,
    &operand_data[1713],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2425 */
  {
    "neon_vclsv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclsv8qi,
    &operand_data[1698],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2425 */
  {
    "neon_vclsv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclsv16qi,
    &operand_data[1701],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2425 */
  {
    "neon_vclsv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s16\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclsv4hi,
    &operand_data[1704],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2425 */
  {
    "neon_vclsv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s16\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclsv8hi,
    &operand_data[1707],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2425 */
  {
    "neon_vclsv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclsv2si,
    &operand_data[1710],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2425 */
  {
    "neon_vclsv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclsv4si,
    &operand_data[1713],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2435 */
  {
    "clzv8qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_clzv8qi2,
    &operand_data[1269],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2435 */
  {
    "clzv16qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_clzv16qi2,
    &operand_data[1272],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2435 */
  {
    "clzv4hi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i16\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_clzv4hi2,
    &operand_data[1275],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2435 */
  {
    "clzv8hi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i16\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_clzv8hi2,
    &operand_data[1278],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2435 */
  {
    "clzv2si2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_clzv2si2,
    &operand_data[1281],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2435 */
  {
    "clzv4si2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_clzv4si2,
    &operand_data[1284],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2453 */
  {
    "popcountv8qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcnt.8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_popcountv8qi2,
    &operand_data[1269],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2453 */
  {
    "popcountv16qi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcnt.8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_popcountv16qi2,
    &operand_data[1272],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2471 */
  {
    "neon_vrecpev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.u32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrecpev2si,
    &operand_data[1710],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2471 */
  {
    "neon_vrecpev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.f32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrecpev2sf,
    &operand_data[1716],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2471 */
  {
    "neon_vrecpev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.u32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrecpev4si,
    &operand_data[1713],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2471 */
  {
    "neon_vrecpev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.f32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrecpev4sf,
    &operand_data[1719],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2484 */
  {
    "neon_vrsqrtev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.u32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrsqrtev2si,
    &operand_data[1710],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2484 */
  {
    "neon_vrsqrtev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.f32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrsqrtev2sf,
    &operand_data[1716],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2484 */
  {
    "neon_vrsqrtev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.u32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrsqrtev4si,
    &operand_data[1713],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2484 */
  {
    "neon_vrsqrtev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.f32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrsqrtev4sf,
    &operand_data[1719],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2507 */
  {
    "neon_vget_lanev8qi_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1298 },
#else
    { 0, 0, output_1298 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev8qi_sext_internal,
    &operand_data[1722],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2507 */
  {
    "neon_vget_lanev4hi_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1299 },
#else
    { 0, 0, output_1299 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev4hi_sext_internal,
    &operand_data[1725],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2507 */
  {
    "neon_vget_lanev2si_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1300 },
#else
    { 0, 0, output_1300 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev2si_sext_internal,
    &operand_data[1248],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2507 */
  {
    "neon_vget_lanev2sf_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1301 },
#else
    { 0, 0, output_1301 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev2sf_sext_internal,
    &operand_data[1728],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2527 */
  {
    "neon_vget_lanev8qi_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1302 },
#else
    { 0, 0, output_1302 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev8qi_zext_internal,
    &operand_data[1722],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2527 */
  {
    "neon_vget_lanev4hi_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1303 },
#else
    { 0, 0, output_1303 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev4hi_zext_internal,
    &operand_data[1725],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2527 */
  {
    "neon_vget_lanev2si_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1304 },
#else
    { 0, 0, output_1304 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev2si_zext_internal,
    &operand_data[1248],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2527 */
  {
    "neon_vget_lanev2sf_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1305 },
#else
    { 0, 0, output_1305 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev2sf_zext_internal,
    &operand_data[1728],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2547 */
  {
    "neon_vget_lanev16qi_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1306 },
#else
    { 0, 0, output_1306 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev16qi_sext_internal,
    &operand_data[1731],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2547 */
  {
    "neon_vget_lanev8hi_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1307 },
#else
    { 0, 0, output_1307 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev8hi_sext_internal,
    &operand_data[1734],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2547 */
  {
    "neon_vget_lanev4si_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1308 },
#else
    { 0, 0, output_1308 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev4si_sext_internal,
    &operand_data[1260],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2547 */
  {
    "neon_vget_lanev4sf_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1309 },
#else
    { 0, 0, output_1309 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev4sf_sext_internal,
    &operand_data[1737],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2575 */
  {
    "neon_vget_lanev16qi_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1310 },
#else
    { 0, 0, output_1310 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev16qi_zext_internal,
    &operand_data[1731],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2575 */
  {
    "neon_vget_lanev8hi_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1311 },
#else
    { 0, 0, output_1311 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev8hi_zext_internal,
    &operand_data[1734],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2575 */
  {
    "neon_vget_lanev4si_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1312 },
#else
    { 0, 0, output_1312 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev4si_zext_internal,
    &operand_data[1260],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2575 */
  {
    "neon_vget_lanev4sf_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1313 },
#else
    { 0, 0, output_1313 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev4sf_zext_internal,
    &operand_data[1737],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2717 */
  {
    "neon_vdup_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup%?.8\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_nv8qi,
    &operand_data[1206],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2717 */
  {
    "neon_vdup_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup%?.16\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_nv4hi,
    &operand_data[1210],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2717 */
  {
    "neon_vdup_nv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup%?.8\t%q0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_nv16qi,
    &operand_data[1222],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2717 */
  {
    "neon_vdup_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup%?.16\t%q0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_nv8hi,
    &operand_data[1226],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2727 */
  {
    "neon_vdup_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1318 },
#else
    { 0, output_1318, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_nv2si,
    &operand_data[1740],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2727 */
  {
    "neon_vdup_nv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1319 },
#else
    { 0, output_1319, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_nv2sf,
    &operand_data[1742],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2727 */
  {
    "neon_vdup_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1320 },
#else
    { 0, output_1320, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_nv4si,
    &operand_data[1744],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2727 */
  {
    "neon_vdup_nv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1321 },
#else
    { 0, output_1321, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_nv4sf,
    &operand_data[1746],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2749 */
  {
    "neon_vdup_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1322 },
#else
    { 0, output_1322, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_nv2di,
    &operand_data[1748],
    2,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2761 */
  {
    "neon_vdup_lanev8qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1323 },
#else
    { 0, 0, output_1323 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev8qi_internal,
    &operand_data[1698],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2761 */
  {
    "neon_vdup_lanev16qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1324 },
#else
    { 0, 0, output_1324 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev16qi_internal,
    &operand_data[1750],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2761 */
  {
    "neon_vdup_lanev4hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1325 },
#else
    { 0, 0, output_1325 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev4hi_internal,
    &operand_data[1704],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2761 */
  {
    "neon_vdup_lanev8hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1326 },
#else
    { 0, 0, output_1326 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev8hi_internal,
    &operand_data[1753],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2761 */
  {
    "neon_vdup_lanev2si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1327 },
#else
    { 0, 0, output_1327 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev2si_internal,
    &operand_data[1710],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2761 */
  {
    "neon_vdup_lanev4si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1328 },
#else
    { 0, 0, output_1328 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev4si_internal,
    &operand_data[1756],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2761 */
  {
    "neon_vdup_lanev2sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1329 },
#else
    { 0, 0, output_1329 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev2sf_internal,
    &operand_data[1716],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2761 */
  {
    "neon_vdup_lanev4sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1330 },
#else
    { 0, 0, output_1330 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev4sf_internal,
    &operand_data[1759],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2835 */
  {
    "neon_vcombinev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1331 },
#else
    { 0, 0, output_1331 },
#endif
    (insn_gen_fn) gen_neon_vcombinev8qi,
    &operand_data[1762],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2835 */
  {
    "neon_vcombinev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1332 },
#else
    { 0, 0, output_1332 },
#endif
    (insn_gen_fn) gen_neon_vcombinev4hi,
    &operand_data[1765],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2835 */
  {
    "neon_vcombinev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1333 },
#else
    { 0, 0, output_1333 },
#endif
    (insn_gen_fn) gen_neon_vcombinev2si,
    &operand_data[1768],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2835 */
  {
    "neon_vcombinev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1334 },
#else
    { 0, 0, output_1334 },
#endif
    (insn_gen_fn) gen_neon_vcombinev2sf,
    &operand_data[1771],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2835 */
  {
    "neon_vcombinedi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1335 },
#else
    { 0, 0, output_1335 },
#endif
    (insn_gen_fn) gen_neon_vcombinedi,
    &operand_data[1774],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2878 */
  {
    "neon_vget_highv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1336 },
#else
    { 0, 0, output_1336 },
#endif
    (insn_gen_fn) gen_neon_vget_highv16qi,
    &operand_data[1777],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2898 */
  {
    "neon_vget_highv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1337 },
#else
    { 0, 0, output_1337 },
#endif
    (insn_gen_fn) gen_neon_vget_highv8hi,
    &operand_data[1779],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2916 */
  {
    "neon_vget_highv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1338 },
#else
    { 0, 0, output_1338 },
#endif
    (insn_gen_fn) gen_neon_vget_highv4si,
    &operand_data[1416],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2933 */
  {
    "neon_vget_highv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1339 },
#else
    { 0, 0, output_1339 },
#endif
    (insn_gen_fn) gen_neon_vget_highv4sf,
    &operand_data[1418],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2950 */
  {
    "neon_vget_highv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1340 },
#else
    { 0, 0, output_1340 },
#endif
    (insn_gen_fn) gen_neon_vget_highv2di,
    &operand_data[1781],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2967 */
  {
    "neon_vget_lowv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1341 },
#else
    { 0, 0, output_1341 },
#endif
    (insn_gen_fn) gen_neon_vget_lowv16qi,
    &operand_data[1777],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2987 */
  {
    "neon_vget_lowv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1342 },
#else
    { 0, 0, output_1342 },
#endif
    (insn_gen_fn) gen_neon_vget_lowv8hi,
    &operand_data[1779],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3005 */
  {
    "neon_vget_lowv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1343 },
#else
    { 0, 0, output_1343 },
#endif
    (insn_gen_fn) gen_neon_vget_lowv4si,
    &operand_data[1416],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3022 */
  {
    "neon_vget_lowv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1344 },
#else
    { 0, 0, output_1344 },
#endif
    (insn_gen_fn) gen_neon_vget_lowv4sf,
    &operand_data[1418],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3039 */
  {
    "neon_vget_lowv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1345 },
#else
    { 0, 0, output_1345 },
#endif
    (insn_gen_fn) gen_neon_vget_lowv2di,
    &operand_data[1781],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3056 */
  {
    "neon_vcvtv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.%T2%#32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcvtv2sf,
    &operand_data[1783],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3056 */
  {
    "neon_vcvtv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.%T2%#32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcvtv4sf,
    &operand_data[1786],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3069 */
  {
    "neon_vcvtv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.%T2%#32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcvtv2si,
    &operand_data[1789],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3069 */
  {
    "neon_vcvtv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.%T2%#32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcvtv4si,
    &operand_data[1792],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3082 */
  {
    "neon_vcvt_nv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1350 },
#else
    { 0, 0, output_1350 },
#endif
    (insn_gen_fn) gen_neon_vcvt_nv2sf,
    &operand_data[1795],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3082 */
  {
    "neon_vcvt_nv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1351 },
#else
    { 0, 0, output_1351 },
#endif
    (insn_gen_fn) gen_neon_vcvt_nv4sf,
    &operand_data[1799],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3099 */
  {
    "neon_vcvt_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1352 },
#else
    { 0, 0, output_1352 },
#endif
    (insn_gen_fn) gen_neon_vcvt_nv2si,
    &operand_data[1803],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3099 */
  {
    "neon_vcvt_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1353 },
#else
    { 0, 0, output_1353 },
#endif
    (insn_gen_fn) gen_neon_vcvt_nv4si,
    &operand_data[1807],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3116 */
  {
    "neon_vmovnv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i16\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmovnv8hi,
    &operand_data[1811],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3116 */
  {
    "neon_vmovnv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i32\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmovnv4si,
    &operand_data[1814],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3116 */
  {
    "neon_vmovnv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i64\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmovnv2di,
    &operand_data[1817],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3126 */
  {
    "neon_vqmovnv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.%T2%#16\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqmovnv8hi,
    &operand_data[1811],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3126 */
  {
    "neon_vqmovnv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.%T2%#32\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqmovnv4si,
    &operand_data[1814],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3126 */
  {
    "neon_vqmovnv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.%T2%#64\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqmovnv2di,
    &operand_data[1817],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3136 */
  {
    "neon_vqmovunv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovun.s16\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqmovunv8hi,
    &operand_data[1811],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3136 */
  {
    "neon_vqmovunv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovun.s32\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqmovunv4si,
    &operand_data[1814],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3136 */
  {
    "neon_vqmovunv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovun.s64\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqmovunv2di,
    &operand_data[1817],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3146 */
  {
    "neon_vmovlv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.%T2%#8\t%q0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmovlv8qi,
    &operand_data[1820],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3146 */
  {
    "neon_vmovlv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.%T2%#16\t%q0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmovlv4hi,
    &operand_data[1823],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3146 */
  {
    "neon_vmovlv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.%T2%#32\t%q0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmovlv2si,
    &operand_data[1826],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3156 */
  {
    "neon_vmul_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1366 },
#else
    { 0, 0, output_1366 },
#endif
    (insn_gen_fn) gen_neon_vmul_lanev4hi,
    &operand_data[1829],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3156 */
  {
    "neon_vmul_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1367 },
#else
    { 0, 0, output_1367 },
#endif
    (insn_gen_fn) gen_neon_vmul_lanev2si,
    &operand_data[1834],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3156 */
  {
    "neon_vmul_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1368 },
#else
    { 0, 0, output_1368 },
#endif
    (insn_gen_fn) gen_neon_vmul_lanev2sf,
    &operand_data[1839],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3177 */
  {
    "neon_vmul_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1369 },
#else
    { 0, 0, output_1369 },
#endif
    (insn_gen_fn) gen_neon_vmul_lanev8hi,
    &operand_data[1844],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3177 */
  {
    "neon_vmul_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1370 },
#else
    { 0, 0, output_1370 },
#endif
    (insn_gen_fn) gen_neon_vmul_lanev4si,
    &operand_data[1849],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3177 */
  {
    "neon_vmul_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1371 },
#else
    { 0, 0, output_1371 },
#endif
    (insn_gen_fn) gen_neon_vmul_lanev4sf,
    &operand_data[1854],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3198 */
  {
    "neon_vmull_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1372 },
#else
    { 0, 0, output_1372 },
#endif
    (insn_gen_fn) gen_neon_vmull_lanev4hi,
    &operand_data[1859],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3198 */
  {
    "neon_vmull_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1373 },
#else
    { 0, 0, output_1373 },
#endif
    (insn_gen_fn) gen_neon_vmull_lanev2si,
    &operand_data[1864],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3217 */
  {
    "neon_vqdmull_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1374 },
#else
    { 0, 0, output_1374 },
#endif
    (insn_gen_fn) gen_neon_vqdmull_lanev4hi,
    &operand_data[1859],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3217 */
  {
    "neon_vqdmull_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1375 },
#else
    { 0, 0, output_1375 },
#endif
    (insn_gen_fn) gen_neon_vqdmull_lanev2si,
    &operand_data[1864],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3236 */
  {
    "neon_vqdmulh_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1376 },
#else
    { 0, 0, output_1376 },
#endif
    (insn_gen_fn) gen_neon_vqdmulh_lanev8hi,
    &operand_data[1844],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3236 */
  {
    "neon_vqdmulh_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1377 },
#else
    { 0, 0, output_1377 },
#endif
    (insn_gen_fn) gen_neon_vqdmulh_lanev4si,
    &operand_data[1849],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3255 */
  {
    "neon_vqdmulh_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1378 },
#else
    { 0, 0, output_1378 },
#endif
    (insn_gen_fn) gen_neon_vqdmulh_lanev4hi,
    &operand_data[1829],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3255 */
  {
    "neon_vqdmulh_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1379 },
#else
    { 0, 0, output_1379 },
#endif
    (insn_gen_fn) gen_neon_vqdmulh_lanev2si,
    &operand_data[1834],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3274 */
  {
    "neon_vmla_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1380 },
#else
    { 0, 0, output_1380 },
#endif
    (insn_gen_fn) gen_neon_vmla_lanev4hi,
    &operand_data[1869],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3274 */
  {
    "neon_vmla_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1381 },
#else
    { 0, 0, output_1381 },
#endif
    (insn_gen_fn) gen_neon_vmla_lanev2si,
    &operand_data[1875],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3274 */
  {
    "neon_vmla_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1382 },
#else
    { 0, 0, output_1382 },
#endif
    (insn_gen_fn) gen_neon_vmla_lanev2sf,
    &operand_data[1881],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3296 */
  {
    "neon_vmla_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1383 },
#else
    { 0, 0, output_1383 },
#endif
    (insn_gen_fn) gen_neon_vmla_lanev8hi,
    &operand_data[1887],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3296 */
  {
    "neon_vmla_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1384 },
#else
    { 0, 0, output_1384 },
#endif
    (insn_gen_fn) gen_neon_vmla_lanev4si,
    &operand_data[1893],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3296 */
  {
    "neon_vmla_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1385 },
#else
    { 0, 0, output_1385 },
#endif
    (insn_gen_fn) gen_neon_vmla_lanev4sf,
    &operand_data[1899],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3318 */
  {
    "neon_vmlal_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1386 },
#else
    { 0, 0, output_1386 },
#endif
    (insn_gen_fn) gen_neon_vmlal_lanev4hi,
    &operand_data[1905],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3318 */
  {
    "neon_vmlal_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1387 },
#else
    { 0, 0, output_1387 },
#endif
    (insn_gen_fn) gen_neon_vmlal_lanev2si,
    &operand_data[1911],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3338 */
  {
    "neon_vqdmlal_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1388 },
#else
    { 0, 0, output_1388 },
#endif
    (insn_gen_fn) gen_neon_vqdmlal_lanev4hi,
    &operand_data[1905],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3338 */
  {
    "neon_vqdmlal_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1389 },
#else
    { 0, 0, output_1389 },
#endif
    (insn_gen_fn) gen_neon_vqdmlal_lanev2si,
    &operand_data[1911],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3358 */
  {
    "neon_vmls_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1390 },
#else
    { 0, 0, output_1390 },
#endif
    (insn_gen_fn) gen_neon_vmls_lanev4hi,
    &operand_data[1869],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3358 */
  {
    "neon_vmls_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1391 },
#else
    { 0, 0, output_1391 },
#endif
    (insn_gen_fn) gen_neon_vmls_lanev2si,
    &operand_data[1875],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3358 */
  {
    "neon_vmls_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1392 },
#else
    { 0, 0, output_1392 },
#endif
    (insn_gen_fn) gen_neon_vmls_lanev2sf,
    &operand_data[1881],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3380 */
  {
    "neon_vmls_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1393 },
#else
    { 0, 0, output_1393 },
#endif
    (insn_gen_fn) gen_neon_vmls_lanev8hi,
    &operand_data[1887],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3380 */
  {
    "neon_vmls_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1394 },
#else
    { 0, 0, output_1394 },
#endif
    (insn_gen_fn) gen_neon_vmls_lanev4si,
    &operand_data[1893],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3380 */
  {
    "neon_vmls_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1395 },
#else
    { 0, 0, output_1395 },
#endif
    (insn_gen_fn) gen_neon_vmls_lanev4sf,
    &operand_data[1899],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3402 */
  {
    "neon_vmlsl_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1396 },
#else
    { 0, 0, output_1396 },
#endif
    (insn_gen_fn) gen_neon_vmlsl_lanev4hi,
    &operand_data[1905],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3402 */
  {
    "neon_vmlsl_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1397 },
#else
    { 0, 0, output_1397 },
#endif
    (insn_gen_fn) gen_neon_vmlsl_lanev2si,
    &operand_data[1911],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3422 */
  {
    "neon_vqdmlsl_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1398 },
#else
    { 0, 0, output_1398 },
#endif
    (insn_gen_fn) gen_neon_vqdmlsl_lanev4hi,
    &operand_data[1905],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3422 */
  {
    "neon_vqdmlsl_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1399 },
#else
    { 0, 0, output_1399 },
#endif
    (insn_gen_fn) gen_neon_vqdmlsl_lanev2si,
    &operand_data[1911],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1400 },
#else
    { 0, 0, output_1400 },
#endif
    (insn_gen_fn) gen_neon_vextv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1401 },
#else
    { 0, 0, output_1401 },
#endif
    (insn_gen_fn) gen_neon_vextv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1402 },
#else
    { 0, 0, output_1402 },
#endif
    (insn_gen_fn) gen_neon_vextv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1403 },
#else
    { 0, 0, output_1403 },
#endif
    (insn_gen_fn) gen_neon_vextv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1404 },
#else
    { 0, 0, output_1404 },
#endif
    (insn_gen_fn) gen_neon_vextv2si,
    &operand_data[1503],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1405 },
#else
    { 0, 0, output_1405 },
#endif
    (insn_gen_fn) gen_neon_vextv4si,
    &operand_data[1507],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1406 },
#else
    { 0, 0, output_1406 },
#endif
    (insn_gen_fn) gen_neon_vextv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1407 },
#else
    { 0, 0, output_1407 },
#endif
    (insn_gen_fn) gen_neon_vextv4sf,
    &operand_data[1535],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1408 },
#else
    { 0, 0, output_1408 },
#endif
    (insn_gen_fn) gen_neon_vextdi,
    &operand_data[1511],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3653 */
  {
    "neon_vextv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1409 },
#else
    { 0, 0, output_1409 },
#endif
    (insn_gen_fn) gen_neon_vextv2di,
    &operand_data[1515],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3670 */
  {
    "neon_vrev64v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev64v8qi,
    &operand_data[1698],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3670 */
  {
    "neon_vrev64v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev64v16qi,
    &operand_data[1701],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3670 */
  {
    "neon_vrev64v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev64v4hi,
    &operand_data[1704],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3670 */
  {
    "neon_vrev64v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev64v8hi,
    &operand_data[1707],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3670 */
  {
    "neon_vrev64v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev64v2si,
    &operand_data[1710],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3670 */
  {
    "neon_vrev64v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev64v4si,
    &operand_data[1713],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3670 */
  {
    "neon_vrev64v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev64v2sf,
    &operand_data[1716],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3670 */
  {
    "neon_vrev64v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev64v4sf,
    &operand_data[1719],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3670 */
  {
    "neon_vrev64v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.64\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev64v2di,
    &operand_data[1917],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3680 */
  {
    "neon_vrev32v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev32v8qi,
    &operand_data[1698],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3680 */
  {
    "neon_vrev32v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.16\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev32v4hi,
    &operand_data[1704],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3680 */
  {
    "neon_vrev32v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev32v16qi,
    &operand_data[1701],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3680 */
  {
    "neon_vrev32v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.16\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev32v8hi,
    &operand_data[1707],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3690 */
  {
    "neon_vrev16v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev16v8qi,
    &operand_data[1698],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3690 */
  {
    "neon_vrev16v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%q0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vrev16v16qi,
    &operand_data[1701],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbslv8qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1425 },
#else
    { 0, output_1425, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv8qi_internal,
    &operand_data[1920],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbslv16qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1426 },
#else
    { 0, output_1426, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv16qi_internal,
    &operand_data[1924],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbslv4hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1427 },
#else
    { 0, output_1427, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv4hi_internal,
    &operand_data[1928],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbslv8hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1428 },
#else
    { 0, output_1428, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv8hi_internal,
    &operand_data[1932],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbslv2si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1429 },
#else
    { 0, output_1429, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv2si_internal,
    &operand_data[1936],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbslv4si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1430 },
#else
    { 0, output_1430, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv4si_internal,
    &operand_data[1940],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbslv2sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1431 },
#else
    { 0, output_1431, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv2sf_internal,
    &operand_data[1944],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbslv4sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1432 },
#else
    { 0, output_1432, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv4sf_internal,
    &operand_data[1948],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbsldi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1433 },
#else
    { 0, output_1433, 0 },
#endif
    (insn_gen_fn) gen_neon_vbsldi_internal,
    &operand_data[1952],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3708 */
  {
    "neon_vbslv2di_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_1434 },
#else
    { 0, output_1434, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv2di_internal,
    &operand_data[1956],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:3734 */
  {
    "neon_vshlv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3shl.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vshlv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3734 */
  {
    "neon_vshlv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3shl.%T3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vshlv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3734 */
  {
    "neon_vshlv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3shl.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vshlv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3734 */
  {
    "neon_vshlv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3shl.%T3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vshlv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3734 */
  {
    "neon_vshlv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3shl.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vshlv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3734 */
  {
    "neon_vshlv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3shl.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vshlv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3734 */
  {
    "neon_vshldi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3shl.%T3%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vshldi,
    &operand_data[1511],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3734 */
  {
    "neon_vshlv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "v%O3shl.%T3%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vshlv2di,
    &operand_data[1515],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3748 */
  {
    "neon_vqshlv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3shl.%T3%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqshlv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3748 */
  {
    "neon_vqshlv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3shl.%T3%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqshlv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3748 */
  {
    "neon_vqshlv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3shl.%T3%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqshlv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3748 */
  {
    "neon_vqshlv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3shl.%T3%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqshlv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3748 */
  {
    "neon_vqshlv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3shl.%T3%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqshlv2si,
    &operand_data[1503],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3748 */
  {
    "neon_vqshlv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3shl.%T3%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqshlv4si,
    &operand_data[1507],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3748 */
  {
    "neon_vqshldi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3shl.%T3%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqshldi,
    &operand_data[1511],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3748 */
  {
    "neon_vqshlv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vq%O3shl.%T3%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqshlv2di,
    &operand_data[1515],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3762 */
  {
    "neon_vshr_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1451 },
#else
    { 0, 0, output_1451 },
#endif
    (insn_gen_fn) gen_neon_vshr_nv8qi,
    &operand_data[1960],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3762 */
  {
    "neon_vshr_nv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1452 },
#else
    { 0, 0, output_1452 },
#endif
    (insn_gen_fn) gen_neon_vshr_nv16qi,
    &operand_data[1964],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3762 */
  {
    "neon_vshr_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1453 },
#else
    { 0, 0, output_1453 },
#endif
    (insn_gen_fn) gen_neon_vshr_nv4hi,
    &operand_data[1968],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3762 */
  {
    "neon_vshr_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1454 },
#else
    { 0, 0, output_1454 },
#endif
    (insn_gen_fn) gen_neon_vshr_nv8hi,
    &operand_data[1972],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3762 */
  {
    "neon_vshr_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1455 },
#else
    { 0, 0, output_1455 },
#endif
    (insn_gen_fn) gen_neon_vshr_nv2si,
    &operand_data[1976],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3762 */
  {
    "neon_vshr_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1456 },
#else
    { 0, 0, output_1456 },
#endif
    (insn_gen_fn) gen_neon_vshr_nv4si,
    &operand_data[1980],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3762 */
  {
    "neon_vshr_ndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1457 },
#else
    { 0, 0, output_1457 },
#endif
    (insn_gen_fn) gen_neon_vshr_ndi,
    &operand_data[1984],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3762 */
  {
    "neon_vshr_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1458 },
#else
    { 0, 0, output_1458 },
#endif
    (insn_gen_fn) gen_neon_vshr_nv2di,
    &operand_data[1988],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3776 */
  {
    "neon_vshrn_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1459 },
#else
    { 0, 0, output_1459 },
#endif
    (insn_gen_fn) gen_neon_vshrn_nv8hi,
    &operand_data[1992],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3776 */
  {
    "neon_vshrn_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1460 },
#else
    { 0, 0, output_1460 },
#endif
    (insn_gen_fn) gen_neon_vshrn_nv4si,
    &operand_data[1996],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3776 */
  {
    "neon_vshrn_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1461 },
#else
    { 0, 0, output_1461 },
#endif
    (insn_gen_fn) gen_neon_vshrn_nv2di,
    &operand_data[2000],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3790 */
  {
    "neon_vqshrn_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1462 },
#else
    { 0, 0, output_1462 },
#endif
    (insn_gen_fn) gen_neon_vqshrn_nv8hi,
    &operand_data[1992],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3790 */
  {
    "neon_vqshrn_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1463 },
#else
    { 0, 0, output_1463 },
#endif
    (insn_gen_fn) gen_neon_vqshrn_nv4si,
    &operand_data[1996],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3790 */
  {
    "neon_vqshrn_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1464 },
#else
    { 0, 0, output_1464 },
#endif
    (insn_gen_fn) gen_neon_vqshrn_nv2di,
    &operand_data[2000],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3804 */
  {
    "neon_vqshrun_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1465 },
#else
    { 0, 0, output_1465 },
#endif
    (insn_gen_fn) gen_neon_vqshrun_nv8hi,
    &operand_data[1992],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3804 */
  {
    "neon_vqshrun_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1466 },
#else
    { 0, 0, output_1466 },
#endif
    (insn_gen_fn) gen_neon_vqshrun_nv4si,
    &operand_data[1996],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3804 */
  {
    "neon_vqshrun_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1467 },
#else
    { 0, 0, output_1467 },
#endif
    (insn_gen_fn) gen_neon_vqshrun_nv2di,
    &operand_data[2000],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3818 */
  {
    "neon_vshl_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1468 },
#else
    { 0, 0, output_1468 },
#endif
    (insn_gen_fn) gen_neon_vshl_nv8qi,
    &operand_data[1960],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3818 */
  {
    "neon_vshl_nv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1469 },
#else
    { 0, 0, output_1469 },
#endif
    (insn_gen_fn) gen_neon_vshl_nv16qi,
    &operand_data[1964],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3818 */
  {
    "neon_vshl_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1470 },
#else
    { 0, 0, output_1470 },
#endif
    (insn_gen_fn) gen_neon_vshl_nv4hi,
    &operand_data[1968],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3818 */
  {
    "neon_vshl_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1471 },
#else
    { 0, 0, output_1471 },
#endif
    (insn_gen_fn) gen_neon_vshl_nv8hi,
    &operand_data[1972],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3818 */
  {
    "neon_vshl_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1472 },
#else
    { 0, 0, output_1472 },
#endif
    (insn_gen_fn) gen_neon_vshl_nv2si,
    &operand_data[1976],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3818 */
  {
    "neon_vshl_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1473 },
#else
    { 0, 0, output_1473 },
#endif
    (insn_gen_fn) gen_neon_vshl_nv4si,
    &operand_data[1980],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3818 */
  {
    "neon_vshl_ndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1474 },
#else
    { 0, 0, output_1474 },
#endif
    (insn_gen_fn) gen_neon_vshl_ndi,
    &operand_data[1984],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3818 */
  {
    "neon_vshl_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1475 },
#else
    { 0, 0, output_1475 },
#endif
    (insn_gen_fn) gen_neon_vshl_nv2di,
    &operand_data[1988],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3832 */
  {
    "neon_vqshl_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1476 },
#else
    { 0, 0, output_1476 },
#endif
    (insn_gen_fn) gen_neon_vqshl_nv8qi,
    &operand_data[1960],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3832 */
  {
    "neon_vqshl_nv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1477 },
#else
    { 0, 0, output_1477 },
#endif
    (insn_gen_fn) gen_neon_vqshl_nv16qi,
    &operand_data[1964],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3832 */
  {
    "neon_vqshl_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1478 },
#else
    { 0, 0, output_1478 },
#endif
    (insn_gen_fn) gen_neon_vqshl_nv4hi,
    &operand_data[1968],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3832 */
  {
    "neon_vqshl_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1479 },
#else
    { 0, 0, output_1479 },
#endif
    (insn_gen_fn) gen_neon_vqshl_nv8hi,
    &operand_data[1972],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3832 */
  {
    "neon_vqshl_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1480 },
#else
    { 0, 0, output_1480 },
#endif
    (insn_gen_fn) gen_neon_vqshl_nv2si,
    &operand_data[1976],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3832 */
  {
    "neon_vqshl_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1481 },
#else
    { 0, 0, output_1481 },
#endif
    (insn_gen_fn) gen_neon_vqshl_nv4si,
    &operand_data[1980],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3832 */
  {
    "neon_vqshl_ndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1482 },
#else
    { 0, 0, output_1482 },
#endif
    (insn_gen_fn) gen_neon_vqshl_ndi,
    &operand_data[1984],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3832 */
  {
    "neon_vqshl_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1483 },
#else
    { 0, 0, output_1483 },
#endif
    (insn_gen_fn) gen_neon_vqshl_nv2di,
    &operand_data[1988],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3846 */
  {
    "neon_vqshlu_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1484 },
#else
    { 0, 0, output_1484 },
#endif
    (insn_gen_fn) gen_neon_vqshlu_nv8qi,
    &operand_data[1960],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3846 */
  {
    "neon_vqshlu_nv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1485 },
#else
    { 0, 0, output_1485 },
#endif
    (insn_gen_fn) gen_neon_vqshlu_nv16qi,
    &operand_data[1964],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3846 */
  {
    "neon_vqshlu_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1486 },
#else
    { 0, 0, output_1486 },
#endif
    (insn_gen_fn) gen_neon_vqshlu_nv4hi,
    &operand_data[1968],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3846 */
  {
    "neon_vqshlu_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1487 },
#else
    { 0, 0, output_1487 },
#endif
    (insn_gen_fn) gen_neon_vqshlu_nv8hi,
    &operand_data[1972],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3846 */
  {
    "neon_vqshlu_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1488 },
#else
    { 0, 0, output_1488 },
#endif
    (insn_gen_fn) gen_neon_vqshlu_nv2si,
    &operand_data[1976],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3846 */
  {
    "neon_vqshlu_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1489 },
#else
    { 0, 0, output_1489 },
#endif
    (insn_gen_fn) gen_neon_vqshlu_nv4si,
    &operand_data[1980],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3846 */
  {
    "neon_vqshlu_ndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1490 },
#else
    { 0, 0, output_1490 },
#endif
    (insn_gen_fn) gen_neon_vqshlu_ndi,
    &operand_data[1984],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3846 */
  {
    "neon_vqshlu_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1491 },
#else
    { 0, 0, output_1491 },
#endif
    (insn_gen_fn) gen_neon_vqshlu_nv2di,
    &operand_data[1988],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3860 */
  {
    "neon_vshll_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1492 },
#else
    { 0, 0, output_1492 },
#endif
    (insn_gen_fn) gen_neon_vshll_nv8qi,
    &operand_data[2004],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3860 */
  {
    "neon_vshll_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1493 },
#else
    { 0, 0, output_1493 },
#endif
    (insn_gen_fn) gen_neon_vshll_nv4hi,
    &operand_data[2008],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3860 */
  {
    "neon_vshll_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1494 },
#else
    { 0, 0, output_1494 },
#endif
    (insn_gen_fn) gen_neon_vshll_nv2si,
    &operand_data[2012],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3875 */
  {
    "neon_vsra_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1495 },
#else
    { 0, 0, output_1495 },
#endif
    (insn_gen_fn) gen_neon_vsra_nv8qi,
    &operand_data[2016],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3875 */
  {
    "neon_vsra_nv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1496 },
#else
    { 0, 0, output_1496 },
#endif
    (insn_gen_fn) gen_neon_vsra_nv16qi,
    &operand_data[2021],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3875 */
  {
    "neon_vsra_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1497 },
#else
    { 0, 0, output_1497 },
#endif
    (insn_gen_fn) gen_neon_vsra_nv4hi,
    &operand_data[2026],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3875 */
  {
    "neon_vsra_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1498 },
#else
    { 0, 0, output_1498 },
#endif
    (insn_gen_fn) gen_neon_vsra_nv8hi,
    &operand_data[2031],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3875 */
  {
    "neon_vsra_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1499 },
#else
    { 0, 0, output_1499 },
#endif
    (insn_gen_fn) gen_neon_vsra_nv2si,
    &operand_data[2036],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3875 */
  {
    "neon_vsra_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1500 },
#else
    { 0, 0, output_1500 },
#endif
    (insn_gen_fn) gen_neon_vsra_nv4si,
    &operand_data[2041],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3875 */
  {
    "neon_vsra_ndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1501 },
#else
    { 0, 0, output_1501 },
#endif
    (insn_gen_fn) gen_neon_vsra_ndi,
    &operand_data[2046],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3875 */
  {
    "neon_vsra_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1502 },
#else
    { 0, 0, output_1502 },
#endif
    (insn_gen_fn) gen_neon_vsra_nv2di,
    &operand_data[2051],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3890 */
  {
    "neon_vsri_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1503 },
#else
    { 0, 0, output_1503 },
#endif
    (insn_gen_fn) gen_neon_vsri_nv8qi,
    &operand_data[2016],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3890 */
  {
    "neon_vsri_nv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1504 },
#else
    { 0, 0, output_1504 },
#endif
    (insn_gen_fn) gen_neon_vsri_nv16qi,
    &operand_data[2021],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3890 */
  {
    "neon_vsri_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1505 },
#else
    { 0, 0, output_1505 },
#endif
    (insn_gen_fn) gen_neon_vsri_nv4hi,
    &operand_data[2026],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3890 */
  {
    "neon_vsri_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1506 },
#else
    { 0, 0, output_1506 },
#endif
    (insn_gen_fn) gen_neon_vsri_nv8hi,
    &operand_data[2031],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3890 */
  {
    "neon_vsri_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1507 },
#else
    { 0, 0, output_1507 },
#endif
    (insn_gen_fn) gen_neon_vsri_nv2si,
    &operand_data[2036],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3890 */
  {
    "neon_vsri_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1508 },
#else
    { 0, 0, output_1508 },
#endif
    (insn_gen_fn) gen_neon_vsri_nv4si,
    &operand_data[2041],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3890 */
  {
    "neon_vsri_ndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1509 },
#else
    { 0, 0, output_1509 },
#endif
    (insn_gen_fn) gen_neon_vsri_ndi,
    &operand_data[2046],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3890 */
  {
    "neon_vsri_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1510 },
#else
    { 0, 0, output_1510 },
#endif
    (insn_gen_fn) gen_neon_vsri_nv2di,
    &operand_data[2051],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3907 */
  {
    "neon_vsli_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1511 },
#else
    { 0, 0, output_1511 },
#endif
    (insn_gen_fn) gen_neon_vsli_nv8qi,
    &operand_data[2016],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3907 */
  {
    "neon_vsli_nv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1512 },
#else
    { 0, 0, output_1512 },
#endif
    (insn_gen_fn) gen_neon_vsli_nv16qi,
    &operand_data[2021],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3907 */
  {
    "neon_vsli_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1513 },
#else
    { 0, 0, output_1513 },
#endif
    (insn_gen_fn) gen_neon_vsli_nv4hi,
    &operand_data[2026],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3907 */
  {
    "neon_vsli_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1514 },
#else
    { 0, 0, output_1514 },
#endif
    (insn_gen_fn) gen_neon_vsli_nv8hi,
    &operand_data[2031],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3907 */
  {
    "neon_vsli_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1515 },
#else
    { 0, 0, output_1515 },
#endif
    (insn_gen_fn) gen_neon_vsli_nv2si,
    &operand_data[2036],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3907 */
  {
    "neon_vsli_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1516 },
#else
    { 0, 0, output_1516 },
#endif
    (insn_gen_fn) gen_neon_vsli_nv4si,
    &operand_data[2041],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3907 */
  {
    "neon_vsli_ndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1517 },
#else
    { 0, 0, output_1517 },
#endif
    (insn_gen_fn) gen_neon_vsli_ndi,
    &operand_data[2046],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3907 */
  {
    "neon_vsli_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1518 },
#else
    { 0, 0, output_1518 },
#endif
    (insn_gen_fn) gen_neon_vsli_nv2di,
    &operand_data[2051],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3924 */
  {
    "neon_vtbl1v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtbl.8\t%P0, {%P1}, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtbl1v8qi,
    &operand_data[1269],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:3934 */
  {
    "neon_vtbl2v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1520 },
#else
    { 0, 0, output_1520 },
#endif
    (insn_gen_fn) gen_neon_vtbl2v8qi,
    &operand_data[2056],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3955 */
  {
    "neon_vtbl3v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1521 },
#else
    { 0, 0, output_1521 },
#endif
    (insn_gen_fn) gen_neon_vtbl3v8qi,
    &operand_data[2059],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:3977 */
  {
    "neon_vtbl4v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1522 },
#else
    { 0, 0, output_1522 },
#endif
    (insn_gen_fn) gen_neon_vtbl4v8qi,
    &operand_data[2062],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4000 */
  {
    "neon_vtbx1v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtbx.8\t%P0, {%P2}, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtbx1v8qi,
    &operand_data[1302],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4011 */
  {
    "neon_vtbx2v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1524 },
#else
    { 0, 0, output_1524 },
#endif
    (insn_gen_fn) gen_neon_vtbx2v8qi,
    &operand_data[2065],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4033 */
  {
    "neon_vtbx3v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1525 },
#else
    { 0, 0, output_1525 },
#endif
    (insn_gen_fn) gen_neon_vtbx3v8qi,
    &operand_data[2069],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4056 */
  {
    "neon_vtbx4v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1526 },
#else
    { 0, 0, output_1526 },
#endif
    (insn_gen_fn) gen_neon_vtbx4v8qi,
    &operand_data[2073],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4080 */
  {
    "neon_vtrnv8qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.8\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv8qi_internal,
    &operand_data[2077],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4080 */
  {
    "neon_vtrnv16qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.8\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv16qi_internal,
    &operand_data[2081],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4080 */
  {
    "neon_vtrnv4hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.16\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv4hi_internal,
    &operand_data[2085],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4080 */
  {
    "neon_vtrnv8hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.16\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv8hi_internal,
    &operand_data[2089],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4080 */
  {
    "neon_vtrnv2si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv2si_internal,
    &operand_data[2093],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4080 */
  {
    "neon_vtrnv4si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv4si_internal,
    &operand_data[2097],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4080 */
  {
    "neon_vtrnv2sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv2sf_internal,
    &operand_data[2101],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4080 */
  {
    "neon_vtrnv4sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv4sf_internal,
    &operand_data[2105],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4107 */
  {
    "neon_vzipv8qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.8\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv8qi_internal,
    &operand_data[2077],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4107 */
  {
    "neon_vzipv16qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.8\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv16qi_internal,
    &operand_data[2081],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4107 */
  {
    "neon_vzipv4hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.16\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv4hi_internal,
    &operand_data[2085],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4107 */
  {
    "neon_vzipv8hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.16\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv8hi_internal,
    &operand_data[2089],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4107 */
  {
    "neon_vzipv2si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv2si_internal,
    &operand_data[2093],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4107 */
  {
    "neon_vzipv4si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv4si_internal,
    &operand_data[2097],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4107 */
  {
    "neon_vzipv2sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv2sf_internal,
    &operand_data[2101],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4107 */
  {
    "neon_vzipv4sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv4sf_internal,
    &operand_data[2105],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4134 */
  {
    "neon_vuzpv8qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.8\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv8qi_internal,
    &operand_data[2077],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4134 */
  {
    "neon_vuzpv16qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.8\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv16qi_internal,
    &operand_data[2081],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4134 */
  {
    "neon_vuzpv4hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.16\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv4hi_internal,
    &operand_data[2085],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4134 */
  {
    "neon_vuzpv8hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.16\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv8hi_internal,
    &operand_data[2089],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4134 */
  {
    "neon_vuzpv2si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv2si_internal,
    &operand_data[2093],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4134 */
  {
    "neon_vuzpv4si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv4si_internal,
    &operand_data[2097],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4134 */
  {
    "neon_vuzpv2sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%P0, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv2sf_internal,
    &operand_data[2101],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4134 */
  {
    "neon_vuzpv4sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%q0, %q3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv4sf_internal,
    &operand_data[2105],
    4,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1v8qi,
    &operand_data[2109],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1v16qi,
    &operand_data[2111],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1v4hi,
    &operand_data[2113],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1v8hi,
    &operand_data[2115],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1v2si,
    &operand_data[1214],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1v4si,
    &operand_data[1230],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1v2sf,
    &operand_data[2117],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1v4sf,
    &operand_data[2119],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1di,
    &operand_data[2121],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4251 */
  {
    "neon_vld1v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld1v2di,
    &operand_data[2123],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4260 */
  {
    "neon_vld1_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1561 },
#else
    { 0, 0, output_1561 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanev8qi,
    &operand_data[2125],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4260 */
  {
    "neon_vld1_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1562 },
#else
    { 0, 0, output_1562 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanev4hi,
    &operand_data[2129],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4260 */
  {
    "neon_vld1_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1563 },
#else
    { 0, 0, output_1563 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanev2si,
    &operand_data[2133],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4260 */
  {
    "neon_vld1_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1564 },
#else
    { 0, 0, output_1564 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanev2sf,
    &operand_data[2137],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4260 */
  {
    "neon_vld1_lanedi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1565 },
#else
    { 0, 0, output_1565 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanedi,
    &operand_data[2141],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4283 */
  {
    "neon_vld1_lanev16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1566 },
#else
    { 0, 0, output_1566 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanev16qi,
    &operand_data[2145],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4283 */
  {
    "neon_vld1_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1567 },
#else
    { 0, 0, output_1567 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanev8hi,
    &operand_data[2149],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4283 */
  {
    "neon_vld1_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1568 },
#else
    { 0, 0, output_1568 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanev4si,
    &operand_data[2153],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4283 */
  {
    "neon_vld1_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1569 },
#else
    { 0, 0, output_1569 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanev4sf,
    &operand_data[2157],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4283 */
  {
    "neon_vld1_lanev2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1570 },
#else
    { 0, 0, output_1570 },
#endif
    (insn_gen_fn) gen_neon_vld1_lanev2di,
    &operand_data[2161],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4314 */
  {
    "neon_vld1_dupv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1571 },
#else
    { 0, 0, output_1571 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupv8qi,
    &operand_data[2109],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4314 */
  {
    "neon_vld1_dupv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1572 },
#else
    { 0, 0, output_1572 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupv4hi,
    &operand_data[2113],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4314 */
  {
    "neon_vld1_dupv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1573 },
#else
    { 0, 0, output_1573 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupv2si,
    &operand_data[1214],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4314 */
  {
    "neon_vld1_dupv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1574 },
#else
    { 0, 0, output_1574 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupv2sf,
    &operand_data[2117],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4314 */
  {
    "neon_vld1_dupdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1575 },
#else
    { 0, 0, output_1575 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupdi,
    &operand_data[2121],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4331 */
  {
    "neon_vld1_dupv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1576 },
#else
    { 0, 0, output_1576 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupv16qi,
    &operand_data[2111],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4331 */
  {
    "neon_vld1_dupv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1577 },
#else
    { 0, 0, output_1577 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupv8hi,
    &operand_data[2115],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4331 */
  {
    "neon_vld1_dupv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1578 },
#else
    { 0, 0, output_1578 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupv4si,
    &operand_data[1230],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4331 */
  {
    "neon_vld1_dupv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1579 },
#else
    { 0, 0, output_1579 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupv4sf,
    &operand_data[2119],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4331 */
  {
    "neon_vld1_dupv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1580 },
#else
    { 0, 0, output_1580 },
#endif
    (insn_gen_fn) gen_neon_vld1_dupv2di,
    &operand_data[2123],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1v8qi,
    &operand_data[2165],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1v16qi,
    &operand_data[2167],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1v4hi,
    &operand_data[2169],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1v8hi,
    &operand_data[2171],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1v2si,
    &operand_data[2173],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1v4si,
    &operand_data[2175],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1v2sf,
    &operand_data[2177],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1v4sf,
    &operand_data[2179],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1di,
    &operand_data[2181],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4348 */
  {
    "neon_vst1v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst1v2di,
    &operand_data[2183],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4356 */
  {
    "neon_vst1_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1591 },
#else
    { 0, 0, output_1591 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanev8qi,
    &operand_data[2185],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4356 */
  {
    "neon_vst1_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1592 },
#else
    { 0, 0, output_1592 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanev4hi,
    &operand_data[2188],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4356 */
  {
    "neon_vst1_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1593 },
#else
    { 0, 0, output_1593 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanev2si,
    &operand_data[2191],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4356 */
  {
    "neon_vst1_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1594 },
#else
    { 0, 0, output_1594 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanev2sf,
    &operand_data[2194],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4356 */
  {
    "neon_vst1_lanedi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1595 },
#else
    { 0, 0, output_1595 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanedi,
    &operand_data[2197],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4377 */
  {
    "neon_vst1_lanev16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1596 },
#else
    { 0, 0, output_1596 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanev16qi,
    &operand_data[2200],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4377 */
  {
    "neon_vst1_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1597 },
#else
    { 0, 0, output_1597 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanev8hi,
    &operand_data[2203],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4377 */
  {
    "neon_vst1_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1598 },
#else
    { 0, 0, output_1598 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanev4si,
    &operand_data[2206],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4377 */
  {
    "neon_vst1_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1599 },
#else
    { 0, 0, output_1599 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanev4sf,
    &operand_data[2209],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4377 */
  {
    "neon_vst1_lanev2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1600 },
#else
    { 0, 0, output_1600 },
#endif
    (insn_gen_fn) gen_neon_vst1_lanev2di,
    &operand_data[2212],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4404 */
  {
    "neon_vld2v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1601 },
#else
    { 0, 0, output_1601 },
#endif
    (insn_gen_fn) gen_neon_vld2v8qi,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4404 */
  {
    "neon_vld2v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1602 },
#else
    { 0, 0, output_1602 },
#endif
    (insn_gen_fn) gen_neon_vld2v4hi,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4404 */
  {
    "neon_vld2v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1603 },
#else
    { 0, 0, output_1603 },
#endif
    (insn_gen_fn) gen_neon_vld2v2si,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4404 */
  {
    "neon_vld2v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1604 },
#else
    { 0, 0, output_1604 },
#endif
    (insn_gen_fn) gen_neon_vld2v2sf,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4404 */
  {
    "neon_vld2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1605 },
#else
    { 0, 0, output_1605 },
#endif
    (insn_gen_fn) gen_neon_vld2di,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4422 */
  {
    "neon_vld2v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.8\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld2v16qi,
    &operand_data[2217],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4422 */
  {
    "neon_vld2v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.16\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld2v8hi,
    &operand_data[2217],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4422 */
  {
    "neon_vld2v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.32\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld2v4si,
    &operand_data[2217],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4422 */
  {
    "neon_vld2v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.32\t%h0, [%1]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld2v4sf,
    &operand_data[2217],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4431 */
  {
    "neon_vld2_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1610 },
#else
    { 0, 0, output_1610 },
#endif
    (insn_gen_fn) gen_neon_vld2_lanev8qi,
    &operand_data[2219],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4431 */
  {
    "neon_vld2_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1611 },
#else
    { 0, 0, output_1611 },
#endif
    (insn_gen_fn) gen_neon_vld2_lanev4hi,
    &operand_data[2219],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4431 */
  {
    "neon_vld2_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1612 },
#else
    { 0, 0, output_1612 },
#endif
    (insn_gen_fn) gen_neon_vld2_lanev2si,
    &operand_data[2219],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4431 */
  {
    "neon_vld2_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1613 },
#else
    { 0, 0, output_1613 },
#endif
    (insn_gen_fn) gen_neon_vld2_lanev2sf,
    &operand_data[2219],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4456 */
  {
    "neon_vld2_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1614 },
#else
    { 0, 0, output_1614 },
#endif
    (insn_gen_fn) gen_neon_vld2_lanev8hi,
    &operand_data[2223],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4456 */
  {
    "neon_vld2_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1615 },
#else
    { 0, 0, output_1615 },
#endif
    (insn_gen_fn) gen_neon_vld2_lanev4si,
    &operand_data[2223],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4456 */
  {
    "neon_vld2_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1616 },
#else
    { 0, 0, output_1616 },
#endif
    (insn_gen_fn) gen_neon_vld2_lanev4sf,
    &operand_data[2223],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4486 */
  {
    "neon_vld2_dupv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1617 },
#else
    { 0, 0, output_1617 },
#endif
    (insn_gen_fn) gen_neon_vld2_dupv8qi,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4486 */
  {
    "neon_vld2_dupv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1618 },
#else
    { 0, 0, output_1618 },
#endif
    (insn_gen_fn) gen_neon_vld2_dupv4hi,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4486 */
  {
    "neon_vld2_dupv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1619 },
#else
    { 0, 0, output_1619 },
#endif
    (insn_gen_fn) gen_neon_vld2_dupv2si,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4486 */
  {
    "neon_vld2_dupv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1620 },
#else
    { 0, 0, output_1620 },
#endif
    (insn_gen_fn) gen_neon_vld2_dupv2sf,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4486 */
  {
    "neon_vld2_dupdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1621 },
#else
    { 0, 0, output_1621 },
#endif
    (insn_gen_fn) gen_neon_vld2_dupdi,
    &operand_data[2215],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4504 */
  {
    "neon_vst2v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1622 },
#else
    { 0, 0, output_1622 },
#endif
    (insn_gen_fn) gen_neon_vst2v8qi,
    &operand_data[2227],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4504 */
  {
    "neon_vst2v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1623 },
#else
    { 0, 0, output_1623 },
#endif
    (insn_gen_fn) gen_neon_vst2v4hi,
    &operand_data[2227],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4504 */
  {
    "neon_vst2v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1624 },
#else
    { 0, 0, output_1624 },
#endif
    (insn_gen_fn) gen_neon_vst2v2si,
    &operand_data[2227],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4504 */
  {
    "neon_vst2v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1625 },
#else
    { 0, 0, output_1625 },
#endif
    (insn_gen_fn) gen_neon_vst2v2sf,
    &operand_data[2227],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4504 */
  {
    "neon_vst2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1626 },
#else
    { 0, 0, output_1626 },
#endif
    (insn_gen_fn) gen_neon_vst2di,
    &operand_data[2227],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4522 */
  {
    "neon_vst2v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.8\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst2v16qi,
    &operand_data[2229],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4522 */
  {
    "neon_vst2v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.16\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst2v8hi,
    &operand_data[2229],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4522 */
  {
    "neon_vst2v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.32\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst2v4si,
    &operand_data[2229],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4522 */
  {
    "neon_vst2v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.32\t%h1, [%0]",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst2v4sf,
    &operand_data[2229],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:4532 */
  {
    "neon_vst2_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1631 },
#else
    { 0, 0, output_1631 },
#endif
    (insn_gen_fn) gen_neon_vst2_lanev8qi,
    &operand_data[2231],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4532 */
  {
    "neon_vst2_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1632 },
#else
    { 0, 0, output_1632 },
#endif
    (insn_gen_fn) gen_neon_vst2_lanev4hi,
    &operand_data[2231],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4532 */
  {
    "neon_vst2_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1633 },
#else
    { 0, 0, output_1633 },
#endif
    (insn_gen_fn) gen_neon_vst2_lanev2si,
    &operand_data[2231],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4532 */
  {
    "neon_vst2_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1634 },
#else
    { 0, 0, output_1634 },
#endif
    (insn_gen_fn) gen_neon_vst2_lanev2sf,
    &operand_data[2231],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4557 */
  {
    "neon_vst2_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1635 },
#else
    { 0, 0, output_1635 },
#endif
    (insn_gen_fn) gen_neon_vst2_lanev8hi,
    &operand_data[2234],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4557 */
  {
    "neon_vst2_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1636 },
#else
    { 0, 0, output_1636 },
#endif
    (insn_gen_fn) gen_neon_vst2_lanev4si,
    &operand_data[2234],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4557 */
  {
    "neon_vst2_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1637 },
#else
    { 0, 0, output_1637 },
#endif
    (insn_gen_fn) gen_neon_vst2_lanev4sf,
    &operand_data[2234],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4587 */
  {
    "neon_vld3v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1638 },
#else
    { 0, 0, output_1638 },
#endif
    (insn_gen_fn) gen_neon_vld3v8qi,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4587 */
  {
    "neon_vld3v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1639 },
#else
    { 0, 0, output_1639 },
#endif
    (insn_gen_fn) gen_neon_vld3v4hi,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4587 */
  {
    "neon_vld3v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1640 },
#else
    { 0, 0, output_1640 },
#endif
    (insn_gen_fn) gen_neon_vld3v2si,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4587 */
  {
    "neon_vld3v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1641 },
#else
    { 0, 0, output_1641 },
#endif
    (insn_gen_fn) gen_neon_vld3v2sf,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4587 */
  {
    "neon_vld3di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1642 },
#else
    { 0, 0, output_1642 },
#endif
    (insn_gen_fn) gen_neon_vld3di,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4618 */
  {
    "neon_vld3qav16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1643 },
#else
    { 0, 0, output_1643 },
#endif
    (insn_gen_fn) gen_neon_vld3qav16qi,
    &operand_data[2239],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4618 */
  {
    "neon_vld3qav8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1644 },
#else
    { 0, 0, output_1644 },
#endif
    (insn_gen_fn) gen_neon_vld3qav8hi,
    &operand_data[2239],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4618 */
  {
    "neon_vld3qav4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1645 },
#else
    { 0, 0, output_1645 },
#endif
    (insn_gen_fn) gen_neon_vld3qav4si,
    &operand_data[2239],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4618 */
  {
    "neon_vld3qav4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1646 },
#else
    { 0, 0, output_1646 },
#endif
    (insn_gen_fn) gen_neon_vld3qav4sf,
    &operand_data[2239],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4641 */
  {
    "neon_vld3qbv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1647 },
#else
    { 0, 0, output_1647 },
#endif
    (insn_gen_fn) gen_neon_vld3qbv16qi,
    &operand_data[2239],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4641 */
  {
    "neon_vld3qbv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1648 },
#else
    { 0, 0, output_1648 },
#endif
    (insn_gen_fn) gen_neon_vld3qbv8hi,
    &operand_data[2239],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4641 */
  {
    "neon_vld3qbv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1649 },
#else
    { 0, 0, output_1649 },
#endif
    (insn_gen_fn) gen_neon_vld3qbv4si,
    &operand_data[2239],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4641 */
  {
    "neon_vld3qbv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1650 },
#else
    { 0, 0, output_1650 },
#endif
    (insn_gen_fn) gen_neon_vld3qbv4sf,
    &operand_data[2239],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4664 */
  {
    "neon_vld3_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1651 },
#else
    { 0, 0, output_1651 },
#endif
    (insn_gen_fn) gen_neon_vld3_lanev8qi,
    &operand_data[2243],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4664 */
  {
    "neon_vld3_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1652 },
#else
    { 0, 0, output_1652 },
#endif
    (insn_gen_fn) gen_neon_vld3_lanev4hi,
    &operand_data[2243],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4664 */
  {
    "neon_vld3_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1653 },
#else
    { 0, 0, output_1653 },
#endif
    (insn_gen_fn) gen_neon_vld3_lanev2si,
    &operand_data[2243],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4664 */
  {
    "neon_vld3_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1654 },
#else
    { 0, 0, output_1654 },
#endif
    (insn_gen_fn) gen_neon_vld3_lanev2sf,
    &operand_data[2243],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4691 */
  {
    "neon_vld3_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1655 },
#else
    { 0, 0, output_1655 },
#endif
    (insn_gen_fn) gen_neon_vld3_lanev8hi,
    &operand_data[2247],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4691 */
  {
    "neon_vld3_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1656 },
#else
    { 0, 0, output_1656 },
#endif
    (insn_gen_fn) gen_neon_vld3_lanev4si,
    &operand_data[2247],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4691 */
  {
    "neon_vld3_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1657 },
#else
    { 0, 0, output_1657 },
#endif
    (insn_gen_fn) gen_neon_vld3_lanev4sf,
    &operand_data[2247],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4723 */
  {
    "neon_vld3_dupv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1658 },
#else
    { 0, 0, output_1658 },
#endif
    (insn_gen_fn) gen_neon_vld3_dupv8qi,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4723 */
  {
    "neon_vld3_dupv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1659 },
#else
    { 0, 0, output_1659 },
#endif
    (insn_gen_fn) gen_neon_vld3_dupv4hi,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4723 */
  {
    "neon_vld3_dupv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1660 },
#else
    { 0, 0, output_1660 },
#endif
    (insn_gen_fn) gen_neon_vld3_dupv2si,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4723 */
  {
    "neon_vld3_dupv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1661 },
#else
    { 0, 0, output_1661 },
#endif
    (insn_gen_fn) gen_neon_vld3_dupv2sf,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4723 */
  {
    "neon_vld3_dupdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1662 },
#else
    { 0, 0, output_1662 },
#endif
    (insn_gen_fn) gen_neon_vld3_dupdi,
    &operand_data[2237],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4749 */
  {
    "neon_vst3v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1663 },
#else
    { 0, 0, output_1663 },
#endif
    (insn_gen_fn) gen_neon_vst3v8qi,
    &operand_data[2251],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4749 */
  {
    "neon_vst3v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1664 },
#else
    { 0, 0, output_1664 },
#endif
    (insn_gen_fn) gen_neon_vst3v4hi,
    &operand_data[2251],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4749 */
  {
    "neon_vst3v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1665 },
#else
    { 0, 0, output_1665 },
#endif
    (insn_gen_fn) gen_neon_vst3v2si,
    &operand_data[2251],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4749 */
  {
    "neon_vst3v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1666 },
#else
    { 0, 0, output_1666 },
#endif
    (insn_gen_fn) gen_neon_vst3v2sf,
    &operand_data[2251],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4749 */
  {
    "neon_vst3di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1667 },
#else
    { 0, 0, output_1667 },
#endif
    (insn_gen_fn) gen_neon_vst3di,
    &operand_data[2251],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4777 */
  {
    "neon_vst3qav16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1668 },
#else
    { 0, 0, output_1668 },
#endif
    (insn_gen_fn) gen_neon_vst3qav16qi,
    &operand_data[2253],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4777 */
  {
    "neon_vst3qav8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1669 },
#else
    { 0, 0, output_1669 },
#endif
    (insn_gen_fn) gen_neon_vst3qav8hi,
    &operand_data[2253],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4777 */
  {
    "neon_vst3qav4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1670 },
#else
    { 0, 0, output_1670 },
#endif
    (insn_gen_fn) gen_neon_vst3qav4si,
    &operand_data[2253],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4777 */
  {
    "neon_vst3qav4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1671 },
#else
    { 0, 0, output_1671 },
#endif
    (insn_gen_fn) gen_neon_vst3qav4sf,
    &operand_data[2253],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4799 */
  {
    "neon_vst3qbv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1672 },
#else
    { 0, 0, output_1672 },
#endif
    (insn_gen_fn) gen_neon_vst3qbv16qi,
    &operand_data[2253],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4799 */
  {
    "neon_vst3qbv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1673 },
#else
    { 0, 0, output_1673 },
#endif
    (insn_gen_fn) gen_neon_vst3qbv8hi,
    &operand_data[2253],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4799 */
  {
    "neon_vst3qbv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1674 },
#else
    { 0, 0, output_1674 },
#endif
    (insn_gen_fn) gen_neon_vst3qbv4si,
    &operand_data[2253],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4799 */
  {
    "neon_vst3qbv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1675 },
#else
    { 0, 0, output_1675 },
#endif
    (insn_gen_fn) gen_neon_vst3qbv4sf,
    &operand_data[2253],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4821 */
  {
    "neon_vst3_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1676 },
#else
    { 0, 0, output_1676 },
#endif
    (insn_gen_fn) gen_neon_vst3_lanev8qi,
    &operand_data[2256],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4821 */
  {
    "neon_vst3_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1677 },
#else
    { 0, 0, output_1677 },
#endif
    (insn_gen_fn) gen_neon_vst3_lanev4hi,
    &operand_data[2256],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4821 */
  {
    "neon_vst3_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1678 },
#else
    { 0, 0, output_1678 },
#endif
    (insn_gen_fn) gen_neon_vst3_lanev2si,
    &operand_data[2256],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4821 */
  {
    "neon_vst3_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1679 },
#else
    { 0, 0, output_1679 },
#endif
    (insn_gen_fn) gen_neon_vst3_lanev2sf,
    &operand_data[2256],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4848 */
  {
    "neon_vst3_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1680 },
#else
    { 0, 0, output_1680 },
#endif
    (insn_gen_fn) gen_neon_vst3_lanev8hi,
    &operand_data[2259],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4848 */
  {
    "neon_vst3_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1681 },
#else
    { 0, 0, output_1681 },
#endif
    (insn_gen_fn) gen_neon_vst3_lanev4si,
    &operand_data[2259],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4848 */
  {
    "neon_vst3_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1682 },
#else
    { 0, 0, output_1682 },
#endif
    (insn_gen_fn) gen_neon_vst3_lanev4sf,
    &operand_data[2259],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4879 */
  {
    "neon_vld4v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1683 },
#else
    { 0, 0, output_1683 },
#endif
    (insn_gen_fn) gen_neon_vld4v8qi,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4879 */
  {
    "neon_vld4v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1684 },
#else
    { 0, 0, output_1684 },
#endif
    (insn_gen_fn) gen_neon_vld4v4hi,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4879 */
  {
    "neon_vld4v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1685 },
#else
    { 0, 0, output_1685 },
#endif
    (insn_gen_fn) gen_neon_vld4v2si,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4879 */
  {
    "neon_vld4v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1686 },
#else
    { 0, 0, output_1686 },
#endif
    (insn_gen_fn) gen_neon_vld4v2sf,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4879 */
  {
    "neon_vld4di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1687 },
#else
    { 0, 0, output_1687 },
#endif
    (insn_gen_fn) gen_neon_vld4di,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4910 */
  {
    "neon_vld4qav16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1688 },
#else
    { 0, 0, output_1688 },
#endif
    (insn_gen_fn) gen_neon_vld4qav16qi,
    &operand_data[2262],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4910 */
  {
    "neon_vld4qav8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1689 },
#else
    { 0, 0, output_1689 },
#endif
    (insn_gen_fn) gen_neon_vld4qav8hi,
    &operand_data[2262],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4910 */
  {
    "neon_vld4qav4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1690 },
#else
    { 0, 0, output_1690 },
#endif
    (insn_gen_fn) gen_neon_vld4qav4si,
    &operand_data[2262],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4910 */
  {
    "neon_vld4qav4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1691 },
#else
    { 0, 0, output_1691 },
#endif
    (insn_gen_fn) gen_neon_vld4qav4sf,
    &operand_data[2262],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4934 */
  {
    "neon_vld4qbv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1692 },
#else
    { 0, 0, output_1692 },
#endif
    (insn_gen_fn) gen_neon_vld4qbv16qi,
    &operand_data[2262],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4934 */
  {
    "neon_vld4qbv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1693 },
#else
    { 0, 0, output_1693 },
#endif
    (insn_gen_fn) gen_neon_vld4qbv8hi,
    &operand_data[2262],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4934 */
  {
    "neon_vld4qbv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1694 },
#else
    { 0, 0, output_1694 },
#endif
    (insn_gen_fn) gen_neon_vld4qbv4si,
    &operand_data[2262],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4934 */
  {
    "neon_vld4qbv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1695 },
#else
    { 0, 0, output_1695 },
#endif
    (insn_gen_fn) gen_neon_vld4qbv4sf,
    &operand_data[2262],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4958 */
  {
    "neon_vld4_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1696 },
#else
    { 0, 0, output_1696 },
#endif
    (insn_gen_fn) gen_neon_vld4_lanev8qi,
    &operand_data[2223],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4958 */
  {
    "neon_vld4_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1697 },
#else
    { 0, 0, output_1697 },
#endif
    (insn_gen_fn) gen_neon_vld4_lanev4hi,
    &operand_data[2223],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4958 */
  {
    "neon_vld4_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1698 },
#else
    { 0, 0, output_1698 },
#endif
    (insn_gen_fn) gen_neon_vld4_lanev2si,
    &operand_data[2223],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4958 */
  {
    "neon_vld4_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1699 },
#else
    { 0, 0, output_1699 },
#endif
    (insn_gen_fn) gen_neon_vld4_lanev2sf,
    &operand_data[2223],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4986 */
  {
    "neon_vld4_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1700 },
#else
    { 0, 0, output_1700 },
#endif
    (insn_gen_fn) gen_neon_vld4_lanev8hi,
    &operand_data[2266],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4986 */
  {
    "neon_vld4_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1701 },
#else
    { 0, 0, output_1701 },
#endif
    (insn_gen_fn) gen_neon_vld4_lanev4si,
    &operand_data[2266],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:4986 */
  {
    "neon_vld4_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1702 },
#else
    { 0, 0, output_1702 },
#endif
    (insn_gen_fn) gen_neon_vld4_lanev4sf,
    &operand_data[2266],
    4,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5019 */
  {
    "neon_vld4_dupv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1703 },
#else
    { 0, 0, output_1703 },
#endif
    (insn_gen_fn) gen_neon_vld4_dupv8qi,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5019 */
  {
    "neon_vld4_dupv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1704 },
#else
    { 0, 0, output_1704 },
#endif
    (insn_gen_fn) gen_neon_vld4_dupv4hi,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5019 */
  {
    "neon_vld4_dupv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1705 },
#else
    { 0, 0, output_1705 },
#endif
    (insn_gen_fn) gen_neon_vld4_dupv2si,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5019 */
  {
    "neon_vld4_dupv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1706 },
#else
    { 0, 0, output_1706 },
#endif
    (insn_gen_fn) gen_neon_vld4_dupv2sf,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5019 */
  {
    "neon_vld4_dupdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1707 },
#else
    { 0, 0, output_1707 },
#endif
    (insn_gen_fn) gen_neon_vld4_dupdi,
    &operand_data[2217],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5048 */
  {
    "neon_vst4v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1708 },
#else
    { 0, 0, output_1708 },
#endif
    (insn_gen_fn) gen_neon_vst4v8qi,
    &operand_data[2229],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5048 */
  {
    "neon_vst4v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1709 },
#else
    { 0, 0, output_1709 },
#endif
    (insn_gen_fn) gen_neon_vst4v4hi,
    &operand_data[2229],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5048 */
  {
    "neon_vst4v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1710 },
#else
    { 0, 0, output_1710 },
#endif
    (insn_gen_fn) gen_neon_vst4v2si,
    &operand_data[2229],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5048 */
  {
    "neon_vst4v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1711 },
#else
    { 0, 0, output_1711 },
#endif
    (insn_gen_fn) gen_neon_vst4v2sf,
    &operand_data[2229],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5048 */
  {
    "neon_vst4di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1712 },
#else
    { 0, 0, output_1712 },
#endif
    (insn_gen_fn) gen_neon_vst4di,
    &operand_data[2229],
    2,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5077 */
  {
    "neon_vst4qav16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1713 },
#else
    { 0, 0, output_1713 },
#endif
    (insn_gen_fn) gen_neon_vst4qav16qi,
    &operand_data[2270],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5077 */
  {
    "neon_vst4qav8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1714 },
#else
    { 0, 0, output_1714 },
#endif
    (insn_gen_fn) gen_neon_vst4qav8hi,
    &operand_data[2270],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5077 */
  {
    "neon_vst4qav4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1715 },
#else
    { 0, 0, output_1715 },
#endif
    (insn_gen_fn) gen_neon_vst4qav4si,
    &operand_data[2270],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5077 */
  {
    "neon_vst4qav4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1716 },
#else
    { 0, 0, output_1716 },
#endif
    (insn_gen_fn) gen_neon_vst4qav4sf,
    &operand_data[2270],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5100 */
  {
    "neon_vst4qbv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1717 },
#else
    { 0, 0, output_1717 },
#endif
    (insn_gen_fn) gen_neon_vst4qbv16qi,
    &operand_data[2270],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5100 */
  {
    "neon_vst4qbv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1718 },
#else
    { 0, 0, output_1718 },
#endif
    (insn_gen_fn) gen_neon_vst4qbv8hi,
    &operand_data[2270],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5100 */
  {
    "neon_vst4qbv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1719 },
#else
    { 0, 0, output_1719 },
#endif
    (insn_gen_fn) gen_neon_vst4qbv4si,
    &operand_data[2270],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5100 */
  {
    "neon_vst4qbv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1720 },
#else
    { 0, 0, output_1720 },
#endif
    (insn_gen_fn) gen_neon_vst4qbv4sf,
    &operand_data[2270],
    3,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5123 */
  {
    "neon_vst4_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1721 },
#else
    { 0, 0, output_1721 },
#endif
    (insn_gen_fn) gen_neon_vst4_lanev8qi,
    &operand_data[2234],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5123 */
  {
    "neon_vst4_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1722 },
#else
    { 0, 0, output_1722 },
#endif
    (insn_gen_fn) gen_neon_vst4_lanev4hi,
    &operand_data[2234],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5123 */
  {
    "neon_vst4_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1723 },
#else
    { 0, 0, output_1723 },
#endif
    (insn_gen_fn) gen_neon_vst4_lanev2si,
    &operand_data[2234],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5123 */
  {
    "neon_vst4_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1724 },
#else
    { 0, 0, output_1724 },
#endif
    (insn_gen_fn) gen_neon_vst4_lanev2sf,
    &operand_data[2234],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5151 */
  {
    "neon_vst4_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1725 },
#else
    { 0, 0, output_1725 },
#endif
    (insn_gen_fn) gen_neon_vst4_lanev8hi,
    &operand_data[2273],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5151 */
  {
    "neon_vst4_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1726 },
#else
    { 0, 0, output_1726 },
#endif
    (insn_gen_fn) gen_neon_vst4_lanev4si,
    &operand_data[2273],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5151 */
  {
    "neon_vst4_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1727 },
#else
    { 0, 0, output_1727 },
#endif
    (insn_gen_fn) gen_neon_vst4_lanev4sf,
    &operand_data[2273],
    3,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:5239 */
  {
    "neon_vec_unpacks_lo_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s8 %q0, %e1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacks_lo_v16qi,
    &operand_data[2276],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5239 */
  {
    "neon_vec_unpacku_lo_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u8 %q0, %e1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacku_lo_v16qi,
    &operand_data[2276],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5239 */
  {
    "neon_vec_unpacks_lo_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s16 %q0, %e1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacks_lo_v8hi,
    &operand_data[2279],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5239 */
  {
    "neon_vec_unpacku_lo_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u16 %q0, %e1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacku_lo_v8hi,
    &operand_data[2279],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5239 */
  {
    "neon_vec_unpacks_lo_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s32 %q0, %e1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacks_lo_v4si,
    &operand_data[2282],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5239 */
  {
    "neon_vec_unpacku_lo_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u32 %q0, %e1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacku_lo_v4si,
    &operand_data[2282],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5249 */
  {
    "neon_vec_unpacks_hi_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s8 %q0, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacks_hi_v16qi,
    &operand_data[2285],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5249 */
  {
    "neon_vec_unpacku_hi_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u8 %q0, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacku_hi_v16qi,
    &operand_data[2285],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5249 */
  {
    "neon_vec_unpacks_hi_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s16 %q0, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacks_hi_v8hi,
    &operand_data[2288],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5249 */
  {
    "neon_vec_unpacku_hi_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u16 %q0, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacku_hi_v8hi,
    &operand_data[2288],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5249 */
  {
    "neon_vec_unpacks_hi_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s32 %q0, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacks_hi_v4si,
    &operand_data[2291],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5249 */
  {
    "neon_vec_unpacku_hi_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u32 %q0, %f1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_unpacku_hi_v4si,
    &operand_data[2291],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5296 */
  {
    "neon_vec_smult_lo_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s8 %q0, %e1, %e3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_smult_lo_v16qi,
    &operand_data[2294],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5296 */
  {
    "neon_vec_umult_lo_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u8 %q0, %e1, %e3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_umult_lo_v16qi,
    &operand_data[2294],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5296 */
  {
    "neon_vec_smult_lo_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s16 %q0, %e1, %e3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_smult_lo_v8hi,
    &operand_data[2298],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5296 */
  {
    "neon_vec_umult_lo_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u16 %q0, %e1, %e3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_umult_lo_v8hi,
    &operand_data[2298],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5296 */
  {
    "neon_vec_smult_lo_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s32 %q0, %e1, %e3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_smult_lo_v4si,
    &operand_data[2302],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5296 */
  {
    "neon_vec_umult_lo_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u32 %q0, %e1, %e3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_umult_lo_v4si,
    &operand_data[2302],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5330 */
  {
    "neon_vec_smult_hi_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s8 %q0, %f1, %f3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_smult_hi_v16qi,
    &operand_data[2306],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5330 */
  {
    "neon_vec_umult_hi_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u8 %q0, %f1, %f3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_umult_hi_v16qi,
    &operand_data[2306],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5330 */
  {
    "neon_vec_smult_hi_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s16 %q0, %f1, %f3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_smult_hi_v8hi,
    &operand_data[2310],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5330 */
  {
    "neon_vec_umult_hi_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u16 %q0, %f1, %f3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_umult_hi_v8hi,
    &operand_data[2310],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5330 */
  {
    "neon_vec_smult_hi_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s32 %q0, %f1, %f3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_smult_hi_v4si,
    &operand_data[2314],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5330 */
  {
    "neon_vec_umult_hi_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u32 %q0, %f1, %f3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_umult_hi_v4si,
    &operand_data[2314],
    4,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5366 */
  {
    "neon_unpacks_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s8 %q0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_unpacks_v8qi,
    &operand_data[2318],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5366 */
  {
    "neon_unpacku_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u8 %q0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_unpacku_v8qi,
    &operand_data[2318],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5366 */
  {
    "neon_unpacks_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s16 %q0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_unpacks_v4hi,
    &operand_data[2320],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5366 */
  {
    "neon_unpacku_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u16 %q0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_unpacku_v4hi,
    &operand_data[2320],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5366 */
  {
    "neon_unpacks_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s32 %q0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_unpacks_v2si,
    &operand_data[2322],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5366 */
  {
    "neon_unpacku_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u32 %q0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_unpacku_v2si,
    &operand_data[2322],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5400 */
  {
    "neon_vec_smult_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s8 %q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_smult_v8qi,
    &operand_data[2324],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5400 */
  {
    "neon_vec_umult_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u8 %q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_umult_v8qi,
    &operand_data[2324],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5400 */
  {
    "neon_vec_smult_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s16 %q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_smult_v4hi,
    &operand_data[2327],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5400 */
  {
    "neon_vec_umult_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u16 %q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_umult_v4hi,
    &operand_data[2327],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5400 */
  {
    "neon_vec_smult_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s32 %q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_smult_v2si,
    &operand_data[2330],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5400 */
  {
    "neon_vec_umult_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u32 %q0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_umult_v2si,
    &operand_data[2330],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5442 */
  {
    "vec_pack_trunc_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i16\t%e0, %q1\n\tvmovn.i16\t%f0, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_vec_pack_trunc_v8hi,
    &operand_data[2333],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5442 */
  {
    "vec_pack_trunc_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i32\t%e0, %q1\n\tvmovn.i32\t%f0, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_vec_pack_trunc_v4si,
    &operand_data[2336],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5442 */
  {
    "vec_pack_trunc_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i64\t%e0, %q1\n\tvmovn.i64\t%f0, %q2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_vec_pack_trunc_v2di,
    &operand_data[2339],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5456 */
  {
    "neon_vec_pack_trunc_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i16\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_pack_trunc_v8hi,
    &operand_data[2342],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5456 */
  {
    "neon_vec_pack_trunc_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i32\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_pack_trunc_v4si,
    &operand_data[2344],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:5456 */
  {
    "neon_vec_pack_trunc_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i64\t%P0, %q1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    (insn_gen_fn) gen_neon_vec_pack_trunc_v2di,
    &operand_data[2346],
    2,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/sync.md:292 */
  {
    "arm_sync_compare_and_swapsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1770 },
#else
    { 0, 0, output_1770 },
#endif
    (insn_gen_fn) gen_arm_sync_compare_and_swapsi,
    &operand_data[2348],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:316 */
  {
    "arm_sync_compare_and_swapqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1771 },
#else
    { 0, 0, output_1771 },
#endif
    (insn_gen_fn) gen_arm_sync_compare_and_swapqi,
    &operand_data[2352],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:316 */
  {
    "arm_sync_compare_and_swaphi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1772 },
#else
    { 0, 0, output_1772 },
#endif
    (insn_gen_fn) gen_arm_sync_compare_and_swaphi,
    &operand_data[2356],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:341 */
  {
    "arm_sync_lock_test_and_setsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1773 },
#else
    { 0, 0, output_1773 },
#endif
    (insn_gen_fn) gen_arm_sync_lock_test_and_setsi,
    &operand_data[2360],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:362 */
  {
    "arm_sync_lock_test_and_setqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1774 },
#else
    { 0, 0, output_1774 },
#endif
    (insn_gen_fn) gen_arm_sync_lock_test_and_setqi,
    &operand_data[2364],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:362 */
  {
    "arm_sync_lock_test_and_sethi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1775 },
#else
    { 0, 0, output_1775 },
#endif
    (insn_gen_fn) gen_arm_sync_lock_test_and_sethi,
    &operand_data[2368],
    4,
    1,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:383 */
  {
    "arm_sync_new_addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1776 },
#else
    { 0, 0, output_1776 },
#endif
    (insn_gen_fn) gen_arm_sync_new_addsi,
    &operand_data[2360],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:383 */
  {
    "arm_sync_new_subsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1777 },
#else
    { 0, 0, output_1777 },
#endif
    (insn_gen_fn) gen_arm_sync_new_subsi,
    &operand_data[2360],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:383 */
  {
    "arm_sync_new_iorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1778 },
#else
    { 0, 0, output_1778 },
#endif
    (insn_gen_fn) gen_arm_sync_new_iorsi,
    &operand_data[2360],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:383 */
  {
    "arm_sync_new_xorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1779 },
#else
    { 0, 0, output_1779 },
#endif
    (insn_gen_fn) gen_arm_sync_new_xorsi,
    &operand_data[2360],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:383 */
  {
    "arm_sync_new_andsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1780 },
#else
    { 0, 0, output_1780 },
#endif
    (insn_gen_fn) gen_arm_sync_new_andsi,
    &operand_data[2360],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:408 */
  {
    "arm_sync_new_nandsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1781 },
#else
    { 0, 0, output_1781 },
#endif
    (insn_gen_fn) gen_arm_sync_new_nandsi,
    &operand_data[2360],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_addqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1782 },
#else
    { 0, 0, output_1782 },
#endif
    (insn_gen_fn) gen_arm_sync_new_addqi,
    &operand_data[2364],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_subqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1783 },
#else
    { 0, 0, output_1783 },
#endif
    (insn_gen_fn) gen_arm_sync_new_subqi,
    &operand_data[2364],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_iorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1784 },
#else
    { 0, 0, output_1784 },
#endif
    (insn_gen_fn) gen_arm_sync_new_iorqi,
    &operand_data[2364],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_xorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1785 },
#else
    { 0, 0, output_1785 },
#endif
    (insn_gen_fn) gen_arm_sync_new_xorqi,
    &operand_data[2364],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_andqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1786 },
#else
    { 0, 0, output_1786 },
#endif
    (insn_gen_fn) gen_arm_sync_new_andqi,
    &operand_data[2364],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_addhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1787 },
#else
    { 0, 0, output_1787 },
#endif
    (insn_gen_fn) gen_arm_sync_new_addhi,
    &operand_data[2368],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_subhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1788 },
#else
    { 0, 0, output_1788 },
#endif
    (insn_gen_fn) gen_arm_sync_new_subhi,
    &operand_data[2368],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_iorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1789 },
#else
    { 0, 0, output_1789 },
#endif
    (insn_gen_fn) gen_arm_sync_new_iorhi,
    &operand_data[2368],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_xorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1790 },
#else
    { 0, 0, output_1790 },
#endif
    (insn_gen_fn) gen_arm_sync_new_xorhi,
    &operand_data[2368],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:433 */
  {
    "arm_sync_new_andhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1791 },
#else
    { 0, 0, output_1791 },
#endif
    (insn_gen_fn) gen_arm_sync_new_andhi,
    &operand_data[2368],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:459 */
  {
    "arm_sync_new_nandqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1792 },
#else
    { 0, 0, output_1792 },
#endif
    (insn_gen_fn) gen_arm_sync_new_nandqi,
    &operand_data[2364],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:459 */
  {
    "arm_sync_new_nandhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1793 },
#else
    { 0, 0, output_1793 },
#endif
    (insn_gen_fn) gen_arm_sync_new_nandhi,
    &operand_data[2368],
    4,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:486 */
  {
    "arm_sync_old_addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1794 },
#else
    { 0, 0, output_1794 },
#endif
    (insn_gen_fn) gen_arm_sync_old_addsi,
    &operand_data[2372],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:486 */
  {
    "arm_sync_old_subsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1795 },
#else
    { 0, 0, output_1795 },
#endif
    (insn_gen_fn) gen_arm_sync_old_subsi,
    &operand_data[2372],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:486 */
  {
    "arm_sync_old_iorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1796 },
#else
    { 0, 0, output_1796 },
#endif
    (insn_gen_fn) gen_arm_sync_old_iorsi,
    &operand_data[2377],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:486 */
  {
    "arm_sync_old_xorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1797 },
#else
    { 0, 0, output_1797 },
#endif
    (insn_gen_fn) gen_arm_sync_old_xorsi,
    &operand_data[2372],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:486 */
  {
    "arm_sync_old_andsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1798 },
#else
    { 0, 0, output_1798 },
#endif
    (insn_gen_fn) gen_arm_sync_old_andsi,
    &operand_data[2377],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:512 */
  {
    "arm_sync_old_nandsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1799 },
#else
    { 0, 0, output_1799 },
#endif
    (insn_gen_fn) gen_arm_sync_old_nandsi,
    &operand_data[2377],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_addqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1800 },
#else
    { 0, 0, output_1800 },
#endif
    (insn_gen_fn) gen_arm_sync_old_addqi,
    &operand_data[2382],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_subqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1801 },
#else
    { 0, 0, output_1801 },
#endif
    (insn_gen_fn) gen_arm_sync_old_subqi,
    &operand_data[2382],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_iorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1802 },
#else
    { 0, 0, output_1802 },
#endif
    (insn_gen_fn) gen_arm_sync_old_iorqi,
    &operand_data[2387],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_xorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1803 },
#else
    { 0, 0, output_1803 },
#endif
    (insn_gen_fn) gen_arm_sync_old_xorqi,
    &operand_data[2382],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_andqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1804 },
#else
    { 0, 0, output_1804 },
#endif
    (insn_gen_fn) gen_arm_sync_old_andqi,
    &operand_data[2387],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_addhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1805 },
#else
    { 0, 0, output_1805 },
#endif
    (insn_gen_fn) gen_arm_sync_old_addhi,
    &operand_data[2392],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_subhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1806 },
#else
    { 0, 0, output_1806 },
#endif
    (insn_gen_fn) gen_arm_sync_old_subhi,
    &operand_data[2392],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_iorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1807 },
#else
    { 0, 0, output_1807 },
#endif
    (insn_gen_fn) gen_arm_sync_old_iorhi,
    &operand_data[2397],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_xorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1808 },
#else
    { 0, 0, output_1808 },
#endif
    (insn_gen_fn) gen_arm_sync_old_xorhi,
    &operand_data[2392],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:538 */
  {
    "arm_sync_old_andhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1809 },
#else
    { 0, 0, output_1809 },
#endif
    (insn_gen_fn) gen_arm_sync_old_andhi,
    &operand_data[2397],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:565 */
  {
    "arm_sync_old_nandqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1810 },
#else
    { 0, 0, output_1810 },
#endif
    (insn_gen_fn) gen_arm_sync_old_nandqi,
    &operand_data[2387],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:565 */
  {
    "arm_sync_old_nandhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1811 },
#else
    { 0, 0, output_1811 },
#endif
    (insn_gen_fn) gen_arm_sync_old_nandhi,
    &operand_data[2397],
    5,
    3,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/sync.md:592 */
  {
    "*memory_barrier",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_1812 },
#else
    { 0, 0, output_1812 },
#endif
    0,
    &operand_data[2402],
    1,
    1,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:546 */
  {
    "adddi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_adddi3,
    &operand_data[2403],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:585 */
  {
    "adddi3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2403],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:613 */
  {
    "adddi3+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2404],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:642 */
  {
    "addsi3-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2404],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:669 */
  {
    "addsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addsi3,
    &operand_data[2406],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:687 */
  {
    "addsi3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2409],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:704 */
  {
    "addsi3+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2406],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:732 */
  {
    "addsi3+3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2413],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:783 */
  {
    "incscc-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2410],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:859 */
  {
    "incscc-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2416],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:983 */
  {
    "incscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_incscc,
    &operand_data[33],
    4,
    0,
    2,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1006 */
  {
    "incscc+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2422],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1019 */
  {
    "addsf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addsf3,
    &operand_data[2426],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1030 */
  {
    "adddf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_adddf3,
    &operand_data[2429],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1041 */
  {
    "subdi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subdi3,
    &operand_data[2403],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1150 */
  {
    "subsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subsi3,
    &operand_data[2432],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1181 */
  {
    "subsi3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2434],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1203 */
  {
    "decscc-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2437],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1244 */
  {
    "decscc",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_decscc,
    &operand_data[55],
    4,
    0,
    2,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1266 */
  {
    "subsf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subsf3,
    &operand_data[2441],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1281 */
  {
    "subdf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subdf3,
    &operand_data[2444],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1299 */
  {
    "mulsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulsi3,
    &operand_data[2447],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1517 */
  {
    "maddsidi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_maddsidi4,
    &operand_data[2450],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1559 */
  {
    "mulsidi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulsidi3,
    &operand_data[2405],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1590 */
  {
    "umulsidi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umulsidi3,
    &operand_data[2405],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1621 */
  {
    "umaddsidi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umaddsidi4,
    &operand_data[2450],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1657 */
  {
    "smulsi3_highpart",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smulsi3_highpart,
    &operand_data[2454],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1701 */
  {
    "umulsi3_highpart",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umulsi3_highpart,
    &operand_data[2454],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1823 */
  {
    "mulsf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulsf3,
    &operand_data[2458],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1834 */
  {
    "muldf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_muldf3,
    &operand_data[2461],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1847 */
  {
    "divsf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_divsf3,
    &operand_data[2441],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1854 */
  {
    "divdf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_divdf3,
    &operand_data[2444],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1863 */
  {
    "modsf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_modsf3,
    &operand_data[2458],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1870 */
  {
    "moddf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_moddf3,
    &operand_data[2461],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1883 */
  {
    "moddf3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2464],
    7,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1904 */
  {
    "moddf3+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2471],
    7,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1927 */
  {
    "anddi3-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2404],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1946 */
  {
    "anddi3-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2404],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1963 */
  {
    "anddi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_anddi3,
    &operand_data[2478],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1980 */
  {
    "anddi3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2404],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2011 */
  {
    "andsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_andsi3,
    &operand_data[2406],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2091 */
  {
    "andsi3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2406],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2173 */
  {
    "andsi3+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2481],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2210 */
  {
    "andsi3+3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2481],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2235 */
  {
    "andsi3+4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2481],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2273 */
  {
    "andsi3+5",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2486],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2300 */
  {
    "insv-4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2490],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2318 */
  {
    "insv-3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2494],
    7,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2340 */
  {
    "insv-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2481],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2356 */
  {
    "insv-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2494],
    7,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2387 */
  {
    "insv",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_insv,
    &operand_data[2500],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2577 */
  {
    "insv+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2403],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2601 */
  {
    "insv+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2404],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2628 */
  {
    "iordi3-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2404],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2709 */
  {
    "iordi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_iordi3,
    &operand_data[2504],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2751 */
  {
    "iorsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_iorsi3,
    &operand_data[2406],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2781 */
  {
    "iorsi3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2406],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2813 */
  {
    "xordi3-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2409],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2849 */
  {
    "xordi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_xordi3,
    &operand_data[2403],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2891 */
  {
    "xorsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_xorsi3,
    &operand_data[2406],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2963 */
  {
    "xorsi3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2507],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2990 */
  {
    "xorsi3+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2511],
    10,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3016 */
  {
    "xorsi3+3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2511],
    10,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3042 */
  {
    "smaxsi3-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2511],
    10,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3068 */
  {
    "smaxsi3-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2511],
    10,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3097 */
  {
    "smaxsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smaxsi3,
    &operand_data[2507],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3146 */
  {
    "sminsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sminsi3,
    &operand_data[2507],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3186 */
  {
    "umaxsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umaxsi3,
    &operand_data[2507],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3210 */
  {
    "uminsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_uminsi3,
    &operand_data[2507],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3306 */
  {
    "ashldi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_ashldi3,
    &operand_data[2521],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3341 */
  {
    "ashlsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_ashlsi3,
    &operand_data[2507],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3365 */
  {
    "ashrdi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_ashrdi3,
    &operand_data[2521],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3401 */
  {
    "ashrsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_ashrsi3,
    &operand_data[2507],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3422 */
  {
    "lshrdi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_lshrdi3,
    &operand_data[2521],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3458 */
  {
    "lshrsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_lshrsi3,
    &operand_data[2507],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3482 */
  {
    "rotlsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_rotlsi3,
    &operand_data[2406],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3499 */
  {
    "rotrsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_rotrsi3,
    &operand_data[2507],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3621 */
  {
    "extzv",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_extzv,
    &operand_data[2524],
    4,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3679 */
  {
    "negdi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_negdi2,
    &operand_data[2403],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3709 */
  {
    "negsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_negsi2,
    &operand_data[2406],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3732 */
  {
    "negsf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_negsf2,
    &operand_data[2426],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3739 */
  {
    "negdf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_negdf2,
    &operand_data[2429],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3750 */
  {
    "abssi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_abssi2,
    &operand_data[2406],
    2,
    1,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3777 */
  {
    "abssi2+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2455],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3805 */
  {
    "abssf2-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2455],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3819 */
  {
    "abssf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_abssf2,
    &operand_data[2426],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3825 */
  {
    "absdf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_absdf2,
    &operand_data[2429],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3831 */
  {
    "sqrtsf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sqrtsf2,
    &operand_data[2426],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3837 */
  {
    "sqrtdf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sqrtdf2,
    &operand_data[2429],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3843 */
  {
    "sqrtdf2+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2403],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3862 */
  {
    "one_cmplsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_one_cmplsi2,
    &operand_data[2406],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3912 */
  {
    "floatsihf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_floatsihf2,
    &operand_data[2528],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3926 */
  {
    "floatdihf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_floatdihf2,
    &operand_data[2530],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3940 */
  {
    "floatsisf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_floatsisf2,
    &operand_data[2532],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3952 */
  {
    "floatsidf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_floatsidf2,
    &operand_data[2534],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3964 */
  {
    "fix_trunchfsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_fix_trunchfsi2,
    &operand_data[2529],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3976 */
  {
    "fix_trunchfdi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_fix_trunchfdi2,
    &operand_data[2536],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3988 */
  {
    "fix_truncsfsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_fix_truncsfsi2,
    &operand_data[2425],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4004 */
  {
    "fix_truncdfsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_fix_truncdfsi2,
    &operand_data[2533],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4020 */
  {
    "truncdfsf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_truncdfsf2,
    &operand_data[2538],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4029 */
  {
    "truncdfhf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_truncdfhf2,
    &operand_data[2540],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4070 */
  {
    "truncdfhf2+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2542],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4096 */
  {
    "zero_extendhisi2-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2542],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4122 */
  {
    "zero_extendhisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_zero_extendhisi2,
    &operand_data[2544],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4142 */
  {
    "zero_extendhisi2+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2546],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4227 */
  {
    "zero_extendqisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_zero_extendqisi2,
    &operand_data[2548],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4249 */
  {
    "zero_extendqisi2+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2550],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4321 */
  {
    "zero_extendqisi2+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2552],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4331 */
  {
    "zero_extendqisi2+3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2552],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4342 */
  {
    "extendhisi2-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2554],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4342 */
  {
    "extendhisi2-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2554],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4371 */
  {
    "extendhisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_extendhisi2,
    &operand_data[2544],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4397 */
  {
    "extendhisi2+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2560],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4484 */
  {
    "extendhisi2_mem",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_extendhisi2_mem,
    &operand_data[2563],
    2,
    7,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4519 */
  {
    "extendhisi2_mem+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2560],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4565 */
  {
    "extendqihi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_extendqihi2,
    &operand_data[2565],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4601 */
  {
    "extendqisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_extendqisi2,
    &operand_data[2567],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4619 */
  {
    "extendqisi2+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2569],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4668 */
  {
    "extendqisi2+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2571],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4718 */
  {
    "extendsfdf2-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2573],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4767 */
  {
    "extendsfdf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_extendsfdf2,
    &operand_data[2578],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4775 */
  {
    "extendhfdf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_extendhfdf2,
    &operand_data[2580],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4850 */
  {
    "movdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movdi,
    &operand_data[2582],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4890 */
  {
    "movdi+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2584],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4890 */
  {
    "movdi+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2586],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4890 */
  {
    "movdi+3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2588],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4890 */
  {
    "movdi+4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2590],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4890 */
  {
    "movdi+5",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2592],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4890 */
  {
    "movdi+6",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2594],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4919 */
  {
    "movdi+7",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2584],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4919 */
  {
    "movdi+8",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2586],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4919 */
  {
    "movdi+9",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2588],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4919 */
  {
    "movdi+10",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2590],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4919 */
  {
    "movsi-9",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2592],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4919 */
  {
    "movsi-8",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2594],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4935 */
  {
    "movsi-7",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2596],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4935 */
  {
    "movsi-6",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2598],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4935 */
  {
    "movsi-5",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2600],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4935 */
  {
    "movsi-4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2602],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4935 */
  {
    "movsi-3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2604],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4935 */
  {
    "movsi-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2606],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:4964 */
  {
    "movsi-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2405],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5029 */
  {
    "movsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movsi,
    &operand_data[2501],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5154 */
  {
    "movsi+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2410],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5189 */
  {
    "movsi+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2525],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5202 */
  {
    "calculate_pic_address-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2525],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5241 */
  {
    "calculate_pic_address",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_calculate_pic_address,
    &operand_data[2608],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5250 */
  {
    "calculate_pic_address+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2608],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5266 */
  {
    "calculate_pic_address+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2611],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5360 */
  {
    "builtin_setjmp_receiver-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2614],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5387 */
  {
    "builtin_setjmp_receiver",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_builtin_setjmp_receiver,
    &operand_data[284],
    1,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5424 */
  {
    "storehi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_storehi,
    &operand_data[405],
    2,
    4,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5452 */
  {
    "storehi_bigend",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_storehi_bigend,
    &operand_data[405],
    2,
    4,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5478 */
  {
    "storeinthi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_storeinthi,
    &operand_data[405],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5525 */
  {
    "storehi_single_op",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_storehi_single_op,
    &operand_data[2618],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5535 */
  {
    "movhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movhi,
    &operand_data[2619],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5764 */
  {
    "movhi_bytes",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movhi_bytes,
    &operand_data[2563],
    2,
    5,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5797 */
  {
    "movhi_bigend",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movhi_bigend,
    &operand_data[2621],
    2,
    4,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5844 */
  {
    "thumb_movhi_clobber",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_thumb_movhi_clobber,
    &operand_data[2622],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5864 */
  {
    "reload_outhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reload_outhi,
    &operand_data[2625],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5877 */
  {
    "reload_inhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reload_inhi,
    &operand_data[2628],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:5890 */
  {
    "movqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movqi,
    &operand_data[2631],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6001 */
  {
    "movhf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movhf,
    &operand_data[2633],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6102 */
  {
    "movsf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movsf,
    &operand_data[2635],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6125 */
  {
    "movsf+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2637],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6181 */
  {
    "movdf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movdf,
    &operand_data[2639],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6204 */
  {
    "reload_outdf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reload_outdf,
    &operand_data[2641],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6311 */
  {
    "movxf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movxf,
    &operand_data[2644],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6327 */
  {
    "load_multiple",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_load_multiple,
    &operand_data[2646],
    3,
    1,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6352 */
  {
    "store_multiple",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_store_multiple,
    &operand_data[2646],
    3,
    1,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6382 */
  {
    "movmemqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmemqi,
    &operand_data[2649],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6469 */
  {
    "cbranchsi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cbranchsi4,
    &operand_data[2653],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6500 */
  {
    "cbranchqi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cbranchqi4,
    &operand_data[2657],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6520 */
  {
    "cbranchsf4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cbranchsf4,
    &operand_data[2661],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6532 */
  {
    "cbranchdf4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cbranchdf4,
    &operand_data[2665],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6544 */
  {
    "cbranchdi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cbranchdi4,
    &operand_data[2669],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6683 */
  {
    "cbranchdi4+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2673],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:6702 */
  {
    "cbranch_cc-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2673],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7280 */
  {
    "cbranch_cc",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cbranch_cc,
    &operand_data[2677],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7338 */
  {
    "cstore_cc",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cstore_cc,
    &operand_data[2681],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7381 */
  {
    "cstoresi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cstoresi4,
    &operand_data[2685],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7517 */
  {
    "cstoresf4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cstoresf4,
    &operand_data[2689],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7527 */
  {
    "cstoredf4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cstoredf4,
    &operand_data[2693],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7537 */
  {
    "cstoredi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cstoredi4,
    &operand_data[2697],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7576 */
  {
    "cstoresi_eq0_thumb1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cstoresi_eq0_thumb1,
    &operand_data[2406],
    2,
    1,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7586 */
  {
    "cstoresi_ne0_thumb1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_cstoresi_ne0_thumb1,
    &operand_data[2406],
    2,
    1,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7628 */
  {
    "cstoresi_ne0_thumb1+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2701],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7657 */
  {
    "movsicc",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movsicc,
    &operand_data[2704],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7677 */
  {
    "movsfcc",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movsfcc,
    &operand_data[2708],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7703 */
  {
    "movdfcc",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movdfcc,
    &operand_data[2712],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7762 */
  {
    "jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_jump,
    &operand_data[284],
    1,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7808 */
  {
    "call",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_call,
    &operand_data[2716],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7837 */
  {
    "call_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_call_internal,
    &operand_data[2716],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7916 */
  {
    "call_value",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_call_value,
    &operand_data[2718],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:7947 */
  {
    "call_value_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_call_value_internal,
    &operand_data[2718],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8090 */
  {
    "sibcall",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sibcall,
    &operand_data[2716],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8103 */
  {
    "sibcall_value",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sibcall_value,
    &operand_data[2718],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8142 */
  {
    "return",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_return,
    &operand_data[0],
    0,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8211 */
  {
    "return_addr_mask",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_return_addr_mask,
    &operand_data[652],
    1,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8236 */
  {
    "untyped_call",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_untyped_call,
    &operand_data[421],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8306 */
  {
    "untyped_return",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_untyped_return,
    &operand_data[2722],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8365 */
  {
    "casesi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_casesi,
    &operand_data[2724],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8424 */
  {
    "thumb1_casesi_internal_pic",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_thumb1_casesi_internal_pic,
    &operand_data[2729],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8455 */
  {
    "indirect_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_indirect_jump,
    &operand_data[652],
    1,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8556 */
  {
    "indirect_jump+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2733],
    9,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8685 */
  {
    "indirect_jump+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2406],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8693 */
  {
    "indirect_jump+3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2406],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8702 */
  {
    "indirect_jump+4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2406],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8716 */
  {
    "indirect_jump+5",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2481],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8732 */
  {
    "indirect_jump+6",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2741],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8746 */
  {
    "indirect_jump+7",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2744],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:8776 */
  {
    "indirect_jump+8",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2748],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9010 */
  {
    "indirect_jump+9",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2752],
    7,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9040 */
  {
    "prologue-9",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2759],
    8,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9066 */
  {
    "prologue-8",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2752],
    7,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9098 */
  {
    "prologue-7",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2759],
    8,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9128 */
  {
    "prologue-6",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2752],
    7,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9158 */
  {
    "prologue-5",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2766],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9177 */
  {
    "prologue-4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2766],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9931 */
  {
    "prologue-3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2409],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9942 */
  {
    "prologue-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2770],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9961 */
  {
    "prologue-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2776],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9979 */
  {
    "prologue",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_prologue,
    &operand_data[0],
    0,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:9990 */
  {
    "epilogue",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_epilogue,
    &operand_data[0],
    0,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10052 */
  {
    "eh_epilogue",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_eh_epilogue,
    &operand_data[2779],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10083 */
  {
    "eh_epilogue+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2782],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10111 */
  {
    "eh_epilogue+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2782],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10132 */
  {
    "tablejump-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2782],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10162 */
  {
    "tablejump-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2788],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10461 */
  {
    "tablejump",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_tablejump,
    &operand_data[2614],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10505 */
  {
    "ctzsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_ctzsi2,
    &operand_data[2406],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10548 */
  {
    "eh_return",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_eh_return,
    &operand_data[2717],
    1,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10562 */
  {
    "eh_return+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2456],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10577 */
  {
    "arm_legacy_rev-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2456],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10644 */
  {
    "arm_legacy_rev",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_arm_legacy_rev,
    &operand_data[2793],
    4,
    8,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10666 */
  {
    "thumb_legacy_rev",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_thumb_legacy_rev,
    &operand_data[2793],
    6,
    18,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:10700 */
  {
    "bswapsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_bswapsi2,
    &operand_data[28],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:360 */
  {
    "bswapsi2+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2795],
    8,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:378 */
  {
    "bswapsi2+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2795],
    8,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:397 */
  {
    "bswapsi2+3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2795],
    12,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:423 */
  {
    "bswapsi2+4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2795],
    12,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:449 */
  {
    "bswapsi2+5",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2795],
    8,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:755 */
  {
    "bswapsi2+6",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2796],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:771 */
  {
    "bswapsi2+7",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2796],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:788 */
  {
    "bswapsi2+8",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2807],
    9,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:810 */
  {
    "movv2di-8",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2807],
    9,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:832 */
  {
    "movv2di-7",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2796],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1088 */
  {
    "movv2di-6",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2797],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1102 */
  {
    "movv2di-5",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2816],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1120 */
  {
    "movv2di-4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2816],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1138 */
  {
    "movv2di-3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2797],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1152 */
  {
    "movv2di-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2822],
    8,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1174 */
  {
    "movv2di-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2822],
    8,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:23 */
  {
    "movv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movv2di,
    &operand_data[2830],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:23 */
  {
    "movv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movv2si,
    &operand_data[2832],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:23 */
  {
    "movv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movv4hi,
    &operand_data[2834],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:23 */
  {
    "movv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movv8qi,
    &operand_data[2836],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:23 */
  {
    "movv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movv2sf,
    &operand_data[2838],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:23 */
  {
    "movv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movv4si,
    &operand_data[2840],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:23 */
  {
    "movv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movv8hi,
    &operand_data[2842],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:23 */
  {
    "movv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movv16qi,
    &operand_data[2844],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:23 */
  {
    "movv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movv4sf,
    &operand_data[2846],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:44 */
  {
    "addv2di3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addv2di3,
    &operand_data[2848],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:44 */
  {
    "addv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addv2si3,
    &operand_data[2851],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:44 */
  {
    "addv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addv4hi3,
    &operand_data[2854],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:44 */
  {
    "addv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addv8qi3,
    &operand_data[2857],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:44 */
  {
    "addv2sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addv2sf3,
    &operand_data[2860],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:44 */
  {
    "addv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addv4si3,
    &operand_data[2863],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:44 */
  {
    "addv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addv8hi3,
    &operand_data[2866],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:44 */
  {
    "addv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addv16qi3,
    &operand_data[2869],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:44 */
  {
    "addv4sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_addv4sf3,
    &operand_data[2872],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:54 */
  {
    "subv2di3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subv2di3,
    &operand_data[2848],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:54 */
  {
    "subv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subv2si3,
    &operand_data[2851],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:54 */
  {
    "subv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subv4hi3,
    &operand_data[2854],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:54 */
  {
    "subv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subv8qi3,
    &operand_data[2857],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:54 */
  {
    "subv2sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subv2sf3,
    &operand_data[2860],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:54 */
  {
    "subv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subv4si3,
    &operand_data[2863],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:54 */
  {
    "subv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subv8hi3,
    &operand_data[2866],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:54 */
  {
    "subv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subv16qi3,
    &operand_data[2869],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:54 */
  {
    "subv4sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_subv4sf3,
    &operand_data[2872],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:64 */
  {
    "mulv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulv2si3,
    &operand_data[2851],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:64 */
  {
    "mulv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulv4hi3,
    &operand_data[2854],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:64 */
  {
    "mulv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulv8qi3,
    &operand_data[2857],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:64 */
  {
    "mulv2sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulv2sf3,
    &operand_data[2860],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:64 */
  {
    "mulv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulv4si3,
    &operand_data[2863],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:64 */
  {
    "mulv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulv8hi3,
    &operand_data[2866],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:64 */
  {
    "mulv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulv16qi3,
    &operand_data[2869],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:64 */
  {
    "mulv4sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_mulv4sf3,
    &operand_data[2872],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:74 */
  {
    "sminv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sminv2si3,
    &operand_data[2851],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:74 */
  {
    "sminv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sminv4hi3,
    &operand_data[2854],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:74 */
  {
    "sminv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sminv8qi3,
    &operand_data[2857],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:74 */
  {
    "sminv2sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sminv2sf3,
    &operand_data[2860],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:74 */
  {
    "sminv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sminv4si3,
    &operand_data[2863],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:74 */
  {
    "sminv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sminv8hi3,
    &operand_data[2866],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:74 */
  {
    "sminv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sminv16qi3,
    &operand_data[2869],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:74 */
  {
    "sminv4sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sminv4sf3,
    &operand_data[2872],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:84 */
  {
    "uminv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_uminv2si3,
    &operand_data[2851],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:84 */
  {
    "uminv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_uminv4hi3,
    &operand_data[2854],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:84 */
  {
    "uminv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_uminv8qi3,
    &operand_data[2857],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:84 */
  {
    "uminv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_uminv4si3,
    &operand_data[2863],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:84 */
  {
    "uminv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_uminv8hi3,
    &operand_data[2866],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:84 */
  {
    "uminv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_uminv16qi3,
    &operand_data[2869],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:93 */
  {
    "smaxv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smaxv2si3,
    &operand_data[2851],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:93 */
  {
    "smaxv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smaxv4hi3,
    &operand_data[2854],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:93 */
  {
    "smaxv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smaxv8qi3,
    &operand_data[2857],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:93 */
  {
    "smaxv2sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smaxv2sf3,
    &operand_data[2860],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:93 */
  {
    "smaxv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smaxv4si3,
    &operand_data[2863],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:93 */
  {
    "smaxv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smaxv8hi3,
    &operand_data[2866],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:93 */
  {
    "smaxv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smaxv16qi3,
    &operand_data[2869],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:93 */
  {
    "smaxv4sf3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_smaxv4sf3,
    &operand_data[2872],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:103 */
  {
    "umaxv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umaxv2si3,
    &operand_data[2851],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:103 */
  {
    "umaxv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umaxv4hi3,
    &operand_data[2854],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:103 */
  {
    "umaxv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umaxv8qi3,
    &operand_data[2857],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:103 */
  {
    "umaxv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umaxv4si3,
    &operand_data[2863],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:103 */
  {
    "umaxv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umaxv8hi3,
    &operand_data[2866],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vec-common.md:103 */
  {
    "umaxv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_umaxv16qi3,
    &operand_data[2869],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vfp.md:621 */
  {
    "umaxv16qi3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2429],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1023 */
  {
    "umaxv16qi3+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2875],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1038 */
  {
    "umaxv16qi3+3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2875],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1053 */
  {
    "umaxv16qi3+4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2877],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1068 */
  {
    "umaxv16qi3+5",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2877],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:649 */
  {
    "umaxv16qi3+6",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2456],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:680 */
  {
    "umaxv16qi3+7",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2879],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:718 */
  {
    "umaxv16qi3+8",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2883],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:718 */
  {
    "umaxv16qi3+9",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2885],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:718 */
  {
    "umaxv16qi3+10",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2887],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:742 */
  {
    "movti-9",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2889],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:814 */
  {
    "movti-8",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2892],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:827 */
  {
    "movti-7",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2892],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:895 */
  {
    "movti-6",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2673],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:907 */
  {
    "movti-5",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2673],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1002 */
  {
    "movti-4",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2673],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1025 */
  {
    "movti-3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2673],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1069 */
  {
    "movti-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2896],
    7,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1097 */
  {
    "movti-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2896],
    7,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:247 */
  {
    "movti",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movti,
    &operand_data[2903],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:259 */
  {
    "movei",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movei,
    &operand_data[2905],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:259 */
  {
    "movoi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movoi,
    &operand_data[2907],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:259 */
  {
    "movci",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movci,
    &operand_data[2909],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:259 */
  {
    "movxi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movxi,
    &operand_data[2911],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:288 */
  {
    "movxi+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2913],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:307 */
  {
    "movxi+2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2915],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:326 */
  {
    "movmisalignv8qi-2",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2917],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:348 */
  {
    "movmisalignv8qi-1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[2919],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisalignv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisalignv8qi,
    &operand_data[2836],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisalignv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisalignv16qi,
    &operand_data[2844],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisalignv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisalignv4hi,
    &operand_data[2834],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisalignv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisalignv8hi,
    &operand_data[2842],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisalignv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisalignv2si,
    &operand_data[2832],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisalignv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisalignv4si,
    &operand_data[2840],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisalignv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisalignv2sf,
    &operand_data[2838],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisalignv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisalignv4sf,
    &operand_data[2846],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisaligndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisaligndi,
    &operand_data[2921],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:373 */
  {
    "movmisalignv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_movmisalignv2di,
    &operand_data[2830],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:485 */
  {
    "vec_setv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_setv8qi,
    &operand_data[2923],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:485 */
  {
    "vec_setv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_setv16qi,
    &operand_data[2926],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:485 */
  {
    "vec_setv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_setv4hi,
    &operand_data[2929],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:485 */
  {
    "vec_setv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_setv8hi,
    &operand_data[2932],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:485 */
  {
    "vec_setv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_setv2si,
    &operand_data[2935],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:485 */
  {
    "vec_setv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_setv4si,
    &operand_data[2938],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:485 */
  {
    "vec_setv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_setv2sf,
    &operand_data[2941],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:485 */
  {
    "vec_setv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_setv4sf,
    &operand_data[2944],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:485 */
  {
    "vec_setv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_setv2di,
    &operand_data[2947],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:557 */
  {
    "vec_initv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_initv8qi,
    &operand_data[2950],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:557 */
  {
    "vec_initv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_initv16qi,
    &operand_data[2952],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:557 */
  {
    "vec_initv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_initv4hi,
    &operand_data[2954],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:557 */
  {
    "vec_initv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_initv8hi,
    &operand_data[2956],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:557 */
  {
    "vec_initv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_initv2si,
    &operand_data[2958],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:557 */
  {
    "vec_initv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_initv4si,
    &operand_data[2960],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:557 */
  {
    "vec_initv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_initv2sf,
    &operand_data[2962],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:557 */
  {
    "vec_initv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_initv4sf,
    &operand_data[2964],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:557 */
  {
    "vec_initv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_initv2di,
    &operand_data[2966],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:977 */
  {
    "vashrv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vashrv8qi3,
    &operand_data[2857],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:977 */
  {
    "vashrv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vashrv16qi3,
    &operand_data[2869],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:977 */
  {
    "vashrv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vashrv4hi3,
    &operand_data[2854],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:977 */
  {
    "vashrv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vashrv8hi3,
    &operand_data[2866],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:977 */
  {
    "vashrv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vashrv2si3,
    &operand_data[2851],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:977 */
  {
    "vashrv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vashrv4si3,
    &operand_data[2863],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:991 */
  {
    "vlshrv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vlshrv8qi3,
    &operand_data[2857],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:991 */
  {
    "vlshrv16qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vlshrv16qi3,
    &operand_data[2869],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:991 */
  {
    "vlshrv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vlshrv4hi3,
    &operand_data[2854],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:991 */
  {
    "vlshrv8hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vlshrv8hi3,
    &operand_data[2866],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:991 */
  {
    "vlshrv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vlshrv2si3,
    &operand_data[2851],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:991 */
  {
    "vlshrv4si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vlshrv4si3,
    &operand_data[2863],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1031 */
  {
    "vec_shr_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shr_v8qi,
    &operand_data[2968],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1031 */
  {
    "vec_shr_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shr_v16qi,
    &operand_data[2971],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1031 */
  {
    "vec_shr_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shr_v4hi,
    &operand_data[2974],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1031 */
  {
    "vec_shr_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shr_v8hi,
    &operand_data[2977],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1031 */
  {
    "vec_shr_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shr_v2si,
    &operand_data[2980],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1031 */
  {
    "vec_shr_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shr_v4si,
    &operand_data[2983],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1031 */
  {
    "vec_shr_v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shr_v2sf,
    &operand_data[2986],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1031 */
  {
    "vec_shr_v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shr_v4sf,
    &operand_data[2989],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1031 */
  {
    "vec_shr_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shr_v2di,
    &operand_data[2992],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1059 */
  {
    "vec_shl_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shl_v8qi,
    &operand_data[2968],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1059 */
  {
    "vec_shl_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shl_v16qi,
    &operand_data[2971],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1059 */
  {
    "vec_shl_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shl_v4hi,
    &operand_data[2974],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1059 */
  {
    "vec_shl_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shl_v8hi,
    &operand_data[2977],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1059 */
  {
    "vec_shl_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shl_v2si,
    &operand_data[2980],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1059 */
  {
    "vec_shl_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shl_v4si,
    &operand_data[2983],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1059 */
  {
    "vec_shl_v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shl_v2sf,
    &operand_data[2986],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1059 */
  {
    "vec_shl_v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shl_v4sf,
    &operand_data[2989],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1059 */
  {
    "vec_shl_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_shl_v2di,
    &operand_data[2992],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1208 */
  {
    "move_hi_quad_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_hi_quad_v2di,
    &operand_data[2947],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1208 */
  {
    "move_hi_quad_v2df",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_hi_quad_v2df,
    &operand_data[2995],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1208 */
  {
    "move_hi_quad_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_hi_quad_v16qi,
    &operand_data[2997],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1208 */
  {
    "move_hi_quad_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_hi_quad_v8hi,
    &operand_data[2999],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1208 */
  {
    "move_hi_quad_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_hi_quad_v4si,
    &operand_data[3001],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1208 */
  {
    "move_hi_quad_v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_hi_quad_v4sf,
    &operand_data[3003],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1226 */
  {
    "move_lo_quad_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_lo_quad_v2di,
    &operand_data[2947],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1226 */
  {
    "move_lo_quad_v2df",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_lo_quad_v2df,
    &operand_data[2995],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1226 */
  {
    "move_lo_quad_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_lo_quad_v16qi,
    &operand_data[2997],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1226 */
  {
    "move_lo_quad_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_lo_quad_v8hi,
    &operand_data[2999],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1226 */
  {
    "move_lo_quad_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_lo_quad_v4si,
    &operand_data[3001],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1226 */
  {
    "move_lo_quad_v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_move_lo_quad_v4sf,
    &operand_data[3003],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1246 */
  {
    "reduc_splus_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_splus_v8qi,
    &operand_data[2857],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1246 */
  {
    "reduc_splus_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_splus_v4hi,
    &operand_data[2854],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1246 */
  {
    "reduc_splus_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_splus_v2si,
    &operand_data[2851],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1246 */
  {
    "reduc_splus_v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_splus_v2sf,
    &operand_data[2860],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1256 */
  {
    "reduc_splus_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_splus_v16qi,
    &operand_data[2869],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1256 */
  {
    "reduc_splus_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_splus_v8hi,
    &operand_data[2866],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1256 */
  {
    "reduc_splus_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_splus_v4si,
    &operand_data[2863],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1256 */
  {
    "reduc_splus_v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_splus_v4sf,
    &operand_data[2872],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1282 */
  {
    "reduc_uplus_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_uplus_v8qi,
    &operand_data[2857],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1282 */
  {
    "reduc_uplus_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_uplus_v16qi,
    &operand_data[2869],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1282 */
  {
    "reduc_uplus_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_uplus_v4hi,
    &operand_data[2854],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1282 */
  {
    "reduc_uplus_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_uplus_v8hi,
    &operand_data[2866],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1282 */
  {
    "reduc_uplus_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_uplus_v2si,
    &operand_data[2851],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1282 */
  {
    "reduc_uplus_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_uplus_v4si,
    &operand_data[2863],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1282 */
  {
    "reduc_uplus_v2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_uplus_v2di,
    &operand_data[2848],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1291 */
  {
    "reduc_smin_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smin_v8qi,
    &operand_data[2857],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1291 */
  {
    "reduc_smin_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smin_v4hi,
    &operand_data[2854],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1291 */
  {
    "reduc_smin_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smin_v2si,
    &operand_data[2851],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1291 */
  {
    "reduc_smin_v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smin_v2sf,
    &operand_data[2860],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1301 */
  {
    "reduc_smin_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smin_v16qi,
    &operand_data[2869],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1301 */
  {
    "reduc_smin_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smin_v8hi,
    &operand_data[2866],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1301 */
  {
    "reduc_smin_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smin_v4si,
    &operand_data[2863],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1301 */
  {
    "reduc_smin_v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smin_v4sf,
    &operand_data[2872],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1316 */
  {
    "reduc_smax_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smax_v8qi,
    &operand_data[2857],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1316 */
  {
    "reduc_smax_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smax_v4hi,
    &operand_data[2854],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1316 */
  {
    "reduc_smax_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smax_v2si,
    &operand_data[2851],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1316 */
  {
    "reduc_smax_v2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smax_v2sf,
    &operand_data[2860],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1326 */
  {
    "reduc_smax_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smax_v16qi,
    &operand_data[2869],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1326 */
  {
    "reduc_smax_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smax_v8hi,
    &operand_data[2866],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1326 */
  {
    "reduc_smax_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smax_v4si,
    &operand_data[2863],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1326 */
  {
    "reduc_smax_v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_smax_v4sf,
    &operand_data[2872],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1341 */
  {
    "reduc_umin_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umin_v8qi,
    &operand_data[2857],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1341 */
  {
    "reduc_umin_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umin_v4hi,
    &operand_data[2854],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1341 */
  {
    "reduc_umin_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umin_v2si,
    &operand_data[2851],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1351 */
  {
    "reduc_umin_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umin_v16qi,
    &operand_data[2869],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1351 */
  {
    "reduc_umin_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umin_v8hi,
    &operand_data[2866],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1351 */
  {
    "reduc_umin_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umin_v4si,
    &operand_data[2863],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1366 */
  {
    "reduc_umax_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umax_v8qi,
    &operand_data[2857],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1366 */
  {
    "reduc_umax_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umax_v4hi,
    &operand_data[2854],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1366 */
  {
    "reduc_umax_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umax_v2si,
    &operand_data[2851],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1376 */
  {
    "reduc_umax_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umax_v16qi,
    &operand_data[2869],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1376 */
  {
    "reduc_umax_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umax_v8hi,
    &operand_data[2866],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1376 */
  {
    "reduc_umax_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_reduc_umax_v4si,
    &operand_data[2863],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1509 */
  {
    "vcondv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vcondv8qi,
    &operand_data[3005],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1509 */
  {
    "vcondv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vcondv16qi,
    &operand_data[3011],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1509 */
  {
    "vcondv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vcondv4hi,
    &operand_data[3017],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1509 */
  {
    "vcondv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vcondv8hi,
    &operand_data[3023],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1509 */
  {
    "vcondv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vcondv2si,
    &operand_data[3029],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1509 */
  {
    "vcondv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vcondv4si,
    &operand_data[3035],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1509 */
  {
    "vcondv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vcondv2sf,
    &operand_data[3041],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1509 */
  {
    "vcondv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vcondv4sf,
    &operand_data[3047],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1589 */
  {
    "vconduv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vconduv8qi,
    &operand_data[3053],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1589 */
  {
    "vconduv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vconduv16qi,
    &operand_data[3059],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1589 */
  {
    "vconduv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vconduv4hi,
    &operand_data[3065],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1589 */
  {
    "vconduv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vconduv8hi,
    &operand_data[3071],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1589 */
  {
    "vconduv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vconduv2si,
    &operand_data[3077],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1589 */
  {
    "vconduv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vconduv4si,
    &operand_data[3083],
    6,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vaddv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vaddv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vaddv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vaddv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vaddv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv2si,
    &operand_data[1503],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vaddv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv4si,
    &operand_data[1507],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vaddv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vaddv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv4sf,
    &operand_data[1535],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vadddi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vadddi,
    &operand_data[1511],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1668 */
  {
    "neon_vaddv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vaddv2di,
    &operand_data[1515],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1796 */
  {
    "neon_vmlav8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav8qi,
    &operand_data[1626],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1796 */
  {
    "neon_vmlav16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav16qi,
    &operand_data[1631],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1796 */
  {
    "neon_vmlav4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav4hi,
    &operand_data[1636],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1796 */
  {
    "neon_vmlav8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav8hi,
    &operand_data[1641],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1796 */
  {
    "neon_vmlav2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav2si,
    &operand_data[1646],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1796 */
  {
    "neon_vmlav4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav4si,
    &operand_data[1651],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1796 */
  {
    "neon_vmlav2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav2sf,
    &operand_data[3089],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1796 */
  {
    "neon_vmlav4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlav4sf,
    &operand_data[3094],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1853 */
  {
    "neon_vmlsv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv8qi,
    &operand_data[1626],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1853 */
  {
    "neon_vmlsv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv16qi,
    &operand_data[1631],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1853 */
  {
    "neon_vmlsv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv4hi,
    &operand_data[1636],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1853 */
  {
    "neon_vmlsv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv8hi,
    &operand_data[1641],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1853 */
  {
    "neon_vmlsv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv2si,
    &operand_data[1646],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1853 */
  {
    "neon_vmlsv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv4si,
    &operand_data[1651],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1853 */
  {
    "neon_vmlsv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv2sf,
    &operand_data[3089],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1853 */
  {
    "neon_vmlsv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsv4sf,
    &operand_data[3094],
    5,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv16qi,
    &operand_data[1491],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv8hi,
    &operand_data[1499],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv2si,
    &operand_data[1503],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv4si,
    &operand_data[1507],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv4sf,
    &operand_data[1535],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubdi,
    &operand_data[1511],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:1987 */
  {
    "neon_vsubv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vsubv2di,
    &operand_data[1515],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2292 */
  {
    "neon_vpaddv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddv8qi,
    &operand_data[1487],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2292 */
  {
    "neon_vpaddv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddv4hi,
    &operand_data[1495],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2292 */
  {
    "neon_vpaddv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddv2si,
    &operand_data[1503],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2292 */
  {
    "neon_vpaddv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vpaddv2sf,
    &operand_data[1531],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2385 */
  {
    "neon_vabsv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabsv8qi,
    &operand_data[3099],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2385 */
  {
    "neon_vabsv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabsv16qi,
    &operand_data[3102],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2385 */
  {
    "neon_vabsv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabsv4hi,
    &operand_data[3105],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2385 */
  {
    "neon_vabsv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabsv8hi,
    &operand_data[3108],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2385 */
  {
    "neon_vabsv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabsv2si,
    &operand_data[3111],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2385 */
  {
    "neon_vabsv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabsv4si,
    &operand_data[3114],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2385 */
  {
    "neon_vabsv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabsv2sf,
    &operand_data[3117],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2385 */
  {
    "neon_vabsv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vabsv4sf,
    &operand_data[3120],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2405 */
  {
    "neon_vnegv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vnegv8qi,
    &operand_data[3099],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2405 */
  {
    "neon_vnegv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vnegv16qi,
    &operand_data[3102],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2405 */
  {
    "neon_vnegv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vnegv4hi,
    &operand_data[3105],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2405 */
  {
    "neon_vnegv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vnegv8hi,
    &operand_data[3108],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2405 */
  {
    "neon_vnegv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vnegv2si,
    &operand_data[3111],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2405 */
  {
    "neon_vnegv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vnegv4si,
    &operand_data[3114],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2405 */
  {
    "neon_vnegv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vnegv2sf,
    &operand_data[3117],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2405 */
  {
    "neon_vnegv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vnegv4sf,
    &operand_data[3120],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2443 */
  {
    "neon_vclzv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclzv8qi,
    &operand_data[3099],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2443 */
  {
    "neon_vclzv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclzv16qi,
    &operand_data[3102],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2443 */
  {
    "neon_vclzv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclzv4hi,
    &operand_data[3105],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2443 */
  {
    "neon_vclzv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclzv8hi,
    &operand_data[3108],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2443 */
  {
    "neon_vclzv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclzv2si,
    &operand_data[3111],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2443 */
  {
    "neon_vclzv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vclzv4si,
    &operand_data[3114],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2461 */
  {
    "neon_vcntv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcntv8qi,
    &operand_data[1698],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2461 */
  {
    "neon_vcntv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcntv16qi,
    &operand_data[1701],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2497 */
  {
    "neon_vmvnv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmvnv8qi,
    &operand_data[3099],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2497 */
  {
    "neon_vmvnv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmvnv16qi,
    &operand_data[3102],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2497 */
  {
    "neon_vmvnv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmvnv4hi,
    &operand_data[3105],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2497 */
  {
    "neon_vmvnv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmvnv8hi,
    &operand_data[3108],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2497 */
  {
    "neon_vmvnv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmvnv2si,
    &operand_data[3111],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2497 */
  {
    "neon_vmvnv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmvnv4si,
    &operand_data[3114],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2603 */
  {
    "neon_vget_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev8qi,
    &operand_data[3123],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2603 */
  {
    "neon_vget_lanev16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev16qi,
    &operand_data[3127],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2603 */
  {
    "neon_vget_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev4hi,
    &operand_data[3131],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2603 */
  {
    "neon_vget_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev8hi,
    &operand_data[3135],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2603 */
  {
    "neon_vget_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev2si,
    &operand_data[3139],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2603 */
  {
    "neon_vget_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev4si,
    &operand_data[3143],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2603 */
  {
    "neon_vget_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev2sf,
    &operand_data[3147],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2603 */
  {
    "neon_vget_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev4sf,
    &operand_data[3151],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2647 */
  {
    "neon_vget_lanedi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanedi,
    &operand_data[3155],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2659 */
  {
    "neon_vget_lanev2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vget_lanev2di,
    &operand_data[3159],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2671 */
  {
    "neon_vset_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanev8qi,
    &operand_data[3163],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2671 */
  {
    "neon_vset_lanev16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanev16qi,
    &operand_data[3167],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2671 */
  {
    "neon_vset_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanev4hi,
    &operand_data[3171],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2671 */
  {
    "neon_vset_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanev8hi,
    &operand_data[3175],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2671 */
  {
    "neon_vset_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanev2si,
    &operand_data[2133],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2671 */
  {
    "neon_vset_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanev4si,
    &operand_data[2153],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2671 */
  {
    "neon_vset_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanev2sf,
    &operand_data[3179],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2671 */
  {
    "neon_vset_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanev4sf,
    &operand_data[3183],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2671 */
  {
    "neon_vset_lanev2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanev2di,
    &operand_data[3187],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2695 */
  {
    "neon_vset_lanedi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vset_lanedi,
    &operand_data[3191],
    4,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2707 */
  {
    "neon_vcreatev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcreatev8qi,
    &operand_data[3195],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2707 */
  {
    "neon_vcreatev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcreatev4hi,
    &operand_data[3197],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2707 */
  {
    "neon_vcreatev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcreatev2si,
    &operand_data[3199],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2707 */
  {
    "neon_vcreatev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcreatev2sf,
    &operand_data[3201],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2707 */
  {
    "neon_vcreatedi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vcreatedi,
    &operand_data[3203],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2739 */
  {
    "neon_vdup_ndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_ndi,
    &operand_data[3191],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2784 */
  {
    "neon_vdup_lanev8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev8qi,
    &operand_data[1698],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2784 */
  {
    "neon_vdup_lanev16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev16qi,
    &operand_data[1750],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2784 */
  {
    "neon_vdup_lanev4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev4hi,
    &operand_data[1704],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2784 */
  {
    "neon_vdup_lanev8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev8hi,
    &operand_data[1753],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2784 */
  {
    "neon_vdup_lanev2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev2si,
    &operand_data[1710],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2784 */
  {
    "neon_vdup_lanev4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev4si,
    &operand_data[1756],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2784 */
  {
    "neon_vdup_lanev2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev2sf,
    &operand_data[1716],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2784 */
  {
    "neon_vdup_lanev4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev4sf,
    &operand_data[1759],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2805 */
  {
    "neon_vdup_lanedi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanedi,
    &operand_data[1984],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:2817 */
  {
    "neon_vdup_lanev2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vdup_lanev2di,
    &operand_data[3205],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3449 */
  {
    "neon_vmul_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmul_nv4hi,
    &operand_data[3208],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3449 */
  {
    "neon_vmul_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmul_nv2si,
    &operand_data[3212],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3449 */
  {
    "neon_vmul_nv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmul_nv2sf,
    &operand_data[3216],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3463 */
  {
    "neon_vmul_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmul_nv8hi,
    &operand_data[3220],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3463 */
  {
    "neon_vmul_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmul_nv4si,
    &operand_data[3224],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3463 */
  {
    "neon_vmul_nv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmul_nv4sf,
    &operand_data[3228],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3477 */
  {
    "neon_vmull_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmull_nv4hi,
    &operand_data[3232],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3477 */
  {
    "neon_vmull_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmull_nv2si,
    &operand_data[3236],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3491 */
  {
    "neon_vqdmull_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmull_nv4hi,
    &operand_data[3232],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3491 */
  {
    "neon_vqdmull_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmull_nv2si,
    &operand_data[3236],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3505 */
  {
    "neon_vqdmulh_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmulh_nv4hi,
    &operand_data[3208],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3505 */
  {
    "neon_vqdmulh_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmulh_nv2si,
    &operand_data[3212],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3519 */
  {
    "neon_vqdmulh_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmulh_nv8hi,
    &operand_data[3220],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3519 */
  {
    "neon_vqdmulh_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmulh_nv4si,
    &operand_data[3224],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3533 */
  {
    "neon_vmla_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmla_nv4hi,
    &operand_data[3240],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3533 */
  {
    "neon_vmla_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmla_nv2si,
    &operand_data[3245],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3533 */
  {
    "neon_vmla_nv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmla_nv2sf,
    &operand_data[3250],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3548 */
  {
    "neon_vmla_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmla_nv8hi,
    &operand_data[3255],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3548 */
  {
    "neon_vmla_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmla_nv4si,
    &operand_data[3260],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3548 */
  {
    "neon_vmla_nv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmla_nv4sf,
    &operand_data[3265],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3563 */
  {
    "neon_vmlal_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlal_nv4hi,
    &operand_data[3270],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3563 */
  {
    "neon_vmlal_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlal_nv2si,
    &operand_data[3275],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3578 */
  {
    "neon_vqdmlal_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmlal_nv4hi,
    &operand_data[3270],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3578 */
  {
    "neon_vqdmlal_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmlal_nv2si,
    &operand_data[3275],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3593 */
  {
    "neon_vmls_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmls_nv4hi,
    &operand_data[3240],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3593 */
  {
    "neon_vmls_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmls_nv2si,
    &operand_data[3245],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3593 */
  {
    "neon_vmls_nv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmls_nv2sf,
    &operand_data[3250],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3608 */
  {
    "neon_vmls_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmls_nv8hi,
    &operand_data[3255],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3608 */
  {
    "neon_vmls_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmls_nv4si,
    &operand_data[3260],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3608 */
  {
    "neon_vmls_nv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmls_nv4sf,
    &operand_data[3265],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3623 */
  {
    "neon_vmlsl_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsl_nv4hi,
    &operand_data[3270],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3623 */
  {
    "neon_vmlsl_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vmlsl_nv2si,
    &operand_data[3275],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3638 */
  {
    "neon_vqdmlsl_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmlsl_nv4hi,
    &operand_data[3270],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3638 */
  {
    "neon_vqdmlsl_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vqdmlsl_nv2si,
    &operand_data[3275],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbslv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv8qi,
    &operand_data[3280],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbslv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv16qi,
    &operand_data[3284],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbslv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv4hi,
    &operand_data[3288],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbslv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv8hi,
    &operand_data[3292],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbslv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv2si,
    &operand_data[3296],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbslv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv4si,
    &operand_data[3300],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbslv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv2sf,
    &operand_data[3304],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbslv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv4sf,
    &operand_data[3308],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbsldi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbsldi,
    &operand_data[3312],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:3722 */
  {
    "neon_vbslv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbslv2di,
    &operand_data[3316],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4096 */
  {
    "neon_vtrnv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv8qi,
    &operand_data[3320],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4096 */
  {
    "neon_vtrnv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv16qi,
    &operand_data[3323],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4096 */
  {
    "neon_vtrnv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv4hi,
    &operand_data[3326],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4096 */
  {
    "neon_vtrnv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv8hi,
    &operand_data[3329],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4096 */
  {
    "neon_vtrnv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv2si,
    &operand_data[3332],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4096 */
  {
    "neon_vtrnv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv4si,
    &operand_data[3335],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4096 */
  {
    "neon_vtrnv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv2sf,
    &operand_data[3338],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4096 */
  {
    "neon_vtrnv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vtrnv4sf,
    &operand_data[3341],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4123 */
  {
    "neon_vzipv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv8qi,
    &operand_data[3320],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4123 */
  {
    "neon_vzipv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv16qi,
    &operand_data[3323],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4123 */
  {
    "neon_vzipv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv4hi,
    &operand_data[3326],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4123 */
  {
    "neon_vzipv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv8hi,
    &operand_data[3329],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4123 */
  {
    "neon_vzipv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv2si,
    &operand_data[3332],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4123 */
  {
    "neon_vzipv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv4si,
    &operand_data[3335],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4123 */
  {
    "neon_vzipv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv2sf,
    &operand_data[3338],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4123 */
  {
    "neon_vzipv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vzipv4sf,
    &operand_data[3341],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4150 */
  {
    "neon_vuzpv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv8qi,
    &operand_data[3320],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4150 */
  {
    "neon_vuzpv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv16qi,
    &operand_data[3323],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4150 */
  {
    "neon_vuzpv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv4hi,
    &operand_data[3326],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4150 */
  {
    "neon_vuzpv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv8hi,
    &operand_data[3329],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4150 */
  {
    "neon_vuzpv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv2si,
    &operand_data[3332],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4150 */
  {
    "neon_vuzpv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv4si,
    &operand_data[3335],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4150 */
  {
    "neon_vuzpv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv2sf,
    &operand_data[3338],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4150 */
  {
    "neon_vuzpv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vuzpv4sf,
    &operand_data[3341],
    3,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4161 */
  {
    "neon_vreinterpretv8qiv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8qiv8qi,
    &operand_data[2857],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4161 */
  {
    "neon_vreinterpretv8qiv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8qiv4hi,
    &operand_data[3344],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4161 */
  {
    "neon_vreinterpretv8qiv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8qiv2si,
    &operand_data[3346],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4161 */
  {
    "neon_vreinterpretv8qiv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8qiv2sf,
    &operand_data[2859],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4161 */
  {
    "neon_vreinterpretv8qidi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8qidi,
    &operand_data[3348],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4170 */
  {
    "neon_vreinterpretv4hiv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4hiv8qi,
    &operand_data[2856],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4170 */
  {
    "neon_vreinterpretv4hiv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4hiv4hi,
    &operand_data[2854],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4170 */
  {
    "neon_vreinterpretv4hiv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4hiv2si,
    &operand_data[3350],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4170 */
  {
    "neon_vreinterpretv4hiv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4hiv2sf,
    &operand_data[3352],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4170 */
  {
    "neon_vreinterpretv4hidi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4hidi,
    &operand_data[3354],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4179 */
  {
    "neon_vreinterpretv2siv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2siv8qi,
    &operand_data[3347],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4179 */
  {
    "neon_vreinterpretv2siv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2siv4hi,
    &operand_data[2853],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4179 */
  {
    "neon_vreinterpretv2siv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2siv2si,
    &operand_data[2851],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4179 */
  {
    "neon_vreinterpretv2siv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2siv2sf,
    &operand_data[3305],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4179 */
  {
    "neon_vreinterpretv2sidi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2sidi,
    &operand_data[3356],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4188 */
  {
    "neon_vreinterpretv2sfv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2sfv8qi,
    &operand_data[3004],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4188 */
  {
    "neon_vreinterpretv2sfv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2sfv4hi,
    &operand_data[3353],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4188 */
  {
    "neon_vreinterpretv2sfv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2sfv2si,
    &operand_data[3304],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4188 */
  {
    "neon_vreinterpretv2sfv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2sfv2sf,
    &operand_data[2860],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4188 */
  {
    "neon_vreinterpretv2sfdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2sfdi,
    &operand_data[3358],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4197 */
  {
    "neon_vreinterpretdiv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretdiv8qi,
    &operand_data[3359],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4197 */
  {
    "neon_vreinterpretdiv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretdiv4hi,
    &operand_data[3349],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4197 */
  {
    "neon_vreinterpretdiv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretdiv2si,
    &operand_data[3355],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4197 */
  {
    "neon_vreinterpretdiv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretdiv2sf,
    &operand_data[3357],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4197 */
  {
    "neon_vreinterpretdidi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretdidi,
    &operand_data[2403],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4206 */
  {
    "neon_vreinterpretv16qiv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv16qiv16qi,
    &operand_data[2869],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4206 */
  {
    "neon_vreinterpretv16qiv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv16qiv8hi,
    &operand_data[3361],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4206 */
  {
    "neon_vreinterpretv16qiv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv16qiv4si,
    &operand_data[3363],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4206 */
  {
    "neon_vreinterpretv16qiv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv16qiv4sf,
    &operand_data[2871],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4206 */
  {
    "neon_vreinterpretv16qiv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv16qiv2di,
    &operand_data[3365],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4215 */
  {
    "neon_vreinterpretv8hiv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8hiv16qi,
    &operand_data[2868],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4215 */
  {
    "neon_vreinterpretv8hiv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8hiv8hi,
    &operand_data[2866],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4215 */
  {
    "neon_vreinterpretv8hiv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8hiv4si,
    &operand_data[3367],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4215 */
  {
    "neon_vreinterpretv8hiv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8hiv4sf,
    &operand_data[3369],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4215 */
  {
    "neon_vreinterpretv8hiv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv8hiv2di,
    &operand_data[3371],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4224 */
  {
    "neon_vreinterpretv4siv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4siv16qi,
    &operand_data[3364],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4224 */
  {
    "neon_vreinterpretv4siv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4siv8hi,
    &operand_data[2865],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4224 */
  {
    "neon_vreinterpretv4siv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4siv4si,
    &operand_data[2863],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4224 */
  {
    "neon_vreinterpretv4siv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4siv4sf,
    &operand_data[3309],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4224 */
  {
    "neon_vreinterpretv4siv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4siv2di,
    &operand_data[3373],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4233 */
  {
    "neon_vreinterpretv4sfv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4sfv16qi,
    &operand_data[3375],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4233 */
  {
    "neon_vreinterpretv4sfv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4sfv8hi,
    &operand_data[3370],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4233 */
  {
    "neon_vreinterpretv4sfv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4sfv4si,
    &operand_data[3308],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4233 */
  {
    "neon_vreinterpretv4sfv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4sfv4sf,
    &operand_data[2872],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4233 */
  {
    "neon_vreinterpretv4sfv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv4sfv2di,
    &operand_data[3377],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4242 */
  {
    "neon_vreinterpretv2div16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2div16qi,
    &operand_data[3378],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4242 */
  {
    "neon_vreinterpretv2div8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2div8hi,
    &operand_data[3366],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4242 */
  {
    "neon_vreinterpretv2div4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2div4si,
    &operand_data[3372],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4242 */
  {
    "neon_vreinterpretv2div4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2div4sf,
    &operand_data[3374],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4242 */
  {
    "neon_vreinterpretv2div2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vreinterpretv2div2di,
    &operand_data[2848],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4605 */
  {
    "neon_vld3v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld3v16qi,
    &operand_data[3380],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4605 */
  {
    "neon_vld3v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld3v8hi,
    &operand_data[3380],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4605 */
  {
    "neon_vld3v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld3v4si,
    &operand_data[3380],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4605 */
  {
    "neon_vld3v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld3v4sf,
    &operand_data[3380],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4766 */
  {
    "neon_vst3v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst3v16qi,
    &operand_data[3381],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4766 */
  {
    "neon_vst3v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst3v8hi,
    &operand_data[3381],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4766 */
  {
    "neon_vst3v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst3v4si,
    &operand_data[3381],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4766 */
  {
    "neon_vst3v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst3v4sf,
    &operand_data[3381],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4897 */
  {
    "neon_vld4v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld4v16qi,
    &operand_data[3383],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4897 */
  {
    "neon_vld4v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld4v8hi,
    &operand_data[3383],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4897 */
  {
    "neon_vld4v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld4v4si,
    &operand_data[3383],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:4897 */
  {
    "neon_vld4v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vld4v4sf,
    &operand_data[3383],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5066 */
  {
    "neon_vst4v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst4v16qi,
    &operand_data[3384],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5066 */
  {
    "neon_vst4v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst4v8hi,
    &operand_data[3384],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5066 */
  {
    "neon_vst4v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst4v4si,
    &operand_data[3384],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5066 */
  {
    "neon_vst4v4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vst4v4sf,
    &operand_data[3384],
    2,
    0,
    1,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vandv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vandv8qi,
    &operand_data[3386],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vandv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vandv16qi,
    &operand_data[3390],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vandv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vandv4hi,
    &operand_data[3394],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vandv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vandv8hi,
    &operand_data[3398],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vandv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vandv2si,
    &operand_data[3402],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vandv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vandv4si,
    &operand_data[3406],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vandv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vandv2sf,
    &operand_data[3410],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vandv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vandv4sf,
    &operand_data[3414],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vanddi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vanddi,
    &operand_data[3418],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5184 */
  {
    "neon_vandv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vandv2di,
    &operand_data[3422],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrv8qi,
    &operand_data[3426],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrv16qi,
    &operand_data[3430],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrv4hi,
    &operand_data[3434],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrv8hi,
    &operand_data[3438],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrv2si,
    &operand_data[3442],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrv4si,
    &operand_data[3446],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrv2sf,
    &operand_data[3450],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrv4sf,
    &operand_data[3454],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrdi,
    &operand_data[3458],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5195 */
  {
    "neon_vorrv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorrv2di,
    &operand_data[3462],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veorv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veorv8qi,
    &operand_data[3466],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veorv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veorv16qi,
    &operand_data[3470],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veorv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veorv4hi,
    &operand_data[3474],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veorv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veorv8hi,
    &operand_data[3478],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veorv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veorv2si,
    &operand_data[3482],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veorv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veorv4si,
    &operand_data[3486],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veorv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veorv2sf,
    &operand_data[3490],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veorv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veorv4sf,
    &operand_data[3494],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veordi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veordi,
    &operand_data[3498],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5206 */
  {
    "neon_veorv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_veorv2di,
    &operand_data[3502],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicv8qi,
    &operand_data[3426],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicv16qi,
    &operand_data[3430],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicv4hi,
    &operand_data[3434],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicv8hi,
    &operand_data[3438],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicv2si,
    &operand_data[3442],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicv4si,
    &operand_data[3446],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicv2sf,
    &operand_data[3450],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicv4sf,
    &operand_data[3454],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicdi,
    &operand_data[3458],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5217 */
  {
    "neon_vbicv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vbicv2di,
    &operand_data[3462],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vornv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vornv8qi,
    &operand_data[3386],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vornv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vornv16qi,
    &operand_data[3390],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vornv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vornv4hi,
    &operand_data[3394],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vornv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vornv8hi,
    &operand_data[3398],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vornv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vornv2si,
    &operand_data[3402],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vornv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vornv4si,
    &operand_data[3406],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vornv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vornv2sf,
    &operand_data[3410],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vornv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vornv4sf,
    &operand_data[3414],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vorndi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vorndi,
    &operand_data[3418],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5228 */
  {
    "neon_vornv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_neon_vornv2di,
    &operand_data[3422],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5259 */
  {
    "vec_unpacks_hi_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_hi_v16qi,
    &operand_data[3506],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5259 */
  {
    "vec_unpacku_hi_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_hi_v16qi,
    &operand_data[3506],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5259 */
  {
    "vec_unpacks_hi_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_hi_v8hi,
    &operand_data[3508],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5259 */
  {
    "vec_unpacku_hi_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_hi_v8hi,
    &operand_data[3508],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5259 */
  {
    "vec_unpacks_hi_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_hi_v4si,
    &operand_data[3510],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5259 */
  {
    "vec_unpacku_hi_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_hi_v4si,
    &operand_data[3510],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5278 */
  {
    "vec_unpacks_lo_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_lo_v16qi,
    &operand_data[3506],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5278 */
  {
    "vec_unpacku_lo_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_lo_v16qi,
    &operand_data[3506],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5278 */
  {
    "vec_unpacks_lo_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_lo_v8hi,
    &operand_data[3508],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5278 */
  {
    "vec_unpacku_lo_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_lo_v8hi,
    &operand_data[3508],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5278 */
  {
    "vec_unpacks_lo_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_lo_v4si,
    &operand_data[3510],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5278 */
  {
    "vec_unpacku_lo_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_lo_v4si,
    &operand_data[3510],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5309 */
  {
    "vec_widen_smult_lo_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_lo_v16qi,
    &operand_data[3512],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5309 */
  {
    "vec_widen_umult_lo_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_lo_v16qi,
    &operand_data[3512],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5309 */
  {
    "vec_widen_smult_lo_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_lo_v8hi,
    &operand_data[3515],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5309 */
  {
    "vec_widen_umult_lo_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_lo_v8hi,
    &operand_data[3515],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5309 */
  {
    "vec_widen_smult_lo_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_lo_v4si,
    &operand_data[3518],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5309 */
  {
    "vec_widen_umult_lo_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_lo_v4si,
    &operand_data[3518],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5343 */
  {
    "vec_widen_smult_hi_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_hi_v16qi,
    &operand_data[3512],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5343 */
  {
    "vec_widen_umult_hi_v16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_hi_v16qi,
    &operand_data[3512],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5343 */
  {
    "vec_widen_smult_hi_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_hi_v8hi,
    &operand_data[3515],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5343 */
  {
    "vec_widen_umult_hi_v8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_hi_v8hi,
    &operand_data[3515],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5343 */
  {
    "vec_widen_smult_hi_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_hi_v4si,
    &operand_data[3518],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5343 */
  {
    "vec_widen_umult_hi_v4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_hi_v4si,
    &operand_data[3518],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5374 */
  {
    "vec_unpacks_lo_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_lo_v8qi,
    &operand_data[3521],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5374 */
  {
    "vec_unpacku_lo_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_lo_v8qi,
    &operand_data[3521],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5374 */
  {
    "vec_unpacks_lo_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_lo_v4hi,
    &operand_data[3523],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5374 */
  {
    "vec_unpacku_lo_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_lo_v4hi,
    &operand_data[3523],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5374 */
  {
    "vec_unpacks_lo_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_lo_v2si,
    &operand_data[3525],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5374 */
  {
    "vec_unpacku_lo_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_lo_v2si,
    &operand_data[3525],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5387 */
  {
    "vec_unpacks_hi_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_hi_v8qi,
    &operand_data[3521],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5387 */
  {
    "vec_unpacku_hi_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_hi_v8qi,
    &operand_data[3521],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5387 */
  {
    "vec_unpacks_hi_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_hi_v4hi,
    &operand_data[3523],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5387 */
  {
    "vec_unpacku_hi_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_hi_v4hi,
    &operand_data[3523],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5387 */
  {
    "vec_unpacks_hi_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacks_hi_v2si,
    &operand_data[3525],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5387 */
  {
    "vec_unpacku_hi_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_unpacku_hi_v2si,
    &operand_data[3525],
    2,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5411 */
  {
    "vec_widen_smult_hi_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_hi_v8qi,
    &operand_data[3527],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5411 */
  {
    "vec_widen_umult_hi_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_hi_v8qi,
    &operand_data[3527],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5411 */
  {
    "vec_widen_smult_hi_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_hi_v4hi,
    &operand_data[3530],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5411 */
  {
    "vec_widen_umult_hi_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_hi_v4hi,
    &operand_data[3530],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5411 */
  {
    "vec_widen_smult_hi_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_hi_v2si,
    &operand_data[3533],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5411 */
  {
    "vec_widen_umult_hi_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_hi_v2si,
    &operand_data[3533],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5426 */
  {
    "vec_widen_smult_lo_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_lo_v8qi,
    &operand_data[3527],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5426 */
  {
    "vec_widen_umult_lo_v8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_lo_v8qi,
    &operand_data[3527],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5426 */
  {
    "vec_widen_smult_lo_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_lo_v4hi,
    &operand_data[3530],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5426 */
  {
    "vec_widen_umult_lo_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_lo_v4hi,
    &operand_data[3530],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5426 */
  {
    "vec_widen_smult_lo_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_smult_lo_v2si,
    &operand_data[3533],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5426 */
  {
    "vec_widen_umult_lo_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_widen_umult_lo_v2si,
    &operand_data[3533],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5464 */
  {
    "vec_pack_trunc_v4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_pack_trunc_v4hi,
    &operand_data[3536],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5464 */
  {
    "vec_pack_trunc_v2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_pack_trunc_v2si,
    &operand_data[3538],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/neon.md:5464 */
  {
    "vec_pack_trunc_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_vec_pack_trunc_di,
    &operand_data[3540],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:27 */
  {
    "memory_barrier",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_memory_barrier,
    &operand_data[0],
    0,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:36 */
  {
    "sync_compare_and_swapsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_compare_and_swapsi,
    &operand_data[3543],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:54 */
  {
    "sync_compare_and_swapqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_compare_and_swapqi,
    &operand_data[3547],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:54 */
  {
    "sync_compare_and_swaphi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_compare_and_swaphi,
    &operand_data[3551],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:70 */
  {
    "sync_lock_test_and_setsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_lock_test_and_setsi,
    &operand_data[3543],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:84 */
  {
    "sync_lock_test_and_setqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_lock_test_and_setqi,
    &operand_data[3547],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:84 */
  {
    "sync_lock_test_and_sethi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_lock_test_and_sethi,
    &operand_data[3551],
    3,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:118 */
  {
    "sync_addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_addsi,
    &operand_data[2825],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:118 */
  {
    "sync_subsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_subsi,
    &operand_data[2825],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:118 */
  {
    "sync_iorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_iorsi,
    &operand_data[2825],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:118 */
  {
    "sync_xorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_xorsi,
    &operand_data[2825],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:118 */
  {
    "sync_andsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_andsi,
    &operand_data[2825],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:131 */
  {
    "sync_nandsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_nandsi,
    &operand_data[2825],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_addqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_addqi,
    &operand_data[3548],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_subqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_subqi,
    &operand_data[3548],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_iorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_iorqi,
    &operand_data[3548],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_xorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_xorqi,
    &operand_data[3548],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_andqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_andqi,
    &operand_data[3548],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_addhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_addhi,
    &operand_data[3552],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_subhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_subhi,
    &operand_data[3552],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_iorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_iorhi,
    &operand_data[3552],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_xorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_xorhi,
    &operand_data[3552],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:144 */
  {
    "sync_andhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_andhi,
    &operand_data[3552],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:158 */
  {
    "sync_nandqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_nandqi,
    &operand_data[3548],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:158 */
  {
    "sync_nandhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_nandhi,
    &operand_data[3552],
    2,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:172 */
  {
    "sync_new_addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_addsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:172 */
  {
    "sync_new_subsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_subsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:172 */
  {
    "sync_new_iorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_iorsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:172 */
  {
    "sync_new_xorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_xorsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:172 */
  {
    "sync_new_andsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_andsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:187 */
  {
    "sync_new_nandsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_nandsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_addqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_addqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_subqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_subqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_iorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_iorqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_xorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_xorqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_andqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_andqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_addhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_addhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_subhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_subhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_iorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_iorhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_xorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_xorhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:202 */
  {
    "sync_new_andhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_andhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:217 */
  {
    "sync_new_nandqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_nandqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:217 */
  {
    "sync_new_nandhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_new_nandhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:232 */
  {
    "sync_old_addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_addsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:232 */
  {
    "sync_old_subsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_subsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:232 */
  {
    "sync_old_iorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_iorsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:232 */
  {
    "sync_old_xorsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_xorsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:232 */
  {
    "sync_old_andsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_andsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:247 */
  {
    "sync_old_nandsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_nandsi,
    &operand_data[3543],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_addqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_addqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_subqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_subqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_iorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_iorqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_xorqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_xorqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_andqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_andqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_addhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_addhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_subhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_subhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_iorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_iorhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_xorhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_xorhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:262 */
  {
    "sync_old_andhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_andhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:277 */
  {
    "sync_old_nandqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_nandqi,
    &operand_data[3547],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/sync.md:277 */
  {
    "sync_old_nandhi",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    (insn_gen_fn) gen_sync_old_nandhi,
    &operand_data[3551],
    3,
    2,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:704 */
  {
    "*p *arm_addsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2686 },
#else
    { 0, output_2686, 0 },
#endif
    0,
    &operand_data[3555],
    5,
    0,
    6,
    2
  },
  /* insn-conditions.md:704 */
  {
    "*p *arm_addsi3+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[3560],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1181 */
  {
    "*p *arm_subsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2688 },
#else
    { 0, output_2688, 0 },
#endif
    0,
    &operand_data[3565],
    5,
    0,
    4,
    2
  },
  /* insn-conditions.md:1181 */
  {
    "*p *arm_subsi3_insn+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[3570],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:1308 */
  {
    "*p *arm_mulsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3575],
    5,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1318 */
  {
    "*p *arm_mulsi3_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3580],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1417 */
  {
    "*p *mulsi3addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3585],
    6,
    0,
    4,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1429 */
  {
    "*p *mulsi3addsi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3591],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1505 */
  {
    "*p *mulsi3subsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mls%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3591],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1527 */
  {
    "*p *mulsidi3adddi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3597],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1540 */
  {
    "*p *mulsidi3adddi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3603],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1568 */
  {
    "*p *mulsidi3_nov6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3609],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1579 */
  {
    "*p *mulsidi3_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3614],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1599 */
  {
    "*p *umulsidi3_nov6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3609],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1610 */
  {
    "*p *umulsidi3_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3614],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1631 */
  {
    "*p *umulsidi3adddi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3597],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1644 */
  {
    "*p *umulsidi3adddi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3603],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1671 */
  {
    "*p *smulsi3_highpart_nov6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3619],
    6,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1686 */
  {
    "*p *smulsi3_highpart_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3625],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1715 */
  {
    "*p *umulsi3_highpart_nov6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3619],
    6,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1730 */
  {
    "*p *umulsi3_highpart_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3625],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1745 */
  {
    "*p mulhisi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3631],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1757 */
  {
    "*p *mulhisi3tb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3636],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1770 */
  {
    "*p *mulhisi3bt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3641],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1783 */
  {
    "*p *mulhisi3tt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3580],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1797 */
  {
    "*p maddhisi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlabb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3646],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:1810 */
  {
    "*p *maddhidi4",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlalbb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3652],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2091 */
  {
    "*p *arm_andsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2713 },
#else
    { 0, output_2713, 0 },
#endif
    0,
    &operand_data[3658],
    5,
    0,
    3,
    2
  },
  /* insn-conditions.md:2091 */
  {
    "*p *arm_andsi3_insn+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[3560],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2554 */
  {
    "*p insv_zero",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfc%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3663],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2565 */
  {
    "*p insv_t2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfi%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3668],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2577 */
  {
    "*p *anddi_notdi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3674],
    5,
    0,
    2,
    1
  },
  /* insn-conditions.md:2577 */
  {
    "*p *anddi_notdi_di+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[3679],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2601 */
  {
    "*p *anddi_notzesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2719 },
#else
    { 0, output_2719, 0 },
#endif
    0,
    &operand_data[3684],
    5,
    0,
    2,
    2
  },
  /* insn-conditions.md:2601 */
  {
    "*p *anddi_notzesidi_di+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[3689],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2628 */
  {
    "*p *anddi_notsesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3694],
    5,
    0,
    2,
    1
  },
  /* insn-conditions.md:2628 */
  {
    "*p *anddi_notsesidi_di+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[3689],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2651 */
  {
    "*p andsi_notsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3580],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2669 */
  {
    "*p andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3699],
    7,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2717 */
  {
    "*p *iordi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3706],
    5,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2727 */
  {
    "*p *iordi_zesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2726 },
#else
    { 0, output_2726, 0 },
#endif
    0,
    &operand_data[3684],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:2740 */
  {
    "*p *iordi_sesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3694],
    5,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2781 */
  {
    "*p *iorsi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2728 },
#else
    { 0, output_2728, 0 },
#endif
    0,
    &operand_data[3711],
    5,
    0,
    3,
    2
  },
  /* insn-conditions.md:2781 */
  {
    "*p *iorsi3_insn+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[3560],
    5,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:2857 */
  {
    "*p *xordi3_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3706],
    5,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2867 */
  {
    "*p *xordi_zesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2731 },
#else
    { 0, output_2731, 0 },
#endif
    0,
    &operand_data[3684],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:2880 */
  {
    "*p *xordi_sesidi_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3694],
    5,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2919 */
  {
    "*p *arm_xorsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3716],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:2976 */
  {
    "*p *andsi_iorsi3_notsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %2\n\tbic%?\t%0, %0, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3721],
    6,
    0,
    3,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3115 */
  {
    "*p *smax_0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3727],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3124 */
  {
    "*p *smax_m1",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3727],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3164 */
  {
    "*p *smin_0",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3727],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3528 */
  {
    "*p *arm_shiftsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2738 },
#else
    { 0, 0, output_2738 },
#endif
    0,
    &operand_data[3731],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:3572 */
  {
    "*p *not_shiftsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3737],
    6,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3654 */
  {
    "*p extv",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3743],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3665 */
  {
    "*p extzv_t2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ubfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3743],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3716 */
  {
    "*p *arm_negsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, #0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3727],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:3843 */
  {
    "*p one_cmpldi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3749],
    4,
    0,
    2,
    1
  },
  /* insn-conditions.md:3843 */
  {
    "*p one_cmpldi2+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[3680],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/arm.md:3869 */
  {
    "*p *arm_one_cmplsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3727],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4046 */
  {
    "*p zero_extendqidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3753],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4046 */
  {
    "*p zero_extendhidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3757],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4046 */
  {
    "*p zero_extendsidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3761],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4057 */
  {
    "*p extendqidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3753],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4057 */
  {
    "*p extendhidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3757],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4057 */
  {
    "*p extendsidi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3761],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4195 */
  {
    "*p *arm_zero_extendhisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2752 },
#else
    { 0, output_2752, 0 },
#endif
    0,
    &operand_data[3765],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4206 */
  {
    "*p *arm_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2753 },
#else
    { 0, output_2753, 0 },
#endif
    0,
    &operand_data[3765],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4217 */
  {
    "*p *arm_zero_extendhisi2addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtah%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3641],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4287 */
  {
    "*p *arm_zero_extendqisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2755 },
#else
    { 0, output_2755, 0 },
#endif
    0,
    &operand_data[3769],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4299 */
  {
    "*p *arm_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2756 },
#else
    { 0, output_2756, 0 },
#endif
    0,
    &operand_data[3769],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4310 */
  {
    "*p *arm_zero_extendqisi2addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3773],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4529 */
  {
    "*p *arm_extendhisi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2758 },
#else
    { 0, output_2758, 0 },
#endif
    0,
    &operand_data[3765],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4544 */
  {
    "*p *arm_extendhisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2759 },
#else
    { 0, output_2759, 0 },
#endif
    0,
    &operand_data[3765],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4590 */
  {
    "*p *arm_extendqihi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%(sb%)\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3778],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:4629 */
  {
    "*p *arm_extendqisi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2761 },
#else
    { 0, output_2761, 0 },
#endif
    0,
    &operand_data[3782],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4643 */
  {
    "*p *arm_extendqisi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2762 },
#else
    { 0, output_2762, 0 },
#endif
    0,
    &operand_data[3782],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:4657 */
  {
    "*p *arm_extendqisi2addsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3773],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:5123 */
  {
    "*p *arm_movt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "movt%?\t%0, #:upper16:%c2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3786],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:5133 */
  {
    "*p *arm_movsi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2765 },
#else
    { 0, output_2765, 0 },
#endif
    0,
    &operand_data[3791],
    4,
    0,
    6,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:5326 */
  {
    "*p pic_add_dot_plus_eight",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2766 },
#else
    { 0, 0, output_2766 },
#endif
    0,
    &operand_data[3795],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:5341 */
  {
    "*p tls_load_dot_plus_eight",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2767 },
#else
    { 0, 0, output_2767 },
#endif
    0,
    &operand_data[3795],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:5814 */
  {
    "*p *movhi_insn_arch4",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2768 },
#else
    { 0, output_2768, 0 },
#endif
    0,
    &operand_data[3800],
    4,
    0,
    4,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:5833 */
  {
    "*p *movhi_bytes",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2769 },
#else
    { 0, output_2769, 0 },
#endif
    0,
    &operand_data[3804],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:5965 */
  {
    "*p *arm_movqi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2770 },
#else
    { 0, output_2770, 0 },
#endif
    0,
    &operand_data[3808],
    4,
    0,
    4,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:6022 */
  {
    "*p *arm32_movhf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2771 },
#else
    { 0, 0, output_2771 },
#endif
    0,
    &operand_data[3812],
    4,
    0,
    4,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:6140 */
  {
    "*p *arm_movsf_soft_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2772 },
#else
    { 0, output_2772, 0 },
#endif
    0,
    &operand_data[3816],
    4,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/arm.md:7769 */
  {
    "*p *arm_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2773 },
#else
    { 0, 0, output_2773 },
#endif
    0,
    &operand_data[374],
    3,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8148 */
  {
    "*p *arm_return",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2774 },
#else
    { 0, 0, output_2774 },
#endif
    0,
    &operand_data[375],
    2,
    0,
    0,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:8473 */
  {
    "*p *arm_indirect_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%?\t%|pc, %0\t%@ indirect register jump",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3582],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8481 */
  {
    "*p *load_indirect_jump",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, %0\t%@ indirect memory jump",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3820],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8524 */
  {
    "*p *arith_shiftsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "%i1%?\t%0, %2, %4%S3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3823],
    8,
    0,
    4,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:8610 */
  {
    "*p *sub_shiftsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3831],
    7,
    0,
    2,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:9825 */
  {
    "*p *arith_adjacentmem",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2779 },
#else
    { 0, 0, output_2779 },
#endif
    0,
    &operand_data[3838],
    7,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/arm.md:10489 */
  {
    "*p clzsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "clz%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3727],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10497 */
  {
    "*p rbitsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rbit%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3727],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10595 */
  {
    "*p load_tp_hard",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrc%?\tp15, 0, %0, c13, c0, 3\t@ load_tp_hard",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3845],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10616 */
  {
    "*p *arm_movtas_ze",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "movt%?\t%0, %L1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3848],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/arm.md:10627 */
  {
    "*p *arm_rev",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rev%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3727],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:24 */
  {
    "*p *ldm4_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3852],
    8,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:59 */
  {
    "*p *ldm4_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3860],
    8,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:98 */
  {
    "*p *stm4_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3868],
    8,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:113 */
  {
    "*p *stm4_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3876],
    8,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:146 */
  {
    "*p *ldm4_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3852],
    8,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:165 */
  {
    "*p *ldm4_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3860],
    8,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:186 */
  {
    "*p *stm4_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3868],
    8,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:201 */
  {
    "*p *stm4_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3876],
    8,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:218 */
  {
    "*p *ldm4_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3852],
    8,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:236 */
  {
    "*p *ldm4_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3860],
    8,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:256 */
  {
    "*p *stm4_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3868],
    8,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:271 */
  {
    "*p *stm4_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3876],
    8,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:288 */
  {
    "*p *ldm4_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3852],
    8,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:307 */
  {
    "*p *ldm4_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3860],
    8,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:328 */
  {
    "*p *stm4_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3868],
    8,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:343 */
  {
    "*p *stm4_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3876],
    8,
    5,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:467 */
  {
    "*p *ldm3_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3884],
    7,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:496 */
  {
    "*p *ldm3_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3891],
    7,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:529 */
  {
    "*p *stm3_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3898],
    7,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:542 */
  {
    "*p *stm3_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3905],
    7,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:571 */
  {
    "*p *ldm3_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3884],
    7,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:587 */
  {
    "*p *ldm3_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3891],
    7,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:605 */
  {
    "*p *stm3_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3898],
    7,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:618 */
  {
    "*p *stm3_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3905],
    7,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:633 */
  {
    "*p *ldm3_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3884],
    7,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:648 */
  {
    "*p *ldm3_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3891],
    7,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:665 */
  {
    "*p *stm3_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3898],
    7,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:678 */
  {
    "*p *stm3_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3905],
    7,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:693 */
  {
    "*p *ldm3_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3884],
    7,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:709 */
  {
    "*p *ldm3_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3891],
    7,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:727 */
  {
    "*p *stm3_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3898],
    7,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:740 */
  {
    "*p *stm3_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3905],
    7,
    4,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:848 */
  {
    "*p *ldm2_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3912],
    6,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:871 */
  {
    "*p *ldm2_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ia%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3918],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:898 */
  {
    "*p *stm2_ia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3924],
    6,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:909 */
  {
    "*p *stm2_ia_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ia%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3930],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:934 */
  {
    "*p *ldm2_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3912],
    6,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:947 */
  {
    "*p *ldm2_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(ib%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3918],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:962 */
  {
    "*p *stm2_ib",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3924],
    6,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:973 */
  {
    "*p *stm2_ib_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(ib%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3930],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:986 */
  {
    "*p *ldm2_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3912],
    6,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:998 */
  {
    "*p *ldm2_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(da%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3918],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1012 */
  {
    "*p *stm2_da",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3924],
    6,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1023 */
  {
    "*p *stm2_da_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(da%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3930],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1036 */
  {
    "*p *ldm2_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3912],
    6,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1049 */
  {
    "*p *ldm2_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%(db%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3918],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1064 */
  {
    "*p *stm2_db",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%3, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3924],
    6,
    1,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/ldmstm.md:1075 */
  {
    "*p *stm2_db_update",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%(db%)\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3930],
    6,
    3,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:103 */
  {
    "*p *addsf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2833 },
#else
    { 0, output_2833, 0 },
#endif
    0,
    &operand_data[3936],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:115 */
  {
    "*p *adddf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2834 },
#else
    { 0, output_2834, 0 },
#endif
    0,
    &operand_data[3941],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:127 */
  {
    "*p *adddf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2835 },
#else
    { 0, output_2835, 0 },
#endif
    0,
    &operand_data[3946],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:140 */
  {
    "*p *adddf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3951],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:151 */
  {
    "*p *adddf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "adf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3956],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:174 */
  {
    "*p *subdf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2838 },
#else
    { 0, output_2838, 0 },
#endif
    0,
    &operand_data[3961],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:186 */
  {
    "*p *subdf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "suf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3966],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:197 */
  {
    "*p *subdf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2840 },
#else
    { 0, output_2840, 0 },
#endif
    0,
    &operand_data[3971],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:210 */
  {
    "*p *subdf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "suf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3956],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:222 */
  {
    "*p *mulsf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fml%?s\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3976],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:232 */
  {
    "*p *muldf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3981],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:242 */
  {
    "*p *muldf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3966],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:253 */
  {
    "*p *muldf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3951],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:264 */
  {
    "*p *muldf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "muf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3956],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:277 */
  {
    "*p *divsf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2847 },
#else
    { 0, output_2847, 0 },
#endif
    0,
    &operand_data[3986],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:289 */
  {
    "*p *divdf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2848 },
#else
    { 0, output_2848, 0 },
#endif
    0,
    &operand_data[3961],
    5,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:301 */
  {
    "*p *divdf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "dvf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3966],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:312 */
  {
    "*p *divdf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdf%?d\t%0, %2, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3991],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:323 */
  {
    "*p *divdf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "dvf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3956],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:335 */
  {
    "*p *modsf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?s\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3976],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:345 */
  {
    "*p *moddf3_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3981],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:355 */
  {
    "*p *moddf_esfdf_df_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3966],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:366 */
  {
    "*p *moddf_df_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3951],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:377 */
  {
    "*p *moddf_esfdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "rmf%?d\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3956],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:389 */
  {
    "*p *negsf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mnf%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3996],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:398 */
  {
    "*p *negdf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mnf%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4000],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:407 */
  {
    "*p *negdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mnf%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4004],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:417 */
  {
    "*p *abssf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "abs%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3996],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:426 */
  {
    "*p *absdf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "abs%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4000],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:435 */
  {
    "*p *absdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "abs%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4004],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:445 */
  {
    "*p *sqrtsf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqt%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3996],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:454 */
  {
    "*p *sqrtdf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqt%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4000],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:463 */
  {
    "*p *sqrtdf_esfdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqt%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4004],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:473 */
  {
    "*p *floatsisf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "flt%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4008],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:482 */
  {
    "*p *floatsidf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "flt%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4012],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:491 */
  {
    "*p *fix_truncsfsi2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fix%?z\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4016],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:500 */
  {
    "*p *fix_truncdfsi2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fix%?z\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4020],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:509 */
  {
    "*p *truncdfsf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvf%?s\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4024],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:519 */
  {
    "*p *extendsfdf2_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvf%?d\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4004],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/fpa.md:528 */
  {
    "*p *movsf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2872 },
#else
    { 0, output_2872, 0 },
#endif
    0,
    &operand_data[4028],
    4,
    0,
    9,
    2
  },
  /* ../../gcc/gcc/config/arm/fpa.md:553 */
  {
    "*p *movdf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2873 },
#else
    { 0, 0, output_2873 },
#endif
    0,
    &operand_data[4032],
    4,
    0,
    11,
    3
  },
  /* ../../gcc/gcc/config/arm/fpa.md:591 */
  {
    "*p *movxf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2874 },
#else
    { 0, 0, output_2874 },
#endif
    0,
    &operand_data[4036],
    4,
    0,
    3,
    3
  },
  /* ../../gcc/gcc/config/arm/fpa.md:617 */
  {
    "*p *thumb2_movsf_fpa",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2875 },
#else
    { 0, output_2875, 0 },
#endif
    0,
    &operand_data[4028],
    4,
    0,
    9,
    2
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:24 */
  {
    "*p iwmmxt_iordi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2876 },
#else
    { 0, output_2876, 0 },
#endif
    0,
    &operand_data[4040],
    5,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:36 */
  {
    "*p iwmmxt_xordi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2877 },
#else
    { 0, output_2877, 0 },
#endif
    0,
    &operand_data[4040],
    5,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:48 */
  {
    "*p iwmmxt_anddi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_2878 },
#else
    { 0, output_2878, 0 },
#endif
    0,
    &operand_data[4040],
    5,
    0,
    3,
    2
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:60 */
  {
    "*p iwmmxt_nanddi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wandn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4045],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:163 */
  {
    "*p movv2si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2880 },
#else
    { 0, 0, output_2880 },
#endif
    0,
    &operand_data[4050],
    4,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:163 */
  {
    "*p movv4hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2881 },
#else
    { 0, 0, output_2881 },
#endif
    0,
    &operand_data[4054],
    4,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:163 */
  {
    "*p movv8qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_2882 },
#else
    { 0, 0, output_2882 },
#endif
    0,
    &operand_data[4058],
    4,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:186 */
  {
    "*p *addv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:186 */
  {
    "*p *addv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:186 */
  {
    "*p *addv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:194 */
  {
    "*p ssaddv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:202 */
  {
    "*p ssaddv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:210 */
  {
    "*p ssaddv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:218 */
  {
    "*p usaddv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:226 */
  {
    "*p usaddv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:234 */
  {
    "*p usaddv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:242 */
  {
    "*p *subv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:242 */
  {
    "*p *subv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:242 */
  {
    "*p *subv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:250 */
  {
    "*p sssubv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:258 */
  {
    "*p sssubv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:266 */
  {
    "*p sssubv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:274 */
  {
    "*p ussubv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:282 */
  {
    "*p ussubv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:290 */
  {
    "*p ussubv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:298 */
  {
    "*p *mulv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:306 */
  {
    "*p smulv4hi3_highpart",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:317 */
  {
    "*p umulv4hi3_highpart",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:328 */
  {
    "*p iwmmxt_wmacs",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4077],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:337 */
  {
    "*p iwmmxt_wmacsz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacsz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4083],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:345 */
  {
    "*p iwmmxt_wmacu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacu%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4077],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:354 */
  {
    "*p iwmmxt_wmacuz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacuz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4083],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:364 */
  {
    "*p iwmmxt_clrdi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4088],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:373 */
  {
    "*p *iwmmxt_clrv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4091],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:383 */
  {
    "*p *iwmmxt_clrv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4094],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:391 */
  {
    "*p *iwmmxt_clrv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4097],
    3,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:400 */
  {
    "*p iwmmxt_uavgrndv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2br%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:419 */
  {
    "*p iwmmxt_uavgrndv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2hr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:435 */
  {
    "*p iwmmxt_uavgv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2b%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:445 */
  {
    "*p iwmmxt_uavgv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2h%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:455 */
  {
    "*p iwmmxt_psadbw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "psadbw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:466 */
  {
    "*p iwmmxt_tinsrb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tinsrb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4100],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:476 */
  {
    "*p iwmmxt_tinsrh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tinsrh%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4106],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:486 */
  {
    "*p iwmmxt_tinsrw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tinsrw%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4112],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:496 */
  {
    "*p iwmmxt_textrmub",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4118],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:505 */
  {
    "*p iwmmxt_textrmsb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4118],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:514 */
  {
    "*p iwmmxt_textrmuh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4123],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:523 */
  {
    "*p iwmmxt_textrmsh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4123],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:534 */
  {
    "*p iwmmxt_textrmw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4128],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:542 */
  {
    "*p iwmmxt_wshufh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wshufh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4133],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:566 */
  {
    "*p eqv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:575 */
  {
    "*p eqv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:584 */
  {
    "*p eqv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:593 */
  {
    "*p gtuv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:602 */
  {
    "*p gtuv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:611 */
  {
    "*p gtuv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:620 */
  {
    "*p gtv8qi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:629 */
  {
    "*p gtv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:638 */
  {
    "*p gtv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:649 */
  {
    "*p *smaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:649 */
  {
    "*p *smaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:649 */
  {
    "*p *smaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:657 */
  {
    "*p *umaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:657 */
  {
    "*p *umaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:657 */
  {
    "*p *umaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:665 */
  {
    "*p *sminv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:665 */
  {
    "*p *sminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:665 */
  {
    "*p *sminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:673 */
  {
    "*p *uminv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:673 */
  {
    "*p *uminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:673 */
  {
    "*p *uminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:683 */
  {
    "*p iwmmxt_wpackhss",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4138],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:692 */
  {
    "*p iwmmxt_wpackwss",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4143],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:701 */
  {
    "*p iwmmxt_wpackdss",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4148],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:710 */
  {
    "*p iwmmxt_wpackhus",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4138],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:719 */
  {
    "*p iwmmxt_wpackwus",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4143],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:728 */
  {
    "*p iwmmxt_wpackdus",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4148],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:738 */
  {
    "*p iwmmxt_wunpckihb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:764 */
  {
    "*p iwmmxt_wunpckihh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:782 */
  {
    "*p iwmmxt_wunpckihw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:796 */
  {
    "*p iwmmxt_wunpckilb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:822 */
  {
    "*p iwmmxt_wunpckilh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:840 */
  {
    "*p iwmmxt_wunpckilw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4062],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:854 */
  {
    "*p iwmmxt_wunpckehub",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehub%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4153],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:864 */
  {
    "*p iwmmxt_wunpckehuh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4157],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:873 */
  {
    "*p iwmmxt_wunpckehuw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4161],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:882 */
  {
    "*p iwmmxt_wunpckehsb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4153],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:892 */
  {
    "*p iwmmxt_wunpckehsh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4157],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:901 */
  {
    "*p iwmmxt_wunpckehsw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4161],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:910 */
  {
    "*p iwmmxt_wunpckelub",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelub%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4153],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:920 */
  {
    "*p iwmmxt_wunpckeluh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4157],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:929 */
  {
    "*p iwmmxt_wunpckeluw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4161],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:938 */
  {
    "*p iwmmxt_wunpckelsb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4153],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:948 */
  {
    "*p iwmmxt_wunpckelsh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4157],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:957 */
  {
    "*p iwmmxt_wunpckelsw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4161],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:968 */
  {
    "*p rorv4hi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrorhg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4165],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:976 */
  {
    "*p rorv2si3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrorwg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4170],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:984 */
  {
    "*p rordi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrordg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4175],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:992 */
  {
    "*p ashrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrahg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4165],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:992 */
  {
    "*p ashrv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrawg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4170],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:992 */
  {
    "*p ashrdi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsradg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4175],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1000 */
  {
    "*p lshrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrlhg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4165],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1000 */
  {
    "*p lshrv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrlwg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4170],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1000 */
  {
    "*p lshrdi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrldg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4175],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1008 */
  {
    "*p ashlv4hi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsllhg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4165],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1008 */
  {
    "*p ashlv2si3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsllwg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4170],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1008 */
  {
    "*p ashldi3_iwmmxt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wslldg%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4175],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1016 */
  {
    "*p rorv4hi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrorh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4180],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1024 */
  {
    "*p rorv2si3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrorw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4185],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1032 */
  {
    "*p rordi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrord%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4045],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1040 */
  {
    "*p ashrv4hi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrah%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4180],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1048 */
  {
    "*p ashrv2si3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsraw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4185],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1056 */
  {
    "*p ashrdi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrad%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4045],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1064 */
  {
    "*p lshrv4hi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrlh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4180],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1072 */
  {
    "*p lshrv2si3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrlw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4185],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1080 */
  {
    "*p lshrdi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsrld%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4045],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1088 */
  {
    "*p ashlv4hi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsllh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4180],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1096 */
  {
    "*p ashlv2si3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsllw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4185],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1104 */
  {
    "*p ashldi3_di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wslld%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4045],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1112 */
  {
    "*p iwmmxt_wmadds",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmadds%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1120 */
  {
    "*p iwmmxt_wmaddu",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddu%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1128 */
  {
    "*p iwmmxt_tmia",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmia%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4190],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1139 */
  {
    "*p iwmmxt_tmiaph",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiaph%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4190],
    6,
    2,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1155 */
  {
    "*p iwmmxt_tmiabb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4190],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1166 */
  {
    "*p iwmmxt_tmiatb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4190],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1179 */
  {
    "*p iwmmxt_tmiabt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4190],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1192 */
  {
    "*p iwmmxt_tmiatt",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4190],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1207 */
  {
    "*p iwmmxt_tbcstqi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4196],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1214 */
  {
    "*p iwmmxt_tbcsthi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcsth%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4200],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1221 */
  {
    "*p iwmmxt_tbcstsi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4204],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1228 */
  {
    "*p iwmmxt_tmovmskb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4208],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1235 */
  {
    "*p iwmmxt_tmovmskh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskh%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4212],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1242 */
  {
    "*p iwmmxt_tmovmskw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4216],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1249 */
  {
    "*p iwmmxt_waccb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccb%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4220],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1256 */
  {
    "*p iwmmxt_wacch",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wacch%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4224],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1263 */
  {
    "*p iwmmxt_waccw",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccw%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4161],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1270 */
  {
    "*p iwmmxt_walign",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3012 },
#else
    { 0, output_3012, 0 },
#endif
    0,
    &operand_data[4228],
    6,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1285 */
  {
    "*p iwmmxt_tmrc",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmrc%?\t%0, %w1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4234],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1293 */
  {
    "*p iwmmxt_tmcr",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmcr%?\t%w0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4238],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1301 */
  {
    "*p iwmmxt_wsadb",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1309 */
  {
    "*p iwmmxt_wsadh",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1317 */
  {
    "*p iwmmxt_wsadbz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadbz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4072],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/iwmmxt.md:1325 */
  {
    "*p iwmmxt_wsadhz",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadhz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4067],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:53 */
  {
    "*p *arm_movsi_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3019 },
#else
    { 0, 0, output_3019 },
#endif
    0,
    &operand_data[4242],
    4,
    0,
    11,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:93 */
  {
    "*p *thumb2_movsi_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3020 },
#else
    { 0, 0, output_3020 },
#endif
    0,
    &operand_data[4246],
    4,
    0,
    13,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:136 */
  {
    "*p *arm_movdi_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3021 },
#else
    { 0, 0, output_3021 },
#endif
    0,
    &operand_data[4250],
    4,
    0,
    8,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:326 */
  {
    "*p *movsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3022 },
#else
    { 0, 0, output_3022 },
#endif
    0,
    &operand_data[4254],
    4,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:363 */
  {
    "*p *thumb2_movsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3023 },
#else
    { 0, 0, output_3023 },
#endif
    0,
    &operand_data[4254],
    4,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:403 */
  {
    "*p *movdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3024 },
#else
    { 0, 0, output_3024 },
#endif
    0,
    &operand_data[4258],
    4,
    0,
    9,
    3
  },
  /* ../../gcc/gcc/config/arm/vfp.md:592 */
  {
    "*p *abssf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabss%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4262],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:601 */
  {
    "*p *absdf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabsd%?\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4266],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:610 */
  {
    "*p *negsf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3027 },
#else
    { 0, output_3027, 0 },
#endif
    0,
    &operand_data[4270],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:621 */
  {
    "*p *negdf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3028 },
#else
    { 0, output_3028, 0 },
#endif
    0,
    &operand_data[4274],
    4,
    0,
    3,
    2
  },
  /* insn-conditions.md:621 */
  {
    "*p *negdf2_vfp+1",
#if HAVE_DESIGNATED_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    0,
    &operand_data[4278],
    4,
    0,
    0,
    0
  },
  /* ../../gcc/gcc/config/arm/vfp.md:670 */
  {
    "*p *addsf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fadds%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4282],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:680 */
  {
    "*p *adddf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "faddd%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4287],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:691 */
  {
    "*p *subsf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsubs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4282],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:701 */
  {
    "*p *subdf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsubd%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4287],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:714 */
  {
    "*p *divsf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fdivs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4292],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:724 */
  {
    "*p *divdf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fdivd%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4297],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:737 */
  {
    "*p *mulsf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmuls%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4292],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:747 */
  {
    "*p *muldf3_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmuld%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4297],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:758 */
  {
    "*p *mulsf3negsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmuls%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4292],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:768 */
  {
    "*p *muldf3negdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmuld%?\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4297],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:782 */
  {
    "*p *mulsf3addsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4302],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:793 */
  {
    "*p *muldf3adddf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmacd%?\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4308],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:805 */
  {
    "*p *mulsf3subsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmscs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4302],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:816 */
  {
    "*p *muldf3subdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fmscd%?\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4308],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:828 */
  {
    "*p *mulsf3negsfaddsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4302],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:839 */
  {
    "*p *fmuldf3negdfadddf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmacd%?\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4308],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:852 */
  {
    "*p *mulsf3negsfsubsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmscs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4302],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:864 */
  {
    "*p *muldf3negdfsubdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnmscd%?\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4308],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:879 */
  {
    "*p *extendsfdf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcvtds%?\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4314],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:888 */
  {
    "*p *truncdfsf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcvtsd%?\t%0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4318],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:897 */
  {
    "*p extendhfsf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f32.f16\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4322],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:906 */
  {
    "*p truncsfhf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f16.f32\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4326],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:915 */
  {
    "*p *truncsisf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ftosizs%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4330],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:924 */
  {
    "*p *truncsidf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ftosizd%?\t%0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4334],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:934 */
  {
    "*p fixuns_truncsfsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ftouizs%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4330],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:943 */
  {
    "*p fixuns_truncdfsi2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "ftouizd%?\t%0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4338],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:953 */
  {
    "*p *floatsisf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsitos%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4342],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:962 */
  {
    "*p *floatsidf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsitod%?\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4346],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:972 */
  {
    "*p floatunssisf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fuitos%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4342],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:981 */
  {
    "*p floatunssidf2",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fuitod%?\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4346],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:993 */
  {
    "*p *sqrtsf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrts%?\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4262],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1002 */
  {
    "*p *sqrtdf2_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrtd%?\t%P0, %P1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4266],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1086 */
  {
    "*p *cmpsf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3062 },
#else
    { 0, output_3062, 0 },
#endif
    0,
    &operand_data[4350],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1098 */
  {
    "*p *cmpsf_trap_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3063 },
#else
    { 0, output_3063, 0 },
#endif
    0,
    &operand_data[4350],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1110 */
  {
    "*p *cmpdf_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3064 },
#else
    { 0, output_3064, 0 },
#endif
    0,
    &operand_data[4354],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/vfp.md:1122 */
  {
    "*p *cmpdf_trap_vfp",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3065 },
#else
    { 0, output_3065, 0 },
#endif
    0,
    &operand_data[4354],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:54 */
  {
    "*p *thumb_andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4358],
    7,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:167 */
  {
    "*p *thumb2_movsi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3067 },
#else
    { 0, output_3067, 0 },
#endif
    0,
    &operand_data[4365],
    4,
    0,
    8,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:207 */
  {
    "*p *thumb2_movhi_insn",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3068 },
#else
    { 0, output_3068, 0 },
#endif
    0,
    &operand_data[4369],
    4,
    0,
    4,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:562 */
  {
    "*p *thumb2_extendqisi_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3069 },
#else
    { 0, output_3069, 0 },
#endif
    0,
    &operand_data[3769],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:575 */
  {
    "*p *thumb2_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3070 },
#else
    { 0, output_3070, 0 },
#endif
    0,
    &operand_data[3765],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:588 */
  {
    "*p thumb2_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3071 },
#else
    { 0, output_3071, 0 },
#endif
    0,
    &operand_data[3769],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:664 */
  {
    "*p *thumb2_alusi3_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "%I3%!\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4373],
    6,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:699 */
  {
    "*p *thumb2_shiftsi3_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3073 },
#else
    { 0, 0, output_3073 },
#endif
    0,
    &operand_data[4379],
    6,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:731 */
  {
    "*p *thumb2_movqi_shortim",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4385],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:731 */
  {
    "*p *thumb2_movhi_shortim",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4389],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:731 */
  {
    "*p *thumb2_movsi_shortim",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4393],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:759 */
  {
    "*p *thumb2_addsi_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3077 },
#else
    { 0, 0, output_3077 },
#endif
    0,
    &operand_data[4397],
    5,
    0,
    2,
    3
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:783 */
  {
    "*p divsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sdiv%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3580],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:793 */
  {
    "*p udivsi3",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "udiv%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3580],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:803 */
  {
    "*p *thumb2_subsi_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%!\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4402],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:919 */
  {
    "*p *thumb2_mulsi_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%!\t%0, %2, %0",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4407],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1014 */
  {
    "*p *thumb2_one_cmplsi2_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4412],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1037 */
  {
    "*p *thumb2_negsi2_short",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg%!\t%0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4412],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1047 */
  {
    "*p *orsi_notsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[3580],
    5,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/thumb2.md:1056 */
  {
    "*p *orsi_not_shiftsi_si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4358],
    7,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:419 */
  {
    "*p vec_setv8qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3086 },
#else
    { 0, 0, output_3086 },
#endif
    0,
    &operand_data[4416],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:419 */
  {
    "*p vec_setv4hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3087 },
#else
    { 0, 0, output_3087 },
#endif
    0,
    &operand_data[4422],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:419 */
  {
    "*p vec_setv2si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3088 },
#else
    { 0, 0, output_3088 },
#endif
    0,
    &operand_data[4428],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:419 */
  {
    "*p vec_setv2sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3089 },
#else
    { 0, 0, output_3089 },
#endif
    0,
    &operand_data[4434],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:438 */
  {
    "*p vec_setv16qi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3090 },
#else
    { 0, 0, output_3090 },
#endif
    0,
    &operand_data[4440],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:438 */
  {
    "*p vec_setv8hi_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3091 },
#else
    { 0, 0, output_3091 },
#endif
    0,
    &operand_data[4446],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:438 */
  {
    "*p vec_setv4si_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3092 },
#else
    { 0, 0, output_3092 },
#endif
    0,
    &operand_data[4452],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:438 */
  {
    "*p vec_setv4sf_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3093 },
#else
    { 0, 0, output_3093 },
#endif
    0,
    &operand_data[4458],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:465 */
  {
    "*p vec_setv2di_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3094 },
#else
    { 0, 0, output_3094 },
#endif
    0,
    &operand_data[4464],
    6,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:497 */
  {
    "*p vec_extractv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3095 },
#else
    { 0, 0, output_3095 },
#endif
    0,
    &operand_data[4470],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:497 */
  {
    "*p vec_extractv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3096 },
#else
    { 0, 0, output_3096 },
#endif
    0,
    &operand_data[4475],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:497 */
  {
    "*p vec_extractv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3097 },
#else
    { 0, 0, output_3097 },
#endif
    0,
    &operand_data[4480],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:497 */
  {
    "*p vec_extractv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3098 },
#else
    { 0, 0, output_3098 },
#endif
    0,
    &operand_data[4485],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:516 */
  {
    "*p vec_extractv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3099 },
#else
    { 0, 0, output_3099 },
#endif
    0,
    &operand_data[4490],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:516 */
  {
    "*p vec_extractv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3100 },
#else
    { 0, 0, output_3100 },
#endif
    0,
    &operand_data[4495],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:516 */
  {
    "*p vec_extractv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3101 },
#else
    { 0, 0, output_3101 },
#endif
    0,
    &operand_data[4500],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:516 */
  {
    "*p vec_extractv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3102 },
#else
    { 0, 0, output_3102 },
#endif
    0,
    &operand_data[4505],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:540 */
  {
    "*p vec_extractv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3103 },
#else
    { 0, 0, output_3103 },
#endif
    0,
    &operand_data[4510],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2507 */
  {
    "*p neon_vget_lanev8qi_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3104 },
#else
    { 0, 0, output_3104 },
#endif
    0,
    &operand_data[4515],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2507 */
  {
    "*p neon_vget_lanev4hi_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3105 },
#else
    { 0, 0, output_3105 },
#endif
    0,
    &operand_data[4520],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2507 */
  {
    "*p neon_vget_lanev2si_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3106 },
#else
    { 0, 0, output_3106 },
#endif
    0,
    &operand_data[4480],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2507 */
  {
    "*p neon_vget_lanev2sf_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3107 },
#else
    { 0, 0, output_3107 },
#endif
    0,
    &operand_data[4525],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2527 */
  {
    "*p neon_vget_lanev8qi_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3108 },
#else
    { 0, 0, output_3108 },
#endif
    0,
    &operand_data[4515],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2527 */
  {
    "*p neon_vget_lanev4hi_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3109 },
#else
    { 0, 0, output_3109 },
#endif
    0,
    &operand_data[4520],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2527 */
  {
    "*p neon_vget_lanev2si_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3110 },
#else
    { 0, 0, output_3110 },
#endif
    0,
    &operand_data[4480],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2527 */
  {
    "*p neon_vget_lanev2sf_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3111 },
#else
    { 0, 0, output_3111 },
#endif
    0,
    &operand_data[4525],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2547 */
  {
    "*p neon_vget_lanev16qi_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3112 },
#else
    { 0, 0, output_3112 },
#endif
    0,
    &operand_data[4530],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2547 */
  {
    "*p neon_vget_lanev8hi_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3113 },
#else
    { 0, 0, output_3113 },
#endif
    0,
    &operand_data[4535],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2547 */
  {
    "*p neon_vget_lanev4si_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3114 },
#else
    { 0, 0, output_3114 },
#endif
    0,
    &operand_data[4500],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2547 */
  {
    "*p neon_vget_lanev4sf_sext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3115 },
#else
    { 0, 0, output_3115 },
#endif
    0,
    &operand_data[4540],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2575 */
  {
    "*p neon_vget_lanev16qi_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3116 },
#else
    { 0, 0, output_3116 },
#endif
    0,
    &operand_data[4530],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2575 */
  {
    "*p neon_vget_lanev8hi_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3117 },
#else
    { 0, 0, output_3117 },
#endif
    0,
    &operand_data[4535],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2575 */
  {
    "*p neon_vget_lanev4si_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3118 },
#else
    { 0, 0, output_3118 },
#endif
    0,
    &operand_data[4500],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2575 */
  {
    "*p neon_vget_lanev4sf_zext_internal",
#if HAVE_DESIGNATED_INITIALIZERS
    { .function = output_3119 },
#else
    { 0, 0, output_3119 },
#endif
    0,
    &operand_data[4540],
    5,
    0,
    1,
    3
  },
  /* ../../gcc/gcc/config/arm/neon.md:2717 */
  {
    "*p neon_vdup_nv8qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup%?.8\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4545],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2717 */
  {
    "*p neon_vdup_nv4hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup%?.16\t%P0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4549],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2717 */
  {
    "*p neon_vdup_nv16qi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup%?.8\t%q0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4553],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2717 */
  {
    "*p neon_vdup_nv8hi",
#if HAVE_DESIGNATED_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup%?.16\t%q0, %1",
#if HAVE_DESIGNATED_INITIALIZERS
    },
#else
    0, 0 },
#endif
    0,
    &operand_data[4557],
    4,
    0,
    1,
    1
  },
  /* ../../gcc/gcc/config/arm/neon.md:2727 */
  {
    "*p neon_vdup_nv2si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3124 },
#else
    { 0, output_3124, 0 },
#endif
    0,
    &operand_data[4561],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2727 */
  {
    "*p neon_vdup_nv2sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3125 },
#else
    { 0, output_3125, 0 },
#endif
    0,
    &operand_data[4565],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2727 */
  {
    "*p neon_vdup_nv4si",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3126 },
#else
    { 0, output_3126, 0 },
#endif
    0,
    &operand_data[4569],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2727 */
  {
    "*p neon_vdup_nv4sf",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3127 },
#else
    { 0, output_3127, 0 },
#endif
    0,
    &operand_data[4573],
    4,
    0,
    2,
    2
  },
  /* ../../gcc/gcc/config/arm/neon.md:2749 */
  {
    "*p neon_vdup_nv2di",
#if HAVE_DESIGNATED_INITIALIZERS
    { .multi = output_3128 },
#else
    { 0, output_3128, 0 },
#endif
    0,
    &operand_data[4577],
    4,
    0,
    2,
    2
  },
};


const char *
get_insn_name (int code)
{
  if (code == NOOP_MOVE_INSN_CODE)
    return "NOOP_MOVE";
  else
    return insn_data[code].name;
}
