#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001da7cb380f0 .scope module, "SPI_TB" "SPI_TB" 2 4;
 .timescale -9 -10;
P_000001da7cb25b40 .param/l "clockperiod" 1 2 10, +C4<00000000000000000000000000001010>;
RS_000001da7cb80e68 .resolv tri, L_000001da7cbd00c0, L_000001da7cbd0160;
v000001da7cbcefb0_0 .net8 "MISO", 0 0, RS_000001da7cb80e68;  2 drivers
RS_000001da7cb80e98 .resolv tri, L_000001da7cbd1ce0, L_000001da7cbd0520;
v000001da7cbce6f0_0 .net8 "MOSI", 0 0, RS_000001da7cb80e98;  2 drivers
RS_000001da7cb80ec8 .resolv tri, L_000001da7cbd1600, L_000001da7cbd0200;
v000001da7cbcf050_0 .net8 "SCK", 0 0, RS_000001da7cb80ec8;  2 drivers
v000001da7cbcf870_0 .var "SPCR_in", 7 0;
v000001da7cbd1100_0 .var "SPDR_From_user", 7 0;
v000001da7cbd1e20_0 .var "SPIBR_in", 7 0;
v000001da7cbd1920_0 .net "SPIF", 0 0, v000001da7cb414c0_0;  1 drivers
RS_000001da7cb80568 .resolv tri, L_000001da7cbd0840, L_000001da7cbd1d80;
v000001da7cbd1060_0 .net8 "SS", 0 0, RS_000001da7cb80568;  2 drivers
v000001da7cbd0700_0 .var "SS_master", 0 0;
v000001da7cbd03e0_0 .var "S_SPCR_in", 7 0;
v000001da7cbd0ac0_0 .var "S_SPDR_From_user", 7 0;
v000001da7cbd1240_0 .net "S_SPIF", 0 0, v000001da7cbc9e80_0;  1 drivers
v000001da7cbd1f60_0 .var "clk", 0 0;
v000001da7cbd1560_0 .var "rst", 0 0;
S_000001da7cac07a0 .scope module, "DUT_master" "SPI_TOP" 2 12, 3 15 0, S_000001da7cb380f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_000001da7cb257c0 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v000001da7cb416a0_0 .net "BRG_clr", 0 0, L_000001da7cb104d0;  1 drivers
v000001da7cb41880_0 .net "BaudRate", 0 0, L_000001da7cbd0de0;  1 drivers
v000001da7cb417e0_0 .net "CPHA", 0 0, v000001da7cb12630_0;  1 drivers
v000001da7cb423c0_0 .net "CPOL", 0 0, v000001da7cb42dc0_0;  1 drivers
v000001da7cb41a60_0 .net "Data_in", 0 0, L_000001da7cbd0480;  1 drivers
v000001da7cb41920_0 .net "Data_out", 0 0, v000001da7cb42f00_0;  1 drivers
v000001da7cb42460_0 .net "LSBFE", 0 0, v000001da7cb42320_0;  1 drivers
v000001da7cb41b00_0 .net8 "MISO", 0 0, RS_000001da7cb80e68;  alias, 2 drivers
v000001da7cb41c40_0 .net8 "MOSI", 0 0, RS_000001da7cb80e98;  alias, 2 drivers
v000001da7cb426e0_0 .net "MSTR", 0 0, v000001da7cb41f60_0;  1 drivers
v000001da7cb42500_0 .net "M_BaudRate", 0 0, v000001da7cb33d50_0;  1 drivers
v000001da7cb43d90_0 .net "M_Sample_clk", 0 0, v000001da7cb1a680_0;  1 drivers
v000001da7cb43f70_0 .net "M_Shift_clk", 0 0, v000001da7cb1b120_0;  1 drivers
v000001da7cb434d0_0 .net "Reg_write_en", 0 0, v000001da7cb33530_0;  1 drivers
v000001da7cb44fb0_0 .net8 "SCK", 0 0, RS_000001da7cb80ec8;  alias, 2 drivers
v000001da7cb43cf0_0 .net "SCK_in", 0 0, L_000001da7cbd08e0;  1 drivers
v000001da7cb436b0_0 .net "SCK_out", 0 0, v000001da7cb1b080_0;  1 drivers
v000001da7cb44b50_0 .net "SPCR_in", 7 0, v000001da7cbcf870_0;  1 drivers
v000001da7cb45050_0 .net "SPDR_From_user", 7 0, v000001da7cbd1100_0;  1 drivers
v000001da7cb44290_0 .net "SPDR_in", 7 0, L_000001da7cb0fc10;  1 drivers
v000001da7cb45190_0 .net "SPDR_out", 7 0, v000001da7cb41ec0_0;  1 drivers
v000001da7cb44010_0 .net "SPDR_rd_en", 0 0, v000001da7cb32090_0;  1 drivers
v000001da7cb446f0_0 .net "SPDR_wr_en", 0 0, v000001da7cb324f0_0;  1 drivers
v000001da7cb44f10_0 .net "SPE", 0 0, v000001da7cb42780_0;  1 drivers
v000001da7cb443d0_0 .net "SPIBR_in", 7 0, v000001da7cbd1e20_0;  1 drivers
v000001da7cb43750_0 .net "SPIF", 0 0, v000001da7cb414c0_0;  alias, 1 drivers
v000001da7cb450f0_0 .net "SPISR_in", 0 0, v000001da7cb33710_0;  1 drivers
v000001da7cb45230_0 .net "SPR", 2 0, L_000001da7cbd0d40;  1 drivers
v000001da7cb44790_0 .net8 "SS", 0 0, RS_000001da7cb80568;  alias, 2 drivers
v000001da7cb44ab0_0 .net "SS_master", 0 0, v000001da7cbd0700_0;  1 drivers
v000001da7cb43890_0 .net "S_BaudRate", 0 0, v000001da7cb12130_0;  1 drivers
v000001da7cb43e30_0 .net "S_Sample_clk", 0 0, L_000001da7cb10af0;  1 drivers
v000001da7cb44830_0 .net "S_Shift_clk", 0 0, L_000001da7cb10150;  1 drivers
v000001da7cb448d0_0 .net "Sample_clk", 0 0, v000001da7cb31eb0_0;  1 drivers
v000001da7cb44510_0 .net "Shift_clk", 0 0, v000001da7cb32450_0;  1 drivers
v000001da7cb437f0_0 .net "clk", 0 0, v000001da7cbd1f60_0;  1 drivers
v000001da7cb43ed0_0 .net "control_BaudRate", 0 0, v000001da7cb337b0_0;  1 drivers
v000001da7cb452d0_0 .net "counter", 2 0, v000001da7cb32e50_0;  1 drivers
v000001da7cb44150_0 .net "counter_enable", 0 0, v000001da7cb32b30_0;  1 drivers
v000001da7cb44970_0 .net "idle", 0 0, v000001da7cb33cb0_0;  1 drivers
v000001da7cb44bf0_0 .net "rst", 0 0, v000001da7cbd1560_0;  1 drivers
v000001da7cb43930_0 .net "shifter_en", 0 0, v000001da7cb33b70_0;  1 drivers
v000001da7cb439d0_0 .net "start", 0 0, v000001da7cb32d10_0;  1 drivers
S_000001da7cac0930 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_000001da7cb25940 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v000001da7cb332b0_0 .net "BaudRate", 0 0, L_000001da7cbd0de0;  alias, 1 drivers
v000001da7cb33990_0 .net "SPR", 2 0, L_000001da7cbd0d40;  alias, 1 drivers
L_000001da7cbd2088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001da7cb33350_0 .net/2u *"_ivl_0", 7 0, L_000001da7cbd2088;  1 drivers
v000001da7cb32770_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cb33490_0 .net "clr", 0 0, L_000001da7cb104d0;  alias, 1 drivers
v000001da7cb338f0_0 .var "counter", 7 0;
v000001da7cb32bd0_0 .net "counterNext", 7 0, L_000001da7cbd0e80;  1 drivers
v000001da7cb33ad0_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
E_000001da7cb26040/0 .event negedge, v000001da7cb33ad0_0;
E_000001da7cb26040/1 .event posedge, v000001da7cb32770_0;
E_000001da7cb26040 .event/or E_000001da7cb26040/0, E_000001da7cb26040/1;
L_000001da7cbd0e80 .arith/sum 8, v000001da7cb338f0_0, L_000001da7cbd2088;
L_000001da7cbd0de0 .part/v v000001da7cb338f0_0, L_000001da7cbd0d40, 1;
S_000001da7cac7b00 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v000001da7cb32a90_0 .net "BaudRate", 0 0, v000001da7cb337b0_0;  alias, 1 drivers
v000001da7cb32e50_0 .var "counter", 2 0;
v000001da7cb33170_0 .net "counter_enable", 0 0, v000001da7cb32b30_0;  alias, 1 drivers
v000001da7cb326d0_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
E_000001da7cb25980/0 .event negedge, v000001da7cb33ad0_0;
E_000001da7cb25980/1 .event posedge, v000001da7cb32a90_0;
E_000001da7cb25980 .event/or E_000001da7cb25980/0, E_000001da7cb25980/1;
S_000001da7cac7c90 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 129, 6 4 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_000001da7cac7e20 .param/l "Idle" 1 6 23, +C4<00000000000000000000000000000001>;
P_000001da7cac7e58 .param/l "Run" 1 6 23, +C4<00000000000000000000000000000010>;
P_000001da7cac7e90 .param/l "Start" 1 6 23, +C4<00000000000000000000000000000000>;
P_000001da7cac7ec8 .param/l "Update" 1 6 23, +C4<00000000000000000000000000000011>;
L_000001da7cb102a0 .functor NOT 1, v000001da7cb41f60_0, C4<0>, C4<0>, C4<0>;
L_000001da7cb10310 .functor OR 1, L_000001da7cb102a0, RS_000001da7cb80568, C4<0>, C4<0>;
L_000001da7cb10850 .functor NOT 1, v000001da7cb42780_0, C4<0>, C4<0>, C4<0>;
L_000001da7cb104d0 .functor OR 1, L_000001da7cb10310, L_000001da7cb10850, C4<0>, C4<0>;
v000001da7cb333f0_0 .net "BRG_clr", 0 0, L_000001da7cb104d0;  alias, 1 drivers
v000001da7cb33850_0 .net "MSTR", 0 0, v000001da7cb41f60_0;  alias, 1 drivers
v000001da7cb33530_0 .var "Reg_write_en", 0 0;
v000001da7cb32090_0 .var "SPDR_rd_en", 0 0;
v000001da7cb324f0_0 .var "SPDR_wr_en", 0 0;
v000001da7cb335d0_0 .net "SPE", 0 0, v000001da7cb42780_0;  alias, 1 drivers
v000001da7cb33710_0 .var "SPIF", 0 0;
v000001da7cb31f50_0 .net8 "SS", 0 0, RS_000001da7cb80568;  alias, 2 drivers
v000001da7cb33b70_0 .var "Shifter_en", 0 0;
v000001da7cb32810_0 .net *"_ivl_0", 0 0, L_000001da7cb102a0;  1 drivers
v000001da7cb32130_0 .net *"_ivl_2", 0 0, L_000001da7cb10310;  1 drivers
v000001da7cb31ff0_0 .net *"_ivl_4", 0 0, L_000001da7cb10850;  1 drivers
v000001da7cb321d0_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cb328b0_0 .net "control_BaudRate", 0 0, v000001da7cb337b0_0;  alias, 1 drivers
v000001da7cb32950_0 .net "counter", 2 0, v000001da7cb32e50_0;  alias, 1 drivers
v000001da7cb32b30_0 .var "counter_enable", 0 0;
v000001da7cb32590_0 .var "current_state", 1 0;
v000001da7cb33cb0_0 .var "idle", 0 0;
v000001da7cb32270_0 .var "next_state", 1 0;
v000001da7cb32ef0_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
v000001da7cb32d10_0 .var "start", 0 0;
E_000001da7cb25e80 .event anyedge, v000001da7cb32590_0;
E_000001da7cb27380 .event anyedge, v000001da7cb32590_0, v000001da7cb335d0_0, v000001da7cb31f50_0, v000001da7cb32e50_0;
S_000001da7cad7860 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v000001da7cb32310_0 .net "BaudRate", 0 0, L_000001da7cbd0de0;  alias, 1 drivers
v000001da7cb33a30_0 .net "MSTR", 0 0, v000001da7cb41f60_0;  alias, 1 drivers
v000001da7cb33d50_0 .var "M_BaudRate", 0 0;
v000001da7cb32db0_0 .net "M_Sample_clk", 0 0, v000001da7cb1a680_0;  alias, 1 drivers
v000001da7cb323b0_0 .net "M_Shift_clk", 0 0, v000001da7cb1b120_0;  alias, 1 drivers
v000001da7cb329f0_0 .net "S_BaudRate", 0 0, v000001da7cb12130_0;  alias, 1 drivers
v000001da7cb32f90_0 .net "S_Sample_clk", 0 0, L_000001da7cb10af0;  alias, 1 drivers
v000001da7cb32c70_0 .net "S_Shift_clk", 0 0, L_000001da7cb10150;  alias, 1 drivers
v000001da7cb31eb0_0 .var "Sample_clk", 0 0;
v000001da7cb32450_0 .var "Shift_clk", 0 0;
v000001da7cb337b0_0 .var "control_BaudRate", 0 0;
v000001da7cb33030_0 .net "idle", 0 0, v000001da7cb33cb0_0;  alias, 1 drivers
v000001da7cb330d0_0 .net "start", 0 0, v000001da7cb32d10_0;  alias, 1 drivers
E_000001da7cb26780/0 .event anyedge, v000001da7cb33850_0, v000001da7cb32d10_0, v000001da7cb332b0_0, v000001da7cb323b0_0;
E_000001da7cb26780/1 .event anyedge, v000001da7cb32db0_0, v000001da7cb329f0_0, v000001da7cb32c70_0, v000001da7cb32f90_0;
E_000001da7cb26780 .event/or E_000001da7cb26780/0, E_000001da7cb26780/1;
S_000001da7cad79f0 .scope module, "u_Port_control_logic" "Port_control_logic" 3 171, 8 2 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_000001da7cb10540 .functor NOT 1, v000001da7cb41f60_0, C4<0>, C4<0>, C4<0>;
v000001da7cb33210_0 .net "Data_in", 0 0, L_000001da7cbd0480;  alias, 1 drivers
v000001da7cb33670_0 .net "Data_out", 0 0, v000001da7cb42f00_0;  alias, 1 drivers
v000001da7cb1b940_0 .net8 "MISO", 0 0, RS_000001da7cb80e68;  alias, 2 drivers
v000001da7cb1b3a0_0 .net8 "MOSI", 0 0, RS_000001da7cb80e98;  alias, 2 drivers
v000001da7cb1bb20_0 .net "MSTR", 0 0, v000001da7cb41f60_0;  alias, 1 drivers
v000001da7cb1ae00_0 .net8 "SCK", 0 0, RS_000001da7cb80ec8;  alias, 2 drivers
v000001da7cb1af40_0 .net "SCK_in", 0 0, L_000001da7cbd08e0;  alias, 1 drivers
v000001da7cb1a900_0 .net "SCK_out", 0 0, v000001da7cb1b080_0;  alias, 1 drivers
v000001da7cb1aae0_0 .net8 "SS", 0 0, RS_000001da7cb80568;  alias, 2 drivers
v000001da7cb1bbc0_0 .net "SS_master", 0 0, v000001da7cbd0700_0;  alias, 1 drivers
o000001da7cb80f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb1ab80_0 name=_ivl_0
o000001da7cb80fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb1bda0_0 name=_ivl_12
o000001da7cb80fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb1bee0_0 name=_ivl_16
o000001da7cb81018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb1c160_0 name=_ivl_20
v000001da7cb1c200_0 .net *"_ivl_6", 0 0, L_000001da7cb10540;  1 drivers
o000001da7cb81078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb1a860_0 name=_ivl_8
L_000001da7cbd1ce0 .functor MUXZ 1, o000001da7cb80f88, v000001da7cb42f00_0, v000001da7cb41f60_0, C4<>;
L_000001da7cbd0480 .functor MUXZ 1, RS_000001da7cb80e98, RS_000001da7cb80e68, v000001da7cb41f60_0, C4<>;
L_000001da7cbd00c0 .functor MUXZ 1, o000001da7cb81078, v000001da7cb42f00_0, L_000001da7cb10540, C4<>;
L_000001da7cbd0840 .functor MUXZ 1, o000001da7cb80fb8, v000001da7cbd0700_0, v000001da7cb41f60_0, C4<>;
L_000001da7cbd1600 .functor MUXZ 1, o000001da7cb80fe8, v000001da7cb1b080_0, v000001da7cb41f60_0, C4<>;
L_000001da7cbd08e0 .functor MUXZ 1, RS_000001da7cb80ec8, o000001da7cb81018, v000001da7cb41f60_0, C4<>;
S_000001da7cab72f0 .scope module, "u_SCK_control_master" "SCK_control_master" 3 189, 9 2 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v000001da7cb1b300_0 .net "CPHA", 0 0, v000001da7cb12630_0;  alias, 1 drivers
v000001da7cb1c3e0_0 .net "CPOL", 0 0, v000001da7cb42dc0_0;  alias, 1 drivers
v000001da7cb1ad60_0 .net "M_BaudRate", 0 0, v000001da7cb33d50_0;  alias, 1 drivers
v000001da7cb1b080_0 .var "SCK_out", 0 0;
v000001da7cb1a680_0 .var "Sample_clk", 0 0;
v000001da7cb1b120_0 .var "Shift_clk", 0 0;
v000001da7cb1b4e0_0 .net "idle", 0 0, v000001da7cb33cb0_0;  alias, 1 drivers
E_000001da7cb26a80 .event anyedge, v000001da7cb33cb0_0, v000001da7cb33d50_0, v000001da7cb1c3e0_0, v000001da7cb1b300_0;
S_000001da7cab7480 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_000001da7cb100e0 .functor NOT 1, v000001da7cb33cb0_0, C4<0>, C4<0>, C4<0>;
L_000001da7cb10150 .functor AND 1, L_000001da7cb100e0, v000001da7cb12130_0, C4<1>, C4<1>;
L_000001da7cb0fd60 .functor NOT 1, v000001da7cb33cb0_0, C4<0>, C4<0>, C4<0>;
L_000001da7cb10a80 .functor NOT 1, v000001da7cb12130_0, C4<0>, C4<0>, C4<0>;
L_000001da7cb10af0 .functor AND 1, L_000001da7cb0fd60, L_000001da7cb10a80, C4<1>, C4<1>;
v000001da7cb12090_0 .net "CPHA", 0 0, v000001da7cb12630_0;  alias, 1 drivers
v000001da7cb12770_0 .net "CPOL", 0 0, v000001da7cb42dc0_0;  alias, 1 drivers
v000001da7cb128b0_0 .net "SCK_in", 0 0, L_000001da7cbd08e0;  alias, 1 drivers
v000001da7cb12130_0 .var "S_BaudRate", 0 0;
v000001da7cb12950_0 .net "Sample_clk", 0 0, L_000001da7cb10af0;  alias, 1 drivers
v000001da7cb12270_0 .net "Shift_clk", 0 0, L_000001da7cb10150;  alias, 1 drivers
v000001da7cb12310_0 .net *"_ivl_0", 0 0, L_000001da7cb100e0;  1 drivers
v000001da7cb12450_0 .net *"_ivl_4", 0 0, L_000001da7cb0fd60;  1 drivers
v000001da7cb124f0_0 .net *"_ivl_6", 0 0, L_000001da7cb10a80;  1 drivers
v000001da7cb129f0_0 .net "idle", 0 0, v000001da7cb33cb0_0;  alias, 1 drivers
E_000001da7cb267c0 .event anyedge, v000001da7cb1c3e0_0, v000001da7cb1b300_0, v000001da7cb1af40_0, v000001da7cb33cb0_0;
S_000001da7cab4d10 .scope module, "u_SPCR" "SPCR" 3 201, 11 3 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v000001da7cb12630_0 .var "CPHA", 0 0;
v000001da7cb42dc0_0 .var "CPOL", 0 0;
v000001da7cb42320_0 .var "LSBFE", 0 0;
v000001da7cb41f60_0 .var "MSTR", 0 0;
v000001da7cb421e0_0 .net "SPCR_in", 7 0, v000001da7cbcf870_0;  alias, 1 drivers
v000001da7cb42780_0 .var "SPE", 0 0;
v000001da7cb41d80_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cb42820_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
S_000001da7cab4ea0 .scope module, "u_SPDR" "SPDR" 3 228, 12 2 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_000001da7cb0fc10 .functor BUFZ 8, v000001da7cb41ba0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001da7cb41ba0_0 .var "SPDR", 7 0;
v000001da7cb428c0_0 .net "SPDR_From_user", 7 0, v000001da7cbd1100_0;  alias, 1 drivers
v000001da7cb43180_0 .net "SPDR_in", 7 0, v000001da7cb41ec0_0;  alias, 1 drivers
v000001da7cb42be0_0 .net "SPDR_out", 7 0, L_000001da7cb0fc10;  alias, 1 drivers
v000001da7cb42000_0 .net "SPDR_rd_en", 0 0, v000001da7cb32090_0;  alias, 1 drivers
v000001da7cb42aa0_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cb419c0_0 .net "en", 0 0, v000001da7cb324f0_0;  alias, 1 drivers
v000001da7cb41e20_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
S_000001da7caad310 .scope module, "u_SPIBR" "SPIBR" 3 220, 13 1 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v000001da7cb42960_0 .net "SPIBR_in", 7 0, v000001da7cbd1e20_0;  alias, 1 drivers
v000001da7cb42280_0 .net "SPR", 2 0, L_000001da7cbd0d40;  alias, 1 drivers
v000001da7cb43220_0 .var "SPR0", 0 0;
v000001da7cb42b40_0 .var "SPR1", 0 0;
v000001da7cb432c0_0 .var "SPR2", 0 0;
v000001da7cb430e0_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cb42640_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
L_000001da7cbd0d40 .concat [ 1 1 1 0], v000001da7cb43220_0, v000001da7cb42b40_0, v000001da7cb432c0_0;
S_000001da7caad4a0 .scope module, "u_SPISR" "SPISR" 3 212, 14 3 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v000001da7cb414c0_0 .var "SPIF", 0 0;
v000001da7cb41560_0 .net "SPISR_in", 0 0, v000001da7cb33710_0;  alias, 1 drivers
v000001da7cb42a00_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cb42c80_0 .net "en", 0 0, v000001da7cb33530_0;  alias, 1 drivers
v000001da7cb42d20_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
S_000001da7caa7d60 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_000001da7cac07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Sample_clk";
    .port_info 2 /INPUT 1 "Shift_clk";
    .port_info 3 /INPUT 1 "Data_in";
    .port_info 4 /INPUT 1 "shifter_en";
    .port_info 5 /INPUT 1 "SPDR_wr_en";
    .port_info 6 /INPUT 1 "SPDR_rd_en";
    .port_info 7 /INPUT 8 "SPDR_in";
    .port_info 8 /OUTPUT 8 "SPDR_out";
    .port_info 9 /OUTPUT 1 "Data_out";
P_000001da7cb266c0 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v000001da7cb42e60_0 .net "Data_in", 0 0, L_000001da7cbd0480;  alias, 1 drivers
v000001da7cb42f00_0 .var "Data_out", 0 0;
v000001da7cb43360_0 .net "SPDR_in", 7 0, L_000001da7cb0fc10;  alias, 1 drivers
v000001da7cb41ec0_0 .var "SPDR_out", 7 0;
v000001da7cb420a0_0 .net "SPDR_rd_en", 0 0, v000001da7cb32090_0;  alias, 1 drivers
v000001da7cb425a0_0 .net "SPDR_wr_en", 0 0, v000001da7cb324f0_0;  alias, 1 drivers
v000001da7cb42fa0_0 .net "Sample_clk", 0 0, v000001da7cb31eb0_0;  alias, 1 drivers
v000001da7cb41740_0 .net "Shift_clk", 0 0, v000001da7cb32450_0;  alias, 1 drivers
v000001da7cb41600_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
v000001da7cb43040_0 .var "shifter_data", 7 0;
v000001da7cb41ce0_0 .var "shifter_data_reg", 7 0;
v000001da7cb42140_0 .net "shifter_en", 0 0, v000001da7cb33b70_0;  alias, 1 drivers
E_000001da7cb26800/0 .event anyedge, v000001da7cb324f0_0, v000001da7cb41ce0_0, v000001da7cb32090_0, v000001da7cb42be0_0;
E_000001da7cb26800/1 .event anyedge, v000001da7cb31eb0_0;
E_000001da7cb26800 .event/or E_000001da7cb26800/0, E_000001da7cb26800/1;
E_000001da7cb26680 .event posedge, v000001da7cb31eb0_0;
E_000001da7cb26f40/0 .event negedge, v000001da7cb33ad0_0;
E_000001da7cb26f40/1 .event posedge, v000001da7cb32450_0;
E_000001da7cb26f40 .event/or E_000001da7cb26f40/0, E_000001da7cb26f40/1;
S_000001da7cabb120 .scope module, "DUT_slave" "SPI_TOP" 2 29, 3 15 0, S_000001da7cb380f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_000001da7cb26f80 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v000001da7cbcf410_0 .net "BRG_clr", 0 0, L_000001da7cb4d5f0;  1 drivers
v000001da7cbcf0f0_0 .net "BaudRate", 0 0, L_000001da7cbd16a0;  1 drivers
v000001da7cbcfb90_0 .net "CPHA", 0 0, v000001da7cbc9ac0_0;  1 drivers
v000001da7cbcf190_0 .net "CPOL", 0 0, v000001da7cbc8e40_0;  1 drivers
v000001da7cbcf5f0_0 .net "Data_in", 0 0, L_000001da7cbd1420;  1 drivers
v000001da7cbce970_0 .net "Data_out", 0 0, v000001da7cbc9160_0;  1 drivers
v000001da7cbce830_0 .net "LSBFE", 0 0, v000001da7cbc9ca0_0;  1 drivers
v000001da7cbcf2d0_0 .net8 "MISO", 0 0, RS_000001da7cb80e68;  alias, 2 drivers
v000001da7cbcf230_0 .net8 "MOSI", 0 0, RS_000001da7cb80e98;  alias, 2 drivers
v000001da7cbcf370_0 .net "MSTR", 0 0, v000001da7cbc8b20_0;  1 drivers
v000001da7cbce330_0 .net "M_BaudRate", 0 0, v000001da7cb46340_0;  1 drivers
v000001da7cbcf4b0_0 .net "M_Sample_clk", 0 0, v000001da7cb46b60_0;  1 drivers
v000001da7cbceb50_0 .net "M_Shift_clk", 0 0, v000001da7cb46ca0_0;  1 drivers
v000001da7cbcf550_0 .net "Reg_write_en", 0 0, v000001da7cb43b10_0;  1 drivers
v000001da7cbce510_0 .net8 "SCK", 0 0, RS_000001da7cb80ec8;  alias, 2 drivers
v000001da7cbcea10_0 .net "SCK_in", 0 0, L_000001da7cbd12e0;  1 drivers
v000001da7cbcff50_0 .net "SCK_out", 0 0, v000001da7cb46ac0_0;  1 drivers
v000001da7cbceab0_0 .net "SPCR_in", 7 0, v000001da7cbd03e0_0;  1 drivers
v000001da7cbce3d0_0 .net "SPDR_From_user", 7 0, v000001da7cbd0ac0_0;  1 drivers
v000001da7cbcebf0_0 .net "SPDR_in", 7 0, L_000001da7cb4db30;  1 drivers
v000001da7cbce5b0_0 .net "SPDR_out", 7 0, v000001da7cbc8620_0;  1 drivers
v000001da7cbcfaf0_0 .net "SPDR_rd_en", 0 0, v000001da7cb43bb0_0;  1 drivers
v000001da7cbcf690_0 .net "SPDR_wr_en", 0 0, v000001da7cb44470_0;  1 drivers
v000001da7cbced30_0 .net "SPE", 0 0, v000001da7cbc90c0_0;  1 drivers
L_000001da7cbd2160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001da7cbcfd70_0 .net "SPIBR_in", 7 0, L_000001da7cbd2160;  1 drivers
v000001da7cbcec90_0 .net "SPIF", 0 0, v000001da7cbc9e80_0;  alias, 1 drivers
v000001da7cbce650_0 .net "SPISR_in", 0 0, v000001da7cb46480_0;  1 drivers
v000001da7cbcedd0_0 .net "SPR", 2 0, L_000001da7cbd1380;  1 drivers
v000001da7cbcfe10_0 .net8 "SS", 0 0, RS_000001da7cb80568;  alias, 2 drivers
L_000001da7cbd2118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001da7cbcfeb0_0 .net "SS_master", 0 0, L_000001da7cbd2118;  1 drivers
v000001da7cbce150_0 .net "S_BaudRate", 0 0, v000001da7cbc8800_0;  1 drivers
v000001da7cbcf730_0 .net "S_Sample_clk", 0 0, L_000001da7cb4de40;  1 drivers
v000001da7cbcee70_0 .net "S_Shift_clk", 0 0, L_000001da7ca9b0c0;  1 drivers
v000001da7cbce1f0_0 .net "Sample_clk", 0 0, v000001da7cb463e0_0;  1 drivers
v000001da7cbcef10_0 .net "Shift_clk", 0 0, v000001da7cb45a80_0;  1 drivers
v000001da7cbcf9b0_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cbce290_0 .net "control_BaudRate", 0 0, v000001da7cb45b20_0;  1 drivers
v000001da7cbce470_0 .net "counter", 2 0, v000001da7cb44d30_0;  1 drivers
v000001da7cbcf7d0_0 .net "counter_enable", 0 0, v000001da7cb456c0_0;  1 drivers
v000001da7cbcfa50_0 .net "idle", 0 0, v000001da7cb45800_0;  1 drivers
v000001da7cbcfc30_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
v000001da7cbce790_0 .net "shifter_en", 0 0, v000001da7cb46d40_0;  1 drivers
v000001da7cbcf910_0 .net "start", 0 0, v000001da7cb45f80_0;  1 drivers
S_000001da7cabb2b0 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_000001da7cb26f00 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v000001da7cb44a10_0 .net "BaudRate", 0 0, L_000001da7cbd16a0;  alias, 1 drivers
v000001da7cb45370_0 .net "SPR", 2 0, L_000001da7cbd1380;  alias, 1 drivers
L_000001da7cbd20d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001da7cb445b0_0 .net/2u *"_ivl_0", 7 0, L_000001da7cbd20d0;  1 drivers
v000001da7cb43610_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cb44650_0 .net "clr", 0 0, L_000001da7cb4d5f0;  alias, 1 drivers
v000001da7cb440b0_0 .var "counter", 7 0;
v000001da7cb43c50_0 .net "counterNext", 7 0, L_000001da7cbd1ec0;  1 drivers
v000001da7cb44c90_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
L_000001da7cbd1ec0 .arith/sum 8, v000001da7cb440b0_0, L_000001da7cbd20d0;
L_000001da7cbd16a0 .part/v v000001da7cb440b0_0, L_000001da7cbd1380, 1;
S_000001da7cbc3510 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v000001da7cb43a70_0 .net "BaudRate", 0 0, v000001da7cb45b20_0;  alias, 1 drivers
v000001da7cb44d30_0 .var "counter", 2 0;
v000001da7cb44dd0_0 .net "counter_enable", 0 0, v000001da7cb456c0_0;  alias, 1 drivers
v000001da7cb441f0_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
E_000001da7cb26b40/0 .event negedge, v000001da7cb33ad0_0;
E_000001da7cb26b40/1 .event posedge, v000001da7cb43a70_0;
E_000001da7cb26b40 .event/or E_000001da7cb26b40/0, E_000001da7cb26b40/1;
S_000001da7cbc36a0 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 129, 6 4 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_000001da7cabb440 .param/l "Idle" 1 6 23, +C4<00000000000000000000000000000001>;
P_000001da7cabb478 .param/l "Run" 1 6 23, +C4<00000000000000000000000000000010>;
P_000001da7cabb4b0 .param/l "Start" 1 6 23, +C4<00000000000000000000000000000000>;
P_000001da7cabb4e8 .param/l "Update" 1 6 23, +C4<00000000000000000000000000000011>;
L_000001da7cb4d900 .functor NOT 1, v000001da7cbc8b20_0, C4<0>, C4<0>, C4<0>;
L_000001da7cb4dac0 .functor OR 1, L_000001da7cb4d900, RS_000001da7cb80568, C4<0>, C4<0>;
L_000001da7cb4dd60 .functor NOT 1, v000001da7cbc90c0_0, C4<0>, C4<0>, C4<0>;
L_000001da7cb4d5f0 .functor OR 1, L_000001da7cb4dac0, L_000001da7cb4dd60, C4<0>, C4<0>;
v000001da7cb44330_0 .net "BRG_clr", 0 0, L_000001da7cb4d5f0;  alias, 1 drivers
v000001da7cb43570_0 .net "MSTR", 0 0, v000001da7cbc8b20_0;  alias, 1 drivers
v000001da7cb43b10_0 .var "Reg_write_en", 0 0;
v000001da7cb43bb0_0 .var "SPDR_rd_en", 0 0;
v000001da7cb44470_0 .var "SPDR_wr_en", 0 0;
v000001da7cb44e70_0 .net "SPE", 0 0, v000001da7cbc90c0_0;  alias, 1 drivers
v000001da7cb46480_0 .var "SPIF", 0 0;
v000001da7cb46980_0 .net8 "SS", 0 0, RS_000001da7cb80568;  alias, 2 drivers
v000001da7cb46d40_0 .var "Shifter_en", 0 0;
v000001da7cb471a0_0 .net *"_ivl_0", 0 0, L_000001da7cb4d900;  1 drivers
v000001da7cb46a20_0 .net *"_ivl_2", 0 0, L_000001da7cb4dac0;  1 drivers
v000001da7cb46de0_0 .net *"_ivl_4", 0 0, L_000001da7cb4dd60;  1 drivers
v000001da7cb46e80_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cb46700_0 .net "control_BaudRate", 0 0, v000001da7cb45b20_0;  alias, 1 drivers
v000001da7cb45c60_0 .net "counter", 2 0, v000001da7cb44d30_0;  alias, 1 drivers
v000001da7cb456c0_0 .var "counter_enable", 0 0;
v000001da7cb45760_0 .var "current_state", 1 0;
v000001da7cb45800_0 .var "idle", 0 0;
v000001da7cb45da0_0 .var "next_state", 1 0;
v000001da7cb45d00_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
v000001da7cb45f80_0 .var "start", 0 0;
E_000001da7cb26fc0 .event anyedge, v000001da7cb45760_0;
E_000001da7cb27000 .event anyedge, v000001da7cb45760_0, v000001da7cb44e70_0, v000001da7cb31f50_0, v000001da7cb44d30_0;
S_000001da7cbc3e70 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v000001da7cb46fc0_0 .net "BaudRate", 0 0, L_000001da7cbd16a0;  alias, 1 drivers
v000001da7cb45bc0_0 .net "MSTR", 0 0, v000001da7cbc8b20_0;  alias, 1 drivers
v000001da7cb46340_0 .var "M_BaudRate", 0 0;
v000001da7cb458a0_0 .net "M_Sample_clk", 0 0, v000001da7cb46b60_0;  alias, 1 drivers
v000001da7cb45580_0 .net "M_Shift_clk", 0 0, v000001da7cb46ca0_0;  alias, 1 drivers
v000001da7cb45940_0 .net "S_BaudRate", 0 0, v000001da7cbc8800_0;  alias, 1 drivers
v000001da7cb459e0_0 .net "S_Sample_clk", 0 0, L_000001da7cb4de40;  alias, 1 drivers
v000001da7cb46f20_0 .net "S_Shift_clk", 0 0, L_000001da7ca9b0c0;  alias, 1 drivers
v000001da7cb463e0_0 .var "Sample_clk", 0 0;
v000001da7cb45a80_0 .var "Shift_clk", 0 0;
v000001da7cb45b20_0 .var "control_BaudRate", 0 0;
v000001da7cb472e0_0 .net "idle", 0 0, v000001da7cb45800_0;  alias, 1 drivers
v000001da7cb45e40_0 .net "start", 0 0, v000001da7cb45f80_0;  alias, 1 drivers
E_000001da7cb27580/0 .event anyedge, v000001da7cb43570_0, v000001da7cb45f80_0, v000001da7cb44a10_0, v000001da7cb45580_0;
E_000001da7cb27580/1 .event anyedge, v000001da7cb458a0_0, v000001da7cb45940_0, v000001da7cb46f20_0, v000001da7cb459e0_0;
E_000001da7cb27580 .event/or E_000001da7cb27580/0, E_000001da7cb27580/1;
S_000001da7cbc3060 .scope module, "u_Port_control_logic" "Port_control_logic" 3 171, 8 2 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_000001da7cb4d510 .functor NOT 1, v000001da7cbc8b20_0, C4<0>, C4<0>, C4<0>;
v000001da7cb45620_0 .net "Data_in", 0 0, L_000001da7cbd1420;  alias, 1 drivers
v000001da7cb47060_0 .net "Data_out", 0 0, v000001da7cbc9160_0;  alias, 1 drivers
v000001da7cb46660_0 .net8 "MISO", 0 0, RS_000001da7cb80e68;  alias, 2 drivers
v000001da7cb467a0_0 .net8 "MOSI", 0 0, RS_000001da7cb80e98;  alias, 2 drivers
v000001da7cb45ee0_0 .net "MSTR", 0 0, v000001da7cbc8b20_0;  alias, 1 drivers
v000001da7cb46c00_0 .net8 "SCK", 0 0, RS_000001da7cb80ec8;  alias, 2 drivers
v000001da7cb47100_0 .net "SCK_in", 0 0, L_000001da7cbd12e0;  alias, 1 drivers
v000001da7cb454e0_0 .net "SCK_out", 0 0, v000001da7cb46ac0_0;  alias, 1 drivers
v000001da7cb46020_0 .net8 "SS", 0 0, RS_000001da7cb80568;  alias, 2 drivers
v000001da7cb460c0_0 .net "SS_master", 0 0, L_000001da7cbd2118;  alias, 1 drivers
o000001da7cb82ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb46160_0 name=_ivl_0
o000001da7cb82f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb46200_0 name=_ivl_12
o000001da7cb82f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb462a0_0 name=_ivl_16
o000001da7cb82f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb47240_0 name=_ivl_20
v000001da7cb46520_0 .net *"_ivl_6", 0 0, L_000001da7cb4d510;  1 drivers
o000001da7cb82fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001da7cb468e0_0 name=_ivl_8
L_000001da7cbd0520 .functor MUXZ 1, o000001da7cb82ed8, v000001da7cbc9160_0, v000001da7cbc8b20_0, C4<>;
L_000001da7cbd1420 .functor MUXZ 1, RS_000001da7cb80e98, RS_000001da7cb80e68, v000001da7cbc8b20_0, C4<>;
L_000001da7cbd0160 .functor MUXZ 1, o000001da7cb82fc8, v000001da7cbc9160_0, L_000001da7cb4d510, C4<>;
L_000001da7cbd1d80 .functor MUXZ 1, o000001da7cb82f08, L_000001da7cbd2118, v000001da7cbc8b20_0, C4<>;
L_000001da7cbd0200 .functor MUXZ 1, o000001da7cb82f38, v000001da7cb46ac0_0, v000001da7cbc8b20_0, C4<>;
L_000001da7cbd12e0 .functor MUXZ 1, RS_000001da7cb80ec8, o000001da7cb82f68, v000001da7cbc8b20_0, C4<>;
S_000001da7cbc31f0 .scope module, "u_SCK_control_master" "SCK_control_master" 3 189, 9 2 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v000001da7cb47380_0 .net "CPHA", 0 0, v000001da7cbc9ac0_0;  alias, 1 drivers
v000001da7cb465c0_0 .net "CPOL", 0 0, v000001da7cbc8e40_0;  alias, 1 drivers
v000001da7cb46840_0 .net "M_BaudRate", 0 0, v000001da7cb46340_0;  alias, 1 drivers
v000001da7cb46ac0_0 .var "SCK_out", 0 0;
v000001da7cb46b60_0 .var "Sample_clk", 0 0;
v000001da7cb46ca0_0 .var "Shift_clk", 0 0;
v000001da7cbc8da0_0 .net "idle", 0 0, v000001da7cb45800_0;  alias, 1 drivers
E_000001da7cb27500 .event anyedge, v000001da7cb45800_0, v000001da7cb46340_0, v000001da7cb465c0_0, v000001da7cb47380_0;
S_000001da7cbc3ce0 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_000001da7cb10690 .functor NOT 1, v000001da7cb45800_0, C4<0>, C4<0>, C4<0>;
L_000001da7ca9b0c0 .functor AND 1, L_000001da7cb10690, v000001da7cbc8800_0, C4<1>, C4<1>;
L_000001da7cb4e2a0 .functor NOT 1, v000001da7cb45800_0, C4<0>, C4<0>, C4<0>;
L_000001da7cb4d7b0 .functor NOT 1, v000001da7cbc8800_0, C4<0>, C4<0>, C4<0>;
L_000001da7cb4de40 .functor AND 1, L_000001da7cb4e2a0, L_000001da7cb4d7b0, C4<1>, C4<1>;
v000001da7cbc8120_0 .net "CPHA", 0 0, v000001da7cbc9ac0_0;  alias, 1 drivers
v000001da7cbc9480_0 .net "CPOL", 0 0, v000001da7cbc8e40_0;  alias, 1 drivers
v000001da7cbc9200_0 .net "SCK_in", 0 0, L_000001da7cbd12e0;  alias, 1 drivers
v000001da7cbc8800_0 .var "S_BaudRate", 0 0;
v000001da7cbc8c60_0 .net "Sample_clk", 0 0, L_000001da7cb4de40;  alias, 1 drivers
v000001da7cbc9340_0 .net "Shift_clk", 0 0, L_000001da7ca9b0c0;  alias, 1 drivers
v000001da7cbc9020_0 .net *"_ivl_0", 0 0, L_000001da7cb10690;  1 drivers
v000001da7cbc83a0_0 .net *"_ivl_4", 0 0, L_000001da7cb4e2a0;  1 drivers
v000001da7cbc9c00_0 .net *"_ivl_6", 0 0, L_000001da7cb4d7b0;  1 drivers
v000001da7cbc9520_0 .net "idle", 0 0, v000001da7cb45800_0;  alias, 1 drivers
E_000001da7cb27540 .event anyedge, v000001da7cb465c0_0, v000001da7cb47380_0, v000001da7cb47100_0, v000001da7cb45800_0;
S_000001da7cbc3380 .scope module, "u_SPCR" "SPCR" 3 201, 11 3 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v000001da7cbc9ac0_0 .var "CPHA", 0 0;
v000001da7cbc8e40_0 .var "CPOL", 0 0;
v000001da7cbc9ca0_0 .var "LSBFE", 0 0;
v000001da7cbc8b20_0 .var "MSTR", 0 0;
v000001da7cbc92a0_0 .net "SPCR_in", 7 0, v000001da7cbd03e0_0;  alias, 1 drivers
v000001da7cbc90c0_0 .var "SPE", 0 0;
v000001da7cbc8260_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cbc8940_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
S_000001da7cbc39c0 .scope module, "u_SPDR" "SPDR" 3 228, 12 2 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_000001da7cb4db30 .functor BUFZ 8, v000001da7cbc88a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001da7cbc88a0_0 .var "SPDR", 7 0;
v000001da7cbc8440_0 .net "SPDR_From_user", 7 0, v000001da7cbd0ac0_0;  alias, 1 drivers
v000001da7cbc8300_0 .net "SPDR_in", 7 0, v000001da7cbc8620_0;  alias, 1 drivers
v000001da7cbc93e0_0 .net "SPDR_out", 7 0, L_000001da7cb4db30;  alias, 1 drivers
v000001da7cbc9a20_0 .net "SPDR_rd_en", 0 0, v000001da7cb43bb0_0;  alias, 1 drivers
v000001da7cbc81c0_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cbc95c0_0 .net "en", 0 0, v000001da7cb44470_0;  alias, 1 drivers
v000001da7cbc8ee0_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
S_000001da7cbc3830 .scope module, "u_SPIBR" "SPIBR" 3 220, 13 1 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v000001da7cbc9660_0 .net "SPIBR_in", 7 0, L_000001da7cbd2160;  alias, 1 drivers
v000001da7cbc9700_0 .net "SPR", 2 0, L_000001da7cbd1380;  alias, 1 drivers
v000001da7cbc8f80_0 .var "SPR0", 0 0;
v000001da7cbc97a0_0 .var "SPR1", 0 0;
v000001da7cbc9840_0 .var "SPR2", 0 0;
v000001da7cbc84e0_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cbc9d40_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
L_000001da7cbd1380 .concat [ 1 1 1 0], v000001da7cbc8f80_0, v000001da7cbc97a0_0, v000001da7cbc9840_0;
S_000001da7cbc3b50 .scope module, "u_SPISR" "SPISR" 3 212, 14 3 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v000001da7cbc9e80_0 .var "SPIF", 0 0;
v000001da7cbc89e0_0 .net "SPISR_in", 0 0, v000001da7cb46480_0;  alias, 1 drivers
v000001da7cbc8580_0 .net "clk", 0 0, v000001da7cbd1f60_0;  alias, 1 drivers
v000001da7cbc98e0_0 .net "en", 0 0, v000001da7cb43b10_0;  alias, 1 drivers
v000001da7cbc8d00_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
S_000001da7cbcdcc0 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_000001da7cabb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Sample_clk";
    .port_info 2 /INPUT 1 "Shift_clk";
    .port_info 3 /INPUT 1 "Data_in";
    .port_info 4 /INPUT 1 "shifter_en";
    .port_info 5 /INPUT 1 "SPDR_wr_en";
    .port_info 6 /INPUT 1 "SPDR_rd_en";
    .port_info 7 /INPUT 8 "SPDR_in";
    .port_info 8 /OUTPUT 8 "SPDR_out";
    .port_info 9 /OUTPUT 1 "Data_out";
P_000001da7cb26700 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v000001da7cbc9de0_0 .net "Data_in", 0 0, L_000001da7cbd1420;  alias, 1 drivers
v000001da7cbc9160_0 .var "Data_out", 0 0;
v000001da7cbc9b60_0 .net "SPDR_in", 7 0, L_000001da7cb4db30;  alias, 1 drivers
v000001da7cbc8620_0 .var "SPDR_out", 7 0;
v000001da7cbc8a80_0 .net "SPDR_rd_en", 0 0, v000001da7cb43bb0_0;  alias, 1 drivers
v000001da7cbc9980_0 .net "SPDR_wr_en", 0 0, v000001da7cb44470_0;  alias, 1 drivers
v000001da7cbc9f20_0 .net "Sample_clk", 0 0, v000001da7cb463e0_0;  alias, 1 drivers
v000001da7cbc8080_0 .net "Shift_clk", 0 0, v000001da7cb45a80_0;  alias, 1 drivers
v000001da7cbc86c0_0 .net "rst", 0 0, v000001da7cbd1560_0;  alias, 1 drivers
v000001da7cbc8bc0_0 .var "shifter_data", 7 0;
v000001da7cbc8760_0 .var "shifter_data_reg", 7 0;
v000001da7cbce0b0_0 .net "shifter_en", 0 0, v000001da7cb46d40_0;  alias, 1 drivers
E_000001da7cb26b80/0 .event anyedge, v000001da7cb44470_0, v000001da7cbc8760_0, v000001da7cb43bb0_0, v000001da7cbc93e0_0;
E_000001da7cb26b80/1 .event anyedge, v000001da7cb463e0_0;
E_000001da7cb26b80 .event/or E_000001da7cb26b80/0, E_000001da7cb26b80/1;
E_000001da7cb27080 .event posedge, v000001da7cb463e0_0;
E_000001da7cb27180/0 .event negedge, v000001da7cb33ad0_0;
E_000001da7cb27180/1 .event posedge, v000001da7cb45a80_0;
E_000001da7cb27180 .event/or E_000001da7cb27180/0, E_000001da7cb27180/1;
S_000001da7cbcc3c0 .scope task, "expect_master" "expect_master" 2 105, 2 105 0, S_000001da7cb380f0;
 .timescale -9 -10;
v000001da7cbce8d0_0 .var "exp_SPDR", 7 0;
TD_SPI_TB.expect_master ;
    %load/vec4 v000001da7cb41ba0_0;
    %load/vec4 v000001da7cbce8d0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 107 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 108 "$display", "time=%0d: Master SPDR is 0x%h and should be 0x%h", $time, v000001da7cb41ba0_0, v000001da7cbce8d0_0 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 113 "$display", "time=%0d: \011 SUCCESS: \011 Master SPDR is \011 0x%h \011 and wanted value is \011 0x%h", $time, v000001da7cb41ba0_0, v000001da7cbce8d0_0 {0 0 0};
T_0.1 ;
    %end;
S_000001da7cbcc230 .scope task, "expect_slave" "expect_slave" 2 117, 2 117 0, S_000001da7cb380f0;
 .timescale -9 -10;
v000001da7cbcfcd0_0 .var "exp_SPDR", 7 0;
TD_SPI_TB.expect_slave ;
    %load/vec4 v000001da7cbc88a0_0;
    %load/vec4 v000001da7cbcfcd0_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 119 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 120 "$display", "time=%0d: Slave SPDR is 0x%h and should be 0x%h", $time, v000001da7cbc88a0_0, v000001da7cbcfcd0_0 {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 125 "$display", "time=%0d: \011 SUCCESS:  \011  Slave SPDR is \011 0x%h \011 and wanted value is \011 0x%h", $time, v000001da7cbc88a0_0, v000001da7cbcfcd0_0 {0 0 0};
T_1.3 ;
    %end;
    .scope S_000001da7cac0930;
T_2 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cb33ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001da7cb338f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001da7cb33490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001da7cb338f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001da7cb32bd0_0;
    %assign/vec4 v000001da7cb338f0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001da7caa7d60;
T_3 ;
    %wait E_000001da7cb26f40;
    %load/vec4 v000001da7cb41600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cb42f00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001da7cb42140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001da7cb43040_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001da7cb42f00_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001da7caa7d60;
T_4 ;
    %wait E_000001da7cb26680;
    %load/vec4 v000001da7cb43040_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001da7cb42e60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001da7cb41ce0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001da7caa7d60;
T_5 ;
    %wait E_000001da7cb26800;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001da7cb41ec0_0, 0, 8;
    %load/vec4 v000001da7cb425a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001da7cb41ce0_0;
    %store/vec4 v000001da7cb41ec0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001da7cb420a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001da7cb43360_0;
    %store/vec4 v000001da7cb43040_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001da7cb42fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001da7cb41ce0_0;
    %store/vec4 v000001da7cb43040_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001da7cac7b00;
T_6 ;
    %wait E_000001da7cb25980;
    %load/vec4 v000001da7cb326d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001da7cb32e50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001da7cb33170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001da7cb32e50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001da7cb32e50_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001da7cab7480;
T_7 ;
    %wait E_000001da7cb267c0;
    %load/vec4 v000001da7cb12770_0;
    %load/vec4 v000001da7cb12090_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000001da7cb128b0_0;
    %store/vec4 v000001da7cb12130_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000001da7cb129f0_0;
    %nor/r;
    %load/vec4 v000001da7cb128b0_0;
    %nor/r;
    %and;
    %store/vec4 v000001da7cb12130_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000001da7cb128b0_0;
    %nor/r;
    %store/vec4 v000001da7cb12130_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001da7cb129f0_0;
    %load/vec4 v000001da7cb128b0_0;
    %or;
    %store/vec4 v000001da7cb12130_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001da7cad7860;
T_8 ;
    %wait E_000001da7cb26780;
    %load/vec4 v000001da7cb33a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001da7cb330d0_0;
    %inv;
    %load/vec4 v000001da7cb32310_0;
    %inv;
    %and;
    %store/vec4 v000001da7cb33d50_0, 0, 1;
    %load/vec4 v000001da7cb32310_0;
    %inv;
    %store/vec4 v000001da7cb337b0_0, 0, 1;
    %load/vec4 v000001da7cb323b0_0;
    %store/vec4 v000001da7cb32450_0, 0, 1;
    %load/vec4 v000001da7cb32db0_0;
    %store/vec4 v000001da7cb31eb0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001da7cb33a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb33d50_0, 0, 1;
    %load/vec4 v000001da7cb329f0_0;
    %store/vec4 v000001da7cb337b0_0, 0, 1;
    %load/vec4 v000001da7cb32c70_0;
    %store/vec4 v000001da7cb32450_0, 0, 1;
    %load/vec4 v000001da7cb32f90_0;
    %store/vec4 v000001da7cb31eb0_0, 0, 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001da7cac7c90;
T_9 ;
    %wait E_000001da7cb25980;
    %load/vec4 v000001da7cb32ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001da7cb32590_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001da7cb32270_0;
    %assign/vec4 v000001da7cb32590_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001da7cac7c90;
T_10 ;
    %wait E_000001da7cb27380;
    %load/vec4 v000001da7cb32590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000001da7cb335d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da7cb32270_0, 0, 2;
T_10.5 ;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000001da7cb31f50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.9, 9;
    %load/vec4 v000001da7cb335d0_0;
    %and;
T_10.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da7cb32270_0, 0, 2;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da7cb32270_0, 0, 2;
T_10.8 ;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000001da7cb32950_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001da7cb32270_0, 0, 2;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da7cb32270_0, 0, 2;
T_10.11 ;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da7cb32270_0, 0, 2;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001da7cac7c90;
T_11 ;
    %wait E_000001da7cb25e80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb33cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb32090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb324f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb33b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb33710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb33530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb32b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb32d10_0, 0, 1;
    %load/vec4 v000001da7cb32590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb32d10_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb33cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb32090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb33530_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb33b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb32b30_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb33cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb324f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb33710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb33530_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001da7cab72f0;
T_12 ;
    %wait E_000001da7cb26a80;
    %load/vec4 v000001da7cb1b4e0_0;
    %nor/r;
    %load/vec4 v000001da7cb1ad60_0;
    %nor/r;
    %and;
    %store/vec4 v000001da7cb1a680_0, 0, 1;
    %load/vec4 v000001da7cb1b4e0_0;
    %nor/r;
    %load/vec4 v000001da7cb1ad60_0;
    %and;
    %store/vec4 v000001da7cb1b120_0, 0, 1;
    %load/vec4 v000001da7cb1c3e0_0;
    %load/vec4 v000001da7cb1b300_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v000001da7cb1ad60_0;
    %store/vec4 v000001da7cb1b080_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v000001da7cb1b4e0_0;
    %nor/r;
    %load/vec4 v000001da7cb1ad60_0;
    %nor/r;
    %and;
    %store/vec4 v000001da7cb1b080_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v000001da7cb1ad60_0;
    %nor/r;
    %store/vec4 v000001da7cb1b080_0, 0, 1;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v000001da7cb1b4e0_0;
    %load/vec4 v000001da7cb1ad60_0;
    %or;
    %store/vec4 v000001da7cb1b080_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001da7cab4d10;
T_13 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cb42820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cb42780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cb41f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cb42dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cb12630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cb42320_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001da7cb421e0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001da7cb42780_0, 0;
    %load/vec4 v000001da7cb421e0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001da7cb41f60_0, 0;
    %load/vec4 v000001da7cb421e0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001da7cb42dc0_0, 0;
    %load/vec4 v000001da7cb421e0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001da7cb12630_0, 0;
    %load/vec4 v000001da7cb421e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001da7cb42320_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001da7caad4a0;
T_14 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cb42d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cb414c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001da7cb42c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001da7cb41560_0;
    %assign/vec4 v000001da7cb414c0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001da7cb414c0_0;
    %assign/vec4 v000001da7cb414c0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001da7caad310;
T_15 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cb42640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cb43220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001da7cb42b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cb432c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001da7cb42960_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001da7cb43220_0, 0;
    %load/vec4 v000001da7cb42960_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001da7cb42b40_0, 0;
    %load/vec4 v000001da7cb42960_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001da7cb432c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001da7cab4ea0;
T_16 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cb41e20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001da7cb41ba0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001da7cb419c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001da7cb43180_0;
    %assign/vec4 v000001da7cb41ba0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001da7cb42000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v000001da7cb428c0_0;
    %assign/vec4 v000001da7cb41ba0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000001da7cb42be0_0;
    %assign/vec4 v000001da7cb41ba0_0, 0;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001da7cabb2b0;
T_17 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cb44c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001da7cb440b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001da7cb44650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001da7cb440b0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001da7cb43c50_0;
    %assign/vec4 v000001da7cb440b0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001da7cbcdcc0;
T_18 ;
    %wait E_000001da7cb27180;
    %load/vec4 v000001da7cbc86c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cbc9160_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001da7cbce0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001da7cbc8bc0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001da7cbc9160_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001da7cbcdcc0;
T_19 ;
    %wait E_000001da7cb27080;
    %load/vec4 v000001da7cbc8bc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001da7cbc9de0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001da7cbc8760_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000001da7cbcdcc0;
T_20 ;
    %wait E_000001da7cb26b80;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001da7cbc8620_0, 0, 8;
    %load/vec4 v000001da7cbc9980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001da7cbc8760_0;
    %store/vec4 v000001da7cbc8620_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001da7cbc8a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000001da7cbc9b60_0;
    %store/vec4 v000001da7cbc8bc0_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000001da7cbc9f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v000001da7cbc8760_0;
    %store/vec4 v000001da7cbc8bc0_0, 0, 8;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001da7cbc3510;
T_21 ;
    %wait E_000001da7cb26b40;
    %load/vec4 v000001da7cb441f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001da7cb44d30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001da7cb44dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001da7cb44d30_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001da7cb44d30_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001da7cbc3ce0;
T_22 ;
    %wait E_000001da7cb27540;
    %load/vec4 v000001da7cbc9480_0;
    %load/vec4 v000001da7cbc8120_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v000001da7cbc9200_0;
    %store/vec4 v000001da7cbc8800_0, 0, 1;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v000001da7cbc9520_0;
    %nor/r;
    %load/vec4 v000001da7cbc9200_0;
    %nor/r;
    %and;
    %store/vec4 v000001da7cbc8800_0, 0, 1;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v000001da7cbc9200_0;
    %nor/r;
    %store/vec4 v000001da7cbc8800_0, 0, 1;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v000001da7cbc9520_0;
    %load/vec4 v000001da7cbc9200_0;
    %or;
    %store/vec4 v000001da7cbc8800_0, 0, 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001da7cbc3e70;
T_23 ;
    %wait E_000001da7cb27580;
    %load/vec4 v000001da7cb45bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001da7cb45e40_0;
    %inv;
    %load/vec4 v000001da7cb46fc0_0;
    %inv;
    %and;
    %store/vec4 v000001da7cb46340_0, 0, 1;
    %load/vec4 v000001da7cb46fc0_0;
    %inv;
    %store/vec4 v000001da7cb45b20_0, 0, 1;
    %load/vec4 v000001da7cb45580_0;
    %store/vec4 v000001da7cb45a80_0, 0, 1;
    %load/vec4 v000001da7cb458a0_0;
    %store/vec4 v000001da7cb463e0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001da7cb45bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb46340_0, 0, 1;
    %load/vec4 v000001da7cb45940_0;
    %store/vec4 v000001da7cb45b20_0, 0, 1;
    %load/vec4 v000001da7cb46f20_0;
    %store/vec4 v000001da7cb45a80_0, 0, 1;
    %load/vec4 v000001da7cb459e0_0;
    %store/vec4 v000001da7cb463e0_0, 0, 1;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001da7cbc36a0;
T_24 ;
    %wait E_000001da7cb26b40;
    %load/vec4 v000001da7cb45d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001da7cb45760_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001da7cb45da0_0;
    %assign/vec4 v000001da7cb45760_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001da7cbc36a0;
T_25 ;
    %wait E_000001da7cb27000;
    %load/vec4 v000001da7cb45760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v000001da7cb44e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da7cb45da0_0, 0, 2;
T_25.5 ;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v000001da7cb46980_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.9, 9;
    %load/vec4 v000001da7cb44e70_0;
    %and;
T_25.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da7cb45da0_0, 0, 2;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da7cb45da0_0, 0, 2;
T_25.8 ;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v000001da7cb45c60_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001da7cb45da0_0, 0, 2;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da7cb45da0_0, 0, 2;
T_25.11 ;
    %jmp T_25.4;
T_25.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da7cb45da0_0, 0, 2;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001da7cbc36a0;
T_26 ;
    %wait E_000001da7cb26fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb45800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb43bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb44470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb46d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb46480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb43b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb456c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cb45f80_0, 0, 1;
    %load/vec4 v000001da7cb45760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb45f80_0, 0, 1;
    %jmp T_26.4;
T_26.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb45800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb43bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb43b10_0, 0, 1;
    %jmp T_26.4;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb46d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb456c0_0, 0, 1;
    %jmp T_26.4;
T_26.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb45800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb44470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb46480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cb43b10_0, 0, 1;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001da7cbc31f0;
T_27 ;
    %wait E_000001da7cb27500;
    %load/vec4 v000001da7cbc8da0_0;
    %nor/r;
    %load/vec4 v000001da7cb46840_0;
    %nor/r;
    %and;
    %store/vec4 v000001da7cb46b60_0, 0, 1;
    %load/vec4 v000001da7cbc8da0_0;
    %nor/r;
    %load/vec4 v000001da7cb46840_0;
    %and;
    %store/vec4 v000001da7cb46ca0_0, 0, 1;
    %load/vec4 v000001da7cb465c0_0;
    %load/vec4 v000001da7cb47380_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %load/vec4 v000001da7cb46840_0;
    %store/vec4 v000001da7cb46ac0_0, 0, 1;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v000001da7cbc8da0_0;
    %nor/r;
    %load/vec4 v000001da7cb46840_0;
    %nor/r;
    %and;
    %store/vec4 v000001da7cb46ac0_0, 0, 1;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v000001da7cb46840_0;
    %nor/r;
    %store/vec4 v000001da7cb46ac0_0, 0, 1;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v000001da7cbc8da0_0;
    %load/vec4 v000001da7cb46840_0;
    %or;
    %store/vec4 v000001da7cb46ac0_0, 0, 1;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001da7cbc3380;
T_28 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cbc8940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cbc90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cbc8b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cbc8e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cbc9ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cbc9ca0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001da7cbc92a0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001da7cbc90c0_0, 0;
    %load/vec4 v000001da7cbc92a0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001da7cbc8b20_0, 0;
    %load/vec4 v000001da7cbc92a0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001da7cbc8e40_0, 0;
    %load/vec4 v000001da7cbc92a0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001da7cbc9ac0_0, 0;
    %load/vec4 v000001da7cbc92a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001da7cbc9ca0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001da7cbc3b50;
T_29 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cbc8d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cbc9e80_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001da7cbc98e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000001da7cbc89e0_0;
    %assign/vec4 v000001da7cbc9e80_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000001da7cbc9e80_0;
    %assign/vec4 v000001da7cbc9e80_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001da7cbc3830;
T_30 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cbc9d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cbc8f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001da7cbc97a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001da7cbc9840_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001da7cbc9660_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001da7cbc8f80_0, 0;
    %load/vec4 v000001da7cbc9660_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001da7cbc97a0_0, 0;
    %load/vec4 v000001da7cbc9660_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001da7cbc9840_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001da7cbc39c0;
T_31 ;
    %wait E_000001da7cb26040;
    %load/vec4 v000001da7cbc8ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001da7cbc88a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001da7cbc95c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001da7cbc8300_0;
    %assign/vec4 v000001da7cbc88a0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v000001da7cbc9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v000001da7cbc8440_0;
    %assign/vec4 v000001da7cbc88a0_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v000001da7cbc93e0_0;
    %assign/vec4 v000001da7cbc88a0_0, 0;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001da7cb380f0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cbd1560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cbd1f60_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_000001da7cb380f0;
T_33 ;
    %delay 50, 0;
    %load/vec4 v000001da7cbd1f60_0;
    %inv;
    %store/vec4 v000001da7cbd1f60_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_000001da7cb380f0;
T_34 ;
    %vpi_call 2 46 "$dumpfile", "dump2.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cbd1560_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da7cbd1560_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001da7cbd0ac0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001da7cbd1100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da7cbd0700_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001da7cbd1e20_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 179, 163, 8;
    %store/vec4 v000001da7cbcf870_0, 0, 8;
    %pushi/vec4 163, 163, 8;
    %store/vec4 v000001da7cbd03e0_0, 0, 8;
    %pushi/vec4 227, 163, 8;
    %store/vec4 v000001da7cbd03e0_0, 0, 8;
    %pushi/vec4 243, 163, 8;
    %store/vec4 v000001da7cbcf870_0, 0, 8;
    %delay 7300, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001da7cbce8d0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_000001da7cbcc3c0;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001da7cbcfcd0_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_000001da7cbcc230;
    %join;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v000001da7cbd1100_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000001da7cbd0ac0_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000001da7cbce8d0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_000001da7cbcc3c0;
    %join;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v000001da7cbcfcd0_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_000001da7cbcc230;
    %join;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v000001da7cbd1100_0, 0, 8;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v000001da7cbd0ac0_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v000001da7cbce8d0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_000001da7cbcc3c0;
    %join;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v000001da7cbcfcd0_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_000001da7cbcc230;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v000001da7cbd1100_0, 0, 8;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v000001da7cbd0ac0_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v000001da7cbce8d0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_000001da7cbcc3c0;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v000001da7cbcfcd0_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_000001da7cbcc230;
    %join;
    %vpi_call 2 100 "$display", "TEST PASSED!" {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "TestBench_v2.v";
    "./SPI_TOP.v";
    "./../BRG/BRG.v";
    "./../Bit_counter\Bit_counter.v";
    "./../Master_Slave_controller\Master_Slave_controller.v";
    "./../Master_Slave_controller\Master_slave_select.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control_master.v";
    "./../SCK_control\SCK_control_slave.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
