sc -input "verilog heartbeat.v" -input "sdc heartbeat.sdc" -design heartbeat -target "freepdk45_demo"
