---
title: "Intel 80x86"
author: A1phaZer0
layout: post
category: Kernel
---

> **EFLAGS and System Registers**

Unlike GPRs, there are some registers only used for special tasks.

**EFLAGS:**

```bash
31                                                             0
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|                           |V|R| |N|IO |O|D|I|T|S|Z| |A| |P| |C| EFLAGS
|                           |M|F| |T|PL |F|F|F|F|F|F| |F| |F|1|F|
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
                             | |   | |   | | | | | |   |   |   |
                             | |   | |   | | | | | |   |   |   +-> carry
                             | |   | |   | | | | | |   |   +-----> parity
                             | |   | |   | | | | | |   +---------> adjust
                             | |   | |   | | | | | +-------------> zero
                             | |   | |   | | | | +---------------> sign
                             | |   | |   | | | +-----------------> trap
                             | |   | |   | | +-------------------> interrupt
                             | |   | |   | +---------------------> direction
                             | |   | |   +-----------------------> overflow
                             | |   | +---------------------------> I/O privilege
                             | |   |                               level
                             | |   +-----------------------------> nested task
                             | +---------------------------------> resume
                             +-----------------------------------> virtual 8086
```

**Memory Management Registers:**

```bash
Global Descriptor Table Register
47                                 16 15                0
+------------------------------------+-------------------+
|        32 bits base address        | 16 bits table len |
+------------------------------------+-------------------+
```
GDTR can be loaded and saved via `lgdt` and `sgdt` respectively.

Every 8-byte entry in GDT is a descriptor, there are three types of descriptor, `TSS descriptor`, `LDT descriptor`, and `Call Gate descriptor`.

<!--more-->

```bash
Interrupt Descriptor Table Register
47                                 16 15                0
+------------------------------------+-------------------+
|        32 bits base address        | 16 bits table len |
+------------------------------------+-------------------+
```

Every 8-byte entry in IDT is a `Interrupt Gate descriptor`.

Both GDTR and IDTR are initialized with `base address = 0` and `table len = 0xffff` when hardware powers up.

Real size of IDT or GDT is `table len + 1` bytes.

GDTR and IDTR are belong to kernel, while LDTR is local to each task. 

**LDT** holds `segment descriptors`, so each task can access their own code segment, data segment etc.

In Protected Mode, a `Segment Selector` is used to index a descriptor from a descriptor table.

```bash
Segment Selector
15                             0
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|                         | | R |
|          INDEX          |T| P |
|                         | | L |
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+

INDEX: Index within Descriptor Table.
T    : Table Type, 0=GDT, 1=LDT
RPL  : Requested Privilege Level
```

`lldt r/m16` loads selector into LDTR then the corresponding `descriptor` will be loaded automaticly into `Descriptor Cache`, to TR it's `ltr r/m16`. These instruction can only be called by kernel.

```bash
        LDTR                             Descriptor Cache
15               0  
+-----------------+ +--------------------------------------------------------+
|                 | |                                                        |
+-----------------+ +--------------------------------------------------------+

         TR                              Descriptor Cache
15               0
+-----------------+ +--------------------------------------------------------+
|                 | |                                                        |
+-----------------+ +--------------------------------------------------------+
```

Once TR is loaded, the corresponding Descriptor Cache holds the descriptor of TSS.

**NOTE:** lldt/sldt/ltr/str only works when protected mode is on.

> **Control Registers**

```bash
31                        18  16                               0
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|P|C|N|                   |A| |W|                   |N|E|T|E|M|P| CR0
|G|D|W|                   |M| |P|                   |E|T|S|M|P|E|
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
 | | |                     |   |                     | | | | | |
 | | |                     |   |                     | | | | | +-> Protection
 | | |                     |   |                     | | | | |     Enable
 | | |                     |   |                     | | | | +---> Math Present
 | | |                     |   |                     | | | +-----> EMulation
 | | |                     |   |                     | | +-------> Task Switched
 | | |                     |   |                     | +---------> Extension
 | | |                     |   |                     |             Type
 | | |                     |   |                     +-----------> Numric Error
 | | |                     |   +---------------------------------> Write Protect
 | | |                     +-------------------------------------> Alignment Mask
 | | +-----------------------------------------------------------> Not-write
 | |                                                               through
 | +-------------------------------------------------------------> Cache Disable
 +---------------------------------------------------------------> Paging
 
31                                                             0
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|                           Reserved                            | CR1
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ 

31                                                             0
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|                  Page-Fault Linear Address                    | CR2
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ 

31                                    12 11                    0
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|         Page Directory Base           |                       | CR3(PDBR)
+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ 
```


> **Timing of Initialization**

GDTR and IDTR must be initialized before CPU switched into `Protected Mode`.

Initial TR must be loaded manually.

After set `PE` of CR0, one jump must be executed imidiately to refresh instruction cache.

Before set `PG` of CR0, TLB must be refreshed.
