{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654181145968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654181145968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 17:45:45 2022 " "Processing started: Thu Jun 02 17:45:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654181145968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654181145968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch_l5 -c stopwatch_l5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch_l5 -c stopwatch_l5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654181145968 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654181146784 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "19 stopwatch_l5.v(48) " "Verilog HDL Expression warning at stopwatch_l5.v(48): truncated literal to match 19 bits" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1654181146888 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stopwatch_l5.v(31) " "Verilog HDL information at stopwatch_l5.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654181146888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_l5.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch_l5.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_l5 " "Found entity 1: stopwatch_l5" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654181146890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654181146890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch_l5 " "Elaborating entity \"stopwatch_l5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654181146924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 stopwatch_l5.v(38) " "Verilog HDL assignment warning at stopwatch_l5.v(38): truncated value with size 32 to match size of target (19)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654181146924 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_l5.v(49) " "Verilog HDL assignment warning at stopwatch_l5.v(49): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654181146929 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_l5.v(53) " "Verilog HDL assignment warning at stopwatch_l5.v(53): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654181146929 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_l5.v(58) " "Verilog HDL assignment warning at stopwatch_l5.v(58): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654181146929 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 stopwatch_l5.v(67) " "Verilog HDL assignment warning at stopwatch_l5.v(67): truncated value with size 10 to match size of target (8)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654181146930 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_l5.v(76) " "Verilog HDL assignment warning at stopwatch_l5.v(76): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654181146930 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 stopwatch_l5.v(77) " "Verilog HDL assignment warning at stopwatch_l5.v(77): truncated value with size 10 to match size of target (8)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654181146930 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "stopwatch_l5.v(88) " "Verilog HDL Case Statement warning at stopwatch_l5.v(88): incomplete case statement has no default case item" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 88 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1654181146930 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "stopwatch_l5.v(102) " "Verilog HDL Case Statement warning at stopwatch_l5.v(102): incomplete case statement has no default case item" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1654181146931 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "stopwatch_l5.v(115) " "Verilog HDL Case Statement warning at stopwatch_l5.v(115): incomplete case statement has no default case item" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1654181146932 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "stopwatch_l5.v(128) " "Verilog HDL Case Statement warning at stopwatch_l5.v(128): incomplete case statement has no default case item" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 128 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1654181146932 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 stopwatch_l5.v(31) " "Verilog HDL Always Construct warning at stopwatch_l5.v(31): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654181146933 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 stopwatch_l5.v(31) " "Verilog HDL Always Construct warning at stopwatch_l5.v(31): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654181146933 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 stopwatch_l5.v(31) " "Verilog HDL Always Construct warning at stopwatch_l5.v(31): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654181146933 "|stopwatch_l5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 stopwatch_l5.v(31) " "Verilog HDL Always Construct warning at stopwatch_l5.v(31): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654181146933 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] stopwatch_l5.v(31) " "Inferred latch for \"HEX3\[0\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146934 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] stopwatch_l5.v(31) " "Inferred latch for \"HEX3\[1\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146934 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] stopwatch_l5.v(31) " "Inferred latch for \"HEX3\[2\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146935 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] stopwatch_l5.v(31) " "Inferred latch for \"HEX3\[3\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146935 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] stopwatch_l5.v(31) " "Inferred latch for \"HEX3\[4\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146935 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] stopwatch_l5.v(31) " "Inferred latch for \"HEX3\[5\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146935 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] stopwatch_l5.v(31) " "Inferred latch for \"HEX3\[6\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146935 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] stopwatch_l5.v(31) " "Inferred latch for \"HEX2\[0\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146935 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] stopwatch_l5.v(31) " "Inferred latch for \"HEX2\[1\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146935 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] stopwatch_l5.v(31) " "Inferred latch for \"HEX2\[2\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146935 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] stopwatch_l5.v(31) " "Inferred latch for \"HEX2\[3\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146935 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] stopwatch_l5.v(31) " "Inferred latch for \"HEX2\[4\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146936 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] stopwatch_l5.v(31) " "Inferred latch for \"HEX2\[5\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146936 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] stopwatch_l5.v(31) " "Inferred latch for \"HEX2\[6\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146936 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] stopwatch_l5.v(31) " "Inferred latch for \"HEX1\[0\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146936 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] stopwatch_l5.v(31) " "Inferred latch for \"HEX1\[1\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146936 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] stopwatch_l5.v(31) " "Inferred latch for \"HEX1\[2\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146936 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] stopwatch_l5.v(31) " "Inferred latch for \"HEX1\[3\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146936 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] stopwatch_l5.v(31) " "Inferred latch for \"HEX1\[4\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146936 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] stopwatch_l5.v(31) " "Inferred latch for \"HEX1\[5\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146936 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] stopwatch_l5.v(31) " "Inferred latch for \"HEX1\[6\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146937 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] stopwatch_l5.v(31) " "Inferred latch for \"HEX0\[0\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146937 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] stopwatch_l5.v(31) " "Inferred latch for \"HEX0\[1\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146937 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] stopwatch_l5.v(31) " "Inferred latch for \"HEX0\[2\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146937 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] stopwatch_l5.v(31) " "Inferred latch for \"HEX0\[3\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146937 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] stopwatch_l5.v(31) " "Inferred latch for \"HEX0\[4\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146937 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] stopwatch_l5.v(31) " "Inferred latch for \"HEX0\[5\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146937 "|stopwatch_l5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] stopwatch_l5.v(31) " "Inferred latch for \"HEX0\[6\]\" at stopwatch_l5.v(31)" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654181146937 "|stopwatch_l5"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[0\]\$latch " "Latch HEX0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_first_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_first_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147378 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_first_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_first_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147378 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[2\]\$latch " "Latch HEX0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_first_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_first_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147378 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[3\]\$latch " "Latch HEX0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_first_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_first_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147386 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[4\]\$latch " "Latch HEX0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_first_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_first_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147386 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[5\]\$latch " "Latch HEX0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_first_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_first_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147386 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[6\]\$latch " "Latch HEX0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_first_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_first_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147386 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_second_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_second_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147386 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_second_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_second_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147386 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_second_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_second_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147387 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_second_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_second_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147388 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_second_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_second_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147388 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_second_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_second_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147388 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_second_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_second_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147388 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[0\]\$latch " "Latch HEX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_third_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_third_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147388 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[1\]\$latch " "Latch HEX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_third_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_third_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147388 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[2\]\$latch " "Latch HEX2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_third_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_third_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147389 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[3\]\$latch " "Latch HEX2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_third_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_third_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147389 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[4\]\$latch " "Latch HEX2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_third_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_third_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147389 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[5\]\$latch " "Latch HEX2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_third_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_third_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147389 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[6\]\$latch " "Latch HEX2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_third_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_third_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147389 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[0\]\$latch " "Latch HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_fourth_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_fourth_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147389 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[1\]\$latch " "Latch HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_fourth_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_fourth_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147389 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[2\]\$latch " "Latch HEX3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_fourth_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_fourth_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147390 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[3\]\$latch " "Latch HEX3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_fourth_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_fourth_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147390 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[4\]\$latch " "Latch HEX3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_fourth_sec\[2\] " "Ports D and ENA on the latch are fed by the same signal one_fourth_sec\[2\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147390 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[5\]\$latch " "Latch HEX3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_fourth_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_fourth_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147390 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[6\]\$latch " "Latch HEX3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA one_fourth_sec\[1\] " "Ports D and ENA on the latch are fed by the same signal one_fourth_sec\[1\]" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654181147390 ""}  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654181147390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Progs/Quartus_project/lab5_qs/output_files/stopwatch_l5.map.smsg " "Generated suppressed messages file C:/Progs/Quartus_project/lab5_qs/output_files/stopwatch_l5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1654181147629 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654181148023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654181148023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "stopwatch_l5.v" "" { Text "C:/Progs/Quartus_project/lab5_qs/stopwatch_l5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654181148228 "|stopwatch_l5|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1654181148228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654181148230 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654181148230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654181148230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654181148230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654181148288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 17:45:48 2022 " "Processing ended: Thu Jun 02 17:45:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654181148288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654181148288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654181148288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654181148288 ""}
