Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xiling/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a794e4ff6d604a6eaba59d115fac3ccc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot send_integerTB_behav xil_defaultlib.send_integerTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'uart_busy' is not permitted [C:/Users/Edgar Vallejo Curti/Documents/Escuela/ITESO/5TO SEMESTRE/Fundamentos de Sistemas Digitales/workspace/send_integer/send_integer.srcs/sources_1/new/send_integer.v:67]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'uart_done' is not permitted [C:/Users/Edgar Vallejo Curti/Documents/Escuela/ITESO/5TO SEMESTRE/Fundamentos de Sistemas Digitales/workspace/send_integer/send_integer.srcs/sources_1/new/send_integer.v:68]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'o_serialTX' is not permitted [C:/Users/Edgar Vallejo Curti/Documents/Escuela/ITESO/5TO SEMESTRE/Fundamentos de Sistemas Digitales/workspace/send_integer/send_integer.srcs/sources_1/new/send_integer.v:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
