Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 30 14:37:23 2018
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             142 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+------------------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+----------------------------+------------------------------+------------------+----------------+
|  m_clk/inst/axis_clk | m_i2s2/tx_data_l_shift[23] |                              |                5 |             23 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_r_shift[23] |                              |                5 |             23 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_l_shift     |                              |                7 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_l           | m_i2s2/rx_data_l[23]_i_1_n_0 |                7 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_r_shift     |                              |                7 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_r           | m_i2s2/rx_data_l[23]_i_1_n_0 |                7 |             24 |
|  m_clk/inst/axis_clk | m_vc/unamedDSP__4_i_1_n_0  |                              |                6 |             24 |
|  m_clk/inst/axis_clk | m_vc/unamedDSP_i_1_n_0     |                              |               10 |             24 |
|  m_clk/inst/axis_clk |                            |                              |               15 |             33 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_l0          | m_i2s2/rx_data_l[23]_i_1_n_0 |               12 |             48 |
+----------------------+----------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                    10 |
+--------+-----------------------+


