{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660756887871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660756887871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 20:21:27 2022 " "Processing started: Wed Aug 17 20:21:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660756887871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756887871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA-FRAMEBUFFER -c VGA-FRAMEBUFFER " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA-FRAMEBUFFER -c VGA-FRAMEBUFFER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756887871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660756888235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660756888250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/fifo/fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/fifo/fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_top " "Found entity 1: FIFO_top" {  } { { "../SourceFiles/FIFO/FIFO_top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/FIFO_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/mem/rgbmemory_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/mem/rgbmemory_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGBMemory_top " "Found entity 1: RGBMemory_top" {  } { { "../SourceFiles/MEM/RGBMemory_top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBMemory_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/mem/rgbmemcodec2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/mem/rgbmemcodec2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGBmemcoderdecoderv2 " "Found entity 1: RGBmemcoderdecoderv2" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../SourceFiles/PLL/pll.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/PLL/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/rom/rom_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/rom/rom_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_top " "Found entity 1: ROM_top" {  } { { "../SourceFiles/ROM/ROM_top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/ROM/ROM_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/top/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/top/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../SourceFiles/TOP/vga.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/top/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/top/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/top/memsyncreset.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/top/memsyncreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 memsyncreset " "Found entity 1: memsyncreset" {  } { { "../SourceFiles/TOP/memsyncreset.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/memsyncreset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_fifo " "Found entity 1: flip_flop_fifo" {  } { { "../SourceFiles/FIFO/fifo.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/mem/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/mem/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "../SourceFiles/MEM/RAM.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/brush/brush.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/brush/brush.v" { { "Info" "ISGN_ENTITY_NAME" "1 brush " "Found entity 1: brush" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/debouncer/button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/(old)vga-framebuffer-main/vga-framebuffer-main/sourcefiles/debouncer/button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "../SourceFiles/DEBOUNCER/button_debouncer.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/DEBOUNCER/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756895989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756895989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660756896100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ROMready top.v(50) " "Verilog HDL or VHDL warning at top.v(50): object \"ROMready\" assigned a value but never read" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1660756896100 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "../SourceFiles/TOP/top.v" "pll" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "../SourceFiles/PLL/pll.v" "altpll_component" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/PLL/pll.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "../SourceFiles/PLL/pll.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/PLL/pll.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896147 ""}  } { { "../SourceFiles/PLL/pll.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/PLL/pll.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660756896147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756896195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756896195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:i_vga " "Elaborating entity \"vga\" for hierarchy \"vga:i_vga\"" {  } { { "../SourceFiles/TOP/top.v" "i_vga" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:Debouncer " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:Debouncer\"" {  } { { "../SourceFiles/TOP/top.v" "Debouncer" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 button_debouncer.v(33) " "Verilog HDL assignment warning at button_debouncer.v(33): truncated value with size 32 to match size of target (11)" {  } { { "../SourceFiles/DEBOUNCER/button_debouncer.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/DEBOUNCER/button_debouncer.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896195 "|top|button_debouncer:Debouncer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 button_debouncer.v(36) " "Verilog HDL assignment warning at button_debouncer.v(36): truncated value with size 32 to match size of target (11)" {  } { { "../SourceFiles/DEBOUNCER/button_debouncer.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/DEBOUNCER/button_debouncer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896195 "|top|button_debouncer:Debouncer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 button_debouncer.v(39) " "Verilog HDL assignment warning at button_debouncer.v(39): truncated value with size 32 to match size of target (11)" {  } { { "../SourceFiles/DEBOUNCER/button_debouncer.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/DEBOUNCER/button_debouncer.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896195 "|top|button_debouncer:Debouncer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 button_debouncer.v(42) " "Verilog HDL assignment warning at button_debouncer.v(42): truncated value with size 32 to match size of target (11)" {  } { { "../SourceFiles/DEBOUNCER/button_debouncer.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/DEBOUNCER/button_debouncer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896195 "|top|button_debouncer:Debouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brush brush:Painting_Brush " "Elaborating entity \"brush\" for hierarchy \"brush:Painting_Brush\"" {  } { { "../SourceFiles/TOP/top.v" "Painting_Brush" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 brush.v(45) " "Verilog HDL assignment warning at brush.v(45): truncated value with size 32 to match size of target (17)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brush.v(51) " "Verilog HDL assignment warning at brush.v(51): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brush.v(52) " "Verilog HDL assignment warning at brush.v(52): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brush.v(55) " "Verilog HDL assignment warning at brush.v(55): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brush.v(56) " "Verilog HDL assignment warning at brush.v(56): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brush.v(58) " "Verilog HDL assignment warning at brush.v(58): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brush.v(59) " "Verilog HDL assignment warning at brush.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 brush.v(67) " "Verilog HDL assignment warning at brush.v(67): truncated value with size 32 to match size of target (5)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 brush.v(69) " "Verilog HDL assignment warning at brush.v(69): truncated value with size 32 to match size of target (5)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 brush.v(70) " "Verilog HDL assignment warning at brush.v(70): truncated value with size 32 to match size of target (5)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brush.v(125) " "Verilog HDL assignment warning at brush.v(125): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brush.v(130) " "Verilog HDL assignment warning at brush.v(130): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|brush:Painting_Brush"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_top FIFO_top:FIFO " "Elaborating entity \"FIFO_top\" for hierarchy \"FIFO_top:FIFO\"" {  } { { "../SourceFiles/TOP/top.v" "FIFO" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIFO_top.v(86) " "Verilog HDL assignment warning at FIFO_top.v(86): truncated value with size 32 to match size of target (3)" {  } { { "../SourceFiles/FIFO/FIFO_top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/FIFO_top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|FIFO_top:FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_fifo FIFO_top:FIFO\|flip_flop_fifo:HPOS_FIFO " "Elaborating entity \"flip_flop_fifo\" for hierarchy \"FIFO_top:FIFO\|flip_flop_fifo:HPOS_FIFO\"" {  } { { "../SourceFiles/FIFO/FIFO_top.v" "HPOS_FIFO" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/FIFO_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo.v(47) " "Verilog HDL assignment warning at fifo.v(47): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/FIFO/fifo.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/fifo.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(61) " "Verilog HDL assignment warning at fifo.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../SourceFiles/FIFO/fifo.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/fifo.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(63) " "Verilog HDL assignment warning at fifo.v(63): truncated value with size 32 to match size of target (1)" {  } { { "../SourceFiles/FIFO/fifo.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/fifo.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_fifo FIFO_top:FIFO\|flip_flop_fifo:RGB_FIFO " "Elaborating entity \"flip_flop_fifo\" for hierarchy \"FIFO_top:FIFO\|flip_flop_fifo:RGB_FIFO\"" {  } { { "../SourceFiles/FIFO/FIFO_top.v" "RGB_FIFO" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/FIFO_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(47) " "Verilog HDL assignment warning at fifo.v(47): truncated value with size 32 to match size of target (3)" {  } { { "../SourceFiles/FIFO/fifo.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/fifo.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(61) " "Verilog HDL assignment warning at fifo.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../SourceFiles/FIFO/fifo.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/fifo.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(63) " "Verilog HDL assignment warning at fifo.v(63): truncated value with size 32 to match size of target (1)" {  } { { "../SourceFiles/FIFO/fifo.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/fifo.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGBMemory_top RGBMemory_top:FrameBuffer " "Elaborating entity \"RGBMemory_top\" for hierarchy \"RGBMemory_top:FrameBuffer\"" {  } { { "../SourceFiles/TOP/top.v" "FrameBuffer" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGBmemcoderdecoderv2 RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC " "Elaborating entity \"RGBmemcoderdecoderv2\" for hierarchy \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\"" {  } { { "../SourceFiles/MEM/RGBMemory_top.v" "FBCODEC" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBMemory_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGBmemcodec2.v(42) " "Verilog HDL assignment warning at RGBmemcodec2.v(42): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGBmemcodec2.v(43) " "Verilog HDL assignment warning at RGBmemcodec2.v(43): truncated value with size 32 to match size of target (10)" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGBmemcodec2.v(63) " "Verilog HDL assignment warning at RGBmemcodec2.v(63): truncated value with size 32 to match size of target (3)" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RGBmemcodec2.v(82) " "Verilog HDL assignment warning at RGBmemcodec2.v(82): truncated value with size 32 to match size of target (3)" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RGBmemcodec2.v(138) " "Verilog HDL assignment warning at RGBmemcodec2.v(138): truncated value with size 32 to match size of target (1)" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RGBmemcodec2.v(139) " "Verilog HDL assignment warning at RGBmemcodec2.v(139): truncated value with size 32 to match size of target (1)" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RGBmemcodec2.v(140) " "Verilog HDL assignment warning at RGBmemcodec2.v(140): truncated value with size 32 to match size of target (1)" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram RGBMemory_top:FrameBuffer\|single_port_ram:R_MEMORY " "Elaborating entity \"single_port_ram\" for hierarchy \"RGBMemory_top:FrameBuffer\|single_port_ram:R_MEMORY\"" {  } { { "../SourceFiles/MEM/RGBMemory_top.v" "R_MEMORY" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBMemory_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAM.v(29) " "Verilog HDL assignment warning at RAM.v(29): truncated value with size 32 to match size of target (1)" {  } { { "../SourceFiles/MEM/RAM.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RAM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896210 "|top|RGBMemory_top:FrameBuffer|single_port_ram:R_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memsyncreset memsyncreset:memsyncreset " "Elaborating entity \"memsyncreset\" for hierarchy \"memsyncreset:memsyncreset\"" {  } { { "../SourceFiles/TOP/top.v" "memsyncreset" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 memsyncreset.v(27) " "Verilog HDL assignment warning at memsyncreset.v(27): truncated value with size 32 to match size of target (11)" {  } { { "../SourceFiles/TOP/memsyncreset.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/memsyncreset.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660756896226 "|top|memsyncreset:memsyncreset"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|data_rtl_0 " "Inferred RAM node \"FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1660756896557 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RGBMemory_top:FrameBuffer\|single_port_ram:B_MEMORY\|ramblock_rtl_0 " "Inferred dual-clock RAM node \"RGBMemory_top:FrameBuffer\|single_port_ram:B_MEMORY\|ramblock_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1660756896557 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RGBMemory_top:FrameBuffer\|single_port_ram:G_MEMORY\|ramblock_rtl_0 " "Inferred dual-clock RAM node \"RGBMemory_top:FrameBuffer\|single_port_ram:G_MEMORY\|ramblock_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1660756896557 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RGBMemory_top:FrameBuffer\|single_port_ram:R_MEMORY\|ramblock_rtl_0 " "Inferred dual-clock RAM node \"RGBMemory_top:FrameBuffer\|single_port_ram:R_MEMORY\|ramblock_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1660756896557 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "FIFO_top:FIFO\|flip_flop_fifo:HPOS_FIFO\|data_rtl_0 " "Inferred RAM node \"FIFO_top:FIFO\|flip_flop_fifo:HPOS_FIFO\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1660756896557 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FIFO_top:FIFO\|flip_flop_fifo:RGB_FIFO\|data " "RAM logic \"FIFO_top:FIFO\|flip_flop_fifo:RGB_FIFO\|data\" is uninferred due to inappropriate RAM size" {  } { { "../SourceFiles/FIFO/fifo.v" "data" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/fifo.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1660756896557 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1660756896557 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RGBMemory_top:FrameBuffer\|single_port_ram:B_MEMORY\|ramblock_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RGBMemory_top:FrameBuffer\|single_port_ram:B_MEMORY\|ramblock_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 800 " "Parameter NUMWORDS_B set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RGBMemory_top:FrameBuffer\|single_port_ram:G_MEMORY\|ramblock_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RGBMemory_top:FrameBuffer\|single_port_ram:G_MEMORY\|ramblock_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 800 " "Parameter NUMWORDS_B set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RGBMemory_top:FrameBuffer\|single_port_ram:R_MEMORY\|ramblock_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RGBMemory_top:FrameBuffer\|single_port_ram:R_MEMORY\|ramblock_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 800 " "Parameter NUMWORDS_B set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FIFO_top:FIFO\|flip_flop_fifo:HPOS_FIFO\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FIFO_top:FIFO\|flip_flop_fifo:HPOS_FIFO\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1660756896778 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1660756896778 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1660756896778 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|Div1\"" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "Div1" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|Div0\"" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "Div0" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660756896778 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|Mod0\"" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "Mod0" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660756896778 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1660756896778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|altsyncram:data_rtl_0 " "Instantiated megafunction \"FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 30 " "Parameter \"NUMWORDS_A\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 30 " "Parameter \"NUMWORDS_B\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896825 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660756896825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acc1 " "Found entity 1: altsyncram_acc1" {  } { { "db/altsyncram_acc1.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/altsyncram_acc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756896888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756896888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBMemory_top:FrameBuffer\|single_port_ram:B_MEMORY\|altsyncram:ramblock_rtl_0 " "Elaborated megafunction instantiation \"RGBMemory_top:FrameBuffer\|single_port_ram:B_MEMORY\|altsyncram:ramblock_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBMemory_top:FrameBuffer\|single_port_ram:B_MEMORY\|altsyncram:ramblock_rtl_0 " "Instantiated megafunction \"RGBMemory_top:FrameBuffer\|single_port_ram:B_MEMORY\|altsyncram:ramblock_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 800 " "Parameter \"NUMWORDS_B\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896888 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660756896888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1of1 " "Found entity 1: altsyncram_1of1" {  } { { "db/altsyncram_1of1.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/altsyncram_1of1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756896935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756896935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Div1\"" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756896983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Div1 " "Instantiated megafunction \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756896983 ""}  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660756896983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rim " "Found entity 1: lpm_divide_rim" {  } { { "db/lpm_divide_rim.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/lpm_divide_rim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/sign_div_unsign_jlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q6f " "Found entity 1: alt_u_div_q6f" {  } { { "db/alt_u_div_q6f.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/alt_u_div_q6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Div0\"" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756897156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Div0 " "Instantiated megafunction \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756897156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756897156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756897156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756897156 ""}  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660756897156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Mod0\"" {  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756897251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Mod0 " "Instantiated megafunction \"RGBMemory_top:FrameBuffer\|RGBmemcoderdecoderv2:FBCODEC\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756897251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756897251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756897251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660756897251 ""}  } { { "../SourceFiles/MEM/RGBmemcodec2.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/MEM/RGBmemcodec2.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660756897251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660756897314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756897314 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|altsyncram:data_rtl_0\|altsyncram_acc1:auto_generated\|ram_block1a0 " "Synthesized away node \"FIFO_top:FIFO\|flip_flop_fifo:VPOS_FIFO\|altsyncram:data_rtl_0\|altsyncram_acc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_acc1.tdf" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/Project/db/altsyncram_acc1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../SourceFiles/FIFO/FIFO_top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/FIFO/FIFO_top.v" 65 0 0 } } { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1660756897361 "|top|FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1660756897361 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1660756897361 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1660756897598 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../SourceFiles/BRUSH/brush.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/BRUSH/brush.v" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1660756897614 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1660756897614 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[0\] VCC " "Pin \"abcdefgh\[0\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|abcdefgh[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[1\] VCC " "Pin \"abcdefgh\[1\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|abcdefgh[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[2\] VCC " "Pin \"abcdefgh\[2\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|abcdefgh[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[3\] VCC " "Pin \"abcdefgh\[3\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|abcdefgh[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[4\] VCC " "Pin \"abcdefgh\[4\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|abcdefgh[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[5\] VCC " "Pin \"abcdefgh\[5\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|abcdefgh[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[6\] VCC " "Pin \"abcdefgh\[6\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|abcdefgh[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[7\] VCC " "Pin \"abcdefgh\[7\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|abcdefgh[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[0\] VCC " "Pin \"digit\[0\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|digit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[1\] VCC " "Pin \"digit\[1\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|digit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[2\] VCC " "Pin \"digit\[2\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|digit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[3\] VCC " "Pin \"digit\[3\]\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|digit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer VCC " "Pin \"buzzer\" is stuck at VCC" {  } { { "../SourceFiles/TOP/top.v" "" { Text "C:/Users/User/Downloads/(OLD)VGA-Framebuffer-main/VGA-Framebuffer-main/SourceFiles/TOP/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660756897882 "|top|buzzer"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1660756897882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660756897977 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660756898765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660756898971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660756898971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "885 " "Implemented 885 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660756899065 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660756899065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "819 " "Implemented 819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660756899065 ""} { "Info" "ICUT_CUT_TM_RAMS" "37 " "Implemented 37 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1660756899065 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1660756899065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660756899065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660756899097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 17 20:21:39 2022 " "Processing ended: Wed Aug 17 20:21:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660756899097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660756899097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660756899097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660756899097 ""}
