

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_Mebp1W
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mYlL9A"
Running: cat _ptx_mYlL9A | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_CZJeQf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_CZJeQf --output-file  /dev/null 2> _ptx_mYlL9Ainfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mYlL9A _ptx2_CZJeQf _ptx_mYlL9Ainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 91648 (ipc=183.3) sim_rate=91648 (inst/sec) elapsed = 0:0:00:01 / Wed Mar  2 01:11:33 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(53,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 231520 (ipc=231.5) sim_rate=115760 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:11:34 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(83,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1313,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1314,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1321,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1321,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1322,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1323,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1324,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1329,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1332,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1332,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1333,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1334,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1335,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1336,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1339,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1340,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1349,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1349,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1349,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1350,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1350,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1351,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1351,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1352,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1355,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1355,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1356,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1357,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1359,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1360,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1361,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1361,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1362,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1362,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1362,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1362,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1363,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1364,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1364,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1365,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1366,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1373,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1376,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1377,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1377,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1380,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1380,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1380,0), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1381,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1382,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1383,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1383,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1384,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1388,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1388,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1388,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1389,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1390,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1390,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1391,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1391,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1394,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1394,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1394,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1395,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1395,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1396,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1398,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1399,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1400,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1400,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1400,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1401,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1402,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1403,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1406,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1406,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1406,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1407,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1408,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1409,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1409,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1409,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1409,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1410,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1410,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1410,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1411,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1411,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1415,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1416,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1416,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1416,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1417,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1417,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1421,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1422,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1422,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1423,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1425,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1426,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1451,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1451,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1452,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1452,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(129,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1459,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1460,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1461,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1462,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1486,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1487,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1504,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1505,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1507,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1507,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1508,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1509,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1516,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1517,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1540,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1541,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1541,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1542,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1543,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1544,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1550,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1551,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1552,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1553,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1553,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1553,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1554,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1554,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1555,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1555,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1559,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1560,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1569,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1569,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1570,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1570,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(150,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1576,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1577,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1579,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1580,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1598,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1599,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1599,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1599,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1600,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1600,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1601,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1602,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1609,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1610,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1617,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1618,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1626,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1627,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1627,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1628,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1730,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1731,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1757,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1758,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1795,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1796,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1797,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1803,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1821,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1831,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1832,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1837,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1838,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1857,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1858,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1866,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1867,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1868,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1869,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1869,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1877,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1898,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1899,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1901,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1902,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1904,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1905,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1905,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1906,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1906,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1907,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1914,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1915,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1919,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1919,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1920,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1942,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1944,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1950,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1951,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1955,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1956,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1956,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1957,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(193,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1965,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1966,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1973,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1974,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1975,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1981,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 652625 (ipc=326.3) sim_rate=217541 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:11:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2001,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2002,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2007,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2010,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2011,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2018,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(2019,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2021,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2022,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2037,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2038,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2039,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2040,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2042,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2043,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2046,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2047,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2051,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2052,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2057,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2058,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2081,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2082,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2089,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2090,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2092,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2093,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2097,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2098,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2098,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2099,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2106,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2107,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2116,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2117,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2119,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2120,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(226,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2126,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2127,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2132,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2133,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2134,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2134,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2135,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2135,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2140,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2141,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2141,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2142,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2142,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2143,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2152,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2153,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2160,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2161,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2191,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2192,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2196,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2197,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2201,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2210,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2211,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2212,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2213,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2219,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2220,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2231,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2231,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2232,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2232,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2241,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2241,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2242,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2243,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2249,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2250,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2250,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2251,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2255,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2256,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2261,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2262,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2263,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2264,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2264,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2268,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2289,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2293,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2297,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(255,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2305,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2312,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2319,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2320,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2325,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2330,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2364,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2365,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2365,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2370,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2372,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2378,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2390,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2392,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2408,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2424,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2432,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2433,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2433,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2445,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2446,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2449,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2462,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2480,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2486,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2490,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2497,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2499,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2517,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2518,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2519,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2521,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2524,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2526,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2540,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2547,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2552,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2554,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2558,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2564,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2574,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2577,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2589,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2602,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2606,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2618,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2621,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2627,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2631,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2634,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2643,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2645,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2658,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2661,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2663,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2668,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2678,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2681,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2683,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2695,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2697,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2698,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2702,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2718,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2729,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2737,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2752,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2754,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2765,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2774,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2780,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2799,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2811,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2819,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2826,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6125,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6126
gpu_sim_insn = 917736
gpu_ipc =     149.8100
gpu_tot_sim_cycle = 6126
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     149.8100
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 327
gpu_stall_icnt2sh    = 155
gpu_total_sim_rate=305912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 913
	L1I_total_cache_miss_rate = 0.0492
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[1]: Access = 188, Miss = 64, Miss_rate = 0.340, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 546
	L1D_total_cache_miss_rate = 0.2580
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17646
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 913
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7718	W0_Idle:13953	W0_Scoreboard:35780	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 382 
maxdqlatency = 0 
maxmflatency = 692 
averagemflatency = 397 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6125 
mrq_lat_table:120 	3 	4 	40 	37 	50 	114 	62 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24 	393 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	509 	29 	0 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1621         0      6104         0         0         0         0         0         0         0       960       937      1788      1821         0         0 
dram[1]:      1229         0         0         0         0         0         0         0         0         0       968       940      1810      1837         0      4097 
dram[2]:         0         0         0      3193         0      1610         0         0         0      4446       979       941      1813      1578         0         0 
dram[3]:         0         0         0      5271         0      4857         0         0         0         0       976       944      1822      1832         0         0 
dram[4]:         0      4024         0         0         0      5682         0         0         0         0      1269      2650      1841      1840      3263         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       932       959      1813      1809      5756         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1108    none         127    none      none      none      none      none      none      none         318       516       343       534    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         332       498       329       512    none         275
dram[2]:     none      none      none         127    none         281    none      none      none         127       325       479       302       419    none      none  
dram[3]:     none      none      none         127    none         127    none      none      none      none         335       513       328       483    none      none  
dram[4]:     none         127    none      none      none         127    none      none      none      none         355       480       318       520       276    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         320       500       323       536       282    none  
maximum mf latency per bank:
dram[0]:        295         0       254         0         0         0         0         0         0         0       376       642       443       682         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       392       636       426       688         0       282
dram[2]:          0         0         0       254         0       281         0         0         0       254       396       637       367       555         0         0
dram[3]:          0         0         0       254         0       254         0         0         0         0       396       654       389       638         0         0
dram[4]:          0       254         0         0         0       254         0         0         0         0       395       677       386       692       281         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       381       644       437       676       282         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f959bdba8e0 :  mf: uid= 32658, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6125), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7348 n_act=9 n_pre=3 n_req=92 n_rd=724 n_write=2 bw_util=0
n_activity=2281 dram_eff=0
bk0: 32a 7905i bk1: 0a 8080i bk2: 4a 8054i bk3: 0a 8084i bk4: 0a 8085i bk5: 0a 8085i bk6: 0a 8086i bk7: 0a 8088i bk8: 0a 8088i bk9: 0a 8089i bk10: 160a 7598i bk11: 176a 7061i bk12: 176a 7310i bk13: 176a 6870i bk14: 0a 8084i bk15: 0a 8086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.94435
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7336 n_act=6 n_pre=0 n_req=93 n_rd=744 n_write=0 bw_util=0
n_activity=2273 dram_eff=0
bk0: 16a 8012i bk1: 0a 8084i bk2: 0a 8084i bk3: 0a 8084i bk4: 0a 8084i bk5: 0a 8086i bk6: 0a 8086i bk7: 0a 8087i bk8: 0a 8089i bk9: 0a 8089i bk10: 160a 7590i bk11: 176a 7059i bk12: 192a 7311i bk13: 176a 6868i bk14: 0a 8084i bk15: 24a 8007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.85642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7369 n_act=7 n_pre=0 n_req=91 n_rd=704 n_write=6 bw_util=0
n_activity=2237 dram_eff=0
bk0: 0a 8086i bk1: 0a 8087i bk2: 0a 8087i bk3: 8a 8045i bk4: 0a 8085i bk5: 8a 8051i bk6: 0a 8085i bk7: 0a 8087i bk8: 0a 8088i bk9: 8a 8046i bk10: 160a 7582i bk11: 176a 7165i bk12: 176a 7465i bk13: 168a 6981i bk14: 0a 8084i bk15: 0a 8085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.42419
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7388 n_act=6 n_pre=0 n_req=88 n_rd=688 n_write=4 bw_util=0
n_activity=2163 dram_eff=0
bk0: 0a 8086i bk1: 0a 8088i bk2: 0a 8088i bk3: 8a 8046i bk4: 0a 8086i bk5: 8a 8044i bk6: 0a 8084i bk7: 0a 8085i bk8: 0a 8087i bk9: 0a 8087i bk10: 160a 7595i bk11: 176a 7095i bk12: 176a 7421i bk13: 160a 7003i bk14: 0a 8084i bk15: 0a 8085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.64556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7321 n_act=10 n_pre=3 n_req=97 n_rd=744 n_write=8 bw_util=0
n_activity=2423 dram_eff=0
bk0: 0a 8084i bk1: 8a 8044i bk2: 0a 8084i bk3: 0a 8085i bk4: 0a 8085i bk5: 8a 8045i bk6: 0a 8088i bk7: 0a 8089i bk8: 0a 8090i bk9: 0a 8091i bk10: 192a 7365i bk11: 184a 7008i bk12: 176a 7381i bk13: 160a 6926i bk14: 16a 8025i bk15: 0a 8081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.80237
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7385 n_act=5 n_pre=0 n_req=87 n_rd=696 n_write=0 bw_util=0
n_activity=2133 dram_eff=0
bk0: 0a 8084i bk1: 0a 8086i bk2: 0a 8086i bk3: 0a 8086i bk4: 0a 8086i bk5: 0a 8087i bk6: 0a 8087i bk7: 0a 8087i bk8: 0a 8087i bk9: 0a 8087i bk10: 176a 7525i bk11: 176a 7057i bk12: 176a 7342i bk13: 160a 6876i bk14: 8a 8049i bk15: 0a 8084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.8067

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 259
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 130
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 389
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60738
	minimum = 6
	maximum = 34
Network latency average = 8.41275
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.50375
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00720668
	minimum = 0.00571335 (at node 4)
	maximum = 0.0125694 (at node 15)
Accepted packet rate average = 0.00720668
	minimum = 0.00571335 (at node 4)
	maximum = 0.0125694 (at node 15)
Injected flit rate average = 0.0209671
	minimum = 0.00571335 (at node 4)
	maximum = 0.0559909 (at node 15)
Accepted flit rate average= 0.0209671
	minimum = 0.00685602 (at node 19)
	maximum = 0.0414626 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.41275 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.50375 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00720668 (1 samples)
	minimum = 0.00571335 (1 samples)
	maximum = 0.0125694 (1 samples)
Accepted packet rate average = 0.00720668 (1 samples)
	minimum = 0.00571335 (1 samples)
	maximum = 0.0125694 (1 samples)
Injected flit rate average = 0.0209671 (1 samples)
	minimum = 0.00571335 (1 samples)
	maximum = 0.0559909 (1 samples)
Accepted flit rate average = 0.0209671 (1 samples)
	minimum = 0.00685602 (1 samples)
	maximum = 0.0414626 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 305912 (inst/sec)
gpgpu_simulation_rate = 2042 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6126)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(41,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(36,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(80,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (369,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(370,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (373,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,6126)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(374,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (374,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (374,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(375,6126)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(375,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (382,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(383,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (387,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(388,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (388,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(389,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (390,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,6126)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(391,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (391,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(392,6126)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (393,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(394,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (396,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(397,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (404,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(405,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (406,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(407,6126)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(97,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (408,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(409,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (417,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(418,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (418,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (418,6126), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(419,6126)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(420,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (422,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(423,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (429,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (429,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (429,6126), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(430,6126)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(430,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (430,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(431,6126)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(431,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (434,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(435,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (435,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (435,6126), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(436,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (436,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(437,6126)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(437,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (438,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(439,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (439,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(440,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (444,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(445,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (447,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(448,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (448,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(449,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (451,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(452,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (457,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(458,6126)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (458,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(459,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (460,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(461,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (462,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (462,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (462,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (462,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (462,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(463,6126)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(463,6126)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(463,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (463,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(464,6126)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(464,6126)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(465,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (466,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(467,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (467,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(468,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (474,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(475,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (477,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(478,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (479,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(480,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (480,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(481,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (484,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(485,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (486,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(487,6126)
GPGPU-Sim uArch: cycles simulated: 6626  inst.: 1277386 (ipc=719.3) sim_rate=319346 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:11:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (518,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(519,6126)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(100,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (542,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(543,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (545,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(546,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (546,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(547,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (553,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(554,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (560,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (560,6126), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(561,6126)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(562,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (562,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (562,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(563,6126)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(563,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (564,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (564,6126), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(565,6126)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(566,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (571,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (571,6126), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(572,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (572,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (572,6126), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(573,6126)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,6126)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(574,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (574,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (574,6126), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(575,6126)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(576,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (576,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (576,6126), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(577,6126)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(578,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (579,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (579,6126), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(580,6126)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(581,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (583,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (583,6126), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(584,6126)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(585,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (589,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(590,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (592,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(593,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (593,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(594,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (597,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (597,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (597,6126), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(598,6126)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(598,6126)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(599,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (606,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(607,6126)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(130,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (673,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(674,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (734,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(735,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (735,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(736,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (740,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(741,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (755,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(756,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (762,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(763,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (772,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(773,6126)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(173,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (775,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (775,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(776,6126)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(776,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (781,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(782,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (782,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(783,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (783,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(784,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (788,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(789,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (790,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(791,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (796,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(797,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (805,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(806,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (813,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(814,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (819,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(820,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (825,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(826,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (828,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(829,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (833,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(834,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (836,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (836,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(837,6126)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(837,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (838,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(839,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (843,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(844,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (846,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(847,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (847,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (847,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(848,6126)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(848,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (850,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(851,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (855,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(856,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (861,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(862,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (863,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (863,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(864,6126)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(864,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (873,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(874,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (878,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(879,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (879,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(880,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (885,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(886,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (891,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(892,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (899,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(900,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (901,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(902,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (904,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(905,6126)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(196,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (907,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(908,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (918,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(919,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (922,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(923,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (931,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(932,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (934,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(935,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (935,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(936,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (936,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(937,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (937,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(938,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (941,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(942,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (942,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (942,6126), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (943,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(944,6126)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(944,6126)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(945,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (947,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(948,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (949,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(950,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (951,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(952,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (953,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(954,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (958,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(959,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (967,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(968,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (976,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(977,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (977,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(978,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (994,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(995,6126)
GPGPU-Sim uArch: cycles simulated: 7126  inst.: 1648092 (ipc=730.4) sim_rate=329618 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:11:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1001,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1002,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1007,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1008,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1019,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1020,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1029,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1029,6126), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1030,6126)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(236,0,0) tid=(6,0,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1031,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1033,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1034,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1037,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1038,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1041,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1041,6126), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1042,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1042,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1043,6126)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1043,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1046,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1047,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1047,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1048,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1050,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1051,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1052,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1053,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1055,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1056,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1060,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1060,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1061,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1063,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1065,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1071,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1078,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1089,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1089,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1112,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1119,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1124,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1131,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1137,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1140,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1152,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1159,6126), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(192,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1163,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1171,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1173,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1174,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1174,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1179,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1179,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1184,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1187,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1196,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1202,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1202,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1205,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1214,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1226,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1231,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1233,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1234,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1241,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1248,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1252,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1255,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1256,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1266,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1267,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1271,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1274,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1274,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1274,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1275,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1277,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1280,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1280,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1281,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1285,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1296,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1307,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1308,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1313,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1316,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1321,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1322,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1326,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1329,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1340,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1340,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1343,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1348,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1349,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1352,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1355,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1357,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1359,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1359,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1365,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1376,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1381,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1384,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1390,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1409,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1413,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1436,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1443,6126), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 7626  inst.: 1835103 (ipc=611.6) sim_rate=305850 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:11:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2839,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3918,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4441,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4517,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4971,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5559,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5571,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5933,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5934
gpu_sim_insn = 919016
gpu_ipc =     154.8729
gpu_tot_sim_cycle = 12060
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     152.3012
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 327
gpu_stall_icnt2sh    = 427
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 924
	L1I_total_cache_miss_rate = 0.0244
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 326, Miss = 90, Miss_rate = 0.276, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[1]: Access = 410, Miss = 139, Miss_rate = 0.339, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[2]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 356, Miss = 111, Miss_rate = 0.312, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 97, Miss_rate = 0.298, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 125, Miss_rate = 0.329, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[9]: Access = 296, Miss = 70, Miss_rate = 0.236, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[11]: Access = 256, Miss = 62, Miss_rate = 0.242, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[12]: Access = 326, Miss = 98, Miss_rate = 0.301, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1256
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36901
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 924
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 105, 105, 105, 105, 105, 105, 105, 105, 75, 75, 75, 75, 75, 217, 75, 75, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1088
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8577	W0_Idle:37262	W0_Scoreboard:64868	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8704 {8:1088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147968 {136:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 382 
maxdqlatency = 0 
maxmflatency = 692 
averagemflatency = 266 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12059 
mrq_lat_table:229 	18 	4 	61 	45 	52 	114 	62 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	674 	468 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1320 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	913 	181 	9 	0 	0 	0 	0 	2 	9 	33 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         4         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1621      3706      6104      4141         0         0         0      4407      2424      3676      2147      3187      1788      1821      1762      3344 
dram[1]:      1229         0         0         0      4065      3071         0      2568       909         0      1694       940      1810      1837      2279      4097 
dram[2]:         0      4949      4090      3193         0      2961         0      5550         0      4446       979       941      1813      2495      2169      3716 
dram[3]:      1290      3271      2118      5271         0      4857      2568      3293      4535      4622       976       944      1822      1925      2188      2504 
dram[4]:      3482      4024         0         0         0      5682      2853         0      4617      2879      1269      2650      1841      1840      3263      2532 
dram[5]:      1385      2432      2256      1419      2535      1453      3710      1425      3521      3360       932       959      1813      1809      5756      2075 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1108       128       161       136    none      none      none         127       181       125       444       648       521       690       275       286
dram[1]:          0    none      none      none         127       127    none         214       283    none         479       645       444       639       281       388
dram[2]:     none         127       127       161    none         181    none         127    none         154       476       641       426       570       425       281
dram[3]:        282       127       125       161    none         198       127       128       127       282       490       678       494       598       274       274
dram[4]:        127       199    none      none      none         161       125    none         181       130       753       562       464       631       308       323
dram[5]:        286       148       127       282       125       285       127       299       127       127       477       650       481       681       319       274
maximum mf latency per bank:
dram[0]:        295       257       254       273         0         0         0       254       281       254       376       642       443       682       282       300
dram[1]:          0         0         0         0       254       254         0       291       283         0       392       636       426       688       281       282
dram[2]:          0       254       254       254         0       281         0       254         0       291       396       637       367       555       282       281
dram[3]:        282       254       254       254         0       254       254       265       254       282       396       654       389       638       281       281
dram[4]:        254       254         0         0         0       254       254         0       282       260       395       677       386       692       281       281
dram[5]:        286       254       254       282       254       285       254       299       254       254       381       644       437       676       291       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15017 n_act=19 n_pre=6 n_req=117 n_rd=856 n_write=20 bw_util=0
n_activity=2974 dram_eff=0
bk0: 32a 15735i bk1: 8a 15865i bk2: 16a 15839i bk3: 8a 15843i bk4: 0a 15917i bk5: 0a 15919i bk6: 0a 15920i bk7: 8a 15881i bk8: 16a 15833i bk9: 16a 15844i bk10: 168a 15375i bk11: 184a 14797i bk12: 184a 15116i bk13: 176a 14702i bk14: 24a 15839i bk15: 16a 15836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.99799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15053 n_act=14 n_pre=3 n_req=109 n_rd=840 n_write=8 bw_util=0
n_activity=2795 dram_eff=0
bk0: 16a 15844i bk1: 0a 15917i bk2: 0a 15917i bk3: 0a 15918i bk4: 8a 15877i bk5: 8a 15877i bk6: 0a 15920i bk7: 24a 15765i bk8: 8a 15882i bk9: 0a 15918i bk10: 168a 15368i bk11: 176a 14889i bk12: 200a 15119i bk13: 184a 14676i bk14: 8a 15881i bk15: 40a 15794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.94836
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15046 n_act=18 n_pre=6 n_req=115 n_rd=824 n_write=24 bw_util=0
n_activity=2989 dram_eff=0
bk0: 0a 15917i bk1: 8a 15878i bk2: 8a 15878i bk3: 16a 15843i bk4: 0a 15918i bk5: 16a 15831i bk6: 0a 15917i bk7: 8a 15877i bk8: 0a 15919i bk9: 48a 15676i bk10: 160a 15411i bk11: 176a 14996i bk12: 184a 15252i bk13: 184a 14720i bk14: 8a 15880i bk15: 8a 15881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.728672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15005 n_act=18 n_pre=3 n_req=119 n_rd=872 n_write=20 bw_util=0
n_activity=3091 dram_eff=0
bk0: 8a 15884i bk1: 8a 15878i bk2: 16a 15844i bk3: 16a 15842i bk4: 0a 15918i bk5: 8a 15877i bk6: 8a 15877i bk7: 16a 15829i bk8: 8a 15877i bk9: 8a 15884i bk10: 168a 15378i bk11: 176a 14924i bk12: 184a 15231i bk13: 176a 14736i bk14: 32a 15813i bk15: 40a 15794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.840369
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f95905f8930 :  mf: uid= 58666, sid01:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12059), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=14967 n_act=17 n_pre=5 n_req=125 n_rd=907 n_write=22 bw_util=0
n_activity=3192 dram_eff=0
bk0: 8a 15873i bk1: 8a 15874i bk2: 0a 15915i bk3: 0a 15916i bk4: 0a 15919i bk5: 11a 15858i bk6: 16a 15846i bk7: 0a 15922i bk8: 16a 15835i bk9: 8a 15872i bk10: 200a 15148i bk11: 192a 14804i bk12: 176a 15212i bk13: 184a 14692i bk14: 64a 15726i bk15: 24a 15835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919714
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15006 n_act=19 n_pre=3 n_req=118 n_rd=872 n_write=18 bw_util=0
n_activity=3060 dram_eff=0
bk0: 8a 15881i bk1: 24a 15807i bk2: 8a 15876i bk3: 8a 15882i bk4: 16a 15841i bk5: 8a 15880i bk6: 8a 15879i bk7: 8a 15870i bk8: 8a 15878i bk9: 8a 15877i bk10: 184a 15308i bk11: 176a 14886i bk12: 176a 15175i bk13: 168a 14687i bk14: 32a 15767i bk15: 32a 15814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921912

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141, Miss = 55, Miss_rate = 0.390, Pending_hits = 6, Reservation_fails = 259
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 115, Miss = 51, Miss_rate = 0.443, Pending_hits = 3, Reservation_fails = 130
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 86, Miss = 45, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 110, Miss = 58, Miss_rate = 0.527, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 164, Miss = 60, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1331
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4861
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 389
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5881
icnt_total_pkts_simt_to_mem=1517
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.92721
	minimum = 6
	maximum = 44
Network latency average = 8.48503
	minimum = 6
	maximum = 39
Slowest packet = 1472
Flit latency average = 7.31425
	minimum = 6
	maximum = 35
Slowest flit = 4148
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.009175
	minimum = 0.00505561 (at node 5)
	maximum = 0.0182002 (at node 23)
Accepted packet rate average = 0.009175
	minimum = 0.00505561 (at node 5)
	maximum = 0.0182002 (at node 23)
Injected flit rate average = 0.0245291
	minimum = 0.00505561 (at node 5)
	maximum = 0.0532524 (at node 23)
Accepted flit rate average= 0.0245291
	minimum = 0.00792046 (at node 19)
	maximum = 0.0519043 (at node 6)
Injected packet length average = 2.67347
Accepted packet length average = 2.67347
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.7673 (2 samples)
	minimum = 6 (2 samples)
	maximum = 39 (2 samples)
Network latency average = 8.44889 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Flit latency average = 6.909 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00819084 (2 samples)
	minimum = 0.00538448 (2 samples)
	maximum = 0.0153848 (2 samples)
Accepted packet rate average = 0.00819084 (2 samples)
	minimum = 0.00538448 (2 samples)
	maximum = 0.0153848 (2 samples)
Injected flit rate average = 0.0227481 (2 samples)
	minimum = 0.00538448 (2 samples)
	maximum = 0.0546217 (2 samples)
Accepted flit rate average = 0.0227481 (2 samples)
	minimum = 0.00738824 (2 samples)
	maximum = 0.0466834 (2 samples)
Injected packet size average = 2.77726 (2 samples)
Accepted packet size average = 2.77726 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 2010 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12060)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(82,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(52,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (372,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(373,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (380,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(381,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (384,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(385,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (390,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (390,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(391,12060)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(391,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (392,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(393,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (397,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (397,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(398,12060)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(398,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (398,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(399,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (400,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,12060)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(401,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (406,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(407,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (407,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(408,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (411,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(412,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (412,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (412,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(413,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(413,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (417,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(418,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (418,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(419,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,12060)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(92,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (431,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (431,12060), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(432,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(433,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (437,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (437,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(438,12060)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(438,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (443,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (443,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(444,12060)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,12060)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (449,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(450,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (450,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (450,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (450,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (450,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (450,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(451,12060)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(451,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (451,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(452,12060)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(452,12060)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(452,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (452,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (452,12060), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(453,12060)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(453,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(454,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (461,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (461,12060), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(462,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (462,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (462,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (462,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (462,12060), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(463,12060)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(463,12060)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(463,12060)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(464,12060)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(464,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (465,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(466,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (468,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(469,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (478,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(479,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (481,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(482,12060)
GPGPU-Sim uArch: cycles simulated: 12560  inst.: 2197457 (ipc=721.4) sim_rate=313922 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:11:39 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (513,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(514,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (530,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (530,12060), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(531,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(532,12060)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(115,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (555,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (555,12060), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(556,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (556,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (556,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (556,12060), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(557,12060)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(557,12060)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(557,12060)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(558,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (559,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (559,12060), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(560,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,12060), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,12060)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(561,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (561,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (561,12060), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,12060)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(562,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (562,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(563,12060)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(563,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (573,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (573,12060), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(574,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (574,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (574,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(575,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(575,12060)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(576,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (583,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (583,12060), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(584,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,12060)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(585,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (585,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(586,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (587,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(588,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (590,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (590,12060), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(591,12060)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(592,12060)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(137,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (683,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(684,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (695,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(696,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (705,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(706,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (738,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(739,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (742,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(743,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (747,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(748,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (753,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(754,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (754,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(755,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (758,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(759,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (762,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(763,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (763,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(764,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (768,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(769,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (773,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (773,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (773,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(774,12060)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(774,12060)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(774,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (785,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(786,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (790,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(791,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (792,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(793,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (802,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (802,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(803,12060)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(804,12060)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(118,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (815,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(816,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (821,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(822,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (823,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(824,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (825,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(826,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (826,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(827,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (827,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(828,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (832,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (832,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(833,12060)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(833,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (837,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(838,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (838,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (838,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(839,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(839,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (849,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(850,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (853,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(854,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (863,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(864,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (865,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (865,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(866,12060)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(866,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (876,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(877,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (880,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(881,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (881,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(882,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (885,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(886,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (898,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(899,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (902,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(903,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (903,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(904,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (906,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(907,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (908,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(909,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (910,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(911,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (914,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(915,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (918,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (918,12060), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(919,12060)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(920,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (926,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(927,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (928,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(929,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (934,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (934,12060), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(935,12060)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(199,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (935,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(936,12060)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(936,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (943,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(944,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (945,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(946,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (949,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(950,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (977,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(978,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (980,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(981,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (981,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(982,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (984,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(985,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (986,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(987,12060)
GPGPU-Sim uArch: cycles simulated: 13060  inst.: 2554429 (ipc=717.7) sim_rate=319303 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:11:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1000,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1001,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1019,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1020,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1022,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1022,12060), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1023,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1024,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1036,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1036,12060), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1037,12060)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1038,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1043,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1044,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1046,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1047,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1047,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1048,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1052,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1052,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1053,12060)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1053,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1066,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1067,12060)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(221,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1069,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1070,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1071,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1071,12060), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1072,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1072,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1073,12060)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1073,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1103,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1104,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1110,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1111,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1117,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1118,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1123,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1123,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1124,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1124,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1131,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1132,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1132,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1132,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1133,12060)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1133,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1134,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1135,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1141,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1142,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1157,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1158,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1167,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1176,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1179,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1186,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1196,12060), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(254,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1203,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1204,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1210,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1210,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1218,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1221,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1226,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1227,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1228,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1234,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1238,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1241,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1241,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1247,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1248,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1250,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1253,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1255,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1257,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1264,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1279,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1282,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1292,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1307,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1317,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1319,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1321,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1326,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1334,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1347,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1348,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1363,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1369,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1388,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1391,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1393,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1394,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1394,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1403,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1416,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1417,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1434,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2906,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2948,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3066,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3080,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3251,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3406,12060), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15560  inst.: 2758910 (ipc=263.5) sim_rate=306545 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:11:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3540,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3613,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3642,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3711,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3730,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3958,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4058,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4084,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4216,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4282,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4408,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4438,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4472,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4527,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4659,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4704,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4828,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4834,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4840,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4859,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4861,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4884,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4989,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5014,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5396,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5455,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5636,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5711,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5814,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5947,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5966,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5990,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6036,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6088,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6219,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6888,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7007,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7008
gpu_sim_insn = 926846
gpu_ipc =     132.2554
gpu_tot_sim_cycle = 19068
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     144.9338
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 327
gpu_stall_icnt2sh    = 695
gpu_total_sim_rate=307066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 594, Miss = 191, Miss_rate = 0.322, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[1]: Access = 554, Miss = 174, Miss_rate = 0.314, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[2]: Access = 616, Miss = 202, Miss_rate = 0.328, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[3]: Access = 654, Miss = 225, Miss_rate = 0.344, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 704, Miss = 248, Miss_rate = 0.352, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 540, Miss = 161, Miss_rate = 0.298, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[6]: Access = 774, Miss = 287, Miss_rate = 0.371, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[7]: Access = 522, Miss = 159, Miss_rate = 0.305, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 558, Miss = 183, Miss_rate = 0.328, Pending_hits = 277, Reservation_fails = 0
	L1D_cache_core[9]: Access = 618, Miss = 198, Miss_rate = 0.320, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[10]: Access = 648, Miss = 222, Miss_rate = 0.343, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[11]: Access = 648, Miss = 234, Miss_rate = 0.361, Pending_hits = 283, Reservation_fails = 0
	L1D_cache_core[12]: Access = 710, Miss = 258, Miss_rate = 0.363, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[13]: Access = 632, Miss = 214, Miss_rate = 0.339, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 524, Miss = 151, Miss_rate = 0.288, Pending_hits = 289, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3107
	L1D_total_cache_miss_rate = 0.3342
	L1D_total_cache_pending_hits = 4422
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1067
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60347
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 473, 135, 150, 150, 150, 150, 150, 150, 150, 150, 120, 120, 120, 120, 120, 262, 120, 120, 105, 105, 105, 105, 105, 247, 105, 105, 135, 135, 135, 135, 135, 135, 135, 135, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2040
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9487	W0_Idle:71545	W0_Scoreboard:150572	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16320 {8:2040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 277440 {136:2040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 382 
maxdqlatency = 0 
maxmflatency = 692 
averagemflatency = 216 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 19067 
mrq_lat_table:757 	124 	31 	90 	121 	105 	124 	64 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2167 	908 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3252 	27 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1673 	369 	13 	0 	0 	0 	0 	2 	9 	33 	869 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         6        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1621      3706      6104      4141      2421      2857      1507      4407      2424      3676      2147      3187      1788      1821      1762      3344 
dram[1]:      2196      2887      1384      3421      4065      3071      2537      2568      1147      3622      1694      2734      1810      1837      2279      4097 
dram[2]:      1363      4949      4090      3193      2956      2961      2668      5550      2410      4446      2803       941      2028      2495      2169      3716 
dram[3]:      1675      3271      2118      5271      2272      4857      2568      3293      4535      4622      2259       944      1822      1925      2188      2504 
dram[4]:      3482      4024      3128      1616      1099      5682      2853      1419      4617      2879      1269      4372      1841      1840      3263      2532 
dram[5]:      1385      2432      2256      1419      2535      1453      3710      1572      3521      3360       989       959      1813      1809      5756      2075 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.375000 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  4.285714 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.750000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.333333  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1534/265 = 5.788679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         9         7         3         6         4         5         7         7         5         3         0         0         0         0         0 
total reads: 328
min_bank_accesses = 0!
chip skew: 60/46 = 1.30
average mf latency per bank:
dram[0]:        430       156       174       189       131       139       159       195       160       180       577       720       727       854       360       349
dram[1]:        114       127       170       129       166       144       134       205       211       127       564       768       637       749       340       525
dram[2]:        156       168       153       187       185       186       125       181       145       196       584       863       634       773       326       370
dram[3]:        195       145       177       178       188       195       151       189       192       140       602       828       664       667       372       346
dram[4]:        150       200       129       171       166       171       157       143       198       160      2481       685       601       802       476       363
dram[5]:        157       201       175       192       191       156       171       154       136       175       615       878       599       845       431       333
maximum mf latency per bank:
dram[0]:        299       290       293       291       290       254       281       317       304       292       376       642       443       682       306       304
dram[1]:        290       264       325       259       324       286       308       334       405       265       392       636       426       688       281       297
dram[2]:        299       306       294       326       293       303       254       307       308       310       396       637       367       555       301       334
dram[3]:        304       271       293       294       289       291       296       291       309       319       396       654       389       638       292       291
dram[4]:        302       300       263       291       308       297       270       288       304       286       395       677       386       692       298       325
dram[5]:        286       330       348       297       297       323       286       314       261       293       381       644       437       676       313       310

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25168 n_nop=23370 n_act=41 n_pre=25 n_req=260 n_rd=1616 n_write=116 bw_util=0
n_activity=6370 dram_eff=0
bk0: 72a 24734i bk1: 56a 24775i bk2: 64a 24802i bk3: 40a 24893i bk4: 48a 24784i bk5: 40a 24951i bk6: 40a 24926i bk7: 40a 24878i bk8: 56a 24711i bk9: 48a 24896i bk10: 184a 24553i bk11: 224a 23809i bk12: 216a 24243i bk13: 192a 23906i bk14: 136a 24728i bk15: 160a 24565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.673633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25168 n_nop=23386 n_act=41 n_pre=25 n_req=255 n_rd=1608 n_write=108 bw_util=0
n_activity=6277 dram_eff=0
bk0: 40a 24953i bk1: 24a 25008i bk2: 40a 24824i bk3: 8a 25125i bk4: 56a 24815i bk5: 40a 24914i bk6: 40a 24865i bk7: 128a 24116i bk8: 80a 24638i bk9: 56a 24884i bk10: 200a 24348i bk11: 200a 23962i bk12: 256a 24121i bk13: 224a 23709i bk14: 104a 24842i bk15: 112a 24738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.679196
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25168 n_nop=23446 n_act=43 n_pre=27 n_req=247 n_rd=1544 n_write=108 bw_util=0
n_activity=6162 dram_eff=0
bk0: 32a 24947i bk1: 32a 24867i bk2: 56a 24812i bk3: 64a 24765i bk4: 16a 25063i bk5: 56a 24826i bk6: 24a 25050i bk7: 64a 24744i bk8: 48a 24762i bk9: 128a 24363i bk10: 176a 24522i bk11: 184a 24196i bk12: 224a 24315i bk13: 200a 23925i bk14: 112a 24802i bk15: 128a 24676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.505761
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25168 n_nop=23462 n_act=47 n_pre=31 n_req=238 n_rd=1536 n_write=92 bw_util=0
n_activity=6117 dram_eff=0
bk0: 64a 24733i bk1: 32a 24984i bk2: 40a 24920i bk3: 40a 24941i bk4: 24a 25049i bk5: 24a 24996i bk6: 32a 24946i bk7: 48a 24870i bk8: 80a 24585i bk9: 80a 24553i bk10: 200a 24482i bk11: 200a 24017i bk12: 216a 24355i bk13: 240a 23648i bk14: 120a 24754i bk15: 96a 24863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.566155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25168 n_nop=23276 n_act=50 n_pre=34 n_req=268 n_rd=1696 n_write=112 bw_util=0
n_activity=6720 dram_eff=0
bk0: 56a 24818i bk1: 48a 24762i bk2: 16a 25047i bk3: 64a 24776i bk4: 72a 24551i bk5: 80a 24626i bk6: 40a 24949i bk7: 56a 24808i bk8: 48a 24902i bk9: 40a 24836i bk10: 208a 24353i bk11: 208a 23957i bk12: 232a 24153i bk13: 216a 23788i bk14: 160a 24638i bk15: 152a 24550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.623411
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25168 n_nop=23330 n_act=43 n_pre=27 n_req=266 n_rd=1648 n_write=120 bw_util=0
n_activity=6415 dram_eff=0
bk0: 48a 24925i bk1: 80a 24621i bk2: 80a 24684i bk3: 56a 24870i bk4: 64a 24766i bk5: 40a 24867i bk6: 40a 24898i bk7: 72a 24599i bk8: 56a 24873i bk9: 40a 24882i bk10: 200a 24316i bk11: 176a 24130i bk12: 208a 24283i bk13: 200a 23799i bk14: 136a 24651i bk15: 152a 24560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.625358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 291, Miss = 102, Miss_rate = 0.351, Pending_hits = 7, Reservation_fails = 259
L2_cache_bank[1]: Access = 240, Miss = 100, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 271, Miss = 102, Miss_rate = 0.376, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[3]: Access = 236, Miss = 99, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 86, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 258, Miss = 107, Miss_rate = 0.415, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 232, Miss = 97, Miss_rate = 0.418, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 220, Miss = 95, Miss_rate = 0.432, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 605, Miss = 104, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 243, Miss = 108, Miss_rate = 0.444, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 243, Miss = 104, Miss_rate = 0.428, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 237, Miss = 102, Miss_rate = 0.430, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3282
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3675
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 389
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=11712
icnt_total_pkts_simt_to_mem=4449
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.04177
	minimum = 6
	maximum = 32
Network latency average = 7.80958
	minimum = 6
	maximum = 24
Slowest packet = 2876
Flit latency average = 6.80372
	minimum = 6
	maximum = 23
Slowest flit = 12268
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0206219
	minimum = 0.00499429 (at node 1)
	maximum = 0.0629281 (at node 23)
Accepted packet rate average = 0.0206219
	minimum = 0.00499429 (at node 1)
	maximum = 0.0629281 (at node 23)
Injected flit rate average = 0.0463122
	minimum = 0.00499429 (at node 1)
	maximum = 0.114298 (at node 23)
Accepted flit rate average= 0.0463122
	minimum = 0.0239726 (at node 22)
	maximum = 0.113014 (at node 23)
Injected packet length average = 2.24577
Accepted packet length average = 2.24577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.52546 (3 samples)
	minimum = 6 (3 samples)
	maximum = 36.6667 (3 samples)
Network latency average = 8.23579 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 6.87391 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0123345 (3 samples)
	minimum = 0.00525442 (3 samples)
	maximum = 0.0312326 (3 samples)
Accepted packet rate average = 0.0123345 (3 samples)
	minimum = 0.00525442 (3 samples)
	maximum = 0.0312326 (3 samples)
Injected flit rate average = 0.0306028 (3 samples)
	minimum = 0.00525442 (3 samples)
	maximum = 0.0745137 (3 samples)
Accepted flit rate average = 0.0306028 (3 samples)
	minimum = 0.0129164 (3 samples)
	maximum = 0.0687935 (3 samples)
Injected packet size average = 2.48106 (3 samples)
Accepted packet size average = 2.48106 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 307066 (inst/sec)
gpgpu_simulation_rate = 2118 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19068)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19068)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19068)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,19068)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,19068)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,19068)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,19068)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(11,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(62,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (392,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(393,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (396,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(397,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (398,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(399,19068)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (402,19068), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(403,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (410,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(411,19068)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (420,19068), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(421,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (429,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (429,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(430,19068)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(430,19068)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (434,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(435,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (443,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (443,19068), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(444,19068)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(445,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (446,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(447,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (447,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(448,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (449,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(450,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (451,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(452,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (452,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(453,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (455,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(456,19068)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(94,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (486,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(487,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (489,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(490,19068)
GPGPU-Sim uArch: cycles simulated: 19568  inst.: 3103911 (ipc=680.6) sim_rate=310391 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:11:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (502,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(503,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (521,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(522,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (525,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(526,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (528,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(529,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (534,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(535,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (539,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(540,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (540,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(541,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (543,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(544,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (552,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (552,19068), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(553,19068)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(554,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (557,19068), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(558,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (581,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(582,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (630,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(631,19068)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(119,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (701,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(702,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (702,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(703,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (762,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(763,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (785,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(786,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (791,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(792,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (801,19068), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(802,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (835,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(836,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (839,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(840,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (844,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(845,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (869,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(870,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (885,19068), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(886,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1029,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1030,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1044,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1045,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1083,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1084,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1150,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1151,19068)
GPGPU-Sim uArch: cycles simulated: 20568  inst.: 3260911 (ipc=331.5) sim_rate=296446 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:11:43 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(89,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2401,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2402,19068)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2511,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2512,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2521,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2522,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2726,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2727,19068)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2870,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2871,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2936,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2937,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2969,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2970,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2981,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2982,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3127,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3128,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3163,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3164,19068)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3253,19068), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3254,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3304,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(3305,19068)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3305,19068), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3306,19068)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3339,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3340,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3400,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3401,19068)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3439,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3440,19068)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3526,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3527,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3593,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3594,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3622,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3623,19068)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3657,19068), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3658,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3659,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3660,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3689,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3690,19068)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3743,19068), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3744,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3844,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3845,19068)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(162,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3879,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3880,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3952,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3953,19068)
GPGPU-Sim uArch: cycles simulated: 23068  inst.: 3368732 (ipc=151.3) sim_rate=280727 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:11:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4077,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4078,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4091,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4092,19068)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4146,19068), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4147,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4160,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4161,19068)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4170,19068), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4171,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4207,19068), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4208,19068)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4397,19068), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4398,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4422,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4423,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4431,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4432,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4447,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4448,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4467,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4468,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4476,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4477,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4507,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4508,19068)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4594,19068), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4595,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4598,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4599,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4724,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4725,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4730,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4731,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4734,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4735,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4745,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4746,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4768,19068), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4769,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4789,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4790,19068)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4792,19068), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4793,19068)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4832,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4833,19068)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4898,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4899,19068)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4907,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4908,19068)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4925,19068), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4926,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4931,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4932,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4938,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4939,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4945,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4946,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5088,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5089,19068)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5129,19068), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5130,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5246,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5247,19068)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5279,19068), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5280,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5298,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5299,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5324,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5325,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5347,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5348,19068)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5363,19068), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5364,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5384,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5385,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5410,19068), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5411,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5429,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5430,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5450,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5451,19068)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5476,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5477,19068)
GPGPU-Sim uArch: cycles simulated: 24568  inst.: 3518891 (ipc=137.3) sim_rate=270683 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:11:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5522,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5523,19068)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5568,19068), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5569,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5570,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5571,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5704,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5705,19068)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(209,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5868,19068), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5869,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5882,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5883,19068)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6013,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6014,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6079,19068), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6080,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6120,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6121,19068)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6213,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6214,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6220,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6221,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6382,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6383,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6483,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6484,19068)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6493,19068), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6494,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6558,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6559,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6584,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6585,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6629,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6630,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6642,19068), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6643,19068)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6778,19068), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6779,19068)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7132,19068), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7133,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7228,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7229,19068)
GPGPU-Sim uArch: cycles simulated: 26568  inst.: 3617706 (ipc=113.9) sim_rate=258407 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:11:46 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7750,19068), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7751,19068)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7865,19068), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7866,19068)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7947,19068), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7948,19068)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8369,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(8370,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8514,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8515,19068)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9104,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9105,19068)
GPGPU-Sim uArch: cycles simulated: 28568  inst.: 3655898 (ipc=93.9) sim_rate=243726 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:11:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9836,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9837,19068)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9981,19068), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9982,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10178,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(10179,19068)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10202,19068), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10203,19068)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10261,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10262,19068)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10304,19068), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10305,19068)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10847,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10848,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10994,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10995,19068)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (11147,19068), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(11148,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (11244,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(11245,19068)
GPGPU-Sim uArch: cycles simulated: 30568  inst.: 3700392 (ipc=81.5) sim_rate=231274 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:11:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (11731,19068), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(11732,19068)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12146,19068), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(12147,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12206,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12207,19068)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12884,19068), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12885,19068)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12911,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12912,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13038,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13039,19068)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13040,19068), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13041,19068)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(245,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13183,19068), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13184,19068)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13238,19068), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13239,19068)
GPGPU-Sim uArch: cycles simulated: 32568  inst.: 3744627 (ipc=72.7) sim_rate=220272 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:11:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13732,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13733,19068)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14011,19068), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14012,19068)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14021,19068), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14022,19068)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14088,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14224,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14230,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14560,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15152,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15232,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15357,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15451,19068), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34568  inst.: 3776571 (ipc=65.4) sim_rate=209809 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:11:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15514,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15955,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16010,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (16120,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16172,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16604,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16715,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16778,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16958,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16987,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17128,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17212,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17255,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17311,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17393,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17505,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17528,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17532,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17536,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17588,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17783,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17857,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17861,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17990,19068), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 37068  inst.: 3798229 (ipc=57.5) sim_rate=199906 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:11:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18113,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18350,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18352,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18368,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18395,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18422,19068), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18534,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18669,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18671,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18692,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18844,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18850,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18899,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19008,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19034,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19245,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (19748,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19786,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20057,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20195,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20442,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20537,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (20561,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20589,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20959,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20982,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20984,19068), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 40068  inst.: 3820684 (ipc=50.3) sim_rate=191034 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:11:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (21013,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21059,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21088,19068), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21377,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21389,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21659,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (21773,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22115,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22143,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(235,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22313,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22498,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22702,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22820,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22880,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22882,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22979,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23116,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23262,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23770,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23792,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23933,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24037,19068), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24147,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24169,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24337,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (25073,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25121,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25222,19068), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25421,19068), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25477,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25853,19068), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25854
gpu_sim_insn = 1076585
gpu_ipc =      41.6409
gpu_tot_sim_cycle = 44922
gpu_tot_sim_insn = 3840183
gpu_tot_ipc =      85.4856
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6694
gpu_stall_icnt2sh    = 21834
gpu_total_sim_rate=192009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148368
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 4281, Miss = 2404, Miss_rate = 0.562, Pending_hits = 540, Reservation_fails = 11159
	L1D_cache_core[1]: Access = 3348, Miss = 1810, Miss_rate = 0.541, Pending_hits = 466, Reservation_fails = 9888
	L1D_cache_core[2]: Access = 4013, Miss = 2116, Miss_rate = 0.527, Pending_hits = 453, Reservation_fails = 9877
	L1D_cache_core[3]: Access = 3793, Miss = 2004, Miss_rate = 0.528, Pending_hits = 459, Reservation_fails = 9641
	L1D_cache_core[4]: Access = 3696, Miss = 1958, Miss_rate = 0.530, Pending_hits = 469, Reservation_fails = 9254
	L1D_cache_core[5]: Access = 3500, Miss = 1886, Miss_rate = 0.539, Pending_hits = 460, Reservation_fails = 9671
	L1D_cache_core[6]: Access = 3132, Miss = 1589, Miss_rate = 0.507, Pending_hits = 426, Reservation_fails = 5510
	L1D_cache_core[7]: Access = 2773, Miss = 1401, Miss_rate = 0.505, Pending_hits = 431, Reservation_fails = 6198
	L1D_cache_core[8]: Access = 2614, Miss = 1274, Miss_rate = 0.487, Pending_hits = 395, Reservation_fails = 5267
	L1D_cache_core[9]: Access = 3292, Miss = 1762, Miss_rate = 0.535, Pending_hits = 425, Reservation_fails = 9151
	L1D_cache_core[10]: Access = 4548, Miss = 2497, Miss_rate = 0.549, Pending_hits = 459, Reservation_fails = 9719
	L1D_cache_core[11]: Access = 3440, Miss = 1808, Miss_rate = 0.526, Pending_hits = 398, Reservation_fails = 9607
	L1D_cache_core[12]: Access = 3896, Miss = 2095, Miss_rate = 0.538, Pending_hits = 436, Reservation_fails = 11092
	L1D_cache_core[13]: Access = 3335, Miss = 1696, Miss_rate = 0.509, Pending_hits = 420, Reservation_fails = 9771
	L1D_cache_core[14]: Access = 3064, Miss = 1596, Miss_rate = 0.521, Pending_hits = 444, Reservation_fails = 8072
	L1D_total_cache_accesses = 52725
	L1D_total_cache_misses = 27896
	L1D_total_cache_miss_rate = 0.5291
	L1D_total_cache_pending_hits = 6681
	L1D_total_cache_reservation_fails = 133877
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27142
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 85124
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26662
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147418
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
462, 412, 733, 507, 565, 537, 733, 507, 671, 406, 378, 718, 180, 451, 518, 451, 195, 365, 195, 421, 281, 449, 449, 365, 337, 150, 150, 150, 150, 686, 348, 292, 279, 436, 165, 165, 436, 421, 165, 505, 380, 475, 210, 819, 509, 537, 830, 537, 
gpgpu_n_tot_thrd_icount = 8471040
gpgpu_n_tot_w_icount = 264720
gpgpu_n_stall_shd_mem = 142985
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11957
gpgpu_n_mem_write_global = 16496
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292764
gpgpu_n_store_insn = 17970
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537753
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 139470
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223960	W0_Idle:94435	W0_Scoreboard:424099	W1:113043	W2:22778	W3:4536	W4:1386	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 95656 {8:11957,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 659936 {40:16495,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1626152 {136:11957,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131968 {8:16496,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 835 
maxdqlatency = 0 
maxmflatency = 1198 
averagemflatency = 318 
max_icnt2mem_latency = 658 
max_icnt2sh_latency = 44921 
mrq_lat_table:3314 	502 	133 	293 	615 	582 	565 	356 	220 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10409 	15117 	2937 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7961 	1317 	1681 	4581 	7390 	5548 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5655 	4485 	1734 	98 	0 	0 	0 	2 	9 	33 	869 	8943 	6640 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        14        18        25        16        22        25        28        28        20        22        27        24        17        17 
dram[1]:        16        14        24        14        23        10        22        16        16        21        20        22        25        23        16        11 
dram[2]:        20        22        20        18        23        16        24        17        27        20        20        22        22        22        14        16 
dram[3]:        24        16        18        18        34        23        24        17        31        18        20        22        27        20        15        12 
dram[4]:        18        16        15        18        16        18        18        21        25        24        22        22        22        23        12        15 
dram[5]:         8        11        13        25        20        22        15        18        16        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2322      3706      6104      4141      5428      4332      3431      5966      5790      4291      7379      7456      4259      4153      2355      4983 
dram[1]:      2196      4222      3507      3421      4065      4111      5353      3707      5115      4837      7608      5328      4418      4803      6178      4097 
dram[2]:      3000      8623      4090      5323      3884      4198      4893      7719      4145      4959      6898      7748      7274      3106      2703      5452 
dram[3]:      2265      3656      6660      5271     15318      4857      5622      3953      4535      4622      5348      6397      2642      4492      2824      2673 
dram[4]:      3561      6721      3128      9867      4199      5682      4255      4277      4617      3659      6653      5402      2356      2693      3263      2783 
dram[5]:      1527      2432      2812      3242      5354      3183      4572      4141      4541      4967      8141      5753      2319      1809      5756      2497 
average row accesses per activate:
dram[0]:  6.090909  5.076923  4.277778  4.941176  5.312500  4.421052  3.521739  3.952381  4.555555  4.368421  4.272727  3.105263  6.285714  4.888889  4.333333  4.600000 
dram[1]:  4.500000  4.846154  5.428571  4.000000  4.450000  4.368421  4.764706  3.137931  3.750000  4.315790  4.000000  3.277778  6.166667  5.285714  6.000000  3.833333 
dram[2]:  5.357143  6.363636  3.772727  4.150000  4.529412  3.565217  4.095238  4.095238  4.000000  3.913043  6.444445  3.600000  3.461539  4.454545  5.375000  6.000000 
dram[3]:  4.764706  4.928571  3.400000  4.200000  9.285714  5.117647  6.833333  3.520000  3.444444  3.266667  3.687500  3.857143  5.285714  3.666667  3.750000  5.714286 
dram[4]:  5.000000  3.153846  6.454545  4.368421  3.772727  5.538462  3.739130  5.142857  3.958333  5.562500  4.187500  4.909091  3.214286  3.384615  4.100000  4.500000 
dram[5]:  4.812500  3.947368  4.722222  5.133333  4.470588  4.368421  5.647059  5.000000  3.791667  3.107143  4.846154  5.100000  4.333333  3.818182  5.375000  3.666667 
average row locality = 6590/1523 = 4.326986
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        38        47        53        52        54        52        53        53        52        38        51        44        44        39        46 
dram[1]:        42        37        45        47        57        53        50        61        57        54        48        49        37        37        42        46 
dram[2]:        43        38        52        53        47        52        51        56        58        59        46        47        45        48        43        42 
dram[3]:        47        39        54        54        37        54        53        55        62        67        49        45        37        44        45        40 
dram[4]:        43        52        40        52        54        45        57        43        63        57        55        44        45        44        41        36 
dram[5]:        47        47        52        47        47        51        65        54        61        58        52        42        39        42        43        44 
total reads: 4641
bank skew: 67/36 = 1.86
chip skew: 791/755 = 1.05
number of total write accesses:
dram[0]:        28        28        30        31        33        30        29        30        29        31         9         8         0         0         0         0 
dram[1]:        30        26        31        29        32        30        31        30        33        28        12        10         0         0         0         0 
dram[2]:        32        32        31        30        30        30        35        30        34        31        12         7         0         1         0         0 
dram[3]:        34        30        31        30        28        33        29        33        31        31        10         9         0         0         0         0 
dram[4]:        32        30        31        31        29        27        29        29        32        32        12        10         0         0         0         0 
dram[5]:        30        28        33        30        29        32        31        31        30        29        11         9         0         0         0         0 
total reads: 1949
min_bank_accesses = 0!
chip skew: 335/316 = 1.06
average mf latency per bank:
dram[0]:        533       478       574       574       588       599       620       670       719       827      1893      1987      2858      3186      3262      2720
dram[1]:        480       503       467       579       568       531       606       580       726       716      1716      1888      3896      3569      2633      2680
dram[2]:        554       536       597       569       515       514       697       595       713       674      1886      1854      2876      3169      2546      2977
dram[3]:        480       443       563       644       473       582       669       635       702       671      1695      1929      3362      2740      2859      2843
dram[4]:        660       522       628       635       755       615       770       671       872       718     26184      1863      3756      3146      3746      3481
dram[5]:        449       520       564       516       563       546       809       662       798       671      1601      2092      3221      3439      3011      2782
maximum mf latency per bank:
dram[0]:        685       711       704       660      1061       791       690       740       760       732       636       642       600       682       631       635
dram[1]:        660       719       780       769       704       863       781       722       672       663       658       670       616       688       707       636
dram[2]:        773       778       910       762       668       824       745       759       815       685       734       637       614       609       639       726
dram[3]:        705       725       726       716       769      1198       754       855       780       789       657       655       590       709       669       718
dram[4]:        925       718       817       731       872       680       805       723       814       668       855       721       745       692       799       662
dram[5]:        646       709       709       681       886       756       720       671       854       799       647       708       642       683       696       690

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59294 n_nop=52158 n_act=240 n_pre=224 n_req=1071 n_rd=6040 n_write=632 bw_util=0
n_activity=22803 dram_eff=0
bk0: 312a 56618i bk1: 304a 56882i bk2: 376a 55575i bk3: 424a 55532i bk4: 416a 53796i bk5: 432a 54402i bk6: 416a 54000i bk7: 424a 54344i bk8: 424a 54995i bk9: 416a 55773i bk10: 304a 57444i bk11: 408a 55819i bk12: 352a 57157i bk13: 352a 56510i bk14: 312a 57501i bk15: 368a 57146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.997841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59294 n_nop=52060 n_act=255 n_pre=239 n_req=1084 n_rd=6096 n_write=644 bw_util=0
n_activity=23417 dram_eff=0
bk0: 336a 56411i bk1: 296a 56477i bk2: 360a 55858i bk3: 376a 55871i bk4: 456a 55376i bk5: 424a 55328i bk6: 400a 55706i bk7: 488a 54489i bk8: 456a 55659i bk9: 432a 56580i bk10: 384a 57033i bk11: 392a 56247i bk12: 296a 57806i bk13: 296a 57408i bk14: 336a 57815i bk15: 368a 57410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.654484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59294 n_nop=51884 n_act=258 n_pre=242 n_req=1115 n_rd=6240 n_write=670 bw_util=0
n_activity=23617 dram_eff=0
bk0: 344a 55109i bk1: 304a 56291i bk2: 416a 54517i bk3: 424a 54598i bk4: 376a 54706i bk5: 416a 54383i bk6: 408a 53774i bk7: 448a 54497i bk8: 464a 54114i bk9: 472a 54811i bk10: 368a 56082i bk11: 376a 56602i bk12: 360a 57551i bk13: 384a 56689i bk14: 344a 57227i bk15: 336a 57143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.17698
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59294 n_nop=51872 n_act=262 n_pre=246 n_req=1111 n_rd=6256 n_write=658 bw_util=0
n_activity=23755 dram_eff=0
bk0: 376a 55565i bk1: 312a 56562i bk2: 432a 55001i bk3: 432a 54681i bk4: 296a 55451i bk5: 432a 54376i bk6: 424a 54864i bk7: 440a 54111i bk8: 496a 55352i bk9: 536a 55192i bk10: 392a 56992i bk11: 360a 56770i bk12: 296a 57890i bk13: 352a 57100i bk14: 360a 57333i bk15: 320a 57760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.920987
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59294 n_nop=51984 n_act=255 n_pre=239 n_req=1095 n_rd=6168 n_write=648 bw_util=0
n_activity=23974 dram_eff=0
bk0: 344a 56494i bk1: 416a 55212i bk2: 320a 56440i bk3: 416a 54692i bk4: 432a 56088i bk5: 360a 55983i bk6: 456a 55822i bk7: 344a 55869i bk8: 504a 55699i bk9: 456a 55634i bk10: 440a 56554i bk11: 352a 56321i bk12: 360a 57441i bk13: 352a 56786i bk14: 328a 57650i bk15: 288a 57671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.749435
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59294 n_nop=51830 n_act=253 n_pre=237 n_req=1114 n_rd=6328 n_write=646 bw_util=0
n_activity=23839 dram_eff=0
bk0: 376a 55870i bk1: 376a 55939i bk2: 416a 55723i bk3: 376a 55137i bk4: 376a 55716i bk5: 408a 54382i bk6: 520a 53847i bk7: 432a 54861i bk8: 488a 55511i bk9: 464a 55149i bk10: 416a 56688i bk11: 336a 56516i bk12: 312a 57610i bk13: 336a 56894i bk14: 344a 57512i bk15: 352a 57163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.759419

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1984, Miss = 364, Miss_rate = 0.183, Pending_hits = 14, Reservation_fails = 259
L2_cache_bank[1]: Access = 2087, Miss = 391, Miss_rate = 0.187, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 2021, Miss = 378, Miss_rate = 0.187, Pending_hits = 12, Reservation_fails = 130
L2_cache_bank[3]: Access = 1972, Miss = 384, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1989, Miss = 385, Miss_rate = 0.194, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 2018, Miss = 395, Miss_rate = 0.196, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1966, Miss = 384, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 1934, Miss = 398, Miss_rate = 0.206, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 6450, Miss = 398, Miss_rate = 0.062, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 2035, Miss = 373, Miss_rate = 0.183, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 2078, Miss = 406, Miss_rate = 0.195, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 1994, Miss = 385, Miss_rate = 0.193, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 28528
L2_total_cache_misses = 4641
L2_total_cache_miss_rate = 0.1627
L2_total_cache_pending_hits = 98
L2_total_cache_reservation_fails = 389
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2749
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1887
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=76626
icnt_total_pkts_simt_to_mem=45027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.6462
	minimum = 6
	maximum = 497
Network latency average = 34.1352
	minimum = 6
	maximum = 365
Slowest packet = 18329
Flit latency average = 27.4295
	minimum = 6
	maximum = 364
Slowest flit = 56325
Fragmentation average = 0.03862
	minimum = 0
	maximum = 187
Injected packet rate average = 0.0723321
	minimum = 0.0429334 (at node 8)
	maximum = 0.226077 (at node 23)
Accepted packet rate average = 0.0723321
	minimum = 0.0429334 (at node 8)
	maximum = 0.226077 (at node 23)
Injected flit rate average = 0.151122
	minimum = 0.0702406 (at node 8)
	maximum = 0.351706 (at node 23)
Accepted flit rate average= 0.151122
	minimum = 0.100294 (at node 15)
	maximum = 0.420747 (at node 23)
Injected packet length average = 2.08928
Accepted packet length average = 2.08928
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0557 (4 samples)
	minimum = 6 (4 samples)
	maximum = 151.75 (4 samples)
Network latency average = 14.7106 (4 samples)
	minimum = 6 (4 samples)
	maximum = 115.5 (4 samples)
Flit latency average = 12.0128 (4 samples)
	minimum = 6 (4 samples)
	maximum = 114 (4 samples)
Fragmentation average = 0.00965499 (4 samples)
	minimum = 0 (4 samples)
	maximum = 46.75 (4 samples)
Injected packet rate average = 0.0273339 (4 samples)
	minimum = 0.0146742 (4 samples)
	maximum = 0.0799437 (4 samples)
Accepted packet rate average = 0.0273339 (4 samples)
	minimum = 0.0146742 (4 samples)
	maximum = 0.0799437 (4 samples)
Injected flit rate average = 0.0607326 (4 samples)
	minimum = 0.021501 (4 samples)
	maximum = 0.143812 (4 samples)
Accepted flit rate average = 0.0607326 (4 samples)
	minimum = 0.0347608 (4 samples)
	maximum = 0.156782 (4 samples)
Injected packet size average = 2.22188 (4 samples)
Accepted packet size average = 2.22188 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 192009 (inst/sec)
gpgpu_simulation_rate = 2246 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44922)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44922)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44922)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44922)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44922)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44922)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44922)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(17,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(32,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(27,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 45422  inst.: 4143640 (ipc=606.9) sim_rate=197316 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:11:53 2016
GPGPU-Sim uArch: cycles simulated: 46422  inst.: 4155661 (ipc=210.3) sim_rate=188893 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:11:54 2016
GPGPU-Sim uArch: cycles simulated: 48422  inst.: 4163671 (ipc=92.4) sim_rate=181029 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:11:55 2016
GPGPU-Sim uArch: cycles simulated: 49922  inst.: 4172506 (ipc=66.5) sim_rate=173854 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:11:56 2016
GPGPU-Sim uArch: cycles simulated: 51922  inst.: 4186955 (ipc=49.5) sim_rate=167478 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:11:57 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(21,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 53922  inst.: 4201988 (ipc=40.2) sim_rate=161614 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:11:58 2016
GPGPU-Sim uArch: cycles simulated: 55422  inst.: 4213889 (ipc=35.6) sim_rate=156069 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:11:59 2016
GPGPU-Sim uArch: cycles simulated: 57422  inst.: 4228298 (ipc=31.0) sim_rate=151010 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:12:00 2016
GPGPU-Sim uArch: cycles simulated: 59422  inst.: 4244272 (ipc=27.9) sim_rate=146354 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:12:01 2016
GPGPU-Sim uArch: cycles simulated: 60922  inst.: 4255634 (ipc=26.0) sim_rate=141854 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:12:02 2016
GPGPU-Sim uArch: cycles simulated: 62922  inst.: 4269430 (ipc=23.8) sim_rate=137723 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:12:03 2016
GPGPU-Sim uArch: cycles simulated: 64922  inst.: 4284463 (ipc=22.2) sim_rate=133889 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:12:04 2016
GPGPU-Sim uArch: cycles simulated: 66422  inst.: 4295284 (ipc=21.2) sim_rate=130160 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:12:05 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(42,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 68422  inst.: 4311029 (ipc=20.0) sim_rate=126794 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:12:06 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24762,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24763,44922)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25484,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25485,44922)
GPGPU-Sim uArch: cycles simulated: 70422  inst.: 4328599 (ipc=19.2) sim_rate=123674 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:12:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25726,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25727,44922)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25966,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25967,44922)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26219,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26220,44922)
GPGPU-Sim uArch: cycles simulated: 72422  inst.: 4357351 (ipc=18.8) sim_rate=121037 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:12:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28837,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28838,44922)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29068,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29069,44922)
GPGPU-Sim uArch: cycles simulated: 74422  inst.: 4377581 (ipc=18.2) sim_rate=118313 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:12:09 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29674,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29675,44922)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30131,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30132,44922)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30174,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30175,44922)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30367,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30368,44922)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(37,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30449,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30450,44922)
GPGPU-Sim uArch: cycles simulated: 76422  inst.: 4407985 (ipc=18.0) sim_rate=115999 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:12:10 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31814,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31815,44922)
GPGPU-Sim uArch: cycles simulated: 78422  inst.: 4429036 (ipc=17.6) sim_rate=113565 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:12:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33728,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(33729,44922)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33882,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(33883,44922)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34229,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34230,44922)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34589,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34590,44922)
GPGPU-Sim uArch: cycles simulated: 79922  inst.: 4452992 (ipc=17.5) sim_rate=111324 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:12:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35131,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35132,44922)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35511,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35512,44922)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35622,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(35623,44922)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35662,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35663,44922)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35978,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35979,44922)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36351,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36352,44922)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36460,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36461,44922)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(102,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36939,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36940,44922)
GPGPU-Sim uArch: cycles simulated: 81922  inst.: 4490473 (ipc=17.6) sim_rate=109523 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:12:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37353,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37354,44922)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37609,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37610,44922)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37918,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37919,44922)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38328,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38329,44922)
GPGPU-Sim uArch: cycles simulated: 83922  inst.: 4521564 (ipc=17.5) sim_rate=107656 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:12:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39118,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39119,44922)
GPGPU-Sim uArch: cycles simulated: 85422  inst.: 4541285 (ipc=17.3) sim_rate=105611 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:12:15 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40669,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(40670,44922)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41048,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41049,44922)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41992,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(41993,44922)
GPGPU-Sim uArch: cycles simulated: 87422  inst.: 4567846 (ipc=17.1) sim_rate=103814 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:12:16 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(103,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 89422  inst.: 4589183 (ipc=16.8) sim_rate=101981 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:12:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44696,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44697,44922)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45381,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45382,44922)
GPGPU-Sim uArch: cycles simulated: 91422  inst.: 4610364 (ipc=16.6) sim_rate=100225 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:12:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (47921,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(47922,44922)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (48265,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(48266,44922)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (48338,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(48339,44922)
GPGPU-Sim uArch: cycles simulated: 93422  inst.: 4634670 (ipc=16.4) sim_rate=98610 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:12:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48523,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48524,44922)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (48734,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(48735,44922)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49399,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49400,44922)
GPGPU-Sim uArch: cycles simulated: 95422  inst.: 4667470 (ipc=16.4) sim_rate=97238 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:12:20 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (50643,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(50644,44922)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50755,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(50756,44922)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(90,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51114,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51115,44922)
GPGPU-Sim uArch: cycles simulated: 96922  inst.: 4690220 (ipc=16.3) sim_rate=95718 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:12:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (52297,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(52298,44922)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (52939,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(52940,44922)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (53591,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(53592,44922)
GPGPU-Sim uArch: cycles simulated: 98922  inst.: 4717283 (ipc=16.2) sim_rate=94345 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:12:22 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54389,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(54390,44922)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54469,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(54470,44922)
GPGPU-Sim uArch: cycles simulated: 100922  inst.: 4748562 (ipc=16.2) sim_rate=93109 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:12:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (56030,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(56031,44922)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (56702,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(56703,44922)
GPGPU-Sim uArch: cycles simulated: 102422  inst.: 4767274 (ipc=16.1) sim_rate=91678 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:12:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57606,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57607,44922)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(105,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (57911,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(57912,44922)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (58098,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(58099,44922)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58446,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58447,44922)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (59332,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(59333,44922)
GPGPU-Sim uArch: cycles simulated: 104422  inst.: 4798539 (ipc=16.1) sim_rate=90538 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:12:25 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (59557,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(59558,44922)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (60365,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(60366,44922)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (61411,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(61412,44922)
GPGPU-Sim uArch: cycles simulated: 106422  inst.: 4826960 (ipc=16.0) sim_rate=89388 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:12:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (61738,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(61739,44922)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61823,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(61824,44922)
GPGPU-Sim uArch: cycles simulated: 107922  inst.: 4847965 (ipc=16.0) sim_rate=88144 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:12:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (63990,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(63991,44922)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(67,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 109922  inst.: 4872030 (ipc=15.9) sim_rate=87000 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:12:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (65536,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(65537,44922)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (65675,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(65676,44922)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (66152,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(66153,44922)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (66647,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(66648,44922)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66661,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(66662,44922)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (66737,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(66738,44922)
GPGPU-Sim uArch: cycles simulated: 111922  inst.: 4904120 (ipc=15.9) sim_rate=86037 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:12:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (67941,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(67942,44922)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (68979,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(68980,44922)
GPGPU-Sim uArch: cycles simulated: 113922  inst.: 4933366 (ipc=15.8) sim_rate=85058 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:12:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (69535,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(69536,44922)
GPGPU-Sim uArch: cycles simulated: 115422  inst.: 4954630 (ipc=15.8) sim_rate=83976 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:12:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (71013,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(71014,44922)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(161,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (71843,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(71844,44922)
GPGPU-Sim uArch: cycles simulated: 117422  inst.: 4979823 (ipc=15.7) sim_rate=82997 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:12:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (72532,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(72533,44922)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (74195,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(74196,44922)
GPGPU-Sim uArch: cycles simulated: 119422  inst.: 5007733 (ipc=15.7) sim_rate=82093 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:12:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (75280,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(75281,44922)
GPGPU-Sim uArch: cycles simulated: 120922  inst.: 5028696 (ipc=15.6) sim_rate=81108 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:12:34 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (76196,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(76197,44922)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (76566,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(76567,44922)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (76889,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(76890,44922)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (76993,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(76994,44922)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(111,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (77735,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(77736,44922)
GPGPU-Sim uArch: cycles simulated: 122922  inst.: 5063546 (ipc=15.7) sim_rate=80373 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:12:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (78955,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(78956,44922)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (79727,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(79728,44922)
GPGPU-Sim uArch: cycles simulated: 124922  inst.: 5090829 (ipc=15.6) sim_rate=79544 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:12:36 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (80576,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(80577,44922)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (81972,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(81973,44922)
GPGPU-Sim uArch: cycles simulated: 126922  inst.: 5116112 (ipc=15.6) sim_rate=78709 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:12:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (82806,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(82807,44922)
GPGPU-Sim uArch: cycles simulated: 128422  inst.: 5139185 (ipc=15.6) sim_rate=77866 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:12:38 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(153,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (84687,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(84688,44922)
GPGPU-Sim uArch: cycles simulated: 130422  inst.: 5164628 (ipc=15.5) sim_rate=77084 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:12:39 2016
GPGPU-Sim uArch: cycles simulated: 132422  inst.: 5187519 (ipc=15.4) sim_rate=76287 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:12:40 2016
GPGPU-Sim uArch: cycles simulated: 134422  inst.: 5208882 (ipc=15.3) sim_rate=75491 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:12:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (89620,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(89621,44922)
GPGPU-Sim uArch: cycles simulated: 136422  inst.: 5233830 (ipc=15.2) sim_rate=74769 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:12:42 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(117,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (92720,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(92721,44922)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (92802,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(92803,44922)
GPGPU-Sim uArch: cycles simulated: 138422  inst.: 5262312 (ipc=15.2) sim_rate=74117 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:12:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (95048,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(95049,44922)
GPGPU-Sim uArch: cycles simulated: 140422  inst.: 5285927 (ipc=15.1) sim_rate=73415 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:12:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (95616,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(95617,44922)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (95708,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(95709,44922)
GPGPU-Sim uArch: cycles simulated: 141922  inst.: 5306277 (ipc=15.1) sim_rate=72688 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:12:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (97979,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(97980,44922)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (98197,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(98198,44922)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (98267,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(98268,44922)
GPGPU-Sim uArch: cycles simulated: 143922  inst.: 5334377 (ipc=15.1) sim_rate=72086 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:12:46 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(162,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 145922  inst.: 5358351 (ipc=15.0) sim_rate=71444 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:12:47 2016
GPGPU-Sim uArch: cycles simulated: 147922  inst.: 5384401 (ipc=15.0) sim_rate=70847 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:12:48 2016
GPGPU-Sim uArch: cycles simulated: 149922  inst.: 5408982 (ipc=14.9) sim_rate=70246 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:12:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (105612,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(105613,44922)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (106107,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(106108,44922)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(187,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 151922  inst.: 5439024 (ipc=14.9) sim_rate=69731 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:12:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (107254,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(107255,44922)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (107477,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(107478,44922)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (107976,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(107977,44922)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (108245,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(108246,44922)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (108795,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(108796,44922)
GPGPU-Sim uArch: cycles simulated: 153922  inst.: 5471071 (ipc=15.0) sim_rate=69254 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:12:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (109345,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(109346,44922)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (110314,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(110315,44922)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (110357,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(110358,44922)
GPGPU-Sim uArch: cycles simulated: 155422  inst.: 5495699 (ipc=15.0) sim_rate=68696 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:12:52 2016
GPGPU-Sim uArch: cycles simulated: 157422  inst.: 5523044 (ipc=15.0) sim_rate=68185 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:12:53 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(186,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 159422  inst.: 5544781 (ipc=14.9) sim_rate=67619 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:12:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115180,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(115181,44922)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115637,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(115638,44922)
GPGPU-Sim uArch: cycles simulated: 161422  inst.: 5571016 (ipc=14.9) sim_rate=67120 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:12:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117830,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(117831,44922)
GPGPU-Sim uArch: cycles simulated: 163422  inst.: 5596000 (ipc=14.8) sim_rate=66619 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:12:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (118738,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(118739,44922)
GPGPU-Sim uArch: cycles simulated: 165422  inst.: 5622464 (ipc=14.8) sim_rate=66146 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:12:57 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(190,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (121125,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(121126,44922)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (121257,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(121258,44922)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (122145,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(122146,44922)
GPGPU-Sim uArch: cycles simulated: 167422  inst.: 5658294 (ipc=14.8) sim_rate=65794 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:12:58 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (122941,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(122942,44922)
GPGPU-Sim uArch: cycles simulated: 169422  inst.: 5686986 (ipc=14.8) sim_rate=65367 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:12:59 2016
GPGPU-Sim uArch: cycles simulated: 171422  inst.: 5709712 (ipc=14.8) sim_rate=64883 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:13:00 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(159,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (127871,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(127872,44922)
GPGPU-Sim uArch: cycles simulated: 173422  inst.: 5733700 (ipc=14.7) sim_rate=64423 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:13:01 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (130122,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(130123,44922)
GPGPU-Sim uArch: cycles simulated: 175422  inst.: 5759000 (ipc=14.7) sim_rate=63988 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:13:02 2016
GPGPU-Sim uArch: cycles simulated: 177422  inst.: 5784032 (ipc=14.7) sim_rate=63560 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:13:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (133538,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(133539,44922)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (134310,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(134311,44922)
GPGPU-Sim uArch: cycles simulated: 179422  inst.: 5811225 (ipc=14.7) sim_rate=63165 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:13:04 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(155,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (135534,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(135535,44922)
GPGPU-Sim uArch: cycles simulated: 181422  inst.: 5839481 (ipc=14.6) sim_rate=62790 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:13:05 2016
GPGPU-Sim uArch: cycles simulated: 183422  inst.: 5864260 (ipc=14.6) sim_rate=62385 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:13:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (139826,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(139827,44922)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (140173,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(140174,44922)
GPGPU-Sim uArch: cycles simulated: 185422  inst.: 5888964 (ipc=14.6) sim_rate=61989 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:13:07 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (140708,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(140709,44922)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (140720,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(140721,44922)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (141048,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(141049,44922)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(210,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 187422  inst.: 5924396 (ipc=14.6) sim_rate=61712 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:13:08 2016
GPGPU-Sim uArch: cycles simulated: 189422  inst.: 5948533 (ipc=14.6) sim_rate=61325 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:13:09 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (145997,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(145998,44922)
GPGPU-Sim uArch: cycles simulated: 190922  inst.: 5965976 (ipc=14.6) sim_rate=60877 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:13:10 2016
GPGPU-Sim uArch: cycles simulated: 192922  inst.: 5996143 (ipc=14.6) sim_rate=60567 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:13:11 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(145,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 194922  inst.: 6025820 (ipc=14.6) sim_rate=60258 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:13:12 2016
GPGPU-Sim uArch: cycles simulated: 196922  inst.: 6051580 (ipc=14.5) sim_rate=59916 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:13:13 2016
GPGPU-Sim uArch: cycles simulated: 198922  inst.: 6082887 (ipc=14.6) sim_rate=59636 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:13:14 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (154516,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(154517,44922)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(175,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (155362,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(155363,44922)
GPGPU-Sim uArch: cycles simulated: 200922  inst.: 6110910 (ipc=14.6) sim_rate=59329 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:13:15 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (156072,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(156073,44922)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (157013,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(157014,44922)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (157422,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(157423,44922)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (157526,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(157527,44922)
GPGPU-Sim uArch: cycles simulated: 202922  inst.: 6147854 (ipc=14.6) sim_rate=59113 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:13:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (158025,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(158026,44922)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (158898,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(158899,44922)
GPGPU-Sim uArch: cycles simulated: 204922  inst.: 6181119 (ipc=14.6) sim_rate=58867 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:13:17 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (160285,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(160286,44922)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(159,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (160964,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(160965,44922)
GPGPU-Sim uArch: cycles simulated: 206422  inst.: 6204045 (ipc=14.6) sim_rate=58528 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:13:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (162922,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(162923,44922)
GPGPU-Sim uArch: cycles simulated: 208422  inst.: 6235191 (ipc=14.6) sim_rate=58272 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:13:19 2016
GPGPU-Sim uArch: cycles simulated: 210422  inst.: 6261144 (ipc=14.6) sim_rate=57973 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:13:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (165570,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(165571,44922)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(175,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 212422  inst.: 6293722 (ipc=14.6) sim_rate=57740 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:13:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (168198,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(168199,44922)
GPGPU-Sim uArch: cycles simulated: 214422  inst.: 6319698 (ipc=14.6) sim_rate=57451 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:13:22 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (169600,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(169601,44922)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (169632,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(169633,44922)
GPGPU-Sim uArch: cycles simulated: 215922  inst.: 6342792 (ipc=14.6) sim_rate=57142 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:13:23 2016
GPGPU-Sim uArch: cycles simulated: 217922  inst.: 6372663 (ipc=14.6) sim_rate=56898 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:13:24 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(164,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (174514,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(174515,44922)
GPGPU-Sim uArch: cycles simulated: 219922  inst.: 6399161 (ipc=14.6) sim_rate=56629 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:13:25 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (176817,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(176818,44922)
GPGPU-Sim uArch: cycles simulated: 221922  inst.: 6429395 (ipc=14.6) sim_rate=56398 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:13:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (178246,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(178247,44922)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (178323,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(178324,44922)
GPGPU-Sim uArch: cycles simulated: 223922  inst.: 6461645 (ipc=14.6) sim_rate=56188 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:13:27 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (179435,44922), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(179436,44922)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(230,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 225422  inst.: 6485780 (ipc=14.7) sim_rate=55911 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:13:28 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (182169,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(182170,44922)
GPGPU-Sim uArch: cycles simulated: 227422  inst.: 6512606 (ipc=14.6) sim_rate=55663 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:13:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (183468,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(183469,44922)
GPGPU-Sim uArch: cycles simulated: 229422  inst.: 6540552 (ipc=14.6) sim_rate=55428 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:13:30 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (185709,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(185710,44922)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (185775,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(185776,44922)
GPGPU-Sim uArch: cycles simulated: 230922  inst.: 6564105 (ipc=14.6) sim_rate=55160 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:13:31 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(145,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 232922  inst.: 6592408 (ipc=14.6) sim_rate=54936 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:13:32 2016
GPGPU-Sim uArch: cycles simulated: 234922  inst.: 6619050 (ipc=14.6) sim_rate=54702 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:13:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (190185,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(190186,44922)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (191342,44922), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(191343,44922)
GPGPU-Sim uArch: cycles simulated: 236922  inst.: 6649320 (ipc=14.6) sim_rate=54502 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:13:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (192119,44922), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(192120,44922)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(154,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 238922  inst.: 6676249 (ipc=14.6) sim_rate=54278 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:13:35 2016
GPGPU-Sim uArch: cycles simulated: 240422  inst.: 6695096 (ipc=14.6) sim_rate=53992 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:13:36 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (196527,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(196528,44922)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (197422,44922), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(197423,44922)
GPGPU-Sim uArch: cycles simulated: 242422  inst.: 6721854 (ipc=14.6) sim_rate=53774 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:13:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (197921,44922), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(197922,44922)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (198987,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(198988,44922)
GPGPU-Sim uArch: cycles simulated: 244422  inst.: 6757442 (ipc=14.6) sim_rate=53630 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:13:38 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(235,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (201068,44922), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(201069,44922)
GPGPU-Sim uArch: cycles simulated: 246422  inst.: 6789533 (ipc=14.6) sim_rate=53460 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:13:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (202282,44922), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(202283,44922)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (202599,44922), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(202600,44922)
GPGPU-Sim uArch: cycles simulated: 247922  inst.: 6818395 (ipc=14.7) sim_rate=53268 (inst/sec) elapsed = 0:0:02:08 / Wed Mar  2 01:13:40 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (204728,44922), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(204729,44922)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (204749,44922), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(204750,44922)
GPGPU-Sim uArch: cycles simulated: 249922  inst.: 6849732 (ipc=14.7) sim_rate=53098 (inst/sec) elapsed = 0:0:02:09 / Wed Mar  2 01:13:41 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(248,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 251922  inst.: 6879424 (ipc=14.7) sim_rate=52918 (inst/sec) elapsed = 0:0:02:10 / Wed Mar  2 01:13:42 2016
GPGPU-Sim uArch: cycles simulated: 253922  inst.: 6906835 (ipc=14.7) sim_rate=52723 (inst/sec) elapsed = 0:0:02:11 / Wed Mar  2 01:13:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (209692,44922), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(209693,44922)
GPGPU-Sim uArch: cycles simulated: 255922  inst.: 6935467 (ipc=14.7) sim_rate=52541 (inst/sec) elapsed = 0:0:02:12 / Wed Mar  2 01:13:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (211180,44922), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(211181,44922)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(247,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 257922  inst.: 6965054 (ipc=14.7) sim_rate=52368 (inst/sec) elapsed = 0:0:02:13 / Wed Mar  2 01:13:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (213773,44922), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(213774,44922)
GPGPU-Sim uArch: cycles simulated: 259422  inst.: 6987529 (ipc=14.7) sim_rate=52145 (inst/sec) elapsed = 0:0:02:14 / Wed Mar  2 01:13:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (215178,44922), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(215179,44922)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (215582,44922), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(215583,44922)
GPGPU-Sim uArch: cycles simulated: 261422  inst.: 7017000 (ipc=14.7) sim_rate=51977 (inst/sec) elapsed = 0:0:02:15 / Wed Mar  2 01:13:47 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (216833,44922), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (217587,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 263422  inst.: 7049646 (ipc=14.7) sim_rate=51835 (inst/sec) elapsed = 0:0:02:16 / Wed Mar  2 01:13:48 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (218667,44922), 5 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(251,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 265422  inst.: 7076963 (ipc=14.7) sim_rate=51656 (inst/sec) elapsed = 0:0:02:17 / Wed Mar  2 01:13:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (220641,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267422  inst.: 7103768 (ipc=14.7) sim_rate=51476 (inst/sec) elapsed = 0:0:02:18 / Wed Mar  2 01:13:50 2016
GPGPU-Sim uArch: cycles simulated: 269422  inst.: 7132005 (ipc=14.7) sim_rate=51309 (inst/sec) elapsed = 0:0:02:19 / Wed Mar  2 01:13:51 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(223,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 271422  inst.: 7155635 (ipc=14.6) sim_rate=51111 (inst/sec) elapsed = 0:0:02:20 / Wed Mar  2 01:13:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (226749,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 273422  inst.: 7186858 (ipc=14.6) sim_rate=50970 (inst/sec) elapsed = 0:0:02:21 / Wed Mar  2 01:13:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (228630,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 275922  inst.: 7222068 (ipc=14.6) sim_rate=50859 (inst/sec) elapsed = 0:0:02:22 / Wed Mar  2 01:13:54 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(214,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 277922  inst.: 7252539 (ipc=14.6) sim_rate=50717 (inst/sec) elapsed = 0:0:02:23 / Wed Mar  2 01:13:55 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (234621,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 279922  inst.: 7280597 (ipc=14.6) sim_rate=50559 (inst/sec) elapsed = 0:0:02:24 / Wed Mar  2 01:13:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (235579,44922), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (236025,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (236414,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (236569,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 281922  inst.: 7312461 (ipc=14.7) sim_rate=50430 (inst/sec) elapsed = 0:0:02:25 / Wed Mar  2 01:13:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (237578,44922), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(206,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (238773,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 283922  inst.: 7341744 (ipc=14.7) sim_rate=50285 (inst/sec) elapsed = 0:0:02:26 / Wed Mar  2 01:13:58 2016
GPGPU-Sim uArch: cycles simulated: 286422  inst.: 7378935 (ipc=14.7) sim_rate=50196 (inst/sec) elapsed = 0:0:02:27 / Wed Mar  2 01:13:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (241672,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 288422  inst.: 7403549 (ipc=14.6) sim_rate=50023 (inst/sec) elapsed = 0:0:02:28 / Wed Mar  2 01:14:00 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(195,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (245349,44922), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 290922  inst.: 7443977 (ipc=14.6) sim_rate=49959 (inst/sec) elapsed = 0:0:02:29 / Wed Mar  2 01:14:01 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (246165,44922), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (247289,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (247647,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (247998,44922), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292922  inst.: 7470910 (ipc=14.6) sim_rate=49806 (inst/sec) elapsed = 0:0:02:30 / Wed Mar  2 01:14:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (248817,44922), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (248934,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (249621,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 295422  inst.: 7500015 (ipc=14.6) sim_rate=49668 (inst/sec) elapsed = 0:0:02:31 / Wed Mar  2 01:14:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (251900,44922), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 297422  inst.: 7527635 (ipc=14.6) sim_rate=49523 (inst/sec) elapsed = 0:0:02:32 / Wed Mar  2 01:14:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (252625,44922), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(226,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (252922,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (253506,44922), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 299922  inst.: 7561506 (ipc=14.6) sim_rate=49421 (inst/sec) elapsed = 0:0:02:33 / Wed Mar  2 01:14:05 2016
GPGPU-Sim uArch: cycles simulated: 302422  inst.: 7591016 (ipc=14.6) sim_rate=49292 (inst/sec) elapsed = 0:0:02:34 / Wed Mar  2 01:14:06 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (257835,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (258915,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (259571,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (259609,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (259889,44922), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 304922  inst.: 7622929 (ipc=14.5) sim_rate=49180 (inst/sec) elapsed = 0:0:02:35 / Wed Mar  2 01:14:07 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(230,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (262240,44922), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 307422  inst.: 7655185 (ipc=14.5) sim_rate=49071 (inst/sec) elapsed = 0:0:02:36 / Wed Mar  2 01:14:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (263949,44922), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 309922  inst.: 7685560 (ipc=14.5) sim_rate=48952 (inst/sec) elapsed = 0:0:02:37 / Wed Mar  2 01:14:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (265468,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (267264,44922), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 312422  inst.: 7717033 (ipc=14.5) sim_rate=48841 (inst/sec) elapsed = 0:0:02:38 / Wed Mar  2 01:14:10 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(248,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (268274,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (268745,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (269232,44922), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (269370,44922), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 314922  inst.: 7748665 (ipc=14.5) sim_rate=48733 (inst/sec) elapsed = 0:0:02:39 / Wed Mar  2 01:14:11 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (270870,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (271878,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (272152,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (272402,44922), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 317422  inst.: 7778682 (ipc=14.5) sim_rate=48616 (inst/sec) elapsed = 0:0:02:40 / Wed Mar  2 01:14:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (273238,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (273413,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (274111,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 320422  inst.: 7815431 (ipc=14.4) sim_rate=48543 (inst/sec) elapsed = 0:0:02:41 / Wed Mar  2 01:14:13 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(243,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 323422  inst.: 7849485 (ipc=14.4) sim_rate=48453 (inst/sec) elapsed = 0:0:02:42 / Wed Mar  2 01:14:14 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (278501,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (278996,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (279032,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (279627,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (280217,44922), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 326422  inst.: 7884206 (ipc=14.4) sim_rate=48369 (inst/sec) elapsed = 0:0:02:43 / Wed Mar  2 01:14:15 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (281754,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (282684,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (283552,44922), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(243,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 329422  inst.: 7918454 (ipc=14.3) sim_rate=48283 (inst/sec) elapsed = 0:0:02:44 / Wed Mar  2 01:14:16 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (285684,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (287003,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (287297,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (287310,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (287373,44922), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 332422  inst.: 7950249 (ipc=14.3) sim_rate=48183 (inst/sec) elapsed = 0:0:02:45 / Wed Mar  2 01:14:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (287606,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (288322,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (288404,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (288874,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (289048,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (289268,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (289330,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (289763,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (290437,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (290890,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (291022,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (291387,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 336422  inst.: 7991365 (ipc=14.2) sim_rate=48140 (inst/sec) elapsed = 0:0:02:46 / Wed Mar  2 01:14:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (291651,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (291660,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (292072,44922), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (292073,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (292540,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (293489,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (293765,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (293887,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(242,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (294922,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (295619,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (295633,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (296046,44922), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (297032,44922), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 342422  inst.: 8025396 (ipc=14.1) sim_rate=48056 (inst/sec) elapsed = 0:0:02:47 / Wed Mar  2 01:14:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (297612,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (298216,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (299090,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (299943,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (300225,44922), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (300492,44922), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 300493
gpu_sim_insn = 4190305
gpu_ipc =      13.9448
gpu_tot_sim_cycle = 345415
gpu_tot_sim_insn = 8030488
gpu_tot_ipc =      23.2488
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 600560
gpu_stall_icnt2sh    = 1674677
gpu_total_sim_rate=48086

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 477755
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 37910, Miss = 30604, Miss_rate = 0.807, Pending_hits = 2308, Reservation_fails = 259666
	L1D_cache_core[1]: Access = 35102, Miss = 28435, Miss_rate = 0.810, Pending_hits = 2198, Reservation_fails = 241730
	L1D_cache_core[2]: Access = 39568, Miss = 32221, Miss_rate = 0.814, Pending_hits = 2305, Reservation_fails = 265069
	L1D_cache_core[3]: Access = 37762, Miss = 30744, Miss_rate = 0.814, Pending_hits = 2320, Reservation_fails = 259615
	L1D_cache_core[4]: Access = 37711, Miss = 30704, Miss_rate = 0.814, Pending_hits = 2269, Reservation_fails = 255299
	L1D_cache_core[5]: Access = 37739, Miss = 30880, Miss_rate = 0.818, Pending_hits = 2257, Reservation_fails = 259976
	L1D_cache_core[6]: Access = 38357, Miss = 31373, Miss_rate = 0.818, Pending_hits = 2318, Reservation_fails = 260623
	L1D_cache_core[7]: Access = 36996, Miss = 30329, Miss_rate = 0.820, Pending_hits = 2238, Reservation_fails = 253393
	L1D_cache_core[8]: Access = 38919, Miss = 32045, Miss_rate = 0.823, Pending_hits = 2349, Reservation_fails = 260532
	L1D_cache_core[9]: Access = 37138, Miss = 30238, Miss_rate = 0.814, Pending_hits = 2231, Reservation_fails = 256829
	L1D_cache_core[10]: Access = 39298, Miss = 31848, Miss_rate = 0.810, Pending_hits = 2317, Reservation_fails = 259990
	L1D_cache_core[11]: Access = 33998, Miss = 27533, Miss_rate = 0.810, Pending_hits = 2020, Reservation_fails = 238279
	L1D_cache_core[12]: Access = 37500, Miss = 30285, Miss_rate = 0.808, Pending_hits = 2177, Reservation_fails = 259020
	L1D_cache_core[13]: Access = 36619, Miss = 29599, Miss_rate = 0.808, Pending_hits = 2237, Reservation_fails = 253018
	L1D_cache_core[14]: Access = 34629, Miss = 28109, Miss_rate = 0.812, Pending_hits = 2192, Reservation_fails = 245912
	L1D_total_cache_accesses = 559246
	L1D_total_cache_misses = 454947
	L1D_total_cache_miss_rate = 0.8135
	L1D_total_cache_pending_hits = 33736
	L1D_total_cache_reservation_fails = 3828951
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75744
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2405607
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75264
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1423344
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 476805
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1236, 1219, 1611, 1555, 1535, 1378, 1518, 1505, 1342, 1359, 1409, 1632, 1234, 1628, 1230, 1437, 1361, 1301, 1075, 1395, 1139, 991, 1142, 1161, 1374, 1131, 927, 1008, 1299, 1745, 991, 1368, 1428, 1529, 1135, 1151, 1585, 1469, 1017, 1654, 952, 1080, 821, 1346, 1064, 1254, 1301, 1243, 
gpgpu_n_tot_thrd_icount = 28328160
gpgpu_n_tot_w_icount = 885255
gpgpu_n_stall_shd_mem = 4178094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 227244
gpgpu_n_mem_write_global = 229392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 944071
gpgpu_n_store_insn = 342391
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917959
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4174579
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6707978	W0_Idle:725299	W0_Scoreboard:1396228	W1:251980	W2:110616	W3:67939	W4:44653	W5:32248	W6:28764	W7:24543	W8:22499	W9:20790	W10:17636	W11:16061	W12:14346	W13:13661	W14:11393	W15:10004	W16:8384	W17:6961	W18:5707	W19:4763	W20:3956	W21:3682	W22:3666	W23:2446	W24:1908	W25:1325	W26:862	W27:394	W28:241	W29:115	W30:112	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1817952 {8:227244,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9185088 {40:229268,72:39,136:85,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30905184 {136:227244,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1835136 {8:229392,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1615 
maxdqlatency = 0 
maxmflatency = 3072 
averagemflatency = 389 
max_icnt2mem_latency = 1213 
max_icnt2sh_latency = 345414 
mrq_lat_table:14607 	1198 	396 	1473 	3008 	2302 	1129 	677 	517 	181 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65097 	316678 	74035 	742 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22534 	9814 	32045 	156782 	102164 	131185 	2185 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22642 	96977 	99371 	8218 	51 	0 	0 	2 	9 	33 	869 	8943 	17506 	43929 	99000 	59101 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	612 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        30        18        19        30        27        22        25        28        28        25        24        27        27        30        31 
dram[1]:        22        23        24        18        23        12        22        22        28        25        33        22        31        23        19        19 
dram[2]:        27        22        30        32        23        22        26        32        27        23        29        25        22        26        17        20 
dram[3]:        24        20        24        20        34        26        24        18        31        18        33        22        27        20        15        12 
dram[4]:        32        30        25        18        20        21        20        21        25        24        31        28        27        23        29        19 
dram[5]:        34        21        16        25        20        22        18        22        16        16        30        22        25        24        18        14 
maximum service time to same row:
dram[0]:     50828     62691     31408     35406     35625     32025     28437     28196     55979     60278     50547     56550     37941     51856     44807     73023 
dram[1]:     49030     54460     14546     44117     40603     30348     37108     63392     78519     52041     37477     75228     71318     39056     42226     56960 
dram[2]:     37134     23572     60143     33621     28716     36459     35851     47352     30588     23394     86370     43764     44615     62174     76519     65509 
dram[3]:     55759     43203     27342     19519     44163     30377     25316     29698     36850     32741     54154     73028     39576     52584     64900     38782 
dram[4]:     40928     49997     53280     29145     35792     42991     47661     24707     31909     33762     57526     49353     62487     40348     70938     31296 
dram[5]:     33001     24086     27444     30570     20409     28024     62482     33321     31979     23094     53974     42339     59518     79987     59030     51775 
average row accesses per activate:
dram[0]:  4.109091  3.170455  3.454545  3.316327  5.854167  4.896552  3.438776  3.189189  3.726191  3.987500  3.507246  3.569231  4.647059  5.821429  6.423077  5.151515 
dram[1]:  3.928571  3.875000  3.443396  3.400000  3.233010  2.974576  3.245614  3.109244  3.928571  3.551020  3.813333  3.357143  4.621622  4.023256  4.547619  4.021739 
dram[2]:  3.984127  3.518987  3.439024  3.480520  4.121212  3.861111  4.036585  4.111111  3.835294  2.972477  4.914894  3.382353  4.540541  3.816327  6.259259  5.387097 
dram[3]:  3.743243  3.258824  3.654762  3.746667  5.203704  4.626866  4.549296  3.350515  3.400000  3.073395  3.092105  4.000000  5.419355  4.538462  4.487805  3.804348 
dram[4]:  4.666667  3.688312  3.695122  3.802817  4.000000  4.875000  3.595506  3.756410  4.500000  5.962963  3.873016  5.146341  5.093750  4.000000  5.677419  5.571429 
dram[5]:  3.220930  3.168421  3.500000  3.181818  3.018868  2.936364  3.873563  3.793478  3.052632  3.260870  4.400000  3.807018  5.322581  4.970588  5.451613  3.529412 
average row locality = 25512/6714 = 3.799821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       173       199       225       240       215       219       261       264       238       242       203       199       157       163       165       169 
dram[1]:       196       218       246       220       247       260       271       281       253       257       226       201       166       169       188       182 
dram[2]:       189       203       215       204       207       211       242       254       248       253       202       204       168       177       169       166 
dram[3]:       200       200       224       216       207       218       247       247       263       258       208       183       163       172       181       174 
dram[4]:       207       210       216       205       215       213       247       221       246       247       210       184       160       164       176       155 
dram[5]:       207       216       240       244       233       237       254       262       268       274       197       184       158       165       169       178 
total reads: 20348
bank skew: 281/155 = 1.81
chip skew: 3581/3276 = 1.09
number of total write accesses:
dram[0]:        53        80        79        85        66        65        76        90        75        77        39        33         1         0         2         1 
dram[1]:        79        92       119        86        86        91        99        89        77        91        60        34         5         4         3         3 
dram[2]:        62        75        67        64        65        67        89        79        78        71        29        26         0        10         0         1 
dram[3]:        77        77        83        65        74        92        76        78        77        77        27        25         5         5         3         1 
dram[4]:        73        74        87        65        53        60        73        72        69        75        34        27         3         4         0         1 
dram[5]:        70        85        75       106        87        86        83        87        80       101        23        33         7         4         0         2 
total reads: 5164
min_bank_accesses = 0!
chip skew: 1018/770 = 1.32
average mf latency per bank:
dram[0]:       4340      3696      3752      3342      3778      3724      3189      2885      3373      3440      8928      9653     15915     15925     17894     17844
dram[1]:       3736      3489      3052      3872      3410      3363      3150      3189      3452      3248      7781      9944     15309     15762     16347     17189
dram[2]:       4180      3848      3808      4026      3975      3820      3236      3231      3515      3543      9691     10299     15705     14405     18004     18197
dram[3]:       3879      3793      3731      4030      3773      3374      3461      3229      3295      3212      9667     10865     15592     14911     16914     17511
dram[4]:       5005      3750      4872      4061      5465      3935      4654      3542      4614      3411     59654     11177     21598     15693     24076     19618
dram[5]:       3849      3652      3584      3342      3414      3530      3170      3211      3143      3030     10498     10655     16029     16144     18364     17263
maximum mf latency per bank:
dram[0]:       1518      1290      1614      1273      1727      2765      1745      1196      3072      1278      1694      1853      2042      2641      2148      1628
dram[1]:        871       982      1205       957       926      1203       947      1210       842       971       914       913       842      1133      1040      1233
dram[2]:       2282      2541      2095      2302      2709      2861      2853      2780      1916      1936      1940      2641      2199      2675      2008      2379
dram[3]:        908       883       996       871       825      1198      1100      1046       967       943       940       867       894       833       946       846
dram[4]:       1652      1645      3059      1619      1713      1665      1141      2718      1649      1895      1691      2035      2327      2083      2075      2323
dram[5]:        955       894       832       873       886      1028       837      1242       884       957       858       936      1133       970      1333       881

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455944 n_nop=424196 n_act=1063 n_pre=1047 n_req=4154 n_rd=26656 n_write=2982 bw_util=0
n_activity=109477 dram_eff=0
bk0: 1384a 447606i bk1: 1592a 444607i bk2: 1800a 442572i bk3: 1920a 441702i bk4: 1720a 443599i bk5: 1752a 441113i bk6: 2088a 439860i bk7: 2112a 439611i bk8: 1904a 440670i bk9: 1936a 443196i bk10: 1624a 445700i bk11: 1592a 444071i bk12: 1256a 447728i bk13: 1304a 446700i bk14: 1320a 448510i bk15: 1352a 447811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.400964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455944 n_nop=420718 n_act=1295 n_pre=1279 n_req=4599 n_rd=28648 n_write=4004 bw_util=0
n_activity=120666 dram_eff=0
bk0: 1568a 445386i bk1: 1744a 443071i bk2: 1968a 439824i bk3: 1760a 442516i bk4: 1976a 441007i bk5: 2080a 440073i bk6: 2168a 439266i bk7: 2248a 437470i bk8: 2024a 443816i bk9: 2056a 441801i bk10: 1808a 444801i bk11: 1608a 444075i bk12: 1328a 448602i bk13: 1352a 447846i bk14: 1504a 447351i bk15: 1456a 447287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.31751
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455944 n_nop=424594 n_act=1055 n_pre=1039 n_req=4095 n_rd=26496 n_write=2760 bw_util=0
n_activity=105410 dram_eff=0
bk0: 1512a 443920i bk1: 1624a 443520i bk2: 1720a 442474i bk3: 1632a 442380i bk4: 1656a 442922i bk5: 1688a 441218i bk6: 1936a 437294i bk7: 2032a 438394i bk8: 1984a 442200i bk9: 2024a 441179i bk10: 1616a 445255i bk11: 1632a 444563i bk12: 1344a 447951i bk13: 1416a 445960i bk14: 1352a 448539i bk15: 1328a 447628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.470196
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455944 n_nop=423714 n_act=1101 n_pre=1085 n_req=4203 n_rd=26888 n_write=3156 bw_util=0
n_activity=110501 dram_eff=0
bk0: 1600a 443992i bk1: 1600a 444677i bk2: 1792a 443426i bk3: 1728a 443157i bk4: 1656a 444307i bk5: 1744a 441253i bk6: 1976a 441724i bk7: 1976a 439373i bk8: 2104a 442563i bk9: 2064a 442167i bk10: 1664a 446808i bk11: 1464a 446915i bk12: 1304a 449106i bk13: 1376a 447950i bk14: 1448a 448096i bk15: 1392a 448504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.264146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455944 n_nop=425118 n_act=941 n_pre=925 n_req=4046 n_rd=26208 n_write=2752 bw_util=0
n_activity=106196 dram_eff=0
bk0: 1656a 445339i bk1: 1680a 443684i bk2: 1728a 442220i bk3: 1640a 443192i bk4: 1720a 446281i bk5: 1704a 445308i bk6: 1976a 443323i bk7: 1768a 441718i bk8: 1968a 444938i bk9: 1976a 442832i bk10: 1680a 444895i bk11: 1472a 446162i bk12: 1280a 448803i bk13: 1312a 447165i bk14: 1408a 447792i bk15: 1240a 448741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.36474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455944 n_nop=422010 n_act=1259 n_pre=1243 n_req=4415 n_rd=27888 n_write=3544 bw_util=0
n_activity=116184 dram_eff=0
bk0: 1656a 444418i bk1: 1728a 442973i bk2: 1920a 443248i bk3: 1952a 440013i bk4: 1864a 441260i bk5: 1896a 439634i bk6: 2032a 440279i bk7: 2096a 438120i bk8: 2144a 442207i bk9: 2192a 439590i bk10: 1576a 446875i bk11: 1472a 446012i bk12: 1264a 448708i bk13: 1320a 448577i bk14: 1352a 448453i bk15: 1424a 448141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.301555

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35427, Miss = 1637, Miss_rate = 0.046, Pending_hits = 16, Reservation_fails = 605
L2_cache_bank[1]: Access = 35755, Miss = 1695, Miss_rate = 0.047, Pending_hits = 14, Reservation_fails = 1829
L2_cache_bank[2]: Access = 36081, Miss = 1793, Miss_rate = 0.050, Pending_hits = 20, Reservation_fails = 130
L2_cache_bank[3]: Access = 36715, Miss = 1788, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 35556, Miss = 1640, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 60
L2_cache_bank[5]: Access = 35985, Miss = 1672, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 2493
L2_cache_bank[6]: Access = 36241, Miss = 1693, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[7]: Access = 36036, Miss = 1668, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 59747, Miss = 1677, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 549
L2_cache_bank[9]: Access = 36134, Miss = 1599, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 1155
L2_cache_bank[10]: Access = 36539, Miss = 1726, Miss_rate = 0.047, Pending_hits = 11, Reservation_fails = 1
L2_cache_bank[11]: Access = 36495, Miss = 1760, Miss_rate = 0.048, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 456711
L2_total_cache_misses = 20348
L2_total_cache_miss_rate = 0.0446
L2_total_cache_pending_hits = 148
L2_total_cache_reservation_fails = 6823
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6432
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3580
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1365957
icnt_total_pkts_simt_to_mem=686397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.5961
	minimum = 6
	maximum = 941
Network latency average = 39.329
	minimum = 6
	maximum = 941
Slowest packet = 62355
Flit latency average = 29.6132
	minimum = 6
	maximum = 941
Slowest flit = 133655
Fragmentation average = 0.0912075
	minimum = 0
	maximum = 412
Injected packet rate average = 0.105551
	minimum = 0.0858389 (at node 11)
	maximum = 0.177365 (at node 23)
Accepted packet rate average = 0.105551
	minimum = 0.0858389 (at node 11)
	maximum = 0.177365 (at node 23)
Injected flit rate average = 0.237967
	minimum = 0.128875 (at node 11)
	maximum = 0.415134 (at node 23)
Accepted flit rate average= 0.237967
	minimum = 0.164523 (at node 15)
	maximum = 0.311079 (at node 8)
Injected packet length average = 2.25453
Accepted packet length average = 2.25453
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.7637 (5 samples)
	minimum = 6 (5 samples)
	maximum = 309.6 (5 samples)
Network latency average = 19.6343 (5 samples)
	minimum = 6 (5 samples)
	maximum = 280.6 (5 samples)
Flit latency average = 15.5329 (5 samples)
	minimum = 6 (5 samples)
	maximum = 279.4 (5 samples)
Fragmentation average = 0.0259655 (5 samples)
	minimum = 0 (5 samples)
	maximum = 119.8 (5 samples)
Injected packet rate average = 0.0429773 (5 samples)
	minimum = 0.0289071 (5 samples)
	maximum = 0.099428 (5 samples)
Accepted packet rate average = 0.0429773 (5 samples)
	minimum = 0.0289071 (5 samples)
	maximum = 0.099428 (5 samples)
Injected flit rate average = 0.0961795 (5 samples)
	minimum = 0.0429757 (5 samples)
	maximum = 0.198076 (5 samples)
Accepted flit rate average = 0.0961795 (5 samples)
	minimum = 0.0607132 (5 samples)
	maximum = 0.187641 (5 samples)
Injected packet size average = 2.23791 (5 samples)
Accepted packet size average = 2.23791 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 48086 (inst/sec)
gpgpu_simulation_rate = 2068 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,345415)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,345415)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,345415)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,345415)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,345415)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,345415)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,345415)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(20,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(6,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(63,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 345915  inst.: 8367850 (ipc=674.7) sim_rate=49808 (inst/sec) elapsed = 0:0:02:48 / Wed Mar  2 01:14:20 2016
GPGPU-Sim uArch: cycles simulated: 347415  inst.: 8437411 (ipc=203.5) sim_rate=49925 (inst/sec) elapsed = 0:0:02:49 / Wed Mar  2 01:14:21 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(36,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 349415  inst.: 8471149 (ipc=110.2) sim_rate=49830 (inst/sec) elapsed = 0:0:02:50 / Wed Mar  2 01:14:22 2016
GPGPU-Sim uArch: cycles simulated: 351915  inst.: 8488292 (ipc=70.4) sim_rate=49639 (inst/sec) elapsed = 0:0:02:51 / Wed Mar  2 01:14:23 2016
GPGPU-Sim uArch: cycles simulated: 353915  inst.: 8506084 (ipc=56.0) sim_rate=49453 (inst/sec) elapsed = 0:0:02:52 / Wed Mar  2 01:14:24 2016
GPGPU-Sim uArch: cycles simulated: 355415  inst.: 8528932 (ipc=49.8) sim_rate=49300 (inst/sec) elapsed = 0:0:02:53 / Wed Mar  2 01:14:25 2016
GPGPU-Sim uArch: cycles simulated: 357415  inst.: 8553428 (ipc=43.6) sim_rate=49157 (inst/sec) elapsed = 0:0:02:54 / Wed Mar  2 01:14:26 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(12,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 359415  inst.: 8580314 (ipc=39.3) sim_rate=49030 (inst/sec) elapsed = 0:0:02:55 / Wed Mar  2 01:14:27 2016
GPGPU-Sim uArch: cycles simulated: 361415  inst.: 8604239 (ipc=35.9) sim_rate=48887 (inst/sec) elapsed = 0:0:02:56 / Wed Mar  2 01:14:28 2016
GPGPU-Sim uArch: cycles simulated: 363415  inst.: 8633836 (ipc=33.5) sim_rate=48778 (inst/sec) elapsed = 0:0:02:57 / Wed Mar  2 01:14:29 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(32,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 365415  inst.: 8658871 (ipc=31.4) sim_rate=48645 (inst/sec) elapsed = 0:0:02:58 / Wed Mar  2 01:14:30 2016
GPGPU-Sim uArch: cycles simulated: 366915  inst.: 8679114 (ipc=30.2) sim_rate=48486 (inst/sec) elapsed = 0:0:02:59 / Wed Mar  2 01:14:31 2016
GPGPU-Sim uArch: cycles simulated: 368915  inst.: 8703660 (ipc=28.6) sim_rate=48353 (inst/sec) elapsed = 0:0:03:00 / Wed Mar  2 01:14:32 2016
GPGPU-Sim uArch: cycles simulated: 370915  inst.: 8727882 (ipc=27.3) sim_rate=48220 (inst/sec) elapsed = 0:0:03:01 / Wed Mar  2 01:14:33 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(18,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 372915  inst.: 8752698 (ipc=26.3) sim_rate=48091 (inst/sec) elapsed = 0:0:03:02 / Wed Mar  2 01:14:34 2016
GPGPU-Sim uArch: cycles simulated: 374915  inst.: 8776727 (ipc=25.3) sim_rate=47960 (inst/sec) elapsed = 0:0:03:03 / Wed Mar  2 01:14:35 2016
GPGPU-Sim uArch: cycles simulated: 376915  inst.: 8801474 (ipc=24.5) sim_rate=47834 (inst/sec) elapsed = 0:0:03:04 / Wed Mar  2 01:14:36 2016
GPGPU-Sim uArch: cycles simulated: 378915  inst.: 8825285 (ipc=23.7) sim_rate=47704 (inst/sec) elapsed = 0:0:03:05 / Wed Mar  2 01:14:37 2016
GPGPU-Sim uArch: cycles simulated: 380915  inst.: 8847268 (ipc=23.0) sim_rate=47565 (inst/sec) elapsed = 0:0:03:06 / Wed Mar  2 01:14:38 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(27,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 382915  inst.: 8871264 (ipc=22.4) sim_rate=47439 (inst/sec) elapsed = 0:0:03:07 / Wed Mar  2 01:14:39 2016
GPGPU-Sim uArch: cycles simulated: 384915  inst.: 8893149 (ipc=21.8) sim_rate=47303 (inst/sec) elapsed = 0:0:03:08 / Wed Mar  2 01:14:40 2016
GPGPU-Sim uArch: cycles simulated: 386415  inst.: 8910987 (ipc=21.5) sim_rate=47148 (inst/sec) elapsed = 0:0:03:09 / Wed Mar  2 01:14:41 2016
GPGPU-Sim uArch: cycles simulated: 388415  inst.: 8932793 (ipc=21.0) sim_rate=47014 (inst/sec) elapsed = 0:0:03:10 / Wed Mar  2 01:14:42 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(35,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 390415  inst.: 8956578 (ipc=20.6) sim_rate=46893 (inst/sec) elapsed = 0:0:03:11 / Wed Mar  2 01:14:43 2016
GPGPU-Sim uArch: cycles simulated: 392415  inst.: 8980403 (ipc=20.2) sim_rate=46772 (inst/sec) elapsed = 0:0:03:12 / Wed Mar  2 01:14:44 2016
GPGPU-Sim uArch: cycles simulated: 393915  inst.: 8997482 (ipc=19.9) sim_rate=46619 (inst/sec) elapsed = 0:0:03:13 / Wed Mar  2 01:14:45 2016
GPGPU-Sim uArch: cycles simulated: 395915  inst.: 9022524 (ipc=19.6) sim_rate=46507 (inst/sec) elapsed = 0:0:03:14 / Wed Mar  2 01:14:46 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(44,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 397415  inst.: 9042219 (ipc=19.5) sim_rate=46370 (inst/sec) elapsed = 0:0:03:15 / Wed Mar  2 01:14:47 2016
GPGPU-Sim uArch: cycles simulated: 399415  inst.: 9069285 (ipc=19.2) sim_rate=46271 (inst/sec) elapsed = 0:0:03:16 / Wed Mar  2 01:14:48 2016
GPGPU-Sim uArch: cycles simulated: 401415  inst.: 9093193 (ipc=19.0) sim_rate=46158 (inst/sec) elapsed = 0:0:03:17 / Wed Mar  2 01:14:49 2016
GPGPU-Sim uArch: cycles simulated: 402915  inst.: 9112057 (ipc=18.8) sim_rate=46020 (inst/sec) elapsed = 0:0:03:18 / Wed Mar  2 01:14:50 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(50,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 404915  inst.: 9140980 (ipc=18.7) sim_rate=45934 (inst/sec) elapsed = 0:0:03:19 / Wed Mar  2 01:14:51 2016
GPGPU-Sim uArch: cycles simulated: 406915  inst.: 9166621 (ipc=18.5) sim_rate=45833 (inst/sec) elapsed = 0:0:03:20 / Wed Mar  2 01:14:52 2016
GPGPU-Sim uArch: cycles simulated: 408915  inst.: 9194440 (ipc=18.3) sim_rate=45743 (inst/sec) elapsed = 0:0:03:21 / Wed Mar  2 01:14:53 2016
GPGPU-Sim uArch: cycles simulated: 410415  inst.: 9214523 (ipc=18.2) sim_rate=45616 (inst/sec) elapsed = 0:0:03:22 / Wed Mar  2 01:14:54 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(70,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 412415  inst.: 9239729 (ipc=18.0) sim_rate=45515 (inst/sec) elapsed = 0:0:03:23 / Wed Mar  2 01:14:55 2016
GPGPU-Sim uArch: cycles simulated: 414415  inst.: 9273001 (ipc=18.0) sim_rate=45455 (inst/sec) elapsed = 0:0:03:24 / Wed Mar  2 01:14:56 2016
GPGPU-Sim uArch: cycles simulated: 416415  inst.: 9298852 (ipc=17.9) sim_rate=45360 (inst/sec) elapsed = 0:0:03:25 / Wed Mar  2 01:14:57 2016
GPGPU-Sim uArch: cycles simulated: 418415  inst.: 9323117 (ipc=17.7) sim_rate=45257 (inst/sec) elapsed = 0:0:03:26 / Wed Mar  2 01:14:58 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(66,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 420415  inst.: 9351314 (ipc=17.6) sim_rate=45175 (inst/sec) elapsed = 0:0:03:27 / Wed Mar  2 01:14:59 2016
GPGPU-Sim uArch: cycles simulated: 422415  inst.: 9375192 (ipc=17.5) sim_rate=45073 (inst/sec) elapsed = 0:0:03:28 / Wed Mar  2 01:15:00 2016
GPGPU-Sim uArch: cycles simulated: 423915  inst.: 9395865 (ipc=17.4) sim_rate=44956 (inst/sec) elapsed = 0:0:03:29 / Wed Mar  2 01:15:01 2016
GPGPU-Sim uArch: cycles simulated: 425915  inst.: 9422299 (ipc=17.3) sim_rate=44868 (inst/sec) elapsed = 0:0:03:30 / Wed Mar  2 01:15:02 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(73,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 427915  inst.: 9445920 (ipc=17.2) sim_rate=44767 (inst/sec) elapsed = 0:0:03:31 / Wed Mar  2 01:15:03 2016
GPGPU-Sim uArch: cycles simulated: 429915  inst.: 9472933 (ipc=17.1) sim_rate=44683 (inst/sec) elapsed = 0:0:03:32 / Wed Mar  2 01:15:04 2016
GPGPU-Sim uArch: cycles simulated: 431915  inst.: 9495553 (ipc=16.9) sim_rate=44580 (inst/sec) elapsed = 0:0:03:33 / Wed Mar  2 01:15:05 2016
GPGPU-Sim uArch: cycles simulated: 433415  inst.: 9514839 (ipc=16.9) sim_rate=44461 (inst/sec) elapsed = 0:0:03:34 / Wed Mar  2 01:15:06 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(88,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 435415  inst.: 9539786 (ipc=16.8) sim_rate=44371 (inst/sec) elapsed = 0:0:03:35 / Wed Mar  2 01:15:07 2016
GPGPU-Sim uArch: cycles simulated: 437415  inst.: 9563075 (ipc=16.7) sim_rate=44273 (inst/sec) elapsed = 0:0:03:36 / Wed Mar  2 01:15:08 2016
GPGPU-Sim uArch: cycles simulated: 439415  inst.: 9589289 (ipc=16.6) sim_rate=44190 (inst/sec) elapsed = 0:0:03:37 / Wed Mar  2 01:15:09 2016
GPGPU-Sim uArch: cycles simulated: 441415  inst.: 9612321 (ipc=16.5) sim_rate=44093 (inst/sec) elapsed = 0:0:03:38 / Wed Mar  2 01:15:10 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(21,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 443415  inst.: 9636976 (ipc=16.4) sim_rate=44004 (inst/sec) elapsed = 0:0:03:39 / Wed Mar  2 01:15:11 2016
GPGPU-Sim uArch: cycles simulated: 445415  inst.: 9661922 (ipc=16.3) sim_rate=43917 (inst/sec) elapsed = 0:0:03:40 / Wed Mar  2 01:15:12 2016
GPGPU-Sim uArch: cycles simulated: 446915  inst.: 9680438 (ipc=16.3) sim_rate=43802 (inst/sec) elapsed = 0:0:03:41 / Wed Mar  2 01:15:13 2016
GPGPU-Sim uArch: cycles simulated: 448915  inst.: 9702394 (ipc=16.2) sim_rate=43704 (inst/sec) elapsed = 0:0:03:42 / Wed Mar  2 01:15:14 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(50,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 451415  inst.: 9730334 (ipc=16.0) sim_rate=43633 (inst/sec) elapsed = 0:0:03:43 / Wed Mar  2 01:15:15 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (107454,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(107455,345415)
GPGPU-Sim uArch: cycles simulated: 453415  inst.: 9755291 (ipc=16.0) sim_rate=43550 (inst/sec) elapsed = 0:0:03:44 / Wed Mar  2 01:15:16 2016
GPGPU-Sim uArch: cycles simulated: 455415  inst.: 9783741 (ipc=15.9) sim_rate=43483 (inst/sec) elapsed = 0:0:03:45 / Wed Mar  2 01:15:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (110502,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(110503,345415)
GPGPU-Sim uArch: cycles simulated: 457415  inst.: 9810575 (ipc=15.9) sim_rate=43409 (inst/sec) elapsed = 0:0:03:46 / Wed Mar  2 01:15:18 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(24,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 459415  inst.: 9843897 (ipc=15.9) sim_rate=43365 (inst/sec) elapsed = 0:0:03:47 / Wed Mar  2 01:15:19 2016
GPGPU-Sim uArch: cycles simulated: 461415  inst.: 9869480 (ipc=15.9) sim_rate=43287 (inst/sec) elapsed = 0:0:03:48 / Wed Mar  2 01:15:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (117285,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(117286,345415)
GPGPU-Sim uArch: cycles simulated: 463415  inst.: 9894567 (ipc=15.8) sim_rate=43207 (inst/sec) elapsed = 0:0:03:49 / Wed Mar  2 01:15:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (118379,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(118380,345415)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(58,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 465415  inst.: 9926250 (ipc=15.8) sim_rate=43157 (inst/sec) elapsed = 0:0:03:50 / Wed Mar  2 01:15:22 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (120778,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(120779,345415)
GPGPU-Sim uArch: cycles simulated: 467415  inst.: 9954612 (ipc=15.8) sim_rate=43093 (inst/sec) elapsed = 0:0:03:51 / Wed Mar  2 01:15:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (122472,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(122473,345415)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (123316,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(123317,345415)
GPGPU-Sim uArch: cycles simulated: 469415  inst.: 9988124 (ipc=15.8) sim_rate=43052 (inst/sec) elapsed = 0:0:03:52 / Wed Mar  2 01:15:24 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(26,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (125631,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(125632,345415)
GPGPU-Sim uArch: cycles simulated: 471415  inst.: 10018855 (ipc=15.8) sim_rate=42999 (inst/sec) elapsed = 0:0:03:53 / Wed Mar  2 01:15:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (126699,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(126700,345415)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (127017,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(127018,345415)
GPGPU-Sim uArch: cycles simulated: 473415  inst.: 10053136 (ipc=15.8) sim_rate=42962 (inst/sec) elapsed = 0:0:03:54 / Wed Mar  2 01:15:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (129735,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(129736,345415)
GPGPU-Sim uArch: cycles simulated: 475415  inst.: 10080177 (ipc=15.8) sim_rate=42894 (inst/sec) elapsed = 0:0:03:55 / Wed Mar  2 01:15:27 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (130433,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(130434,345415)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(26,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 476915  inst.: 10103355 (ipc=15.8) sim_rate=42810 (inst/sec) elapsed = 0:0:03:56 / Wed Mar  2 01:15:28 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (131931,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(131932,345415)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (132313,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(132314,345415)
GPGPU-Sim uArch: cycles simulated: 478915  inst.: 10137365 (ipc=15.8) sim_rate=42773 (inst/sec) elapsed = 0:0:03:57 / Wed Mar  2 01:15:29 2016
GPGPU-Sim uArch: cycles simulated: 480915  inst.: 10165252 (ipc=15.8) sim_rate=42711 (inst/sec) elapsed = 0:0:03:58 / Wed Mar  2 01:15:30 2016
GPGPU-Sim uArch: cycles simulated: 482915  inst.: 10188441 (ipc=15.7) sim_rate=42629 (inst/sec) elapsed = 0:0:03:59 / Wed Mar  2 01:15:31 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(94,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 485415  inst.: 10218922 (ipc=15.6) sim_rate=42578 (inst/sec) elapsed = 0:0:04:00 / Wed Mar  2 01:15:32 2016
GPGPU-Sim uArch: cycles simulated: 487415  inst.: 10245680 (ipc=15.6) sim_rate=42513 (inst/sec) elapsed = 0:0:04:01 / Wed Mar  2 01:15:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (143598,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(143599,345415)
GPGPU-Sim uArch: cycles simulated: 489415  inst.: 10271208 (ipc=15.6) sim_rate=42443 (inst/sec) elapsed = 0:0:04:02 / Wed Mar  2 01:15:34 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(47,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 491415  inst.: 10302558 (ipc=15.6) sim_rate=42397 (inst/sec) elapsed = 0:0:04:03 / Wed Mar  2 01:15:35 2016
GPGPU-Sim uArch: cycles simulated: 493415  inst.: 10327551 (ipc=15.5) sim_rate=42326 (inst/sec) elapsed = 0:0:04:04 / Wed Mar  2 01:15:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (148309,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(148310,345415)
GPGPU-Sim uArch: cycles simulated: 495415  inst.: 10356257 (ipc=15.5) sim_rate=42270 (inst/sec) elapsed = 0:0:04:05 / Wed Mar  2 01:15:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (150098,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(150099,345415)
GPGPU-Sim uArch: cycles simulated: 497415  inst.: 10385441 (ipc=15.5) sim_rate=42217 (inst/sec) elapsed = 0:0:04:06 / Wed Mar  2 01:15:38 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(54,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (153146,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(153147,345415)
GPGPU-Sim uArch: cycles simulated: 499415  inst.: 10412052 (ipc=15.5) sim_rate=42154 (inst/sec) elapsed = 0:0:04:07 / Wed Mar  2 01:15:39 2016
GPGPU-Sim uArch: cycles simulated: 501415  inst.: 10440201 (ipc=15.4) sim_rate=42097 (inst/sec) elapsed = 0:0:04:08 / Wed Mar  2 01:15:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (156457,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(156458,345415)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (156484,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(156485,345415)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (156513,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(156514,345415)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (156539,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(156540,345415)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (156895,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(156896,345415)
GPGPU-Sim uArch: cycles simulated: 503415  inst.: 10475739 (ipc=15.5) sim_rate=42071 (inst/sec) elapsed = 0:0:04:09 / Wed Mar  2 01:15:41 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(41,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (158766,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(158767,345415)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (159708,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(159709,345415)
GPGPU-Sim uArch: cycles simulated: 505415  inst.: 10508300 (ipc=15.5) sim_rate=42033 (inst/sec) elapsed = 0:0:04:10 / Wed Mar  2 01:15:42 2016
GPGPU-Sim uArch: cycles simulated: 506915  inst.: 10526710 (ipc=15.5) sim_rate=41939 (inst/sec) elapsed = 0:0:04:11 / Wed Mar  2 01:15:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (161526,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(161527,345415)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (161594,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(161595,345415)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (161782,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(161783,345415)
GPGPU-Sim uArch: cycles simulated: 508915  inst.: 10562942 (ipc=15.5) sim_rate=41916 (inst/sec) elapsed = 0:0:04:12 / Wed Mar  2 01:15:44 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(111,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 510915  inst.: 10587650 (ipc=15.5) sim_rate=41848 (inst/sec) elapsed = 0:0:04:13 / Wed Mar  2 01:15:45 2016
GPGPU-Sim uArch: cycles simulated: 512915  inst.: 10612941 (ipc=15.4) sim_rate=41783 (inst/sec) elapsed = 0:0:04:14 / Wed Mar  2 01:15:46 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (168543,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(168544,345415)
GPGPU-Sim uArch: cycles simulated: 514915  inst.: 10639551 (ipc=15.4) sim_rate=41723 (inst/sec) elapsed = 0:0:04:15 / Wed Mar  2 01:15:47 2016
GPGPU-Sim uArch: cycles simulated: 516915  inst.: 10663747 (ipc=15.4) sim_rate=41655 (inst/sec) elapsed = 0:0:04:16 / Wed Mar  2 01:15:48 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(77,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (172611,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(172612,345415)
GPGPU-Sim uArch: cycles simulated: 518915  inst.: 10691670 (ipc=15.3) sim_rate=41601 (inst/sec) elapsed = 0:0:04:17 / Wed Mar  2 01:15:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (173682,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(173683,345415)
GPGPU-Sim uArch: cycles simulated: 520915  inst.: 10717153 (ipc=15.3) sim_rate=41539 (inst/sec) elapsed = 0:0:04:18 / Wed Mar  2 01:15:50 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (175643,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(175644,345415)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (176139,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(176140,345415)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (176359,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(176360,345415)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (176426,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(176427,345415)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (177156,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(177157,345415)
GPGPU-Sim uArch: cycles simulated: 522915  inst.: 10749775 (ipc=15.3) sim_rate=41504 (inst/sec) elapsed = 0:0:04:19 / Wed Mar  2 01:15:51 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(105,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 524415  inst.: 10775103 (ipc=15.3) sim_rate=41442 (inst/sec) elapsed = 0:0:04:20 / Wed Mar  2 01:15:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (179051,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(179052,345415)
GPGPU-Sim uArch: cycles simulated: 526415  inst.: 10805998 (ipc=15.3) sim_rate=41402 (inst/sec) elapsed = 0:0:04:21 / Wed Mar  2 01:15:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (182602,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(182603,345415)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (182762,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(182763,345415)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (182765,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(182766,345415)
GPGPU-Sim uArch: cycles simulated: 528415  inst.: 10834529 (ipc=15.3) sim_rate=41353 (inst/sec) elapsed = 0:0:04:22 / Wed Mar  2 01:15:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (183138,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(183139,345415)
GPGPU-Sim uArch: cycles simulated: 530415  inst.: 10865013 (ipc=15.3) sim_rate=41311 (inst/sec) elapsed = 0:0:04:23 / Wed Mar  2 01:15:55 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(122,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (185361,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(185362,345415)
GPGPU-Sim uArch: cycles simulated: 531915  inst.: 10886183 (ipc=15.3) sim_rate=41235 (inst/sec) elapsed = 0:0:04:24 / Wed Mar  2 01:15:56 2016
GPGPU-Sim uArch: cycles simulated: 533915  inst.: 10914352 (ipc=15.3) sim_rate=41186 (inst/sec) elapsed = 0:0:04:25 / Wed Mar  2 01:15:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (188667,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(188668,345415)
GPGPU-Sim uArch: cycles simulated: 535915  inst.: 10939095 (ipc=15.3) sim_rate=41124 (inst/sec) elapsed = 0:0:04:26 / Wed Mar  2 01:15:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (190868,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(190869,345415)
GPGPU-Sim uArch: cycles simulated: 537415  inst.: 10958550 (ipc=15.3) sim_rate=41043 (inst/sec) elapsed = 0:0:04:27 / Wed Mar  2 01:15:59 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(133,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (192330,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(192331,345415)
GPGPU-Sim uArch: cycles simulated: 539415  inst.: 10986695 (ipc=15.2) sim_rate=40995 (inst/sec) elapsed = 0:0:04:28 / Wed Mar  2 01:16:00 2016
GPGPU-Sim uArch: cycles simulated: 541415  inst.: 11010949 (ipc=15.2) sim_rate=40932 (inst/sec) elapsed = 0:0:04:29 / Wed Mar  2 01:16:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (196100,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(196101,345415)
GPGPU-Sim uArch: cycles simulated: 543415  inst.: 11041419 (ipc=15.2) sim_rate=40894 (inst/sec) elapsed = 0:0:04:30 / Wed Mar  2 01:16:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (198683,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(198684,345415)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(136,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 544915  inst.: 11064422 (ipc=15.2) sim_rate=40828 (inst/sec) elapsed = 0:0:04:31 / Wed Mar  2 01:16:03 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (199533,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(199534,345415)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (201128,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(201129,345415)
GPGPU-Sim uArch: cycles simulated: 546915  inst.: 11108024 (ipc=15.3) sim_rate=40838 (inst/sec) elapsed = 0:0:04:32 / Wed Mar  2 01:16:04 2016
GPGPU-Sim uArch: cycles simulated: 548415  inst.: 11136517 (ipc=15.3) sim_rate=40793 (inst/sec) elapsed = 0:0:04:33 / Wed Mar  2 01:16:05 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(130,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (204475,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(204476,345415)
GPGPU-Sim uArch: cycles simulated: 550415  inst.: 11175589 (ipc=15.3) sim_rate=40786 (inst/sec) elapsed = 0:0:04:34 / Wed Mar  2 01:16:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (205094,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(205095,345415)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (206289,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(206290,345415)
GPGPU-Sim uArch: cycles simulated: 552415  inst.: 11206936 (ipc=15.3) sim_rate=40752 (inst/sec) elapsed = 0:0:04:35 / Wed Mar  2 01:16:07 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (208315,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(208316,345415)
GPGPU-Sim uArch: cycles simulated: 554415  inst.: 11236416 (ipc=15.3) sim_rate=40711 (inst/sec) elapsed = 0:0:04:36 / Wed Mar  2 01:16:08 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(105,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 555915  inst.: 11261871 (ipc=15.4) sim_rate=40656 (inst/sec) elapsed = 0:0:04:37 / Wed Mar  2 01:16:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (211410,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(211411,345415)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (212047,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(212048,345415)
GPGPU-Sim uArch: cycles simulated: 557915  inst.: 11293908 (ipc=15.4) sim_rate=40625 (inst/sec) elapsed = 0:0:04:38 / Wed Mar  2 01:16:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (212930,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(212931,345415)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (213109,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(213110,345415)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (214021,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(214022,345415)
GPGPU-Sim uArch: cycles simulated: 559915  inst.: 11327062 (ipc=15.4) sim_rate=40598 (inst/sec) elapsed = 0:0:04:39 / Wed Mar  2 01:16:11 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(145,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (215451,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(215452,345415)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (215568,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(215569,345415)
GPGPU-Sim uArch: cycles simulated: 561415  inst.: 11352983 (ipc=15.4) sim_rate=40546 (inst/sec) elapsed = 0:0:04:40 / Wed Mar  2 01:16:12 2016
GPGPU-Sim uArch: cycles simulated: 563415  inst.: 11384051 (ipc=15.4) sim_rate=40512 (inst/sec) elapsed = 0:0:04:41 / Wed Mar  2 01:16:13 2016
GPGPU-Sim uArch: cycles simulated: 565415  inst.: 11409901 (ipc=15.4) sim_rate=40460 (inst/sec) elapsed = 0:0:04:42 / Wed Mar  2 01:16:14 2016
GPGPU-Sim uArch: cycles simulated: 567415  inst.: 11435238 (ipc=15.3) sim_rate=40407 (inst/sec) elapsed = 0:0:04:43 / Wed Mar  2 01:16:15 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(134,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (223745,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(223746,345415)
GPGPU-Sim uArch: cycles simulated: 569415  inst.: 11461286 (ipc=15.3) sim_rate=40356 (inst/sec) elapsed = 0:0:04:44 / Wed Mar  2 01:16:16 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (225425,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(225426,345415)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (225485,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(225486,345415)
GPGPU-Sim uArch: cycles simulated: 570915  inst.: 11483539 (ipc=15.3) sim_rate=40293 (inst/sec) elapsed = 0:0:04:45 / Wed Mar  2 01:16:17 2016
GPGPU-Sim uArch: cycles simulated: 572915  inst.: 11515442 (ipc=15.3) sim_rate=40263 (inst/sec) elapsed = 0:0:04:46 / Wed Mar  2 01:16:18 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (228191,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(228192,345415)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (228231,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(228232,345415)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(100,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (229086,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(229087,345415)
GPGPU-Sim uArch: cycles simulated: 574915  inst.: 11549086 (ipc=15.3) sim_rate=40240 (inst/sec) elapsed = 0:0:04:47 / Wed Mar  2 01:16:19 2016
GPGPU-Sim uArch: cycles simulated: 576415  inst.: 11568794 (ipc=15.3) sim_rate=40169 (inst/sec) elapsed = 0:0:04:48 / Wed Mar  2 01:16:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (232279,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(232280,345415)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (232439,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(232440,345415)
GPGPU-Sim uArch: cycles simulated: 578415  inst.: 11596255 (ipc=15.3) sim_rate=40125 (inst/sec) elapsed = 0:0:04:49 / Wed Mar  2 01:16:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (234799,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(234800,345415)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (234904,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(234905,345415)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(125,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 580415  inst.: 11630373 (ipc=15.3) sim_rate=40104 (inst/sec) elapsed = 0:0:04:50 / Wed Mar  2 01:16:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (236356,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(236357,345415)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (236455,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(236456,345415)
GPGPU-Sim uArch: cycles simulated: 582415  inst.: 11665717 (ipc=15.3) sim_rate=40088 (inst/sec) elapsed = 0:0:04:51 / Wed Mar  2 01:16:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (237750,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(237751,345415)
GPGPU-Sim uArch: cycles simulated: 583915  inst.: 11688860 (ipc=15.3) sim_rate=40030 (inst/sec) elapsed = 0:0:04:52 / Wed Mar  2 01:16:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (240215,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(240216,345415)
GPGPU-Sim uArch: cycles simulated: 585915  inst.: 11721292 (ipc=15.3) sim_rate=40004 (inst/sec) elapsed = 0:0:04:53 / Wed Mar  2 01:16:25 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(90,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (241070,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(241071,345415)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (241708,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(241709,345415)
GPGPU-Sim uArch: cycles simulated: 587915  inst.: 11753154 (ipc=15.4) sim_rate=39976 (inst/sec) elapsed = 0:0:04:54 / Wed Mar  2 01:16:26 2016
GPGPU-Sim uArch: cycles simulated: 589415  inst.: 11772123 (ipc=15.3) sim_rate=39905 (inst/sec) elapsed = 0:0:04:55 / Wed Mar  2 01:16:27 2016
GPGPU-Sim uArch: cycles simulated: 591415  inst.: 11794887 (ipc=15.3) sim_rate=39847 (inst/sec) elapsed = 0:0:04:56 / Wed Mar  2 01:16:28 2016
GPGPU-Sim uArch: cycles simulated: 593415  inst.: 11819552 (ipc=15.3) sim_rate=39796 (inst/sec) elapsed = 0:0:04:57 / Wed Mar  2 01:16:29 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(156,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 595415  inst.: 11844981 (ipc=15.3) sim_rate=39748 (inst/sec) elapsed = 0:0:04:58 / Wed Mar  2 01:16:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (250826,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(250827,345415)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (251864,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(251865,345415)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (251904,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(251905,345415)
GPGPU-Sim uArch: cycles simulated: 597415  inst.: 11872836 (ipc=15.2) sim_rate=39708 (inst/sec) elapsed = 0:0:04:59 / Wed Mar  2 01:16:31 2016
GPGPU-Sim uArch: cycles simulated: 598915  inst.: 11897581 (ipc=15.3) sim_rate=39658 (inst/sec) elapsed = 0:0:05:00 / Wed Mar  2 01:16:32 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(154,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (254630,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(254631,345415)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (254826,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(254827,345415)
GPGPU-Sim uArch: cycles simulated: 600915  inst.: 11931514 (ipc=15.3) sim_rate=39639 (inst/sec) elapsed = 0:0:05:01 / Wed Mar  2 01:16:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (256303,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(256304,345415)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (256711,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(256712,345415)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (257056,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(257057,345415)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (257217,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(257218,345415)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (257257,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(257258,345415)
GPGPU-Sim uArch: cycles simulated: 602915  inst.: 11968086 (ipc=15.3) sim_rate=39629 (inst/sec) elapsed = 0:0:05:02 / Wed Mar  2 01:16:34 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (258247,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(258248,345415)
GPGPU-Sim uArch: cycles simulated: 604415  inst.: 11999710 (ipc=15.3) sim_rate=39603 (inst/sec) elapsed = 0:0:05:03 / Wed Mar  2 01:16:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (259478,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(259479,345415)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(174,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (259795,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(259796,345415)
GPGPU-Sim uArch: cycles simulated: 606415  inst.: 12032316 (ipc=15.3) sim_rate=39579 (inst/sec) elapsed = 0:0:05:04 / Wed Mar  2 01:16:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (262946,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(262947,345415)
GPGPU-Sim uArch: cycles simulated: 608415  inst.: 12058513 (ipc=15.3) sim_rate=39536 (inst/sec) elapsed = 0:0:05:05 / Wed Mar  2 01:16:37 2016
GPGPU-Sim uArch: cycles simulated: 609915  inst.: 12079065 (ipc=15.3) sim_rate=39474 (inst/sec) elapsed = 0:0:05:06 / Wed Mar  2 01:16:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (265332,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(265333,345415)
GPGPU-Sim uArch: cycles simulated: 611915  inst.: 12105967 (ipc=15.3) sim_rate=39433 (inst/sec) elapsed = 0:0:05:07 / Wed Mar  2 01:16:39 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(130,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 613915  inst.: 12131044 (ipc=15.3) sim_rate=39386 (inst/sec) elapsed = 0:0:05:08 / Wed Mar  2 01:16:40 2016
GPGPU-Sim uArch: cycles simulated: 615915  inst.: 12153228 (ipc=15.2) sim_rate=39330 (inst/sec) elapsed = 0:0:05:09 / Wed Mar  2 01:16:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (271640,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(271641,345415)
GPGPU-Sim uArch: cycles simulated: 617915  inst.: 12183749 (ipc=15.2) sim_rate=39302 (inst/sec) elapsed = 0:0:05:10 / Wed Mar  2 01:16:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (273679,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(273680,345415)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(182,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 619915  inst.: 12213620 (ipc=15.2) sim_rate=39272 (inst/sec) elapsed = 0:0:05:11 / Wed Mar  2 01:16:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (275163,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(275164,345415)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (275446,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(275447,345415)
GPGPU-Sim uArch: cycles simulated: 621915  inst.: 12244669 (ipc=15.2) sim_rate=39245 (inst/sec) elapsed = 0:0:05:12 / Wed Mar  2 01:16:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (277216,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(277217,345415)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (277852,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(277853,345415)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (277934,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(277935,345415)
GPGPU-Sim uArch: cycles simulated: 623415  inst.: 12271154 (ipc=15.3) sim_rate=39204 (inst/sec) elapsed = 0:0:05:13 / Wed Mar  2 01:16:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (278878,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(278879,345415)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(118,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 625415  inst.: 12297769 (ipc=15.2) sim_rate=39164 (inst/sec) elapsed = 0:0:05:14 / Wed Mar  2 01:16:46 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (280300,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(280301,345415)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (281528,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(281529,345415)
GPGPU-Sim uArch: cycles simulated: 627415  inst.: 12327844 (ipc=15.2) sim_rate=39136 (inst/sec) elapsed = 0:0:05:15 / Wed Mar  2 01:16:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (282006,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(282007,345415)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (282046,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(282047,345415)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (282189,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(282190,345415)
GPGPU-Sim uArch: cycles simulated: 629415  inst.: 12357841 (ipc=15.2) sim_rate=39107 (inst/sec) elapsed = 0:0:05:16 / Wed Mar  2 01:16:48 2016
GPGPU-Sim uArch: cycles simulated: 630915  inst.: 12376544 (ipc=15.2) sim_rate=39042 (inst/sec) elapsed = 0:0:05:17 / Wed Mar  2 01:16:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (285817,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(285818,345415)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (286800,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(286801,345415)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(195,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 632915  inst.: 12400057 (ipc=15.2) sim_rate=38993 (inst/sec) elapsed = 0:0:05:18 / Wed Mar  2 01:16:50 2016
GPGPU-Sim uArch: cycles simulated: 634415  inst.: 12417549 (ipc=15.2) sim_rate=38926 (inst/sec) elapsed = 0:0:05:19 / Wed Mar  2 01:16:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (290694,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(290695,345415)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (290875,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(290876,345415)
GPGPU-Sim uArch: cycles simulated: 636415  inst.: 12441985 (ipc=15.2) sim_rate=38881 (inst/sec) elapsed = 0:0:05:20 / Wed Mar  2 01:16:52 2016
GPGPU-Sim uArch: cycles simulated: 637915  inst.: 12457963 (ipc=15.1) sim_rate=38809 (inst/sec) elapsed = 0:0:05:21 / Wed Mar  2 01:16:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (293275,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(293276,345415)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (293368,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(293369,345415)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (294001,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(294002,345415)
GPGPU-Sim uArch: cycles simulated: 639915  inst.: 12487606 (ipc=15.1) sim_rate=38781 (inst/sec) elapsed = 0:0:05:22 / Wed Mar  2 01:16:54 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(200,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (295918,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(295919,345415)
GPGPU-Sim uArch: cycles simulated: 641915  inst.: 12512557 (ipc=15.1) sim_rate=38738 (inst/sec) elapsed = 0:0:05:23 / Wed Mar  2 01:16:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (297050,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(297051,345415)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (297503,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(297504,345415)
GPGPU-Sim uArch: cycles simulated: 643415  inst.: 12539537 (ipc=15.1) sim_rate=38702 (inst/sec) elapsed = 0:0:05:24 / Wed Mar  2 01:16:56 2016
GPGPU-Sim uArch: cycles simulated: 645415  inst.: 12569870 (ipc=15.1) sim_rate=38676 (inst/sec) elapsed = 0:0:05:25 / Wed Mar  2 01:16:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (300292,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(300293,345415)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (300330,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(300331,345415)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(147,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 647415  inst.: 12595211 (ipc=15.1) sim_rate=38635 (inst/sec) elapsed = 0:0:05:26 / Wed Mar  2 01:16:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (302083,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(302084,345415)
GPGPU-Sim uArch: cycles simulated: 649415  inst.: 12616635 (ipc=15.1) sim_rate=38582 (inst/sec) elapsed = 0:0:05:27 / Wed Mar  2 01:16:59 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (304839,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(304840,345415)
GPGPU-Sim uArch: cycles simulated: 650915  inst.: 12635799 (ipc=15.1) sim_rate=38523 (inst/sec) elapsed = 0:0:05:28 / Wed Mar  2 01:17:00 2016
GPGPU-Sim uArch: cycles simulated: 652915  inst.: 12656577 (ipc=15.0) sim_rate=38469 (inst/sec) elapsed = 0:0:05:29 / Wed Mar  2 01:17:01 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (308412,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(308413,345415)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (309192,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(309193,345415)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(194,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 654915  inst.: 12680972 (ipc=15.0) sim_rate=38427 (inst/sec) elapsed = 0:0:05:30 / Wed Mar  2 01:17:02 2016
GPGPU-Sim uArch: cycles simulated: 656915  inst.: 12705551 (ipc=15.0) sim_rate=38385 (inst/sec) elapsed = 0:0:05:31 / Wed Mar  2 01:17:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (312047,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(312048,345415)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (312331,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(312332,345415)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (312566,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(312567,345415)
GPGPU-Sim uArch: cycles simulated: 658415  inst.: 12729023 (ipc=15.0) sim_rate=38340 (inst/sec) elapsed = 0:0:05:32 / Wed Mar  2 01:17:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (313079,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(313080,345415)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (314626,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(314627,345415)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (314770,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(314771,345415)
GPGPU-Sim uArch: cycles simulated: 660415  inst.: 12760471 (ipc=15.0) sim_rate=38319 (inst/sec) elapsed = 0:0:05:33 / Wed Mar  2 01:17:05 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (315670,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(315671,345415)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(184,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 662415  inst.: 12794198 (ipc=15.0) sim_rate=38305 (inst/sec) elapsed = 0:0:05:34 / Wed Mar  2 01:17:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (317122,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(317123,345415)
GPGPU-Sim uArch: cycles simulated: 663915  inst.: 12814949 (ipc=15.0) sim_rate=38253 (inst/sec) elapsed = 0:0:05:35 / Wed Mar  2 01:17:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (318807,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(318808,345415)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (320333,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(320334,345415)
GPGPU-Sim uArch: cycles simulated: 665915  inst.: 12837089 (ipc=15.0) sim_rate=38205 (inst/sec) elapsed = 0:0:05:36 / Wed Mar  2 01:17:08 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (320802,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(320803,345415)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (321738,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(321739,345415)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (321937,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(321938,345415)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (322239,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(322240,345415)
GPGPU-Sim uArch: cycles simulated: 667915  inst.: 12869557 (ipc=15.0) sim_rate=38188 (inst/sec) elapsed = 0:0:05:37 / Wed Mar  2 01:17:09 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(141,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (323923,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(323924,345415)
GPGPU-Sim uArch: cycles simulated: 669415  inst.: 12894361 (ipc=15.0) sim_rate=38148 (inst/sec) elapsed = 0:0:05:38 / Wed Mar  2 01:17:10 2016
GPGPU-Sim uArch: cycles simulated: 671415  inst.: 12920832 (ipc=15.0) sim_rate=38114 (inst/sec) elapsed = 0:0:05:39 / Wed Mar  2 01:17:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (326637,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(326638,345415)
GPGPU-Sim uArch: cycles simulated: 672915  inst.: 12938635 (ipc=15.0) sim_rate=38054 (inst/sec) elapsed = 0:0:05:40 / Wed Mar  2 01:17:12 2016
GPGPU-Sim uArch: cycles simulated: 674915  inst.: 12962685 (ipc=15.0) sim_rate=38013 (inst/sec) elapsed = 0:0:05:41 / Wed Mar  2 01:17:13 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (329650,345415), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(329651,345415)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(226,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (330256,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(330257,345415)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (331334,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(331335,345415)
GPGPU-Sim uArch: cycles simulated: 676915  inst.: 12992044 (ipc=15.0) sim_rate=37988 (inst/sec) elapsed = 0:0:05:42 / Wed Mar  2 01:17:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (332948,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(332949,345415)
GPGPU-Sim uArch: cycles simulated: 678915  inst.: 13019231 (ipc=15.0) sim_rate=37956 (inst/sec) elapsed = 0:0:05:43 / Wed Mar  2 01:17:15 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (334220,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(334221,345415)
GPGPU-Sim uArch: cycles simulated: 680415  inst.: 13040215 (ipc=15.0) sim_rate=37907 (inst/sec) elapsed = 0:0:05:44 / Wed Mar  2 01:17:16 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (335262,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(335263,345415)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (335884,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(335885,345415)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (336306,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(336307,345415)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(221,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (336389,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(336390,345415)
GPGPU-Sim uArch: cycles simulated: 682415  inst.: 13074077 (ipc=15.0) sim_rate=37895 (inst/sec) elapsed = 0:0:05:45 / Wed Mar  2 01:17:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (337158,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(337159,345415)
GPGPU-Sim uArch: cycles simulated: 683915  inst.: 13101149 (ipc=15.0) sim_rate=37864 (inst/sec) elapsed = 0:0:05:46 / Wed Mar  2 01:17:18 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (338659,345415), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(338660,345415)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (339381,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (339381,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(339382,345415)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(339382,345415)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (339685,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(339686,345415)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (339997,345415), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(339998,345415)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (340232,345415), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(340233,345415)
GPGPU-Sim uArch: cycles simulated: 685915  inst.: 13137046 (ipc=15.0) sim_rate=37858 (inst/sec) elapsed = 0:0:05:47 / Wed Mar  2 01:17:19 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(169,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 687415  inst.: 13160272 (ipc=15.0) sim_rate=37816 (inst/sec) elapsed = 0:0:05:48 / Wed Mar  2 01:17:20 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (342323,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(342324,345415)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (342986,345415), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(342987,345415)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (343219,345415), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(343220,345415)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (343684,345415), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(343685,345415)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (343703,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(343704,345415)
GPGPU-Sim uArch: cycles simulated: 689415  inst.: 13201236 (ipc=15.0) sim_rate=37825 (inst/sec) elapsed = 0:0:05:49 / Wed Mar  2 01:17:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (344364,345415), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(344365,345415)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (345089,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(345090,345415)
GPGPU-Sim uArch: cycles simulated: 690915  inst.: 13227602 (ipc=15.0) sim_rate=37793 (inst/sec) elapsed = 0:0:05:50 / Wed Mar  2 01:17:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (346792,345415), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(346793,345415)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(226,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 692915  inst.: 13254968 (ipc=15.0) sim_rate=37763 (inst/sec) elapsed = 0:0:05:51 / Wed Mar  2 01:17:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (348160,345415), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(348161,345415)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (348386,345415), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(348387,345415)
GPGPU-Sim uArch: cycles simulated: 694415  inst.: 13275410 (ipc=15.0) sim_rate=37714 (inst/sec) elapsed = 0:0:05:52 / Wed Mar  2 01:17:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (349022,345415), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(349023,345415)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (350247,345415), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(350248,345415)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (350500,345415), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(350501,345415)
GPGPU-Sim uArch: cycles simulated: 696415  inst.: 13307873 (ipc=15.0) sim_rate=37699 (inst/sec) elapsed = 0:0:05:53 / Wed Mar  2 01:17:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (351139,345415), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(351140,345415)
GPGPU-Sim uArch: cycles simulated: 697915  inst.: 13330000 (ipc=15.0) sim_rate=37655 (inst/sec) elapsed = 0:0:05:54 / Wed Mar  2 01:17:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (353120,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (353687,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (353729,345415), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(194,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (354337,345415), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 699915  inst.: 13355616 (ipc=15.0) sim_rate=37621 (inst/sec) elapsed = 0:0:05:55 / Wed Mar  2 01:17:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (355619,345415), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 701415  inst.: 13376621 (ipc=15.0) sim_rate=37574 (inst/sec) elapsed = 0:0:05:56 / Wed Mar  2 01:17:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (356064,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (356080,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (356252,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (356426,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (356659,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (357798,345415), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 703915  inst.: 13409326 (ipc=15.0) sim_rate=37561 (inst/sec) elapsed = 0:0:05:57 / Wed Mar  2 01:17:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (358564,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (358879,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (359260,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (360098,345415), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 705915  inst.: 13438001 (ipc=15.0) sim_rate=37536 (inst/sec) elapsed = 0:0:05:58 / Wed Mar  2 01:17:30 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(218,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (361243,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (361785,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (362104,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (362132,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (362480,345415), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 707915  inst.: 13462545 (ipc=15.0) sim_rate=37500 (inst/sec) elapsed = 0:0:05:59 / Wed Mar  2 01:17:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (362527,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (363153,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (363307,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (364301,345415), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 709915  inst.: 13485023 (ipc=15.0) sim_rate=37458 (inst/sec) elapsed = 0:0:06:00 / Wed Mar  2 01:17:32 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (364718,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (365376,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (365581,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (366710,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (366911,345415), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 712415  inst.: 13511696 (ipc=14.9) sim_rate=37428 (inst/sec) elapsed = 0:0:06:01 / Wed Mar  2 01:17:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (367786,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (368167,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (368365,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (368464,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (368513,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (368722,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (368915,345415), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 714415  inst.: 13532524 (ipc=14.9) sim_rate=37382 (inst/sec) elapsed = 0:0:06:02 / Wed Mar  2 01:17:34 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (369658,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (369705,345415), 2 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(237,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (369954,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (370086,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (370234,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (370364,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (370603,345415), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (370688,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (370701,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (370845,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (370859,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (370927,345415), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (371057,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (371228,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (371487,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (371512,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (371828,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (371880,345415), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 717415  inst.: 13561535 (ipc=14.9) sim_rate=37359 (inst/sec) elapsed = 0:0:06:03 / Wed Mar  2 01:17:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (372178,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (372208,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (372344,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (372398,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (372483,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (372507,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (372534,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (372632,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (372690,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (372763,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (372839,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (372894,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (372950,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (373130,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (373177,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (373265,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (373411,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (373514,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (373541,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (373587,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (373630,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (373821,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (373910,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (373950,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (373959,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (374056,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (374293,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (374318,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (374336,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (374356,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (374362,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (374633,345415), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (374850,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (375388,345415), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (375890,345415), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (376235,345415), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 376236
gpu_sim_insn = 5545902
gpu_ipc =      14.7405
gpu_tot_sim_cycle = 721651
gpu_tot_sim_insn = 13576390
gpu_tot_ipc =      18.8130
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1780554
gpu_stall_icnt2sh    = 4396316
gpu_total_sim_rate=37400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789579
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 78082, Miss = 65488, Miss_rate = 0.839, Pending_hits = 4520, Reservation_fails = 583110
	L1D_cache_core[1]: Access = 74752, Miss = 62846, Miss_rate = 0.841, Pending_hits = 4335, Reservation_fails = 567801
	L1D_cache_core[2]: Access = 79896, Miss = 67328, Miss_rate = 0.843, Pending_hits = 4473, Reservation_fails = 589846
	L1D_cache_core[3]: Access = 78788, Miss = 66494, Miss_rate = 0.844, Pending_hits = 4462, Reservation_fails = 588854
	L1D_cache_core[4]: Access = 77304, Miss = 65226, Miss_rate = 0.844, Pending_hits = 4362, Reservation_fails = 577882
	L1D_cache_core[5]: Access = 77790, Miss = 65762, Miss_rate = 0.845, Pending_hits = 4404, Reservation_fails = 584251
	L1D_cache_core[6]: Access = 79456, Miss = 67154, Miss_rate = 0.845, Pending_hits = 4563, Reservation_fails = 585762
	L1D_cache_core[7]: Access = 76608, Miss = 64647, Miss_rate = 0.844, Pending_hits = 4397, Reservation_fails = 576453
	L1D_cache_core[8]: Access = 78819, Miss = 66750, Miss_rate = 0.847, Pending_hits = 4463, Reservation_fails = 587880
	L1D_cache_core[9]: Access = 77493, Miss = 65365, Miss_rate = 0.843, Pending_hits = 4416, Reservation_fails = 582230
	L1D_cache_core[10]: Access = 79139, Miss = 66410, Miss_rate = 0.839, Pending_hits = 4512, Reservation_fails = 587649
	L1D_cache_core[11]: Access = 74288, Miss = 62592, Miss_rate = 0.843, Pending_hits = 4261, Reservation_fails = 565599
	L1D_cache_core[12]: Access = 77332, Miss = 64856, Miss_rate = 0.839, Pending_hits = 4420, Reservation_fails = 585595
	L1D_cache_core[13]: Access = 76418, Miss = 64218, Miss_rate = 0.840, Pending_hits = 4435, Reservation_fails = 577433
	L1D_cache_core[14]: Access = 74661, Miss = 62795, Miss_rate = 0.841, Pending_hits = 4378, Reservation_fails = 572778
	L1D_total_cache_accesses = 1160826
	L1D_total_cache_misses = 977931
	L1D_total_cache_miss_rate = 0.8424
	L1D_total_cache_pending_hits = 66401
	L1D_total_cache_reservation_fails = 8713123
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117486
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6253138
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117006
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2459985
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788629
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2228, 2281, 2463, 2371, 2403, 2268, 2313, 2294, 2378, 2316, 2450, 2561, 2096, 2395, 2121, 2215, 2240, 2078, 1949, 2196, 2079, 1712, 1987, 2140, 2168, 1936, 1805, 1813, 2026, 2493, 1875, 2213, 2273, 2366, 1997, 1928, 2435, 2246, 1883, 2443, 1546, 1662, 1376, 1889, 1791, 1807, 1872, 1780, 
gpgpu_n_tot_thrd_icount = 46812960
gpgpu_n_tot_w_icount = 1462905
gpgpu_n_stall_shd_mem = 9515418
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 572698
gpgpu_n_mem_write_global = 407821
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1820512
gpgpu_n_store_insn = 664060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332862
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9511903
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15858736	W0_Idle:806168	W0_Scoreboard:2798341	W1:352329	W2:165841	W3:107890	W4:76838	W5:60554	W6:52957	W7:47127	W8:44520	W9:41828	W10:36414	W11:33948	W12:30620	W13:26272	W14:23566	W15:20548	W16:16989	W17:14686	W18:13454	W19:12523	W20:11741	W21:11500	W22:14638	W23:12931	W24:13204	W25:11356	W26:10388	W27:7004	W28:3930	W29:2013	W30:883	W31:41	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4581584 {8:572698,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16332040 {40:407571,72:75,136:175,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77886928 {136:572698,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3262568 {8:407821,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 2190 
maxdqlatency = 0 
maxmflatency = 4495 
averagemflatency = 401 
max_icnt2mem_latency = 1512 
max_icnt2sh_latency = 721551 
mrq_lat_table:30809 	2729 	896 	3091 	6544 	5298 	2131 	1073 	888 	431 	57 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123392 	670700 	184361 	1677 	402 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66064 	27162 	74899 	313362 	227722 	266202 	5118 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38350 	264138 	252951 	17201 	73 	0 	0 	2 	9 	33 	869 	8943 	17506 	43929 	99000 	167947 	69583 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	1337 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        30        20        19        30        27        32        39        33        45        25        31        32        32        35        31 
dram[1]:        22        23        24        26        36        20        30        26        36        25        33        22        32        35        27        35 
dram[2]:        31        34        60        34        25        22        33        32        41        32        29        25        33        35        45        51 
dram[3]:        25        21        31        30        34        39        28        28        31        36        33        22        34        35        36        34 
dram[4]:        32        30        28        33        31        30        32        32        44        30        31        28        32        37        33        33 
dram[5]:        34        22        43        28        21        22        28        26        25        23        30        22        32        32        32        32 
maximum service time to same row:
dram[0]:     54980     62691     64892     35406     52929     50345     43276     46758     59346     60278     50547     56550     61250     85368     93772     73023 
dram[1]:     64948     54460     60909     61876    114966     74759     44724     63392     78519     61722     44354     75228     91610     80096     71006     95522 
dram[2]:     62287     33590     63592     51467     41669     47290     55416     47352     63860     34931     86370     43764     52488     84529    142318    147425 
dram[3]:     55759     45986     59216     52248     45538     46259     45179     59885     40318     43921     54154     73028     70307     84363     66194     70575 
dram[4]:     61357     58962     55484     79134     95594     74726     60969     58821    111264     50287     57526     49353    120310     89194     77922     89325 
dram[5]:     77497     66438    104501     88719    128532     44333     62482     40903     56116     50046     53974     42339     62084     79987    142272    132014 
average row accesses per activate:
dram[0]:  3.609756  3.044248  3.212264  3.328358  4.411290  4.346457  3.513089  3.289099  4.398551  4.264901  3.342105  3.246835  5.403226  5.866667  7.909091  5.338235 
dram[1]:  3.536842  4.187134  3.533981  3.668508  3.422222  3.131313  3.404546  3.071730  3.726257  3.478261  3.594118  3.156977  4.325582  4.846154  5.514286  5.705883 
dram[2]:  3.381721  3.280000  4.061728  3.715909  3.687075  3.745098  4.400000  4.335404  3.944785  3.377551  3.203390  2.833333  4.893333  4.725000  9.447369  7.140000 
dram[3]:  3.451282  3.226415  3.639344  3.872727  4.051471  4.500000  4.251572  3.598901  3.657754  3.296117  2.927461  3.474026  4.891892  4.921052  5.442857  5.013699 
dram[4]:  4.526718  4.287770  3.840491  4.142857  3.937063  4.558333  3.502924  4.182482  4.706294  4.875000  3.839416  4.436364  5.071429  5.283582  7.863636  7.642857 
dram[5]:  3.347150  3.484536  3.464286  3.253333  3.164894  3.020408  4.094937  4.061350  3.268293  3.555000  3.574324  3.193548  5.515152  4.550000  7.239130  5.629032 
average row locality = 53951/14020 = 3.848145
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       418       466       476       477       414       421       512       517       468       487       424       431       325       339       346       362 
dram[1]:       456       480       484       463       457       466       555       552       500       517       464       431       354       360       383       385 
dram[2]:       441       460       462       458       413       428       491       515       491       506       460       466       359       359       359       356 
dram[3]:       460       458       459       451       413       440       514       501       507       508       454       427       342       355       378       365 
dram[4]:       423       425       440       424       427       417       470       447       505       505       432       399       336       340       346       320 
dram[5]:       448       459       484       500       439       441       489       501       507       512       436       457       338       344       333       347 
total reads: 41937
bank skew: 555/320 = 1.73
chip skew: 7307/6656 = 1.10
number of total write accesses:
dram[0]:       174       222       205       192       133       131       159       177       139       157        84        82        10        13         2         1 
dram[1]:       216       236       244       201       159       154       194       176       167       203       147       112        18        18         3         3 
dram[2]:       188       196       196       196       129       145       169       183       152       156       107       112         8        19         0         1 
dram[3]:       213       226       207       188       138       172       162       154       177       171       111       108        20        19         3         1 
dram[4]:       170       171       186       156       136       130       129       126       168       158        94        89        19        14         0         1 
dram[5]:       198       217       195       232       156       151       158       161       163       199        93       137        26        20         0         2 
total reads: 12014
min_bank_accesses = 0!
chip skew: 2251/1747 = 1.29
average mf latency per bank:
dram[0]:       3253      2917      3227      3311      4109      4037      3593      3275      3625      3404      8036      8149     18322     17828     24436     23388
dram[1]:       2880      2852      3032      3549      3829      3901      3327      3512      3473      3178      6550      7957     16876     17353     22466     23179
dram[2]:       3164      3041      3310      3376      4323      4047      3652      3423      3554      3498      7310      7682     16955     17582     23438     24357
dram[3]:       3019      2887      3321      3495      4041      3688      3563      3672      3197      3149      7173      7708     16907     17001     22228     23673
dram[4]:       4500      3443      4600      3776      5492      4241      5360      4154      4501      3399     48433      8946     23821     18775     33619     27036
dram[5]:       3054      3014      3124      3095      3723      3921      3437      3653      3145      3162      7742      7275     16761     17721     24840     24717
maximum mf latency per bank:
dram[0]:       1518      3262      1807      1273      1727      2765      1745      1785      3072      3660      2060      2358      2042      2641      2216      2791
dram[1]:       1054      1091      1205       957      1016      1203       947      1266      1016      1076       992       978      1123      1133      1124      1233
dram[2]:       2282      2541      2095      2302      2709      2861      2853      2780      1916      2145      2535      2641      2199      2675      2008      2379
dram[3]:       1369      1129       996      1085      1201      1198      2421      1279      2623       951      1006       997      1274      1356      1176      1070
dram[4]:       3653      2725      4495      1619      2884      1673      1392      2718      1946      1956      3521      2540      3208      2576      3274      2906
dram[5]:       2122      2005      1307      1099       906      1062      2506      2003      2116       957      1529      1100      1535      1312      1709      1681

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=952575 n_nop=884411 n_act=2289 n_pre=2273 n_req=8764 n_rd=55064 n_write=8538 bw_util=0
n_activity=236944 dram_eff=0
bk0: 3344a 930899i bk1: 3728a 922717i bk2: 3808a 923569i bk3: 3816a 924086i bk4: 3312a 928111i bk5: 3368a 926528i bk6: 4096a 923109i bk7: 4136a 921035i bk8: 3744a 924069i bk9: 3896a 923882i bk10: 3392a 930296i bk11: 3448a 927752i bk12: 2600a 936724i bk13: 2712a 934215i bk14: 2768a 936698i bk15: 2896a 935410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.377656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=952575 n_nop=878557 n_act=2613 n_pre=2597 n_req=9558 n_rd=58456 n_write=10352 bw_util=0
n_activity=255733 dram_eff=0
bk0: 3648a 926269i bk1: 3840a 924222i bk2: 3872a 921399i bk3: 3704a 925899i bk4: 3656a 925663i bk5: 3728a 924816i bk6: 4440a 920521i bk7: 4416a 917657i bk8: 4000a 927412i bk9: 4136a 920955i bk10: 3712a 928048i bk11: 3448a 927736i bk12: 2832a 937613i bk13: 2880a 936439i bk14: 3064a 937134i bk15: 3080a 936496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.264499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=952575 n_nop=883013 n_act=2318 n_pre=2302 n_req=8981 n_rd=56192 n_write=8750 bw_util=0
n_activity=238636 dram_eff=0
bk0: 3528a 926310i bk1: 3680a 925527i bk2: 3696a 924400i bk3: 3664a 923827i bk4: 3304a 928871i bk5: 3424a 924489i bk6: 3928a 920549i bk7: 4120a 918983i bk8: 3928a 925652i bk9: 4048a 923047i bk10: 3680a 923779i bk11: 3728a 925216i bk12: 2872a 935051i bk13: 2872a 933277i bk14: 2872a 937669i bk15: 2848a 936674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.400541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=952575 n_nop=882039 n_act=2401 n_pre=2385 n_req=9102 n_rd=56256 n_write=9494 bw_util=0
n_activity=244201 dram_eff=0
bk0: 3680a 925104i bk1: 3664a 924132i bk2: 3672a 924375i bk3: 3608a 924829i bk4: 3304a 929467i bk5: 3520a 925432i bk6: 4112a 919866i bk7: 4008a 918337i bk8: 4056a 921213i bk9: 4064a 925182i bk10: 3632a 930039i bk11: 3416a 930605i bk12: 2736a 937364i bk13: 2840a 935751i bk14: 3024a 936978i bk15: 2920a 937338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.27665
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=952575 n_nop=887599 n_act=1893 n_pre=1877 n_req=8403 n_rd=53248 n_write=7958 bw_util=0
n_activity=225863 dram_eff=0
bk0: 3384a 928784i bk1: 3400a 926497i bk2: 3520a 924717i bk3: 3392a 927874i bk4: 3416a 928314i bk5: 3336a 928307i bk6: 3760a 924349i bk7: 3576a 924292i bk8: 4040a 925490i bk9: 4040a 923427i bk10: 3456a 926683i bk11: 3192a 931403i bk12: 2688a 936371i bk13: 2720a 934761i bk14: 2768a 936926i bk15: 2560a 937144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.376767
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=952575 n_nop=881605 n_act=2506 n_pre=2490 n_req=9143 n_rd=56280 n_write=9694 bw_util=0
n_activity=243251 dram_eff=0
bk0: 3584a 922576i bk1: 3672a 922848i bk2: 3872a 924209i bk3: 4000a 919043i bk4: 3512a 922907i bk5: 3528a 923768i bk6: 3912a 919448i bk7: 4008a 919083i bk8: 4056a 923895i bk9: 4096a 921212i bk10: 3488a 931266i bk11: 3656a 926445i bk12: 2704a 937107i bk13: 2752a 936177i bk14: 2664a 937628i bk15: 2776a 936525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.331442

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77541, Miss = 3383, Miss_rate = 0.044, Pending_hits = 18, Reservation_fails = 1537
L2_cache_bank[1]: Access = 78340, Miss = 3500, Miss_rate = 0.045, Pending_hits = 22, Reservation_fails = 5400
L2_cache_bank[2]: Access = 77973, Miss = 3653, Miss_rate = 0.047, Pending_hits = 26, Reservation_fails = 131
L2_cache_bank[3]: Access = 79091, Miss = 3654, Miss_rate = 0.046, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[4]: Access = 77818, Miss = 3476, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 654
L2_cache_bank[5]: Access = 78715, Miss = 3548, Miss_rate = 0.045, Pending_hits = 25, Reservation_fails = 5401
L2_cache_bank[6]: Access = 78263, Miss = 3527, Miss_rate = 0.045, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[7]: Access = 78631, Miss = 3505, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[8]: Access = 117593, Miss = 3379, Miss_rate = 0.029, Pending_hits = 13, Reservation_fails = 2799
L2_cache_bank[9]: Access = 79177, Miss = 3277, Miss_rate = 0.041, Pending_hits = 17, Reservation_fails = 4140
L2_cache_bank[10]: Access = 78216, Miss = 3474, Miss_rate = 0.044, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[11]: Access = 79236, Miss = 3561, Miss_rate = 0.045, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 980594
L2_total_cache_misses = 41937
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 20066
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 537453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19668
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 400928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3271656
icnt_total_pkts_simt_to_mem=1389015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.905
	minimum = 6
	maximum = 1128
Network latency average = 40.7325
	minimum = 6
	maximum = 1128
Slowest packet = 919006
Flit latency average = 27.8011
	minimum = 6
	maximum = 1128
Slowest flit = 2065660
Fragmentation average = 0.0992779
	minimum = 0
	maximum = 742
Injected packet rate average = 0.103143
	minimum = 0.0913469 (at node 7)
	maximum = 0.153749 (at node 23)
Accepted packet rate average = 0.103143
	minimum = 0.0913469 (at node 7)
	maximum = 0.153749 (at node 23)
Injected flit rate average = 0.256765
	minimum = 0.122596 (at node 7)
	maximum = 0.454837 (at node 23)
Accepted flit rate average= 0.256765
	minimum = 0.146655 (at node 25)
	maximum = 0.348813 (at node 3)
Injected packet length average = 2.48941
Accepted packet length average = 2.48941
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.1206 (6 samples)
	minimum = 6 (6 samples)
	maximum = 446 (6 samples)
Network latency average = 23.1507 (6 samples)
	minimum = 6 (6 samples)
	maximum = 421.833 (6 samples)
Flit latency average = 17.5776 (6 samples)
	minimum = 6 (6 samples)
	maximum = 420.833 (6 samples)
Fragmentation average = 0.0381842 (6 samples)
	minimum = 0 (6 samples)
	maximum = 223.5 (6 samples)
Injected packet rate average = 0.0530049 (6 samples)
	minimum = 0.0393138 (6 samples)
	maximum = 0.108482 (6 samples)
Accepted packet rate average = 0.0530049 (6 samples)
	minimum = 0.0393138 (6 samples)
	maximum = 0.108482 (6 samples)
Injected flit rate average = 0.122944 (6 samples)
	minimum = 0.0562458 (6 samples)
	maximum = 0.24087 (6 samples)
Accepted flit rate average = 0.122944 (6 samples)
	minimum = 0.0750369 (6 samples)
	maximum = 0.214503 (6 samples)
Injected packet size average = 2.31948 (6 samples)
Accepted packet size average = 2.31948 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 3 sec (363 sec)
gpgpu_simulation_rate = 37400 (inst/sec)
gpgpu_simulation_rate = 1988 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,721651)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,721651)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,721651)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,721651)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,721651)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,721651)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,721651)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(37,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(56,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(77,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 722151  inst.: 13882082 (ipc=611.4) sim_rate=38137 (inst/sec) elapsed = 0:0:06:04 / Wed Mar  2 01:17:36 2016
GPGPU-Sim uArch: cycles simulated: 722651  inst.: 13892373 (ipc=316.0) sim_rate=38061 (inst/sec) elapsed = 0:0:06:05 / Wed Mar  2 01:17:37 2016
GPGPU-Sim uArch: cycles simulated: 724651  inst.: 13906897 (ipc=110.2) sim_rate=37996 (inst/sec) elapsed = 0:0:06:06 / Wed Mar  2 01:17:38 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(44,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 727151  inst.: 13915830 (ipc=61.7) sim_rate=37917 (inst/sec) elapsed = 0:0:06:07 / Wed Mar  2 01:17:39 2016
GPGPU-Sim uArch: cycles simulated: 728651  inst.: 13928155 (ipc=50.3) sim_rate=37848 (inst/sec) elapsed = 0:0:06:08 / Wed Mar  2 01:17:40 2016
GPGPU-Sim uArch: cycles simulated: 730651  inst.: 13950368 (ipc=41.6) sim_rate=37805 (inst/sec) elapsed = 0:0:06:09 / Wed Mar  2 01:17:41 2016
GPGPU-Sim uArch: cycles simulated: 732151  inst.: 13965821 (ipc=37.1) sim_rate=37745 (inst/sec) elapsed = 0:0:06:10 / Wed Mar  2 01:17:42 2016
GPGPU-Sim uArch: cycles simulated: 734151  inst.: 13985553 (ipc=32.7) sim_rate=37696 (inst/sec) elapsed = 0:0:06:11 / Wed Mar  2 01:17:43 2016
GPGPU-Sim uArch: cycles simulated: 735651  inst.: 14003892 (ipc=30.5) sim_rate=37644 (inst/sec) elapsed = 0:0:06:12 / Wed Mar  2 01:17:44 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(67,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15595,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15596,721651)
GPGPU-Sim uArch: cycles simulated: 737651  inst.: 14031160 (ipc=28.4) sim_rate=37617 (inst/sec) elapsed = 0:0:06:13 / Wed Mar  2 01:17:45 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17345,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17346,721651)
GPGPU-Sim uArch: cycles simulated: 739151  inst.: 14052587 (ipc=27.2) sim_rate=37573 (inst/sec) elapsed = 0:0:06:14 / Wed Mar  2 01:17:46 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17563,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17564,721651)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17830,721651), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17831,721651)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18571,721651), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18572,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18589,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18590,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18623,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18624,721651)
GPGPU-Sim uArch: cycles simulated: 740651  inst.: 14082985 (ipc=26.7) sim_rate=37554 (inst/sec) elapsed = 0:0:06:15 / Wed Mar  2 01:17:47 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19234,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19235,721651)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19383,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19384,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19590,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19591,721651)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19706,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19707,721651)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(57,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20035,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20036,721651)
GPGPU-Sim uArch: cycles simulated: 742651  inst.: 14121006 (ipc=25.9) sim_rate=37555 (inst/sec) elapsed = 0:0:06:16 / Wed Mar  2 01:17:48 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21156,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21157,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21921,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21922,721651)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21972,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21973,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22131,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22132,721651)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22170,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22171,721651)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22367,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22368,721651)
GPGPU-Sim uArch: cycles simulated: 744151  inst.: 14151067 (ipc=25.5) sim_rate=37535 (inst/sec) elapsed = 0:0:06:17 / Wed Mar  2 01:17:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23096,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23097,721651)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23245,721651), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23246,721651)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23371,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23372,721651)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23909,721651), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23910,721651)
GPGPU-Sim uArch: cycles simulated: 746151  inst.: 14187427 (ipc=24.9) sim_rate=37532 (inst/sec) elapsed = 0:0:06:18 / Wed Mar  2 01:17:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24549,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24550,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24571,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24572,721651)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24811,721651), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24812,721651)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(51,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25829,721651), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25830,721651)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25998,721651), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25999,721651)
GPGPU-Sim uArch: cycles simulated: 747651  inst.: 14216788 (ipc=24.6) sim_rate=37511 (inst/sec) elapsed = 0:0:06:19 / Wed Mar  2 01:17:51 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26047,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(26048,721651)
GPGPU-Sim uArch: cycles simulated: 749151  inst.: 14246961 (ipc=24.4) sim_rate=37492 (inst/sec) elapsed = 0:0:06:20 / Wed Mar  2 01:17:52 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27738,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27739,721651)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27901,721651), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(27902,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29021,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29022,721651)
GPGPU-Sim uArch: cycles simulated: 751151  inst.: 14289800 (ipc=24.2) sim_rate=37506 (inst/sec) elapsed = 0:0:06:21 / Wed Mar  2 01:17:53 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(120,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30064,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30065,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30139,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(30140,721651)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30159,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30160,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30414,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30415,721651)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30489,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30490,721651)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30563,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(30564,721651)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30681,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30682,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30774,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30775,721651)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31146,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(31147,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31178,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31179,721651)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31346,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(31347,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31386,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(31387,721651)
GPGPU-Sim uArch: cycles simulated: 753151  inst.: 14364311 (ipc=25.0) sim_rate=37602 (inst/sec) elapsed = 0:0:06:22 / Wed Mar  2 01:17:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31596,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31597,721651)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31936,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31937,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32003,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32004,721651)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(134,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (32461,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(32462,721651)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32486,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32487,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32565,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(32566,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32640,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32641,721651)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32859,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32860,721651)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32895,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32896,721651)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32927,721651), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32928,721651)
GPGPU-Sim uArch: cycles simulated: 754651  inst.: 14421944 (ipc=25.6) sim_rate=37655 (inst/sec) elapsed = 0:0:06:23 / Wed Mar  2 01:17:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33282,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33283,721651)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33326,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33327,721651)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33610,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33611,721651)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33629,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33630,721651)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (33724,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(33725,721651)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33774,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33775,721651)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33787,721651), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33788,721651)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33824,721651), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33825,721651)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33907,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33908,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (33961,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(33962,721651)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34136,721651), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34137,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34197,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(34198,721651)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (34275,721651), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(34276,721651)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(122,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (34341,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(34342,721651)
GPGPU-Sim uArch: cycles simulated: 756151  inst.: 14491636 (ipc=26.5) sim_rate=37738 (inst/sec) elapsed = 0:0:06:24 / Wed Mar  2 01:17:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34646,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34647,721651)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34889,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34890,721651)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34895,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34896,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (35047,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(35048,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35394,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35395,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35451,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35452,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (35979,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(35980,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36218,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36219,721651)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36318,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36319,721651)
GPGPU-Sim uArch: cycles simulated: 758151  inst.: 14554839 (ipc=26.8) sim_rate=37804 (inst/sec) elapsed = 0:0:06:25 / Wed Mar  2 01:17:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36573,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36574,721651)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36616,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36617,721651)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36681,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36682,721651)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36708,721651), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36709,721651)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36814,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36815,721651)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37003,721651), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37004,721651)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(171,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (37154,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(37155,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37159,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37160,721651)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37225,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37225,721651), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37226,721651)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37226,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37263,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37264,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37286,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37287,721651)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37353,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37354,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37551,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37552,721651)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37699,721651), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37700,721651)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37702,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37703,721651)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37737,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37738,721651)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37826,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37827,721651)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38004,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(38005,721651)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38158,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(38159,721651)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38177,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38178,721651)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38292,721651), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38293,721651)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38336,721651), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38337,721651)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38381,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38382,721651)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38419,721651), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38420,721651)
GPGPU-Sim uArch: cycles simulated: 760151  inst.: 14666339 (ipc=28.3) sim_rate=37995 (inst/sec) elapsed = 0:0:06:26 / Wed Mar  2 01:17:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38540,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38541,721651)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38607,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38608,721651)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(191,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38647,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38648,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38652,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38653,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38683,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38684,721651)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38733,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38734,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38745,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38746,721651)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38771,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38772,721651)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38774,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38775,721651)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38790,721651), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38791,721651)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38791,721651), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38792,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (38846,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(38847,721651)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38884,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38885,721651)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38892,721651), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(38893,721651)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38910,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38911,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38918,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(38919,721651)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38978,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(38979,721651)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39009,721651), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39010,721651)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39014,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39015,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39074,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39075,721651)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39105,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39106,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39133,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39133,721651), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(39134,721651)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39134,721651)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39138,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39139,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39142,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(39143,721651)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39186,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(39187,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39189,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39190,721651)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39203,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39204,721651)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(204,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39298,721651), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39299,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39317,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39318,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39343,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39344,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39383,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39384,721651)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39394,721651), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39395,721651)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39423,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39424,721651)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39439,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39440,721651)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39507,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39508,721651)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39511,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39512,721651)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39598,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(39599,721651)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (39630,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(39631,721651)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39639,721651), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39640,721651)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39653,721651), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39654,721651)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39658,721651), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(39659,721651)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39666,721651), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39667,721651)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39671,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39672,721651)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39688,721651), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39689,721651)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39699,721651), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(39700,721651)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39715,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39716,721651)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39719,721651), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39720,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39823,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39824,721651)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39867,721651), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(39868,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39909,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(39910,721651)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39943,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(39944,721651)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(242,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39953,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39954,721651)
GPGPU-Sim uArch: cycles simulated: 761651  inst.: 14861723 (ipc=32.1) sim_rate=38402 (inst/sec) elapsed = 0:0:06:27 / Wed Mar  2 01:17:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40044,721651), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(40045,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40171,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(40172,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40195,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(40196,721651)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40227,721651), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40228,721651)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40336,721651), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(40337,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40383,721651), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(40384,721651)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40401,721651), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40402,721651)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40445,721651), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(40446,721651)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40622,721651), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40623,721651)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40629,721651), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(40630,721651)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40659,721651), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(40660,721651)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40664,721651), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(40665,721651)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40739,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40745,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40788,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40801,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40835,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40935,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40981,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41004,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41071,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41128,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41133,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41140,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41179,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (41215,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (41218,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41247,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41259,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41328,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41423,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (41495,721651), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 763151  inst.: 14940938 (ipc=32.9) sim_rate=38507 (inst/sec) elapsed = 0:0:06:28 / Wed Mar  2 01:18:00 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (41514,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41548,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41556,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41570,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41583,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41607,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41711,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41722,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41753,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41759,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41768,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41770,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41772,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (41785,721651), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41849,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (41854,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (41870,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41904,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41918,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41954,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41954,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41976,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41978,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (42024,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (42030,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (42046,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (42046,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42049,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42090,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42097,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (42100,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (42103,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42114,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42125,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42125,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42128,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42133,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (42178,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42185,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42188,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (42204,721651), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42242,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42278,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (42299,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (42341,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42363,721651), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (42434,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42436,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42448,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (42526,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42528,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (42560,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42565,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42600,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (42681,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42716,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (42721,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42752,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42827,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (42851,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42928,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42959,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43010,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (43079,721651), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (43307,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (43309,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (43312,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (43428,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43541,721651), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43859,721651), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 43860
gpu_sim_insn = 1374411
gpu_ipc =      31.3363
gpu_tot_sim_cycle = 765511
gpu_tot_sim_insn = 14950801
gpu_tot_ipc =      19.5305
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1919015
gpu_stall_icnt2sh    = 4688863
gpu_total_sim_rate=38532

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 895825
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 82822, Miss = 68815, Miss_rate = 0.831, Pending_hits = 4722, Reservation_fails = 613122
	L1D_cache_core[1]: Access = 79219, Miss = 66086, Miss_rate = 0.834, Pending_hits = 4537, Reservation_fails = 598975
	L1D_cache_core[2]: Access = 84300, Miss = 70487, Miss_rate = 0.836, Pending_hits = 4669, Reservation_fails = 621069
	L1D_cache_core[3]: Access = 83304, Miss = 69706, Miss_rate = 0.837, Pending_hits = 4663, Reservation_fails = 620389
	L1D_cache_core[4]: Access = 81713, Miss = 68454, Miss_rate = 0.838, Pending_hits = 4552, Reservation_fails = 609923
	L1D_cache_core[5]: Access = 82551, Miss = 69171, Miss_rate = 0.838, Pending_hits = 4600, Reservation_fails = 616075
	L1D_cache_core[6]: Access = 84219, Miss = 70446, Miss_rate = 0.836, Pending_hits = 4762, Reservation_fails = 613646
	L1D_cache_core[7]: Access = 81191, Miss = 67920, Miss_rate = 0.837, Pending_hits = 4613, Reservation_fails = 607134
	L1D_cache_core[8]: Access = 83338, Miss = 70029, Miss_rate = 0.840, Pending_hits = 4660, Reservation_fails = 618871
	L1D_cache_core[9]: Access = 82269, Miss = 68720, Miss_rate = 0.835, Pending_hits = 4649, Reservation_fails = 611893
	L1D_cache_core[10]: Access = 83773, Miss = 69630, Miss_rate = 0.831, Pending_hits = 4729, Reservation_fails = 615404
	L1D_cache_core[11]: Access = 78743, Miss = 65846, Miss_rate = 0.836, Pending_hits = 4441, Reservation_fails = 597350
	L1D_cache_core[12]: Access = 81634, Miss = 67970, Miss_rate = 0.833, Pending_hits = 4598, Reservation_fails = 615512
	L1D_cache_core[13]: Access = 80806, Miss = 67218, Miss_rate = 0.832, Pending_hits = 4642, Reservation_fails = 603611
	L1D_cache_core[14]: Access = 79255, Miss = 65953, Miss_rate = 0.832, Pending_hits = 4599, Reservation_fails = 601106
	L1D_total_cache_accesses = 1229137
	L1D_total_cache_misses = 1026451
	L1D_total_cache_miss_rate = 0.8351
	L1D_total_cache_pending_hits = 69436
	L1D_total_cache_reservation_fails = 9164080
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 126933
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 617446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6699225
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126453
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2464855
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 894875
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2545, 2598, 2706, 2804, 2808, 2522, 2635, 2594, 2688, 2648, 2719, 2904, 2551, 2812, 2384, 2453, 2478, 2400, 2137, 2582, 2344, 2015, 2313, 2567, 2457, 2206, 2083, 2116, 2280, 2771, 2123, 2461, 2492, 2644, 2286, 2267, 2700, 2535, 2093, 2853, 1794, 1814, 1545, 2148, 2097, 2039, 2255, 1910, 
gpgpu_n_tot_thrd_icount = 52586464
gpgpu_n_tot_w_icount = 1643327
gpgpu_n_stall_shd_mem = 10003268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 617446
gpgpu_n_mem_write_global = 412224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1963547
gpgpu_n_store_insn = 677909
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1483470
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9999753
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16641549	W0_Idle:816658	W0_Scoreboard:3111730	W1:413788	W2:192007	W3:123905	W4:88158	W5:71119	W6:60042	W7:51557	W8:47409	W9:44053	W10:38339	W11:35367	W12:31570	W13:26875	W14:24078	W15:20918	W16:17449	W17:15023	W18:13728	W19:12775	W20:11905	W21:11667	W22:14679	W23:12942	W24:13204	W25:11356	W26:10399	W27:7004	W28:3941	W29:2054	W30:883	W31:41	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4939568 {8:617446,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16508160 {40:411974,72:75,136:175,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83972656 {136:617446,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3297792 {8:412224,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 2190 
maxdqlatency = 0 
maxmflatency = 4495 
averagemflatency = 400 
max_icnt2mem_latency = 1738 
max_icnt2sh_latency = 762897 
mrq_lat_table:35702 	2834 	982 	3372 	7287 	6163 	2720 	1592 	1422 	718 	65 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136635 	698079 	191719 	2421 	828 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85130 	30401 	79028 	321921 	236605 	270852 	5686 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42116 	289392 	268290 	17590 	73 	0 	0 	2 	9 	33 	869 	8943 	17506 	43929 	99000 	167947 	73986 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1400 	25 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        30        20        19        30        27        32        39        33        45        25        31        32        32        35        31 
dram[1]:        23        23        41        53        36        20        30        26        36        25        33        22        32        35        32        36 
dram[2]:        31        34        60        34        25        22        33        32        41        32        29        25        33        35        45        51 
dram[3]:        25        21        31        30        34        39        28        28        31        36        33        22        34        35        36        34 
dram[4]:        32        30        28        33        31        30        32        32        44        30        31        28        32        37        34        33 
dram[5]:        34        22        43        28        21        22        28        28        25        23        30        22        32        32        32        32 
maximum service time to same row:
dram[0]:     54980     62691     64892     35406     52929     50345     43276     46758     59346     60278     50547     56550     61250     85368     93772     73023 
dram[1]:     64948     54460     60909     61876    114966     74759     44724     63392     78519     61722     44354     75228     91610     80096     71006     95522 
dram[2]:     62287     33590     63592     51467     41669     47290     55416     47352     63860     34931     86370     43764     52488     84529    142318    147425 
dram[3]:     55759     45986     59216     52248     45538     46259     45179     59885     40318     43921     54154     73028     70307     84363     66194     70575 
dram[4]:     61357     58962     55484     79134     95594     74726     60969     58821    111264     50287     57526     49353    120310     89194     77922     89325 
dram[5]:     77497     66438    104501     88719    128532     44333     62482     40903     56116     50046     53974     42339     62084     79987    142272    132014 
average row accesses per activate:
dram[0]:  3.474490  3.007752  3.146342  3.135803  4.453901  4.312500  3.697561  3.510917  4.376543  4.077348  3.218750  3.252577  4.421568  4.793815  7.206897  5.493671 
dram[1]:  3.467890  3.826291  3.412766  3.521127  3.480000  3.262911  3.460905  3.175573  3.589623  3.358333  3.457143  3.166667  3.911290  4.179487  5.241379  6.116883 
dram[2]:  3.211712  3.177489  3.882653  3.706468  3.689024  3.683333  4.405882  4.403315  3.819588  3.424107  3.013514  2.745020  4.634615  4.224138  7.366667  5.902778 
dram[3]:  3.371179  3.194215  3.421053  3.771277  4.019355  4.386076  4.266667  3.737374  3.679245  3.242678  2.818182  3.228856  4.292036  4.584906  4.936170  5.297619 
dram[4]:  4.314466  4.503311  3.723077  3.802198  3.727811  4.492754  3.679144  4.203822  4.529070  4.754717  3.491620  3.872612  4.448598  4.424528  8.673470  8.404255 
dram[5]:  3.353488  3.408889  3.377193  3.118774  3.233010  3.036866  4.206897  3.916667  3.206751  3.429787  3.183168  2.991453  4.845361  4.348624  7.528302  6.298508 
average row locality = 62861/16718 = 3.760079
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       490       536       554       542       484       483       586       614       546       559       511       524       427       432       416       433 
dram[1]:       526       561       540       524       529       533       634       644       573       587       552       515       449       455       453       468 
dram[2]:       504       521       536       518       470       510       561       597       566       583       544       556       461       453       442       424 
dram[3]:       535       527       537       507       477       511       594       576       581       583       544       517       453       454       461       444 
dram[4]:       495       492       512       506       485       479       548       523       585       574       510       494       441       438       425       394 
dram[5]:       509       532       552       558       504       504       568       578       579       585       523       541       434       439       399       420 
total reads: 49353
bank skew: 644/394 = 1.63
chip skew: 8543/7901 = 1.08
number of total write accesses:
dram[0]:       191       240       220       220       144       138       172       190       163       179       107       107        24        33         2         1 
dram[1]:       230       254       262       226       167       162       207       188       188       219       174       131        36        34         3         3 
dram[2]:       209       213       225       227       135       153       188       200       175       184       125       133        21        37         0         1 
dram[3]:       237       246       243       202       146       182       174       164       199       192       138       132        32        32         3         1 
dram[4]:       191       188       214       186       145       141       140       137       194       182       115       114        35        31         0         1 
dram[5]:       212       235       218       256       162       155       164       174       181       221       120       159        36        35         0         2 
total reads: 13508
min_bank_accesses = 0!
chip skew: 2484/2014 = 1.23
average mf latency per bank:
dram[0]:       2954      2722      2954      3026      3708      3744      3290      2961      3254      3118      6917      6957     14387     14252     21850     20982
dram[1]:       2663      2604      2820      3225      3473      3583      3050      3160      3130      2921      5688      6885     13580     14031     20286     20378
dram[2]:       2883      2811      2986      3057      3953      3627      3320      3107      3227      3168      6417      6703     13568     14360     20294     21927
dram[3]:       2725      2659      2955      3255      3690      3377      3246      3356      2896      2859      6138      6580     13333     13917     19668     21029
dram[4]:       4099      3180      4129      3276      5078      3874      4841      3756      4066      3140     41566      7494     18879     15008     29561     23618
dram[5]:       2842      2761      2855      2879      3423      3607      3142      3336      2862      2892      6569      6368     13648     14387     22226     22024
maximum mf latency per bank:
dram[0]:       2322      3262      2613      2811      2270      2820      2612      2329      3072      3660      2367      3608      2702      2863      2445      3063
dram[1]:       1054      1091      1205      1062      1186      1203      1349      1266      1016      1076       992       978      1123      1136      1124      1233
dram[2]:       2282      2541      2414      2302      2709      2861      2853      2780      2698      3315      2631      2674      2554      2681      2150      2379
dram[3]:       1369      1129      1575      1085      1201      1198      2421      1282      2623      1055      1189      1308      1274      1356      1176      1070
dram[4]:       3713      2829      4495      2578      2965      2750      2921      2718      2651      2897      3772      3033      4123      3002      3611      3463
dram[5]:       2122      2005      1307      1165      1015      1201      2506      2003      2116      1565      1529      1113      1764      1312      1709      1681

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010469 n_nop=929667 n_act=2727 n_pre=2711 n_req=10268 n_rd=65096 n_write=10268 bw_util=0
n_activity=273904 dram_eff=0
bk0: 3920a 979145i bk1: 4288a 971762i bk2: 4432a 973600i bk3: 4336a 973942i bk4: 3872a 981244i bk5: 3864a 978477i bk6: 4688a 973615i bk7: 4912a 972888i bk8: 4368a 970581i bk9: 4472a 971226i bk10: 4088a 979642i bk11: 4192a 975087i bk12: 3416a 984825i bk13: 3456a 981240i bk14: 3328a 989520i bk15: 3464a 988560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.526386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010469 n_nop=924071 n_act=3068 n_pre=3052 n_req=11027 n_rd=68344 n_write=11934 bw_util=0
n_activity=292408 dram_eff=0
bk0: 4208a 979716i bk1: 4488a 976319i bk2: 4320a 973820i bk3: 4192a 975610i bk4: 4232a 978677i bk5: 4264a 978540i bk6: 5072a 971462i bk7: 5152a 968487i bk8: 4584a 976996i bk9: 4696a 973184i bk10: 4416a 977711i bk11: 4120a 977265i bk12: 3592a 989098i bk13: 3640a 987996i bk14: 3624a 991117i bk15: 3744a 989591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.325685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010469 n_nop=928315 n_act=2788 n_pre=2772 n_req=10472 n_rd=65968 n_write=10626 bw_util=0
n_activity=275217 dram_eff=0
bk0: 4032a 977498i bk1: 4168a 975176i bk2: 4288a 974077i bk3: 4144a 973763i bk4: 3760a 983379i bk5: 4080a 976994i bk6: 4488a 969519i bk7: 4776a 967507i bk8: 4528a 973771i bk9: 4664a 972698i bk10: 4352a 973882i bk11: 4448a 972699i bk12: 3688a 984262i bk13: 3624a 979697i bk14: 3536a 990293i bk15: 3392a 989633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.534576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010469 n_nop=927085 n_act=2869 n_pre=2853 n_req=10624 n_rd=66408 n_write=11254 bw_util=0
n_activity=281181 dram_eff=0
bk0: 4280a 975226i bk1: 4216a 974997i bk2: 4296a 972127i bk3: 4056a 977186i bk4: 3816a 984004i bk5: 4088a 978853i bk6: 4752a 971590i bk7: 4608a 970680i bk8: 4648a 973576i bk9: 4664a 976080i bk10: 4352a 979841i bk11: 4136a 978516i bk12: 3624a 987689i bk13: 3632a 985651i bk14: 3688a 989421i bk15: 3552a 990682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.365217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010469 n_nop=932789 n_act=2314 n_pre=2298 n_req=9915 n_rd=63208 n_write=9860 bw_util=0
n_activity=261954 dram_eff=0
bk0: 3960a 978752i bk1: 3936a 976754i bk2: 4096a 973442i bk3: 4048a 974796i bk4: 3880a 981440i bk5: 3832a 980019i bk6: 4384a 974672i bk7: 4184a 974285i bk8: 4680a 971647i bk9: 4592a 969842i bk10: 4080a 975698i bk11: 3952a 978297i bk12: 3528a 982774i bk13: 3504a 980645i bk14: 3400a 989871i bk15: 3152a 989978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.522906
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010469 n_nop=927515 n_act=2952 n_pre=2936 n_req=10555 n_rd=65800 n_write=11266 bw_util=0
n_activity=278357 dram_eff=0
bk0: 4072a 973835i bk1: 4256a 972824i bk2: 4416a 974209i bk3: 4464a 969172i bk4: 4032a 977106i bk5: 4032a 978074i bk6: 4544a 971430i bk7: 4624a 969352i bk8: 4632a 974938i bk9: 4680a 972055i bk10: 4184a 981840i bk11: 4328a 976329i bk12: 3472a 988602i bk13: 3512a 986704i bk14: 3192a 992220i bk15: 3360a 990000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.417922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81636, Miss = 4014, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 3704
L2_cache_bank[1]: Access = 82304, Miss = 4123, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 8288
L2_cache_bank[2]: Access = 81986, Miss = 4256, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 131
L2_cache_bank[3]: Access = 83112, Miss = 4287, Miss_rate = 0.052, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[4]: Access = 81818, Miss = 4084, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 2362
L2_cache_bank[5]: Access = 82737, Miss = 4162, Miss_rate = 0.050, Pending_hits = 25, Reservation_fails = 8028
L2_cache_bank[6]: Access = 82421, Miss = 4182, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[7]: Access = 82777, Miss = 4119, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[8]: Access = 122133, Miss = 4001, Miss_rate = 0.033, Pending_hits = 13, Reservation_fails = 4476
L2_cache_bank[9]: Access = 83260, Miss = 3900, Miss_rate = 0.047, Pending_hits = 17, Reservation_fails = 6704
L2_cache_bank[10]: Access = 82190, Miss = 4068, Miss_rate = 0.049, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[11]: Access = 83371, Miss = 4157, Miss_rate = 0.050, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 1029745
L2_total_cache_misses = 49353
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 218
L2_total_cache_reservation_fails = 33698
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33299
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6970
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3499799
icnt_total_pkts_simt_to_mem=1442569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.1872
	minimum = 6
	maximum = 1265
Network latency average = 31.7665
	minimum = 6
	maximum = 1265
Slowest packet = 1965718
Flit latency average = 20.2477
	minimum = 6
	maximum = 1264
Slowest flit = 4670662
Fragmentation average = 0.0663059
	minimum = 0
	maximum = 1257
Injected packet rate average = 0.0830099
	minimum = 0.0694482 (at node 13)
	maximum = 0.103511 (at node 23)
Accepted packet rate average = 0.0830099
	minimum = 0.0694482 (at node 13)
	maximum = 0.103511 (at node 23)
Injected flit rate average = 0.237876
	minimum = 0.0760146 (at node 13)
	maximum = 0.44642 (at node 23)
Accepted flit rate average= 0.237876
	minimum = 0.0981988 (at node 25)
	maximum = 0.365983 (at node 5)
Injected packet length average = 2.86563
Accepted packet length average = 2.86563
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.273 (7 samples)
	minimum = 6 (7 samples)
	maximum = 563 (7 samples)
Network latency average = 24.3815 (7 samples)
	minimum = 6 (7 samples)
	maximum = 542.286 (7 samples)
Flit latency average = 17.959 (7 samples)
	minimum = 6 (7 samples)
	maximum = 541.286 (7 samples)
Fragmentation average = 0.0422016 (7 samples)
	minimum = 0 (7 samples)
	maximum = 371.143 (7 samples)
Injected packet rate average = 0.0572914 (7 samples)
	minimum = 0.0436187 (7 samples)
	maximum = 0.107771 (7 samples)
Accepted packet rate average = 0.0572914 (7 samples)
	minimum = 0.0436187 (7 samples)
	maximum = 0.107771 (7 samples)
Injected flit rate average = 0.139363 (7 samples)
	minimum = 0.0590699 (7 samples)
	maximum = 0.270234 (7 samples)
Accepted flit rate average = 0.139363 (7 samples)
	minimum = 0.0783457 (7 samples)
	maximum = 0.236143 (7 samples)
Injected packet size average = 2.43252 (7 samples)
Accepted packet size average = 2.43252 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 28 sec (388 sec)
gpgpu_simulation_rate = 38532 (inst/sec)
gpgpu_simulation_rate = 1972 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,765511)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,765511)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,765511)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,765511)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,765511)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,765511)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,765511)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(8,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(10,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(88,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (405,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(406,765511)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (493,765511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(494,765511)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(10,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 766011  inst.: 15218158 (ipc=534.7) sim_rate=39121 (inst/sec) elapsed = 0:0:06:29 / Wed Mar  2 01:18:01 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (509,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(510,765511)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (515,765511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(516,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (518,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(519,765511)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (523,765511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(524,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (537,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(538,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (549,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (549,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(550,765511)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(550,765511)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (550,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(551,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (551,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(552,765511)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (567,765511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(568,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (590,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(591,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (591,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(592,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (594,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(595,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (596,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(597,765511)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (621,765511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(622,765511)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (626,765511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(627,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (644,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(645,765511)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (648,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (648,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(649,765511)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(649,765511)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (649,765511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(650,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (660,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(661,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (668,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(669,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (670,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(671,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (683,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(684,765511)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (687,765511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(688,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (712,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(713,765511)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (714,765511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(715,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (718,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(719,765511)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(117,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (733,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(734,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (738,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(739,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (749,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(750,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (756,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(757,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (769,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(770,765511)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (774,765511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(775,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (776,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (776,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (776,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(777,765511)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(777,765511)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(777,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (778,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(779,765511)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (779,765511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(780,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (787,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(788,765511)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (805,765511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(806,765511)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (811,765511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(812,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (813,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(814,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (816,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(817,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (820,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(821,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (832,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(833,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (846,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(847,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (868,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(869,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (876,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(877,765511)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (887,765511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(888,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (889,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(890,765511)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (890,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(891,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (892,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(893,765511)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (893,765511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(894,765511)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (896,765511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(897,765511)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(139,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (899,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(900,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (914,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(915,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (918,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (918,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(919,765511)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(919,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (928,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(929,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (937,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(938,765511)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (951,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(952,765511)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (954,765511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(955,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (959,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(960,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (968,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(969,765511)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (972,765511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(973,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (982,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(983,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (987,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(988,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (989,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(990,765511)
GPGPU-Sim uArch: cycles simulated: 766511  inst.: 15465220 (ipc=514.4) sim_rate=39654 (inst/sec) elapsed = 0:0:06:30 / Wed Mar  2 01:18:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1016,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1017,765511)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1023,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1023,765511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1024,765511)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1024,765511)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1024,765511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1025,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1040,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1041,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1049,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1050,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1055,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1055,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1056,765511)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1056,765511)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1056,765511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1057,765511)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1071,765511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1072,765511)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(160,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1077,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1078,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1083,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1083,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1084,765511)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1084,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1103,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1104,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1107,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1108,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1117,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1118,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1119,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1120,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1124,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1125,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1127,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1128,765511)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1139,765511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1140,765511)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1147,765511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1148,765511)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1149,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1150,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1159,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1160,765511)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1161,765511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1162,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1176,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1177,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1181,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1182,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1185,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1186,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1192,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1193,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1193,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1194,765511)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1200,765511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1201,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1210,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1211,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1213,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1214,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1225,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1226,765511)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1230,765511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1231,765511)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1243,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1244,765511)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(193,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1249,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1250,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1253,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1254,765511)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1266,765511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1267,765511)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1267,765511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1268,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1270,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1271,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1272,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1273,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1274,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1275,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1281,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1282,765511)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1285,765511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1286,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1288,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1289,765511)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1294,765511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1295,765511)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1300,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1301,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1305,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1306,765511)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1312,765511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1313,765511)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1320,765511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1321,765511)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1334,765511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1335,765511)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1339,765511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1340,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1343,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1344,765511)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1349,765511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1350,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1358,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1359,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1359,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1361,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1362,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1371,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1372,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1380,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1381,765511)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1391,765511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1392,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1396,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1397,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1402,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1403,765511)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1408,765511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1409,765511)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(191,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1415,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1416,765511)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1418,765511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1419,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1425,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1426,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1430,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1431,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1440,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1441,765511)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1443,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1444,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1453,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1454,765511)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1456,765511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1457,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1458,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1459,765511)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1462,765511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1463,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1466,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1467,765511)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1468,765511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1469,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1474,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1474,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1475,765511)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1475,765511)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1498,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1498,765511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1499,765511)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1499,765511)
GPGPU-Sim uArch: cycles simulated: 767011  inst.: 15743399 (ipc=528.4) sim_rate=40264 (inst/sec) elapsed = 0:0:06:31 / Wed Mar  2 01:18:03 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1503,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1504,765511)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1511,765511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1512,765511)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1516,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1517,765511)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1522,765511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1523,765511)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1525,765511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1526,765511)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1529,765511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1530,765511)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1530,765511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1531,765511)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1548,765511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1549,765511)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1557,765511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1558,765511)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(209,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1578,765511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1579,765511)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1588,765511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1589,765511)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1589,765511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1590,765511)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1597,765511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1598,765511)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1599,765511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1600,765511)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1600,765511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1601,765511)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1606,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1609,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1610,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1610,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1613,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1622,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1627,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1628,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1631,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1644,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1653,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1657,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1659,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1670,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1673,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1674,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1676,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1682,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1683,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1686,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1687,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1701,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1707,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1717,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1719,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1720,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1723,765511), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1723,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1725,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1726,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1732,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1737,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1744,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1757,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1761,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1763,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1767,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1772,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1776,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1787,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1794,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1795,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1809,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1811,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1813,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1818,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1833,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1847,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1853,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1858,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1859,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1870,765511), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1881,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1884,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1895,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1910,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1911,765511), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1912,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1920,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2031,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2038,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2055,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2059,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2084,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2095,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2110,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2122,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2125,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2129,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2276,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2299,765511), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2359,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2392,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2402,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2409,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2423,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2516,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2643,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2650,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2715,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2813,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2834,765511), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2917,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2938,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2991,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3041,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3117,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (3121,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3125,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3127,765511), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3128
gpu_sim_insn = 924355
gpu_ipc =     295.5099
gpu_tot_sim_cycle = 768639
gpu_tot_sim_insn = 15875156
gpu_tot_ipc =      20.6536
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1919015
gpu_stall_icnt2sh    = 4688925
gpu_total_sim_rate=40601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 917831
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 83078, Miss = 68910, Miss_rate = 0.829, Pending_hits = 4830, Reservation_fails = 613122
	L1D_cache_core[1]: Access = 79427, Miss = 66159, Miss_rate = 0.833, Pending_hits = 4645, Reservation_fails = 598975
	L1D_cache_core[2]: Access = 84528, Miss = 70574, Miss_rate = 0.835, Pending_hits = 4759, Reservation_fails = 621069
	L1D_cache_core[3]: Access = 83542, Miss = 69791, Miss_rate = 0.835, Pending_hits = 4777, Reservation_fails = 620389
	L1D_cache_core[4]: Access = 81897, Miss = 68519, Miss_rate = 0.837, Pending_hits = 4636, Reservation_fails = 609923
	L1D_cache_core[5]: Access = 82755, Miss = 69245, Miss_rate = 0.837, Pending_hits = 4696, Reservation_fails = 616075
	L1D_cache_core[6]: Access = 84409, Miss = 70504, Miss_rate = 0.835, Pending_hits = 4876, Reservation_fails = 613646
	L1D_cache_core[7]: Access = 81407, Miss = 67988, Miss_rate = 0.835, Pending_hits = 4729, Reservation_fails = 607134
	L1D_cache_core[8]: Access = 83582, Miss = 70125, Miss_rate = 0.839, Pending_hits = 4762, Reservation_fails = 618871
	L1D_cache_core[9]: Access = 82495, Miss = 68797, Miss_rate = 0.834, Pending_hits = 4763, Reservation_fails = 611893
	L1D_cache_core[10]: Access = 84003, Miss = 69716, Miss_rate = 0.830, Pending_hits = 4825, Reservation_fails = 615404
	L1D_cache_core[11]: Access = 78949, Miss = 65916, Miss_rate = 0.835, Pending_hits = 4555, Reservation_fails = 597350
	L1D_cache_core[12]: Access = 81834, Miss = 68054, Miss_rate = 0.832, Pending_hits = 4676, Reservation_fails = 615512
	L1D_cache_core[13]: Access = 81109, Miss = 67345, Miss_rate = 0.830, Pending_hits = 4733, Reservation_fails = 603611
	L1D_cache_core[14]: Access = 79469, Miss = 66022, Miss_rate = 0.831, Pending_hits = 4713, Reservation_fails = 601106
	L1D_total_cache_accesses = 1232484
	L1D_total_cache_misses = 1027665
	L1D_total_cache_miss_rate = 0.8338
	L1D_total_cache_pending_hits = 70975
	L1D_total_cache_reservation_fails = 9164080
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 131295
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6699225
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130815
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2464855
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 916881
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2620, 2673, 2781, 2879, 2883, 2597, 2710, 2669, 2763, 2723, 2794, 2979, 2626, 2887, 2459, 2528, 2493, 2415, 2152, 2597, 2359, 2126, 2328, 2689, 2472, 2221, 2098, 2205, 2295, 2786, 2138, 2476, 2567, 2719, 2361, 2342, 2775, 2610, 2168, 2928, 1809, 1829, 1645, 2163, 2230, 2054, 2270, 2043, 
gpgpu_n_tot_thrd_icount = 53767520
gpgpu_n_tot_w_icount = 1680235
gpgpu_n_stall_shd_mem = 10003391
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618555
gpgpu_n_mem_write_global = 412403
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2030236
gpgpu_n_store_insn = 678116
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1614850
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9999876
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16642327	W0_Idle:824836	W0_Scoreboard:3147792	W1:419140	W2:192709	W3:124039	W4:88158	W5:71119	W6:60042	W7:51557	W8:47409	W9:44053	W10:38339	W11:35367	W12:31570	W13:26875	W14:24078	W15:20918	W16:17449	W17:15023	W18:13728	W19:12775	W20:11905	W21:11667	W22:14679	W23:12942	W24:13204	W25:11356	W26:10399	W27:7004	W28:3941	W29:2054	W30:883	W31:41	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4948440 {8:618555,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16515320 {40:412153,72:75,136:175,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84123480 {136:618555,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299224 {8:412403,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 2190 
maxdqlatency = 0 
maxmflatency = 4495 
averagemflatency = 400 
max_icnt2mem_latency = 1738 
max_icnt2sh_latency = 767431 
mrq_lat_table:35775 	2834 	983 	3378 	7296 	6180 	2748 	1626 	1441 	718 	65 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	137749 	698228 	191744 	2421 	828 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	86413 	30406 	79028 	321921 	236605 	270852 	5686 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42911 	289700 	268296 	17590 	73 	0 	0 	2 	9 	33 	869 	8943 	17506 	43929 	99000 	167947 	74165 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	1400 	25 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        30        20        19        30        27        32        39        33        45        25        31        32        32        35        31 
dram[1]:        23        23        41        53        36        20        30        26        36        25        33        22        32        35        32        36 
dram[2]:        31        34        60        34        25        22        33        32        41        32        29        25        33        35        45        51 
dram[3]:        25        21        31        30        34        39        28        28        31        36        33        22        34        35        36        34 
dram[4]:        32        30        28        33        31        30        32        32        44        30        31        28        32        37        34        33 
dram[5]:        34        22        43        28        21        22        28        28        25        23        30        22        32        32        32        32 
maximum service time to same row:
dram[0]:     54980     62691     64892     35406     52929     50345     43276     46758     59346     60278     50547     56550     61250     85368     93772     73023 
dram[1]:     64948     54460     60909     61876    114966     74759     44724     63392     78519     61722     44354     75228     91610     80096     71006     95522 
dram[2]:     62287     33590     63592     51467     41669     47290     55416     47352     63860     34931     86370     43764     52488     84529    142318    147425 
dram[3]:     55759     45986     59216     52248     45538     46259     45179     59885     40318     43921     54154     73028     70307     84363     66194     70575 
dram[4]:     61357     58962     55484     79134     95594     74726     60969     58821    111264     50287     57526     49353    120310     89194     77922     89325 
dram[5]:     77497     66438    104501     88719    128532     44333     62482     40903     56116     50046     53974     42339     62084     79987    142272    132014 
average row accesses per activate:
dram[0]:  3.474490  3.007752  3.146342  3.127049  4.453901  4.267123  3.658654  3.489177  4.376543  4.065934  3.248705  3.262626  4.398058  4.755102  7.206897  5.437500 
dram[1]:  3.467890  3.826291  3.412766  3.521127  3.480000  3.252337  3.450820  3.167300  3.582160  3.352697  3.473934  3.163461  3.911290  4.152543  5.241379  6.116883 
dram[2]:  3.211712  3.168103  3.887755  3.711443  3.689024  3.683333  4.385965  4.384615  3.805128  3.413333  3.035874  2.765873  4.634615  4.196581  7.366667  5.835617 
dram[3]:  3.371179  3.194215  3.421053  3.757895  4.019355  4.386076  4.248619  3.710000  3.666667  3.242678  2.852459  3.272277  4.263158  4.584906  4.936170  5.297619 
dram[4]:  4.314466  4.503311  3.714286  3.807692  3.727811  4.492754  3.679144  4.203822  4.529070  4.754717  3.491803  3.936709  4.448598  4.424528  8.673470  8.404255 
dram[5]:  3.331797  3.408889  3.366812  3.110687  3.233010  3.036866  4.188571  3.916667  3.197479  3.419492  3.231527  3.034188  4.845361  4.348624  7.528302  6.298508 
average row locality = 63048/16779 = 3.757554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       490       536       554       542       484       485       589       616       546       560       520       539       429       433       416       434 
dram[1]:       526       561       540       524       529       534       635       645       575       589       559       527       449       456       453       468 
dram[2]:       504       522       536       518       470       510       562       598       567       584       552       564       461       454       442       425 
dram[3]:       535       527       537       508       477       511       595       578       582       583       558       529       454       454       461       444 
dram[4]:       495       492       513       506       485       479       548       523       585       574       524       508       441       438       425       394 
dram[5]:       510       532       552       558       504       504       569       578       580       586       536       551       434       439       399       420 
total reads: 49527
bank skew: 645/394 = 1.64
chip skew: 8570/7930 = 1.08
number of total write accesses:
dram[0]:       191       240       220       221       144       138       172       190       163       180       107       107        24        33         2         1 
dram[1]:       230       254       262       226       167       162       207       188       188       219       174       131        36        34         3         3 
dram[2]:       209       213       226       228       135       153       188       200       175       184       125       133        21        37         0         1 
dram[3]:       237       246       243       206       146       182       174       164       199       192       138       132        32        32         3         1 
dram[4]:       191       188       215       187       145       141       140       137       194       182       115       114        35        31         0         1 
dram[5]:       213       235       219       257       162       155       164       174       181       221       120       159        36        35         0         2 
total reads: 13521
min_bank_accesses = 0!
chip skew: 2484/2016 = 1.23
average mf latency per bank:
dram[0]:       2954      2722      2954      3022      3708      3734      3279      2954      3255      3111      6827      6809     14339     14234     21861     20942
dram[1]:       2664      2604      2820      3225      3473      3578      3047      3157      3123      2915      5641      6772     13591     14014     20294     20387
dram[2]:       2884      2808      2983      3053      3953      3627      3316      3104      3223      3165      6349      6637     13582     14343     20301     21887
dram[3]:       2725      2659      2955      3233      3690      3377      3242      3348      2894      2859      6026      6474     13320     13929     19674     21038
dram[4]:       4099      3181      4118      3271      5078      3874      4841      3756      4066      3140     40666      7340     18893     15022     29566     23626
dram[5]:       2834      2762      2852      2876      3423      3607      3138      3336      2859      2890      6451      6292     13661     14398     22237     22033
maximum mf latency per bank:
dram[0]:       2322      3262      2613      2811      2270      2820      2612      2329      3072      3660      2367      3608      2702      2863      2445      3063
dram[1]:       1054      1091      1205      1062      1186      1203      1349      1266      1016      1076       992       978      1123      1136      1124      1233
dram[2]:       2282      2541      2414      2302      2709      2861      2853      2780      2698      3315      2631      2674      2554      2681      2150      2379
dram[3]:       1369      1129      1575      1085      1201      1198      2421      1282      2623      1055      1189      1308      1274      1356      1176      1070
dram[4]:       3713      2829      4495      2578      2965      2750      2921      2718      2651      2897      3772      3033      4123      3002      3611      3463
dram[5]:       2122      2005      1307      1165      1015      1201      2506      2003      2116      1565      1529      1113      1764      1312      1709      1681

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014597 n_nop=933463 n_act=2744 n_pre=2728 n_req=10306 n_rd=65384 n_write=10278 bw_util=0
n_activity=275111 dram_eff=0
bk0: 3920a 983270i bk1: 4288a 975892i bk2: 4432a 977732i bk3: 4336a 977640i bk4: 3872a 985378i bk5: 3880a 982517i bk6: 4712a 977602i bk7: 4928a 976921i bk8: 4368a 974708i bk9: 4480a 975301i bk10: 4160a 983534i bk11: 4312a 978576i bk12: 3432a 988831i bk13: 3464a 985314i bk14: 3328a 993644i bk15: 3472a 992639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.526823
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014597 n_nop=927961 n_act=3079 n_pre=3063 n_req=11054 n_rd=68560 n_write=11934 bw_util=0
n_activity=293235 dram_eff=0
bk0: 4208a 983844i bk1: 4488a 980448i bk2: 4320a 977949i bk3: 4192a 979740i bk4: 4232a 982807i bk5: 4272a 982623i bk6: 5080a 975544i bk7: 5160a 972569i bk8: 4600a 981002i bk9: 4712a 977160i bk10: 4472a 981625i bk11: 4216a 980750i bk12: 3592a 993218i bk13: 3648a 992049i bk14: 3624a 995244i bk15: 3744a 993718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.327379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014597 n_nop=932225 n_act=2797 n_pre=2781 n_req=10497 n_rd=66152 n_write=10642 bw_util=0
n_activity=275976 dram_eff=0
bk0: 4032a 981624i bk1: 4176a 979256i bk2: 4288a 977811i bk3: 4144a 977486i bk4: 3760a 987507i bk5: 4080a 981123i bk6: 4496a 973602i bk7: 4784a 971582i bk8: 4536a 977850i bk9: 4672a 976780i bk10: 4416a 977799i bk11: 4512a 976485i bk12: 3688a 988389i bk13: 3632a 983777i bk14: 3536a 994420i bk15: 3400a 993714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.534195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014597 n_nop=930905 n_act=2879 n_pre=2863 n_req=10660 n_rd=66664 n_write=11286 bw_util=0
n_activity=282129 dram_eff=0
bk0: 4280a 979354i bk1: 4216a 979127i bk2: 4296a 976259i bk3: 4064a 980563i bk4: 3816a 988132i bk5: 4088a 982983i bk6: 4760a 975675i bk7: 4624a 974700i bk8: 4656a 977596i bk9: 4664a 980206i bk10: 4464a 983576i bk11: 4232a 982036i bk12: 3632a 991695i bk13: 3632a 989775i bk14: 3688a 993546i bk15: 3552a 994808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.369957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014597 n_nop=936657 n_act=2320 n_pre=2304 n_req=9946 n_rd=63440 n_write=9876 bw_util=0
n_activity=262786 dram_eff=0
bk0: 3960a 982881i bk1: 3936a 980883i bk2: 4104a 976878i bk3: 4048a 978252i bk4: 3880a 985567i bk5: 3832a 984146i bk6: 4384a 978799i bk7: 4184a 978414i bk8: 4680a 975778i bk9: 4592a 973974i bk10: 4192a 979392i bk11: 4064a 981774i bk12: 3528a 986898i bk13: 3504a 984770i bk14: 3400a 993998i bk15: 3152a 994107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.524105
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014597 n_nop=931387 n_act=2960 n_pre=2944 n_req=10585 n_rd=66016 n_write=11290 bw_util=0
n_activity=279139 dram_eff=0
bk0: 4080a 977877i bk1: 4256a 976952i bk2: 4416a 977881i bk3: 4464a 972667i bk4: 4032a 981232i bk5: 4032a 982200i bk6: 4552a 975503i bk7: 4624a 973476i bk8: 4640a 978995i bk9: 4688a 976098i bk10: 4288a 985632i bk11: 4408a 979877i bk12: 3472a 992731i bk13: 3512a 990835i bk14: 3192a 996351i bk15: 3360a 994131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.4209

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81752, Miss = 4028, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 3704
L2_cache_bank[1]: Access = 82412, Miss = 4145, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 8288
L2_cache_bank[2]: Access = 82084, Miss = 4266, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 131
L2_cache_bank[3]: Access = 83223, Miss = 4304, Miss_rate = 0.052, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[4]: Access = 81918, Miss = 4094, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 2362
L2_cache_bank[5]: Access = 82850, Miss = 4175, Miss_rate = 0.050, Pending_hits = 25, Reservation_fails = 8028
L2_cache_bank[6]: Access = 82526, Miss = 4199, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[7]: Access = 82881, Miss = 4134, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[8]: Access = 122235, Miss = 4016, Miss_rate = 0.033, Pending_hits = 13, Reservation_fails = 4476
L2_cache_bank[9]: Access = 83364, Miss = 3914, Miss_rate = 0.047, Pending_hits = 17, Reservation_fails = 6704
L2_cache_bank[10]: Access = 82311, Miss = 4084, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[11]: Access = 83477, Miss = 4168, Miss_rate = 0.050, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 1031033
L2_total_cache_misses = 49527
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 218
L2_total_cache_reservation_fails = 33698
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33299
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405254
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6971
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.296
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3505523
icnt_total_pkts_simt_to_mem=1444036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.22943
	minimum = 6
	maximum = 36
Network latency average = 8.95419
	minimum = 6
	maximum = 32
Slowest packet = 2059996
Flit latency average = 7.581
	minimum = 6
	maximum = 29
Slowest flit = 4945021
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0305011
	minimum = 0.0195013 (at node 6)
	maximum = 0.0434783 (at node 13)
Accepted packet rate average = 0.0305011
	minimum = 0.0195013 (at node 6)
	maximum = 0.0434783 (at node 13)
Injected flit rate average = 0.0851449
	minimum = 0.0214194 (at node 6)
	maximum = 0.175512 (at node 25)
Accepted flit rate average= 0.0851449
	minimum = 0.0345269 (at node 17)
	maximum = 0.189258 (at node 13)
Injected packet length average = 2.79154
Accepted packet length average = 2.79154
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.6425 (8 samples)
	minimum = 6 (8 samples)
	maximum = 497.125 (8 samples)
Network latency average = 22.4531 (8 samples)
	minimum = 6 (8 samples)
	maximum = 478.5 (8 samples)
Flit latency average = 16.6618 (8 samples)
	minimum = 6 (8 samples)
	maximum = 477.25 (8 samples)
Fragmentation average = 0.0369264 (8 samples)
	minimum = 0 (8 samples)
	maximum = 324.75 (8 samples)
Injected packet rate average = 0.0539426 (8 samples)
	minimum = 0.040604 (8 samples)
	maximum = 0.0997348 (8 samples)
Accepted packet rate average = 0.0539426 (8 samples)
	minimum = 0.040604 (8 samples)
	maximum = 0.0997348 (8 samples)
Injected flit rate average = 0.132585 (8 samples)
	minimum = 0.0543636 (8 samples)
	maximum = 0.258394 (8 samples)
Accepted flit rate average = 0.132585 (8 samples)
	minimum = 0.0728684 (8 samples)
	maximum = 0.230283 (8 samples)
Injected packet size average = 2.4579 (8 samples)
Accepted packet size average = 2.4579 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 31 sec (391 sec)
gpgpu_simulation_rate = 40601 (inst/sec)
gpgpu_simulation_rate = 1965 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,768639)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,768639)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,768639)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,768639)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,768639)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,768639)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,768639)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(34,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(29,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(59,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (371,768639), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(372,768639)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,768639), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,768639)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,768639), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (378,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,768639), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,768639)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(379,768639)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,768639)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (379,768639), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(380,768639)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (384,768639), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(385,768639)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (385,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (385,768639), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(386,768639)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(386,768639)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (389,768639), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(390,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (390,768639), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(391,768639)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,768639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,768639)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (394,768639), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(395,768639)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (397,768639), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(398,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (400,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (400,768639), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,768639)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(401,768639)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(401,768639)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(32,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (405,768639), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(406,768639)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (411,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (411,768639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(412,768639)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(412,768639)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (416,768639), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(417,768639)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (417,768639), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(418,768639)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (418,768639), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(419,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (423,768639), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,768639)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(424,768639)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (428,768639), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(429,768639)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (432,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (432,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (432,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (432,768639), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(433,768639)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(433,768639)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(434,768639)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (434,768639), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(435,768639)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(435,768639)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (437,768639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(438,768639)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (439,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (439,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (439,768639), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(440,768639)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(441,768639)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(442,768639)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,768639), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (450,768639), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(451,768639)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (454,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (454,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (454,768639), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(455,768639)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(456,768639)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(457,768639)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (457,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (457,768639), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(458,768639)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (458,768639), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(459,768639)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(459,768639)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (461,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (461,768639), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(462,768639)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(463,768639)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (464,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (464,768639), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(465,768639)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (465,768639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(466,768639)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,768639)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,768639), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,768639)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (476,768639), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(477,768639)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (479,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (479,768639), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(480,768639)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(481,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (481,768639), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(482,768639)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (482,768639), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(483,768639)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (483,768639), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(484,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (484,768639), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(485,768639)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (487,768639), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(488,768639)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (489,768639), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(490,768639)
GPGPU-Sim uArch: cycles simulated: 769139  inst.: 16236692 (ipc=723.1) sim_rate=41420 (inst/sec) elapsed = 0:0:06:32 / Wed Mar  2 01:18:04 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(119,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,768639), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,768639)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (549,768639), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(550,768639)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (568,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (568,768639), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(569,768639)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (569,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (569,768639), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(570,768639)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(570,768639)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(571,768639)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (571,768639), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(572,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (573,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (573,768639), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(574,768639)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (574,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (574,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (574,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (574,768639), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(575,768639)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(575,768639)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(575,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (575,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (575,768639), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(576,768639)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(576,768639)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(576,768639)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (576,768639), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(577,768639)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(577,768639)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (577,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (577,768639), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(578,768639)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(579,768639)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (579,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (579,768639), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(580,768639)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(581,768639)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (581,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (581,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (581,768639), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(582,768639)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(582,768639)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(583,768639)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (586,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (586,768639), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(587,768639)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(588,768639)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (592,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (592,768639), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(593,768639)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,768639)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (596,768639), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(597,768639)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (611,768639), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(612,768639)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (615,768639), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(616,768639)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(156,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (729,768639), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(730,768639)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (763,768639), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(764,768639)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (765,768639), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(766,768639)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(177,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (769,768639), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(770,768639)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (779,768639), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(780,768639)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (784,768639), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(785,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (785,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (785,768639), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(786,768639)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(786,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (789,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (789,768639), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(790,768639)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(790,768639)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (791,768639), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(792,768639)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (797,768639), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(798,768639)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (805,768639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(806,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (817,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (817,768639), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(818,768639)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(818,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (819,768639), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(820,768639)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (821,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (821,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (821,768639), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(822,768639)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(822,768639)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(823,768639)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (829,768639), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(830,768639)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (830,768639), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(831,768639)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (831,768639), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(832,768639)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (836,768639), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,768639)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(837,768639)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (841,768639), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(842,768639)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (844,768639), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(845,768639)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (850,768639), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(851,768639)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (860,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,768639), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(861,768639)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(862,768639)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (866,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (866,768639), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(867,768639)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(868,768639)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (882,768639), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(883,768639)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (887,768639), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(888,768639)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (890,768639), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(891,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (891,768639), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(892,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (893,768639), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(894,768639)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (895,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (895,768639), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(896,768639)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(897,768639)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (897,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (897,768639), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(898,768639)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(899,768639)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (900,768639), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(901,768639)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(205,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (908,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (908,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (908,768639), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(909,768639)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(910,768639)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(911,768639)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (911,768639), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(912,768639)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (914,768639), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(915,768639)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (922,768639), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(923,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (923,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (923,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (923,768639), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(924,768639)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(924,768639)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(924,768639)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (924,768639), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(925,768639)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (927,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (927,768639), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(928,768639)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (928,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (928,768639), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(929,768639)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(929,768639)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(930,768639)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (937,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (937,768639), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(938,768639)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(938,768639)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (942,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (942,768639), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(943,768639)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(944,768639)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (944,768639), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(945,768639)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (946,768639), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(947,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (948,768639), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(949,768639)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (950,768639), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(951,768639)
GPGPU-Sim uArch: cycles simulated: 769639  inst.: 16608852 (ipc=733.7) sim_rate=42261 (inst/sec) elapsed = 0:0:06:33 / Wed Mar  2 01:18:05 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1011,768639), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1012,768639)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1016,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1016,768639), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1017,768639)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1017,768639)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1020,768639), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1021,768639)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1022,768639), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1023,768639)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,768639), 5 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(225,0,0) tid=(113,0,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,768639)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1031,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1031,768639), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1032,768639)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1032,768639), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1033,768639)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1033,768639)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1033,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,768639), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1034,768639)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1035,768639)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1035,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1035,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1035,768639), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1036,768639)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1036,768639)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1046,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1046,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1050,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1050,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1051,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1053,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1055,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1056,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1063,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1064,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1064,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1069,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1073,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1115,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1123,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1129,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1136,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1146,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1147,768639), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(243,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1150,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1156,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1157,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1158,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1164,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1172,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1173,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1173,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1179,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1179,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1182,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1183,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1184,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1187,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1190,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1198,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1203,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1207,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1208,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1209,768639), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1218,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1219,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1225,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1241,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1241,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1247,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1247,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1248,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1251,768639), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1253,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1256,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1268,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1270,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1274,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1278,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1279,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1283,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1287,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1288,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1293,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1297,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1301,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1304,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1311,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1312,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1317,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1320,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1320,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1320,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1321,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1322,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1332,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1333,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1333,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1339,768639), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1342,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1350,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1353,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1353,768639), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1354,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1359,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1360,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1364,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1366,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1396,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1396,768639), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1408,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1409,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1417,768639), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1418
gpu_sim_insn = 917504
gpu_ipc =     647.0409
gpu_tot_sim_cycle = 770057
gpu_tot_sim_insn = 16792660
gpu_tot_ipc =      21.8070
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1919015
gpu_stall_icnt2sh    = 4689227
gpu_total_sim_rate=42620

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 936263
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 83222, Miss = 68946, Miss_rate = 0.828, Pending_hits = 4938, Reservation_fails = 613122
	L1D_cache_core[1]: Access = 79563, Miss = 66193, Miss_rate = 0.832, Pending_hits = 4747, Reservation_fails = 598975
	L1D_cache_core[2]: Access = 84664, Miss = 70608, Miss_rate = 0.834, Pending_hits = 4861, Reservation_fails = 621069
	L1D_cache_core[3]: Access = 83678, Miss = 69825, Miss_rate = 0.834, Pending_hits = 4879, Reservation_fails = 620389
	L1D_cache_core[4]: Access = 82025, Miss = 68550, Miss_rate = 0.836, Pending_hits = 4729, Reservation_fails = 609923
	L1D_cache_core[5]: Access = 82891, Miss = 69279, Miss_rate = 0.836, Pending_hits = 4798, Reservation_fails = 616075
	L1D_cache_core[6]: Access = 84553, Miss = 70539, Miss_rate = 0.834, Pending_hits = 4981, Reservation_fails = 613646
	L1D_cache_core[7]: Access = 81543, Miss = 68018, Miss_rate = 0.834, Pending_hits = 4819, Reservation_fails = 607134
	L1D_cache_core[8]: Access = 83718, Miss = 70158, Miss_rate = 0.838, Pending_hits = 4861, Reservation_fails = 618871
	L1D_cache_core[9]: Access = 82639, Miss = 68831, Miss_rate = 0.833, Pending_hits = 4865, Reservation_fails = 611893
	L1D_cache_core[10]: Access = 84139, Miss = 69750, Miss_rate = 0.829, Pending_hits = 4927, Reservation_fails = 615404
	L1D_cache_core[11]: Access = 79077, Miss = 65942, Miss_rate = 0.834, Pending_hits = 4633, Reservation_fails = 597350
	L1D_cache_core[12]: Access = 81970, Miss = 68086, Miss_rate = 0.831, Pending_hits = 4772, Reservation_fails = 615512
	L1D_cache_core[13]: Access = 81245, Miss = 67378, Miss_rate = 0.829, Pending_hits = 4832, Reservation_fails = 603611
	L1D_cache_core[14]: Access = 79605, Miss = 66054, Miss_rate = 0.830, Pending_hits = 4809, Reservation_fails = 601106
	L1D_total_cache_accesses = 1234532
	L1D_total_cache_misses = 1028157
	L1D_total_cache_miss_rate = 0.8328
	L1D_total_cache_pending_hits = 72451
	L1D_total_cache_reservation_fails = 9164080
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 135391
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6699225
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134911
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2464855
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 935313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2665, 2718, 2826, 2924, 2928, 2642, 2755, 2714, 2808, 2768, 2839, 3024, 2671, 2932, 2504, 2573, 2538, 2460, 2197, 2642, 2404, 2171, 2373, 2734, 2517, 2266, 2143, 2250, 2340, 2831, 2183, 2521, 2612, 2764, 2406, 2387, 2820, 2655, 2213, 2973, 1854, 1874, 1690, 2208, 2275, 2099, 2315, 2088, 
gpgpu_n_tot_thrd_icount = 54750560
gpgpu_n_tot_w_icount = 1710955
gpgpu_n_stall_shd_mem = 10003391
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619047
gpgpu_n_mem_write_global = 412403
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095772
gpgpu_n_store_insn = 678116
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1745922
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9999876
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16643167	W0_Idle:825317	W0_Scoreboard:3156133	W1:419140	W2:192709	W3:124039	W4:88158	W5:71119	W6:60042	W7:51557	W8:47409	W9:44053	W10:38339	W11:35367	W12:31570	W13:26875	W14:24078	W15:20918	W16:17449	W17:15023	W18:13728	W19:12775	W20:11905	W21:11667	W22:14679	W23:12942	W24:13204	W25:11356	W26:10399	W27:7004	W28:3941	W29:2054	W30:883	W31:41	W32:276532
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4952376 {8:619047,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16515320 {40:412153,72:75,136:175,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84190392 {136:619047,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299224 {8:412403,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 2190 
maxdqlatency = 0 
maxmflatency = 4495 
averagemflatency = 400 
max_icnt2mem_latency = 1738 
max_icnt2sh_latency = 767431 
mrq_lat_table:35775 	2834 	983 	3378 	7296 	6180 	2748 	1626 	1441 	718 	65 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	138241 	698228 	191744 	2421 	828 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	86905 	30406 	79028 	321921 	236605 	270852 	5686 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43231 	289860 	268308 	17590 	73 	0 	0 	2 	9 	33 	869 	8943 	17506 	43929 	99000 	167947 	74165 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	1400 	25 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        30        20        19        30        27        32        39        33        45        25        31        32        32        35        31 
dram[1]:        23        23        41        53        36        20        30        26        36        25        33        22        32        35        32        36 
dram[2]:        31        34        60        34        25        22        33        32        41        32        29        25        33        35        45        51 
dram[3]:        25        21        31        30        34        39        28        28        31        36        33        22        34        35        36        34 
dram[4]:        32        30        28        33        31        30        32        32        44        30        31        28        32        37        34        33 
dram[5]:        34        22        43        28        21        22        28        28        25        23        30        22        32        32        32        32 
maximum service time to same row:
dram[0]:     54980     62691     64892     35406     52929     50345     43276     46758     59346     60278     50547     56550     61250     85368     93772     73023 
dram[1]:     64948     54460     60909     61876    114966     74759     44724     63392     78519     61722     44354     75228     91610     80096     71006     95522 
dram[2]:     62287     33590     63592     51467     41669     47290     55416     47352     63860     34931     86370     43764     52488     84529    142318    147425 
dram[3]:     55759     45986     59216     52248     45538     46259     45179     59885     40318     43921     54154     73028     70307     84363     66194     70575 
dram[4]:     61357     58962     55484     79134     95594     74726     60969     58821    111264     50287     57526     49353    120310     89194     77922     89325 
dram[5]:     77497     66438    104501     88719    128532     44333     62482     40903     56116     50046     53974     42339     62084     79987    142272    132014 
average row accesses per activate:
dram[0]:  3.474490  3.007752  3.146342  3.127049  4.453901  4.267123  3.658654  3.489177  4.376543  4.065934  3.248705  3.262626  4.398058  4.755102  7.206897  5.437500 
dram[1]:  3.467890  3.826291  3.412766  3.521127  3.480000  3.252337  3.450820  3.167300  3.582160  3.352697  3.473934  3.163461  3.911290  4.152543  5.241379  6.116883 
dram[2]:  3.211712  3.168103  3.887755  3.711443  3.689024  3.683333  4.385965  4.384615  3.805128  3.413333  3.035874  2.765873  4.634615  4.196581  7.366667  5.835617 
dram[3]:  3.371179  3.194215  3.421053  3.757895  4.019355  4.386076  4.248619  3.710000  3.666667  3.242678  2.852459  3.272277  4.263158  4.584906  4.936170  5.297619 
dram[4]:  4.314466  4.503311  3.714286  3.807692  3.727811  4.492754  3.679144  4.203822  4.529070  4.754717  3.491803  3.936709  4.448598  4.424528  8.673470  8.404255 
dram[5]:  3.331797  3.408889  3.366812  3.110687  3.233010  3.036866  4.188571  3.916667  3.197479  3.419492  3.231527  3.034188  4.845361  4.348624  7.528302  6.298508 
average row locality = 63048/16779 = 3.757554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       490       536       554       542       484       485       589       616       546       560       520       539       429       433       416       434 
dram[1]:       526       561       540       524       529       534       635       645       575       589       559       527       449       456       453       468 
dram[2]:       504       522       536       518       470       510       562       598       567       584       552       564       461       454       442       425 
dram[3]:       535       527       537       508       477       511       595       578       582       583       558       529       454       454       461       444 
dram[4]:       495       492       513       506       485       479       548       523       585       574       524       508       441       438       425       394 
dram[5]:       510       532       552       558       504       504       569       578       580       586       536       551       434       439       399       420 
total reads: 49527
bank skew: 645/394 = 1.64
chip skew: 8570/7930 = 1.08
number of total write accesses:
dram[0]:       191       240       220       221       144       138       172       190       163       180       107       107        24        33         2         1 
dram[1]:       230       254       262       226       167       162       207       188       188       219       174       131        36        34         3         3 
dram[2]:       209       213       226       228       135       153       188       200       175       184       125       133        21        37         0         1 
dram[3]:       237       246       243       206       146       182       174       164       199       192       138       132        32        32         3         1 
dram[4]:       191       188       215       187       145       141       140       137       194       182       115       114        35        31         0         1 
dram[5]:       213       235       219       257       162       155       164       174       181       221       120       159        36        35         0         2 
total reads: 13521
min_bank_accesses = 0!
chip skew: 2484/2016 = 1.23
average mf latency per bank:
dram[0]:       2954      2722      2954      3022      3708      3734      3279      2954      3255      3111      6832      6814     14346     14240     21861     20942
dram[1]:       2664      2604      2820      3225      3473      3578      3047      3157      3123      2915      5645      6777     13597     14021     20294     20387
dram[2]:       2884      2808      2983      3053      3953      3627      3316      3104      3223      3165      6354      6642     13589     14348     20301     21887
dram[3]:       2725      2659      2955      3233      3690      3377      3242      3348      2894      2859      6030      6479     13327     13935     19674     21038
dram[4]:       4099      3181      4118      3271      5078      3874      4841      3756      4066      3140     40672      7345     18898     15028     29566     23626
dram[5]:       2834      2762      2852      2876      3423      3607      3138      3336      2859      2890      6456      6296     13668     14404     22237     22033
maximum mf latency per bank:
dram[0]:       2322      3262      2613      2811      2270      2820      2612      2329      3072      3660      2367      3608      2702      2863      2445      3063
dram[1]:       1054      1091      1205      1062      1186      1203      1349      1266      1016      1076       992       978      1123      1136      1124      1233
dram[2]:       2282      2541      2414      2302      2709      2861      2853      2780      2698      3315      2631      2674      2554      2681      2150      2379
dram[3]:       1369      1129      1575      1085      1201      1198      2421      1282      2623      1055      1189      1308      1274      1356      1176      1070
dram[4]:       3713      2829      4495      2578      2965      2750      2921      2718      2651      2897      3772      3033      4123      3002      3611      3463
dram[5]:       2122      2005      1307      1165      1015      1201      2506      2003      2116      1565      1529      1113      1764      1312      1709      1681

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016468 n_nop=935334 n_act=2744 n_pre=2728 n_req=10306 n_rd=65384 n_write=10278 bw_util=0
n_activity=275111 dram_eff=0
bk0: 3920a 985141i bk1: 4288a 977763i bk2: 4432a 979603i bk3: 4336a 979511i bk4: 3872a 987249i bk5: 3880a 984388i bk6: 4712a 979473i bk7: 4928a 978792i bk8: 4368a 976579i bk9: 4480a 977172i bk10: 4160a 985405i bk11: 4312a 980447i bk12: 3432a 990702i bk13: 3464a 987185i bk14: 3328a 995515i bk15: 3472a 994510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.525853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016468 n_nop=929832 n_act=3079 n_pre=3063 n_req=11054 n_rd=68560 n_write=11934 bw_util=0
n_activity=293235 dram_eff=0
bk0: 4208a 985715i bk1: 4488a 982319i bk2: 4320a 979820i bk3: 4192a 981611i bk4: 4232a 984678i bk5: 4272a 984494i bk6: 5080a 977415i bk7: 5160a 974440i bk8: 4600a 982873i bk9: 4712a 979031i bk10: 4472a 983496i bk11: 4216a 982621i bk12: 3592a 995089i bk13: 3648a 993920i bk14: 3624a 997115i bk15: 3744a 995589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.326777
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016468 n_nop=934096 n_act=2797 n_pre=2781 n_req=10497 n_rd=66152 n_write=10642 bw_util=0
n_activity=275976 dram_eff=0
bk0: 4032a 983495i bk1: 4176a 981127i bk2: 4288a 979682i bk3: 4144a 979357i bk4: 3760a 989378i bk5: 4080a 982994i bk6: 4496a 975473i bk7: 4784a 973453i bk8: 4536a 979721i bk9: 4672a 978651i bk10: 4416a 979670i bk11: 4512a 978356i bk12: 3688a 990260i bk13: 3632a 985648i bk14: 3536a 996291i bk15: 3400a 995585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.533212
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016468 n_nop=932776 n_act=2879 n_pre=2863 n_req=10660 n_rd=66664 n_write=11286 bw_util=0
n_activity=282129 dram_eff=0
bk0: 4280a 981225i bk1: 4216a 980998i bk2: 4296a 978130i bk3: 4064a 982434i bk4: 3816a 990003i bk5: 4088a 984854i bk6: 4760a 977546i bk7: 4624a 976571i bk8: 4656a 979467i bk9: 4664a 982077i bk10: 4464a 985447i bk11: 4232a 983907i bk12: 3632a 993566i bk13: 3632a 991646i bk14: 3688a 995417i bk15: 3552a 996679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.369276
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016468 n_nop=938528 n_act=2320 n_pre=2304 n_req=9946 n_rd=63440 n_write=9876 bw_util=0
n_activity=262786 dram_eff=0
bk0: 3960a 984752i bk1: 3936a 982754i bk2: 4104a 978749i bk3: 4048a 980123i bk4: 3880a 987438i bk5: 3832a 986017i bk6: 4384a 980670i bk7: 4184a 980285i bk8: 4680a 977649i bk9: 4592a 975845i bk10: 4192a 981263i bk11: 4064a 983645i bk12: 3528a 988769i bk13: 3504a 986641i bk14: 3400a 995869i bk15: 3152a 995978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.52314
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016468 n_nop=933258 n_act=2960 n_pre=2944 n_req=10585 n_rd=66016 n_write=11290 bw_util=0
n_activity=279139 dram_eff=0
bk0: 4080a 979748i bk1: 4256a 978823i bk2: 4416a 979752i bk3: 4464a 974538i bk4: 4032a 983103i bk5: 4032a 984071i bk6: 4552a 977374i bk7: 4624a 975347i bk8: 4640a 980866i bk9: 4688a 977969i bk10: 4288a 987503i bk11: 4408a 981748i bk12: 3472a 994602i bk13: 3512a 992706i bk14: 3192a 998222i bk15: 3360a 996002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.420125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81792, Miss = 4028, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 3704
L2_cache_bank[1]: Access = 82456, Miss = 4145, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 8288
L2_cache_bank[2]: Access = 82125, Miss = 4266, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 131
L2_cache_bank[3]: Access = 83267, Miss = 4304, Miss_rate = 0.052, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[4]: Access = 81959, Miss = 4094, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 2362
L2_cache_bank[5]: Access = 82891, Miss = 4175, Miss_rate = 0.050, Pending_hits = 25, Reservation_fails = 8028
L2_cache_bank[6]: Access = 82566, Miss = 4199, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[7]: Access = 82921, Miss = 4134, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[8]: Access = 122275, Miss = 4016, Miss_rate = 0.033, Pending_hits = 13, Reservation_fails = 4476
L2_cache_bank[9]: Access = 83404, Miss = 3914, Miss_rate = 0.047, Pending_hits = 17, Reservation_fails = 6704
L2_cache_bank[10]: Access = 82352, Miss = 4084, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[11]: Access = 83517, Miss = 4168, Miss_rate = 0.050, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 1031525
L2_total_cache_misses = 49527
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 218
L2_total_cache_reservation_fails = 33698
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33299
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405254
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6971
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.296
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3507983
icnt_total_pkts_simt_to_mem=1444528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.93089
	minimum = 6
	maximum = 38
Network latency average = 9.22663
	minimum = 6
	maximum = 33
Slowest packet = 2062298
Flit latency average = 7.78692
	minimum = 6
	maximum = 29
Slowest flit = 4950059
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0257013
	minimum = 0.0183357 (at node 11)
	maximum = 0.0310296 (at node 16)
Accepted packet rate average = 0.0257013
	minimum = 0.0183357 (at node 11)
	maximum = 0.0310296 (at node 16)
Injected flit rate average = 0.0771039
	minimum = 0.0183357 (at node 11)
	maximum = 0.155148 (at node 16)
Accepted flit rate average= 0.0771039
	minimum = 0.0282087 (at node 15)
	maximum = 0.126939 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.8968 (9 samples)
	minimum = 6 (9 samples)
	maximum = 446.111 (9 samples)
Network latency average = 20.9835 (9 samples)
	minimum = 6 (9 samples)
	maximum = 429 (9 samples)
Flit latency average = 15.6757 (9 samples)
	minimum = 6 (9 samples)
	maximum = 427.444 (9 samples)
Fragmentation average = 0.0328235 (9 samples)
	minimum = 0 (9 samples)
	maximum = 288.667 (9 samples)
Injected packet rate average = 0.0508047 (9 samples)
	minimum = 0.0381297 (9 samples)
	maximum = 0.0921009 (9 samples)
Accepted packet rate average = 0.0508047 (9 samples)
	minimum = 0.0381297 (9 samples)
	maximum = 0.0921009 (9 samples)
Injected flit rate average = 0.126421 (9 samples)
	minimum = 0.0503605 (9 samples)
	maximum = 0.246922 (9 samples)
Accepted flit rate average = 0.126421 (9 samples)
	minimum = 0.0679062 (9 samples)
	maximum = 0.2188 (9 samples)
Injected packet size average = 2.48837 (9 samples)
Accepted packet size average = 2.48837 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 34 sec (394 sec)
gpgpu_simulation_rate = 42620 (inst/sec)
gpgpu_simulation_rate = 1954 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 392650.000000 (ms)
Result stored in result.txt
