
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117237                       # Number of seconds simulated
sim_ticks                                117236574105                       # Number of ticks simulated
final_tick                               1168582554097                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  96688                       # Simulator instruction rate (inst/s)
host_op_rate                                   122108                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3446789                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907996                       # Number of bytes of host memory used
host_seconds                                 34013.27                       # Real time elapsed on the host
sim_insts                                  3288688839                       # Number of instructions simulated
sim_ops                                    4153287574                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       578176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1950848                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3045376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1274368                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1274368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3995                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4517                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15241                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23792                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9956                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9956                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4361779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4931703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16640268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25976331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15285                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10870055                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10870055                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10870055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4361779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4931703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16640268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36846385                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23671979                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19392810                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2006659                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9657574                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356906                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422183                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92374                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105047857                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127058828                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23671979                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11779089                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27527222                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6006694                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3674901                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12289476                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1568090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140232721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.533428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112705499     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220770      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773341      2.69%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194609      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1717186      1.22%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1514631      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927149      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324369      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12855167      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140232721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168196                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902790                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104385595                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4847049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26946322                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71215                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3982532                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3881374                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153156219                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3982532                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104911212                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599201                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3348965                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26474831                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       915973                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152119538                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93416                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214769602                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707705639                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707705639                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42779227                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34227                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2666447                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14129359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7224564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69994                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642417                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147138190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138134760                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87908                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21894197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48543603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140232721                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985039                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.546639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83866908     59.81%     59.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21636208     15.43%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11648165      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8653985      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8438579      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3121913      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371058      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317202      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178703      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140232721                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123340     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164011     37.35%     65.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151732     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116590810     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1869970      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12457331      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7199562      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138134760                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.981488                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439083                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417029226                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169066849                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135185701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138573843                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281341                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2953552                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117541                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3982532                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401497                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53510                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147172418                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       763167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14129359                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7224564                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2221025                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135982601                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12145048                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2152153                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19344407                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19245016                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7199359                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.966196                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135185762                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135185701                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79928793                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221425321                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.960534                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360974                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23908533                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2023590                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136250189                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.904690                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86398866     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24024560     17.63%     81.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9394670      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4944315      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4208217      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2026529      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       948815      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474832      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829385      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136250189                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829385                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280593489                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298329577                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 507465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.407402                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.407402                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710529                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710529                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611508626                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188748591                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142988366                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23594651                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19145976                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2013903                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9404934                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9051881                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2533768                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92739                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102914971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129129883                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23594651                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11585649                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28402438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6579265                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2649808                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12027323                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1582410                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138506880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110104442     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1989729      1.44%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3669939      2.65%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3315385      2.39%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2125624      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1717858      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1002391      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1035868      0.75%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13545644      9.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138506880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167647                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917505                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101868798                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4020389                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28036257                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47657                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4533777                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4066672                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5887                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156180380                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        29596                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4533777                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102695390                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1078963                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1770365                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27238826                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1189557                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154435883                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           37                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        226431                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       513429                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218475225                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    719181596                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    719181596                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172763689                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45711536                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34023                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17012                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4273575                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14630622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7259527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83321                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1627147                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151491886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34024                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140666487                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       157620                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26701576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58860274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    138506880                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015592                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560663                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79584036     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24250867     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12744802      9.20%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7385823      5.33%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8146966      5.88%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3026469      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2689543      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       515912      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       162462      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138506880                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         562709     68.81%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116323     14.22%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138716     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118446555     84.20%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1990463      1.42%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17011      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12987638      9.23%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7224820      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140666487                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999476                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             817748                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005813                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    420815222                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178227700                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137585736                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141484235                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       274051                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3368068                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       124699                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4533777                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         696014                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108103                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151525910                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       122846                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14630622                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7259527                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17012                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1118099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1128684                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2246783                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138364201                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12476541                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2302286                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19701030                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19683903                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7224489                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983118                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137713185                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137585736                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80283774                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225485830                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977587                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356048                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100617042                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123889321                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27636985                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34024                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2033538                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133973103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924733                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694701                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83012160     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23608197     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11725895      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3989737      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4912604      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1719979      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1211491      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1003454      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2789586      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133973103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100617042                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123889321                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18397382                       # Number of memory references committed
system.switch_cpus1.commit.loads             11262554                       # Number of loads committed
system.switch_cpus1.commit.membars              17012                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17882117                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111614823                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2555279                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2789586                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           282709823                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          307586583                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2233306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100617042                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123889321                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100617042                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.398771                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.398771                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714913                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714913                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623034009                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192602269                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145581714                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34024                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22664272                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18683927                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1878151                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8812309                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8453000                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2375484                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85201                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    101746011                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125083680                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22664272                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10828484                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26572047                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6066063                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5579584                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11790542                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1529737                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138057362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.546325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111485315     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2723285      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2314954      1.68%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2321147      1.68%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2231737      1.62%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1076616      0.78%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          747323      0.54%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1934034      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13222951      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138057362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161036                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.888756                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100624422                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6939499                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26230181                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       109850                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4153409                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3633868                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6315                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     150948516                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49958                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4153409                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101131336                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4551041                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1244880                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25819980                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1156705                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     149545961                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          394                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        410227                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       607680                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4430                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    209187502                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    697007103                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    697007103                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164612476                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44575026                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31764                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16095                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3774488                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14882277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7736057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       308897                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1700425                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         145754903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31765                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135936980                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       102969                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24515789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     56263128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138057362                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984641                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.583230                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82052950     59.43%     59.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23145969     16.77%     76.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11648385      8.44%     84.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7625708      5.52%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6760618      4.90%     95.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2651702      1.92%     96.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2982312      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1095481      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        94237      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138057362                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         956475     74.57%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        156583     12.21%     86.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       169600     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112248379     82.57%     82.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1959221      1.44%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15669      0.01%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14026175     10.32%     94.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7687536      5.66%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135936980                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.965872                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1282658                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009436                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    411316949                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170303120                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131939510                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137219638                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       192536                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2910689                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          820                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       144825                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          598                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4153409                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3860966                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       271661                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    145786668                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1163163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14882277                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7736057                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16095                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        221679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13041                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1107075                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1063519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2170594                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133639270                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13790600                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2297710                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21476824                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18846024                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7686224                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.949546                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131945159                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131939510                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79586994                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        216103594                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.937469                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368282                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97862898                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119798467                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25997374                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1899506                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133903953                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.894660                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711892                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85885579     64.14%     64.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22008308     16.44%     80.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10558034      7.88%     88.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4709459      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3693367      2.76%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1497795      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1529981      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1068055      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2953375      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133903953                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97862898                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119798467                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19562820                       # Number of memory references committed
system.switch_cpus2.commit.loads             11971588                       # Number of loads committed
system.switch_cpus2.commit.membars              15670                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17194687                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107784912                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2360107                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2953375                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           276746419                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295745423                       # The number of ROB writes
system.switch_cpus2.timesIdled                  50802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2682824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97862898                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119798467                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97862898                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.438136                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.438136                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.695344                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.695344                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       603838851                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182014300                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142473369                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31340                       # number of misc regfile writes
system.l20.replacements                          4010                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315446                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14250                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.136561                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.918701                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.791130                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1857.604087                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903442                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7883.782640                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046965                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001444                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181407                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769901                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28989                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28989                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9460                       # number of Writeback hits
system.l20.Writeback_hits::total                 9460                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28989                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28989                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28989                       # number of overall hits
system.l20.overall_hits::total                  28989                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3995                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4010                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3995                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4010                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3995                       # number of overall misses
system.l20.overall_misses::total                 4010                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4086402                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1125962152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1130048554                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4086402                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1125962152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1130048554                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4086402                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1125962152                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1130048554                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32984                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32999                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9460                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9460                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32984                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32999                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32984                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32999                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.121119                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121519                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.121119                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121519                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.121119                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121519                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 281842.841552                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 281807.619451                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 281842.841552                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 281807.619451                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 281842.841552                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 281807.619451                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2592                       # number of writebacks
system.l20.writebacks::total                     2592                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3995                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4010                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3995                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4010                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3995                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4010                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    878590390                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    881748454                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    878590390                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    881748454                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    878590390                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    881748454                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121519                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121519                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121519                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219922.500626                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 219887.395012                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 219922.500626                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 219887.395012                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 219922.500626                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 219887.395012                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4531                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          370126                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14771                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.057613                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          316.222460                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.793631                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2105.384764                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7805.599145                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030881                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001249                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.205604                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.762266                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34483                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34483                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10376                       # number of Writeback hits
system.l21.Writeback_hits::total                10376                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34483                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34483                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34483                       # number of overall hits
system.l21.overall_hits::total                  34483                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4517                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4531                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4517                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4531                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4517                       # number of overall misses
system.l21.overall_misses::total                 4531                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3104987                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1286464219                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1289569206                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3104987                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1286464219                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1289569206                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3104987                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1286464219                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1289569206                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39000                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39014                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10376                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10376                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39000                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39014                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39000                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39014                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115821                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116138                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115821                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116138                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115821                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116138                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 221784.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284805.007527                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284610.286030                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 221784.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284805.007527                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284610.286030                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 221784.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284805.007527                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284610.286030                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3253                       # number of writebacks
system.l21.writebacks::total                     3253                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4517                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4531                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4517                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4531                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4517                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4531                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2238247                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1006771312                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1009009559                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2238247                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1006771312                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1009009559                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2238247                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1006771312                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1009009559                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115821                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116138                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115821                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116138                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115821                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116138                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159874.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222884.948417                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222690.258000                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 159874.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222884.948417                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222690.258000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 159874.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222884.948417                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222690.258000                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15251                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          710326                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27539                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.793457                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           29.762081                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.994232                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6144.147287                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6109.096401                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002422                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000406                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.500012                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.497160                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80593                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80593                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18140                       # number of Writeback hits
system.l22.Writeback_hits::total                18140                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80593                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80593                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80593                       # number of overall hits
system.l22.overall_hits::total                  80593                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15241                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15251                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15241                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15251                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15241                       # number of overall misses
system.l22.overall_misses::total                15251                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2987023                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4334129231                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4337116254                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2987023                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4334129231                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4337116254                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2987023                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4334129231                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4337116254                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        95834                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              95844                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18140                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18140                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        95834                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               95844                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        95834                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              95844                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.159035                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159123                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.159035                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159123                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.159035                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159123                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 298702.300000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 284373.022177                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 284382.417809                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 298702.300000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 284373.022177                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 284382.417809                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 298702.300000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 284373.022177                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 284382.417809                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4111                       # number of writebacks
system.l22.writebacks::total                     4111                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15241                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15251                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15241                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15251                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15241                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15251                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2366828                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3390515111                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3392881939                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2366828                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3390515111                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3392881939                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2366828                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3390515111                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3392881939                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159035                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159123                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.159035                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159123                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.159035                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159123                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 236682.800000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 222460.147694                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 222469.473412                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 236682.800000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 222460.147694                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 222469.473412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 236682.800000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 222460.147694                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 222469.473412                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997283                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012297113                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195872.262473                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997283                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12289461                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12289461                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12289461                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12289461                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12289461                       # number of overall hits
system.cpu0.icache.overall_hits::total       12289461                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4368402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4368402                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12289476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12289476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12289476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12289476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12289476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12289476                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32984                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162339349                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33240                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4883.855265                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416402                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583598                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9058746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9058746                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16131595                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16131595                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16131595                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16131595                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84368                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84368                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84368                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84368                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8381616997                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8381616997                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8381616997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8381616997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8381616997                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8381616997                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9143114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9143114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16215963                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16215963                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16215963                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16215963                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009227                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99345.924960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99345.924960                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99345.924960                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99345.924960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99345.924960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99345.924960                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9460                       # number of writebacks
system.cpu0.dcache.writebacks::total             9460                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51384                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51384                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51384                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32984                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32984                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3050488008                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3050488008                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3050488008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3050488008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3050488008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3050488008                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92483.871210                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92483.871210                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92483.871210                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92483.871210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92483.871210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92483.871210                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997129                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008637542                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2178482.812095                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997129                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12027307                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12027307                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12027307                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12027307                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12027307                       # number of overall hits
system.cpu1.icache.overall_hits::total       12027307                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3674478                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3674478                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3674478                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3674478                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3674478                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3674478                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12027323                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12027323                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12027323                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12027323                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12027323                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12027323                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 229654.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 229654.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 229654.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 229654.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 229654.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 229654.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3232387                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3232387                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3232387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3232387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3232387                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3232387                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 230884.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 230884.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 230884.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 230884.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 230884.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 230884.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39000                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167651351                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39256                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4270.719151                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.746945                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.253055                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905262                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094738                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9384585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9384585                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7101357                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7101357                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17012                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17012                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17012                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17012                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16485942                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16485942                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16485942                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16485942                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118193                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118193                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118193                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118193                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118193                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13957937630                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13957937630                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13957937630                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13957937630                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13957937630                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13957937630                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9502778                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9502778                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7101357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7101357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17012                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17012                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16604135                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16604135                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16604135                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16604135                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012438                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012438                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007118                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007118                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007118                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007118                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118094.452548                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118094.452548                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118094.452548                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118094.452548                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118094.452548                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118094.452548                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10376                       # number of writebacks
system.cpu1.dcache.writebacks::total            10376                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79193                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79193                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79193                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79193                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39000                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39000                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39000                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39000                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39000                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39000                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3566319258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3566319258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3566319258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3566319258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3566319258                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3566319258                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002349                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002349                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002349                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002349                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91444.083538                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91444.083538                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91444.083538                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91444.083538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91444.083538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91444.083538                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.987139                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1005404502                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1828008.185455                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.987139                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016005                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881390                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11790530                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11790530                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11790530                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11790530                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11790530                       # number of overall hits
system.cpu2.icache.overall_hits::total       11790530                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3741248                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3741248                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3741248                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3741248                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3741248                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3741248                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11790542                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11790542                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11790542                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11790542                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11790542                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11790542                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 311770.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 311770.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 311770.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 311770.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 311770.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 311770.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3070023                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3070023                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3070023                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3070023                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3070023                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3070023                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 307002.300000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 307002.300000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 307002.300000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 307002.300000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 307002.300000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 307002.300000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95834                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189786440                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96090                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1975.090436                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.649501                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.350499                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916600                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083400                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10707325                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10707325                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7559689                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7559689                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15965                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15965                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15670                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15670                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18267014                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18267014                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18267014                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18267014                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       403314                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       403314                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          100                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       403414                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        403414                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       403414                       # number of overall misses
system.cpu2.dcache.overall_misses::total       403414                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43311902523                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43311902523                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     16498495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     16498495                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43328401018                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43328401018                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43328401018                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43328401018                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11110639                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11110639                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7559789                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7559789                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15670                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15670                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18670428                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18670428                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18670428                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18670428                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036300                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036300                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021607                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021607                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021607                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021607                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107390.029910                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107390.029910                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 164984.950000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 164984.950000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107404.306787                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107404.306787                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107404.306787                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107404.306787                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18140                       # number of writebacks
system.cpu2.dcache.writebacks::total            18140                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       307480                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       307480                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          100                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       307580                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       307580                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       307580                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       307580                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95834                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95834                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95834                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95834                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95834                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95834                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9863583844                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9863583844                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9863583844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9863583844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9863583844                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9863583844                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008625                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008625                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005133                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005133                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005133                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005133                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102923.637164                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102923.637164                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 102923.637164                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102923.637164                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 102923.637164                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102923.637164                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
