Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
sample  0: output=(0.00, 0.00), predict=1, lable=0
sample  1: output=(0.00, -1.00), predict=0, lable=0
sample  2: output=(0.00, -1.00), predict=0, lable=0
sample  3: output=(0.00, 0.00), predict=1, lable=0
sample  4: output=(0.00, 0.00), predict=1, lable=0
sample  5: output=(0.00, 0.00), predict=1, lable=0
sample  6: output=(0.00, 0.00), predict=1, lable=0
sample  7: output=(0.00, 0.00), predict=1, lable=0
sample  8: output=(0.00, 0.00), predict=1, lable=0
sample  9: output=(0.00, 0.00), predict=1, lable=0
sample 10: output=(0.00, 0.00), predict=1, lable=0
sample 11: output=(0.00, 0.00), predict=1, lable=0
sample 12: output=(0.00, 0.00), predict=1, lable=0
sample 13: output=(0.00, 0.00), predict=1, lable=0
sample 14: output=(0.00, -1.00), predict=0, lable=0
sample 15: output=(0.00, 0.00), predict=1, lable=0
sample 16: output=(0.00, 0.00), predict=1, lable=0
sample 17: output=(0.00, 0.00), predict=1, lable=0
sample 18: output=(0.00, 0.00), predict=1, lable=0
sample 19: output=(0.00, 0.00), predict=1, lable=0
sample 20: output=(0.00, 0.00), predict=1, lable=0
sample 21: output=(0.00, 0.00), predict=1, lable=1
sample 22: output=(-4.00, 2.00), predict=1, lable=1
sample 23: output=(0.00, -1.00), predict=0, lable=1
sample 24: output=(-4.00, 2.00), predict=1, lable=1
sample 25: output=(0.00, 0.00), predict=1, lable=1
sample 26: output=(-4.00, 3.00), predict=1, lable=1
sample 27: output=(-3.00, 1.00), predict=1, lable=1
sample 28: output=(-2.00, 0.00), predict=1, lable=1
sample 29: output=(-5.00, 2.00), predict=1, lable=1
sample 30: output=(-1.00, 0.00), predict=1, lable=1
sample 31: output=(-6.00, 3.00), predict=1, lable=1
sample 32: output=(-2.00, 0.00), predict=1, lable=1
sample 33: output=(-4.00, 2.00), predict=1, lable=1
sample 34: output=(-1.00, 0.00), predict=1, lable=1
sample 35: output=(-3.00, 1.00), predict=1, lable=1
sample 36: output=(-4.00, 1.00), predict=1, lable=1
sample 37: output=(-3.00, 2.00), predict=1, lable=1
sample 38: output=(-5.00, 2.00), predict=1, lable=1
sample 39: output=(-4.00, 2.00), predict=1, lable=1
sample 40: output=(0.00, 0.00), predict=1, lable=1
sample 41: output=(0.00, 0.00), predict=1, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 23/42 = 52.38%
fc_out 最大绝对值: 6, 所需位宽: 4  (加上符号位)
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6_4bit/sim/test_bench.v" Line 210
