

================================================================
== Vivado HLS Report for 'dateport_S2_pool'
================================================================
* Date:           Tue May 09 23:55:06 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24877|  24877|  24877|  24877|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  24876|  24876|      4146|          -|          -|     6|    no    |
        | + Loop 1.1      |   4144|   4144|       296|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1  |    294|    294|        21|          -|          -|    14|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    335|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    156|
|Register         |        -|      -|     342|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     690|   1202|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U8  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U9   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      5|  348|  711|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |C1_y_addr2_fu_260_p2  |     +    |      0|  0|  10|          10|          10|
    |C1_y_addr4_fu_428_p2  |     +    |      0|  0|  32|          32|          32|
    |C1_y_addr5_fu_393_p2  |     +    |      0|  0|  32|          32|          32|
    |C1_y_addr6_fu_413_p2  |     +    |      0|  0|  32|          32|          32|
    |C1_y_addr7_fu_423_p2  |     +    |      0|  0|  32|          32|          32|
    |C1_y_addr8_fu_299_p2  |     +    |      0|  0|  10|          10|          10|
    |S2_y_addr2_fu_348_p2  |     +    |      0|  0|   9|           9|           9|
    |S2_y_addr4_fu_447_p2  |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_170_p2         |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_458_p2         |     +    |      0|  0|   5|           5|           2|
    |k_1_fu_452_p2         |     +    |      0|  0|   5|           5|           2|
    |C1_y_addr1_fu_200_p2  |     -    |      0|  0|   9|           9|           9|
    |C1_y_addr3_fu_289_p2  |     -    |      0|  0|  32|          32|          32|
    |C1_y_addr9_fu_328_p2  |     -    |      0|  0|  32|          32|          32|
    |S2_y_addr1_fu_234_p2  |     -    |      0|  0|   8|           8|           8|
    |S2_y_addr3_fu_377_p2  |     -    |      0|  0|  32|          32|          32|
    |exitcond_fu_164_p2    |   icmp   |      0|  0|   2|           3|           3|
    |tmp_9_fu_383_p2       |   icmp   |      0|  0|   2|           5|           4|
    |tmp_s_fu_244_p2       |   icmp   |      0|  0|   2|           5|           4|
    |tmp_11_fu_403_p2      |    or    |      0|  0|   7|           5|           1|
    |tmp_5_fu_250_p2       |    or    |      0|  0|   7|           5|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 335|         338|         320|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |C1_y_address0  |  13|          3|   13|         39|
    |C1_y_address1  |  13|          3|   13|         39|
    |ap_NS_fsm      |  21|         25|    1|         25|
    |grp_fu_141_p0  |  32|          3|   32|         96|
    |grp_fu_141_p1  |  32|          3|   32|         96|
    |i_reg_107      |   3|          2|    3|          6|
    |j_reg_118      |   5|          2|    5|         10|
    |k_reg_130      |   5|          2|    5|         10|
    |reg_151        |  32|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 156|         45|  136|        385|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |C1_y_addr1_cast_reg_484  |   8|   0|   10|          2|
    |C1_y_addr3_reg_498       |  30|   0|   32|          2|
    |C1_y_addr4_reg_533       |  31|   0|   32|          1|
    |C1_y_addr7_reg_528       |  32|   0|   32|          0|
    |C1_y_addr9_reg_504       |  29|   0|   32|          3|
    |C1_y_load_1_reg_553      |  32|   0|   32|          0|
    |S2_y_addr1_cast_reg_490  |   8|   0|    9|          1|
    |S2_y_addr3_reg_510       |  31|   0|   32|          1|
    |S2_y_addr4_reg_538       |  32|   0|   32|          0|
    |ap_CS_fsm                |  24|   0|   24|          0|
    |i_1_reg_479              |   3|   0|    3|          0|
    |i_reg_107                |   3|   0|    3|          0|
    |j_reg_118                |   5|   0|    5|          0|
    |k_1_reg_543              |   5|   0|    5|          0|
    |k_reg_130                |   5|   0|    5|          0|
    |reg_151                  |  32|   0|   32|          0|
    |reg_158                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 342|   0|  352|         10|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dateport_S2_pool | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dateport_S2_pool | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dateport_S2_pool | return value |
|ap_done        | out |    1| ap_ctrl_hs | dateport_S2_pool | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dateport_S2_pool | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dateport_S2_pool | return value |
|C1_y_address0  | out |   13|  ap_memory |       C1_y       |     array    |
|C1_y_ce0       | out |    1|  ap_memory |       C1_y       |     array    |
|C1_y_q0        |  in |   32|  ap_memory |       C1_y       |     array    |
|C1_y_address1  | out |   13|  ap_memory |       C1_y       |     array    |
|C1_y_ce1       | out |    1|  ap_memory |       C1_y       |     array    |
|C1_y_q1        |  in |   32|  ap_memory |       C1_y       |     array    |
|S2_y_address0  | out |   11|  ap_memory |       S2_y       |     array    |
|S2_y_ce0       | out |    1|  ap_memory |       S2_y       |     array    |
|S2_y_we0       | out |    1|  ap_memory |       S2_y       |     array    |
|S2_y_d0        | out |   32|  ap_memory |       S2_y       |     array    |
+---------------+-----+-----+------------+------------------+--------------+

