Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system.qsys --synthesis=VERILOG --output-directory=/homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading project-hw/soc_system.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding bomb [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module bomb
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding explode_sound [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module explode_sound
Progress: Adding firecenter [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module firecenter
Progress: Adding firehori [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module firehori
Progress: Adding fireverti [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module fireverti
Progress: Adding fix [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module fix
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding jingle_sound [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module jingle_sound
Progress: Adding map_unit [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module map_unit
Progress: Adding p1_die [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module p1_die
Progress: Adding p1_unit [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module p1_unit
Progress: Adding p1_win [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module p1_win
Progress: Adding p2_die [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module p2_die
Progress: Adding p2_unit [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module p2_unit
Progress: Adding p2_win [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module p2_win
Progress: Adding start [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module start
Progress: Adding vga_ball_0 [vga_ball 1.0]
Progress: Parameterizing module vga_ball_0
Progress: Adding wall [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module wall
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink
Warning: soc_system.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink
Warning: soc_system.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "soc_system" instantiated altera_up_avalon_audio "audio_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "soc_system" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: audio_pll_0: "soc_system" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: bomb: Starting RTL generation for module 'soc_system_bomb'
Info: bomb:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_bomb --dir=/tmp/alt9858_7461484222239156043.dir/0004_bomb_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0004_bomb_gen//soc_system_bomb_component_configuration.pl  --do_build_sim=0  ]
Info: bomb: Done RTL generation for module 'soc_system_bomb'
Info: bomb: "soc_system" instantiated altera_avalon_onchip_memory2 "bomb"
Info: explode_sound: Starting RTL generation for module 'soc_system_explode_sound'
Info: explode_sound:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_explode_sound --dir=/tmp/alt9858_7461484222239156043.dir/0005_explode_sound_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0005_explode_sound_gen//soc_system_explode_sound_component_configuration.pl  --do_build_sim=0  ]
Info: explode_sound: Done RTL generation for module 'soc_system_explode_sound'
Info: explode_sound: "soc_system" instantiated altera_avalon_onchip_memory2 "explode_sound"
Info: firecenter: Starting RTL generation for module 'soc_system_firecenter'
Info: firecenter:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_firecenter --dir=/tmp/alt9858_7461484222239156043.dir/0006_firecenter_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0006_firecenter_gen//soc_system_firecenter_component_configuration.pl  --do_build_sim=0  ]
Info: firecenter: Done RTL generation for module 'soc_system_firecenter'
Info: firecenter: "soc_system" instantiated altera_avalon_onchip_memory2 "firecenter"
Info: firehori: Starting RTL generation for module 'soc_system_firehori'
Info: firehori:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_firehori --dir=/tmp/alt9858_7461484222239156043.dir/0007_firehori_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0007_firehori_gen//soc_system_firehori_component_configuration.pl  --do_build_sim=0  ]
Info: firehori: Done RTL generation for module 'soc_system_firehori'
Info: firehori: "soc_system" instantiated altera_avalon_onchip_memory2 "firehori"
Info: fireverti: Starting RTL generation for module 'soc_system_fireverti'
Info: fireverti:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_fireverti --dir=/tmp/alt9858_7461484222239156043.dir/0008_fireverti_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0008_fireverti_gen//soc_system_fireverti_component_configuration.pl  --do_build_sim=0  ]
Info: fireverti: Done RTL generation for module 'soc_system_fireverti'
Info: fireverti: "soc_system" instantiated altera_avalon_onchip_memory2 "fireverti"
Info: fix: Starting RTL generation for module 'soc_system_fix'
Info: fix:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_fix --dir=/tmp/alt9858_7461484222239156043.dir/0009_fix_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0009_fix_gen//soc_system_fix_component_configuration.pl  --do_build_sim=0  ]
Info: fix: Done RTL generation for module 'soc_system_fix'
Info: fix: "soc_system" instantiated altera_avalon_onchip_memory2 "fix"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jingle_sound: Starting RTL generation for module 'soc_system_jingle_sound'
Info: jingle_sound:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_jingle_sound --dir=/tmp/alt9858_7461484222239156043.dir/0010_jingle_sound_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0010_jingle_sound_gen//soc_system_jingle_sound_component_configuration.pl  --do_build_sim=0  ]
Info: jingle_sound: Done RTL generation for module 'soc_system_jingle_sound'
Info: jingle_sound: "soc_system" instantiated altera_avalon_onchip_memory2 "jingle_sound"
Info: map_unit: Starting RTL generation for module 'soc_system_map_unit'
Info: map_unit:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_map_unit --dir=/tmp/alt9858_7461484222239156043.dir/0011_map_unit_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0011_map_unit_gen//soc_system_map_unit_component_configuration.pl  --do_build_sim=0  ]
Info: map_unit: Done RTL generation for module 'soc_system_map_unit'
Info: map_unit: "soc_system" instantiated altera_avalon_onchip_memory2 "map_unit"
Info: p1_die: Starting RTL generation for module 'soc_system_p1_die'
Info: p1_die:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_p1_die --dir=/tmp/alt9858_7461484222239156043.dir/0012_p1_die_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0012_p1_die_gen//soc_system_p1_die_component_configuration.pl  --do_build_sim=0  ]
Info: p1_die: Done RTL generation for module 'soc_system_p1_die'
Info: p1_die: "soc_system" instantiated altera_avalon_onchip_memory2 "p1_die"
Info: p1_unit: Starting RTL generation for module 'soc_system_p1_unit'
Info: p1_unit:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_p1_unit --dir=/tmp/alt9858_7461484222239156043.dir/0013_p1_unit_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0013_p1_unit_gen//soc_system_p1_unit_component_configuration.pl  --do_build_sim=0  ]
Info: p1_unit: Done RTL generation for module 'soc_system_p1_unit'
Info: p1_unit: "soc_system" instantiated altera_avalon_onchip_memory2 "p1_unit"
Info: p1_win: Starting RTL generation for module 'soc_system_p1_win'
Info: p1_win:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_p1_win --dir=/tmp/alt9858_7461484222239156043.dir/0014_p1_win_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0014_p1_win_gen//soc_system_p1_win_component_configuration.pl  --do_build_sim=0  ]
Info: p1_win: Done RTL generation for module 'soc_system_p1_win'
Info: p1_win: "soc_system" instantiated altera_avalon_onchip_memory2 "p1_win"
Info: p2_die: Starting RTL generation for module 'soc_system_p2_die'
Info: p2_die:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_p2_die --dir=/tmp/alt9858_7461484222239156043.dir/0015_p2_die_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0015_p2_die_gen//soc_system_p2_die_component_configuration.pl  --do_build_sim=0  ]
Info: p2_die: Done RTL generation for module 'soc_system_p2_die'
Info: p2_die: "soc_system" instantiated altera_avalon_onchip_memory2 "p2_die"
Info: p2_unit: Starting RTL generation for module 'soc_system_p2_unit'
Info: p2_unit:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_p2_unit --dir=/tmp/alt9858_7461484222239156043.dir/0016_p2_unit_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0016_p2_unit_gen//soc_system_p2_unit_component_configuration.pl  --do_build_sim=0  ]
Info: p2_unit: Done RTL generation for module 'soc_system_p2_unit'
Info: p2_unit: "soc_system" instantiated altera_avalon_onchip_memory2 "p2_unit"
Info: p2_win: Starting RTL generation for module 'soc_system_p2_win'
Info: p2_win:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_p2_win --dir=/tmp/alt9858_7461484222239156043.dir/0017_p2_win_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0017_p2_win_gen//soc_system_p2_win_component_configuration.pl  --do_build_sim=0  ]
Info: p2_win: Done RTL generation for module 'soc_system_p2_win'
Info: p2_win: "soc_system" instantiated altera_avalon_onchip_memory2 "p2_win"
Info: start: Starting RTL generation for module 'soc_system_start'
Info: start:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_start --dir=/tmp/alt9858_7461484222239156043.dir/0018_start_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0018_start_gen//soc_system_start_component_configuration.pl  --do_build_sim=0  ]
Info: start: Done RTL generation for module 'soc_system_start'
Info: start: "soc_system" instantiated altera_avalon_onchip_memory2 "start"
Info: vga_ball_0: "soc_system" instantiated vga_ball "vga_ball_0"
Info: wall: Starting RTL generation for module 'soc_system_wall'
Info: wall:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_wall --dir=/tmp/alt9858_7461484222239156043.dir/0020_wall_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9858_7461484222239156043.dir/0020_wall_gen//soc_system_wall_component_configuration.pl  --do_build_sim=0  ]
Info: wall: Done RTL generation for module 'soc_system_wall'
Info: wall: "soc_system" instantiated altera_avalon_onchip_memory2 "wall"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: vga_ball_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "vga_ball_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: vga_ball_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "vga_ball_0_avalon_slave_0_agent"
Info: vga_ball_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "vga_ball_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: vga_ball_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "vga_ball_0_avalon_slave_0_burst_adapter"
Info: Reusing file /homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: p1_unit_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "p1_unit_s1_rsp_width_adapter"
Info: Reusing file /homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /homes/user/stud/fall23/ym3000/EE4840/project-hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 51 modules, 129 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
