Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Thu Apr 02 00:27:36 2015
| Host         : rhea running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file spi_ctrl_timing_summary_routed.rpt -pb spi_ctrl_timing_summary_routed.pb
| Design       : spi_ctrl
| Device       : 7k325t-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 334 register/latch pins with no clock driven by root clock pin: phy_rxclk (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 662 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.774        0.000                      0                 6405        0.054        0.000                      0                 6405        1.100        0.000                       0                  3897  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                1.100        0.000                       0                     4  
  clk_out1_clk_wiz_0        0.774        0.000                      0                 5958        0.054        0.000                      0                 5958        1.732        0.000                       0                  3610  
  clk_out2_clk_wiz_0        5.393        0.000                      0                  414        0.091        0.000                      0                  414        3.358        0.000                       0                   283  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.785        0.000                      0                   33        1.848        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_30/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.433ns (11.041%)  route 3.489ns (88.959%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 3.450 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.937ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3608, routed)        1.639    -1.937    SiTCP_inst/Wrapper_SiTCP/SiTCP/CLK
    SLICE_X26Y94                                                      r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.223    -1.714 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_1/Q
                         net (fo=147, routed)         3.489     1.774    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[1]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.043     1.817 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_51/O
                         net (fo=1, routed)           0.000     1.817    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_51
    SLICE_X19Y112        MUXF7 (Prop_muxf7_I1_O)      0.122     1.939 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_4_f7/O
                         net (fo=1, routed)           0.000     1.939    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_4_f7
    SLICE_X19Y112        MUXF8 (Prop_muxf8_I0_O)      0.045     1.984 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux23_2_f8/O
                         net (fo=1, routed)           0.000     1.984    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[30]
    SLICE_X19Y112        FDRE                                         r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p
                         net (fo=0)                   0.000     5.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.118 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3608, routed)        1.332     3.450    SiTCP_inst/Wrapper_SiTCP/SiTCP/CLK
    SLICE_X19Y112                                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_30/C
                         clock pessimism             -0.680     2.771    
                         clock uncertainty           -0.060     2.710    
    SLICE_X19Y112        FDRE (Setup_fdre_C_D)        0.048     2.758    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_30
  -------------------------------------------------------------------
                         required time                          2.758    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                  0.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.134%)  route 0.108ns (47.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3608, routed)        0.696    -0.487    SiTCP_inst/Wrapper_SiTCP/SiTCP/CLK
    SLICE_X12Y99                                                      r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.369 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_10/Q
                         net (fo=3, routed)           0.108    -0.260    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn[10]
    SLICE_X15Y100        FDRE                                         r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3608, routed)        0.864    -0.569    SiTCP_inst/Wrapper_SiTCP/SiTCP/CLK
    SLICE_X15Y100                                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_10/C
                         clock pessimism              0.223    -0.347    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.032    -0.315    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_10
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { System_Clock/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     5.000   2.905    RAMB18_X0Y42     SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   5.000   208.360  MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768     2.500   1.732    SLICE_X42Y110    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768     2.500   1.732    SLICE_X42Y109    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.388ns (17.476%)  route 1.832ns (82.524%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.894ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  System_Clock/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    System_Clock/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  System_Clock/U0/clkout2_buf/O
                         net (fo=2, routed)           0.132    -3.444    SiTCP_inst/clk_125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.351 r  SiTCP_inst/BUFGMUX_gmii_tx_clk/O
                         net (fo=279, routed)         1.457    -1.894    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y121                                                      r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDCE (Prop_fdce_C_Q)         0.259    -1.635 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.492    -1.143    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    SLICE_X8Y122         LUT3 (Prop_lut3_I2_O)        0.043    -1.100 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.561    -0.539    SiTCP_inst/Wrapper_SiTCP/SiTCP/N60
    SLICE_X7Y122         LUT6 (Prop_lut6_I5_O)        0.043    -0.496 f  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.399    -0.097    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X8Y122         LUT2 (Prop_lut2_I1_O)        0.043    -0.054 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.380     0.326    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_10
    RAMB18_X0Y49         RAMB18E1                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p
                         net (fo=0)                   0.000     8.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.789    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     3.030 r  System_Clock/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     5.035    System_Clock/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.118 r  System_Clock/U0/clkout2_buf/O
                         net (fo=2, routed)           0.119     5.237    SiTCP_inst/clk_125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     5.320 r  SiTCP_inst/BUFGMUX_gmii_tx_clk/O
                         net (fo=279, routed)         1.351     6.672    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y49                                                      r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.561     6.111    
                         clock uncertainty           -0.064     6.047    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328     5.719    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                          5.719    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  5.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.911%)  route 0.149ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  System_Clock/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    System_Clock/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  System_Clock/U0/clkout2_buf/O
                         net (fo=2, routed)           0.035    -1.148    SiTCP_inst/clk_125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.122 r  SiTCP_inst/BUFGMUX_gmii_tx_clk/O
                         net (fo=279, routed)         0.662    -0.460    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126                                                      r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.091    -0.369 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/Q
                         net (fo=1, routed)           0.149    -0.220    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[4]
    RAMB18_X0Y50         RAMB18E1                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  System_Clock/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    System_Clock/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  System_Clock/U0/clkout2_buf/O
                         net (fo=2, routed)           0.039    -1.394    SiTCP_inst/clk_125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.364 r  SiTCP_inst/BUFGMUX_gmii_tx_clk/O
                         net (fo=279, routed)         0.882    -0.483    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y50                                                      r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.055    -0.428    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.117    -0.311    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { System_Clock/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     8.000   5.905    RAMB18_X0Y50     SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     4.000   3.358    SLICE_X8Y128     SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     4.000   3.358    SLICE_X8Y128     SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { System_Clock/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y4    System_Clock/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/TIMER/usTim_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.259ns (7.127%)  route 3.375ns (92.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3608, routed)        1.647    -1.929    clk_200
    SLICE_X136Y54                                                     r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y54        FDRE (Prop_fdre_C_Q)         0.259    -1.670 f  sys_rst_reg/Q
                         net (fo=33, routed)          3.375     1.705    SiTCP_inst/Wrapper_SiTCP/TIMER/AR[0]
    SLICE_X13Y121        FDCE                                         f  SiTCP_inst/Wrapper_SiTCP/TIMER/usTim_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p
                         net (fo=0)                   0.000     5.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.118 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3608, routed)        1.324     3.442    SiTCP_inst/Wrapper_SiTCP/TIMER/CLK
    SLICE_X13Y121                                                     r  SiTCP_inst/Wrapper_SiTCP/TIMER/usTim_reg[0]/C
                         clock pessimism             -0.680     2.763    
                         clock uncertainty           -0.060     2.702    
    SLICE_X13Y121        FDCE (Recov_fdce_C_CLR)     -0.212     2.490    SiTCP_inst/Wrapper_SiTCP/TIMER/usTim_reg[0]
  -------------------------------------------------------------------
                         required time                          2.490    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.848ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.118ns (6.129%)  route 1.807ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3608, routed)        0.697    -0.486    clk_200
    SLICE_X136Y54                                                     r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y54        FDRE (Prop_fdre_C_Q)         0.118    -0.368 f  sys_rst_reg/Q
                         net (fo=33, routed)          1.807     1.440    SiTCP_inst/Wrapper_SiTCP/SiTCP/RST
    SLICE_X20Y117        FDPE                                         f  SiTCP_inst/Wrapper_SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3608, routed)        0.854    -0.579    SiTCP_inst/Wrapper_SiTCP/SiTCP/CLK
    SLICE_X20Y117                                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0/C
                         clock pessimism              0.223    -0.357    
    SLICE_X20Y117        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.409    SiTCP_inst/Wrapper_SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  1.848    





