# ğŸ‘‹ Hi, I'm Hossein Moradi Sarvandi

### Senior FPGA / Hardware Design Engineer  
**15+ years of experience in high-speed digital design, FPGA development, and real-time signal-processing systems**

---

## ğŸ”§ Core Expertise

- **FPGA Design & Development**
  - AMD/Xilinx FPGAs (6/7-Series, Ultrascale/Ultrascale+, Zynq/Zynq MPSoC)
  - RTL design in VHDL
  - Implementation of various DSP algorithms using Vitis HLS
  - High-speed SERDES, multi-gigabit transceivers (1G/10G Ethernet)
  - Timing closure, floorplanning, performance tuning, and power-optimization techniques for both PL (FPGA) and PS (ARM) of Zynq Ultrascale+

- **High-Speed Data Acquisition Systems**
  - Custom boards for multi-GSPS ADC/DAC capture (up to 310 MSps 16-bit IQ)
  - Real-time streaming architectures  
  - LVDS, GigE, SLVS-EC (Sony high-speed camera interface), and custom protocols

- **Video, DSP & Real-Time Processing**
  - Complex DSP pipelines: 2D image filtering, linearisation, IQ signal up/down sampling, FFT, and more
  - Development and deployment of IP cores for **Broadcast**, **RADAR**, **Medical equipment**, and **2D/3D scanners**

- **Hardware / Board-Level Design**
  - Complete hardware design from concept â†’ schematic â†’ PCB using AMD/Xilinx 6/7 series and Zynq/Zynq Ultrascale+ platforms
  - DDR4 memory interfaces, 1/10 Gbps Ethernet, high-speed constraints, and architecture
  - System bring-up, testing, and debugging  
  - Signal integrity analysis & high-speed interface validation

---

## ğŸ› ï¸ Technical Skills

**Languages:** VHDL, Verilog, TCL scripting, C/C++  
**Tools:** Vivado, ISE, Vitis Unified, ModelSim, MATLAB / Octave, Python  
**Domains:** High-speed digital systems, DSP, Video processing, RF / RADAR systems  
**Interfaces:** LVDS, DDRx, SLVS-EC (Sony IMX camera), high-speed Ethernet  
**Platforms:** AMD/Xilinx 6/7-Series, Ultrascale+, Zynq/ZynqMP, Kintex, Artix  

---

## ğŸ“‚ What Youâ€™ll Find Here

Since much of my work is proprietary and covered by NDA, I use this space to share:

- FPGA design examples and reusable modules  
- High-speed interface demos and test projects  
- DSP/Video processing reference implementations  
- Utilities, scripts, tools, and design workflows  
- Notes on best practices for timing closure and architecture  

Iâ€™m gradually publishing open-source friendly versions of concepts Iâ€™ve used in production systems.

---

## ğŸŒ± Currently Working On

- Packaging reusable FPGA IP modules for open-source release  
- Creating example designs for common high-speed interfaces  
- Documenting techniques for building scalable DSP pipelines  
- Developing simulation and test benches for public FPGA examples  

---

## ğŸ“« Connect With Me

Feel free to reach out for collaboration, questions, or technical discussions related to FPGA, hardware design, or high-speed data systems.

ğŸ“§ **Email:** hossein.moradi.sarvandi@gmail.com  
ğŸ”— **LinkedIn:** https://www.linkedin.com/in/hosseinmoradisarvandi

---

### ğŸš€ Thank you for visiting!  
If you're interested in high-performance FPGA systems, data acquisition, or DSP/video processing, stay tunedâ€”Iâ€™ll be adding more work soon.

