# Generated by Yosys 0.9+1706 (git sha1 7cc9d487, clang 7.0.1-8+rpi3 -fPIC -Os)

.model top
.inputs clk reset cyc_cnt[0] cyc_cnt[1] cyc_cnt[2] cyc_cnt[3] cyc_cnt[4] cyc_cnt[5] cyc_cnt[6] cyc_cnt[7] cyc_cnt[8] cyc_cnt[9] cyc_cnt[10] cyc_cnt[11] cyc_cnt[12] cyc_cnt[13] cyc_cnt[14] cyc_cnt[15] cyc_cnt[16] cyc_cnt[17] cyc_cnt[18] cyc_cnt[19] cyc_cnt[20] cyc_cnt[21] cyc_cnt[22] cyc_cnt[23] cyc_cnt[24] cyc_cnt[25] cyc_cnt[26] cyc_cnt[27] cyc_cnt[28] cyc_cnt[29] cyc_cnt[30] cyc_cnt[31]
.outputs passed failed
.names $false
.names $true
1
.names $undef
.gate SB_DFFESR C=clk D=FETCH_Instr_BranchState_a2_SB_DFFESR_Q_D E=FETCH_Instr_BranchState_a2_SB_DFFESS_Q_E Q=FETCH_Instr_BranchState_a2[1] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1035|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_BranchState_a2[0] I3=FETCH_Instr_BranchState_a2[1] O=FETCH_Instr_BranchState_a2_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_DFFESS C=clk D=FETCH_Instr_BranchState_a2_SB_DFFESS_Q_D E=FETCH_Instr_BranchState_a2_SB_DFFESS_Q_E Q=FETCH_Instr_BranchState_a2[0] S=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1035|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_BranchState_a2[0] O=FETCH_Instr_BranchState_a2_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_reset_a2 I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_BranchState_a2[0] I3=FETCH_Instr_BranchState_a2[1] O=FETCH_Instr_BranchState_a2_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111111111011
.gate SB_DFF C=clk D=FETCH_Instr_BranchState_a2[1] Q=FETCH_Instr_BranchState_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1036|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D Q=FETCH_Instr_Cnt_n1[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1039|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_1_D Q=FETCH_Instr_Cnt_n1[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1039|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=$false I2=FETCH_Instr_Cnt_n1[6] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_2_D Q=FETCH_Instr_Cnt_n1[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1039|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=$false I2=FETCH_Instr_Cnt_n1[5] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_3_D Q=FETCH_Instr_Cnt_n1[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1039|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=$false I2=FETCH_Instr_Cnt_n1[4] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_4_D Q=FETCH_Instr_Cnt_n1[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1039|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=$false I2=FETCH_Instr_Cnt_n1[3] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_5_D Q=FETCH_Instr_Cnt_n1[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1039|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=$false I2=FETCH_Instr_Cnt_n1[2] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_6_D Q=FETCH_Instr_Cnt_n1[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1039|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=$false I2=FETCH_Instr_Cnt_n1[1] I3=FETCH_Instr_Cnt_n1[0] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_7_D Q=FETCH_Instr_Cnt_n1[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1039|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0 I3=FETCH_Instr_Cnt_n1[0] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=$false I2=FETCH_Instr_Cnt_n1[7] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1[3] I1=FETCH_Instr_Cnt_n1[4] I2=FETCH_Instr_Cnt_n1[6] I3=FETCH_Instr_Cnt_n1[7] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1[0] I1=FETCH_Instr_Cnt_n1[5] I2=FETCH_Instr_Cnt_n1[1] I3=FETCH_Instr_Cnt_n1[2] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=FETCH_Instr_Cnt_n1[6]
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=FETCH_Instr_Cnt_n1[5]
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=FETCH_Instr_Cnt_n1[4]
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=FETCH_Instr_Cnt_n1[3]
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=FETCH_Instr_Cnt_n1[2]
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1[0] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=FETCH_Instr_Cnt_n1[1]
.attr src "warp-v_risc-v_4-stage.sv:411|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_next_good_path_mask_a0[3] Q=FETCH_Instr_GoodPathMask_a0[3] R=FETCH_Instr_reset_n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1042|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_next_good_path_mask_a0[2] Q=FETCH_Instr_GoodPathMask_a0[2] R=FETCH_Instr_reset_n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1042|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_next_good_path_mask_a0[1] Q=FETCH_Instr_GoodPathMask_a0[1] R=FETCH_Instr_reset_n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1042|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_GoodPathMask_n1[0] Q=FETCH_Instr_GoodPathMask_a0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1042|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_GoodPathMask_a0[2] Q=FETCH_Instr_GoodPathMask_a1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_GoodPathMask_a0[1] Q=FETCH_Instr_GoodPathMask_a1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_GoodPathMask_a1[1] I2=FETCH_Instr_second_issue_ld_a2 I3=FETCH_Instr_dest_reg_valid_a2 O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a1 I1=FETCH_Instr_dest_reg_a2[1] I2=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[24] I1=FETCH_Instr_dest_reg_a2[4] I2=FETCH_Instr_raw_a1[20] I3=FETCH_Instr_dest_reg_a2[0] O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3 O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a2[3] I1=FETCH_Instr_raw_a1[23] I2=FETCH_Instr_raw_a1[22] I3=FETCH_Instr_dest_reg_a2[2] O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[17] I1=FETCH_Instr_dest_reg_a2[1] I2=FETCH_Instr_dest_reg_a2[2] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I1 I2=FETCH_Instr_dest_reg_a2[3] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_second_issue_ld_a1 I3=FETCH_Instr_OrigInst_dest_reg_a1[3] O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_a2[4] I2=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_a2[3] I2=FETCH_Instr_raw_a1[15] I3=FETCH_Instr_dest_reg_a2[0] O=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000011
.gate SB_LUT4 I0=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I0 I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1 I2=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2 I3=reset O=FETCH_Instr_GoodPathMask_n1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1[0] I1=FETCH_Instr_Cnt_n1[5] I2=FETCH_Instr_Cnt_n1[2] I3=FETCH_Instr_Cnt_n1[1] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1[4] I1=FETCH_Instr_Cnt_n1[6] I2=FETCH_Instr_Cnt_n1[7] I3=FETCH_Instr_Cnt_n1[3] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[7] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2 I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:412|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[6] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[7] I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:412|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[5] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[6] I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.attr src "warp-v_risc-v_4-stage.sv:412|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[5] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[4] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[5] I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.attr src "warp-v_risc-v_4-stage.sv:412|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[4] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[3] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[4] I0=$true I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.attr src "warp-v_risc-v_4-stage.sv:412|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[3] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[2] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[3] I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.attr src "warp-v_risc-v_4-stage.sv:412|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[2] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[2] I0=$true I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.attr src "warp-v_risc-v_4-stage.sv:412|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[0] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[1] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[6] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[7] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=FETCH_Instr_NoFetch_a0_SB_DFFSR_Q_D Q=FETCH_Instr_NoFetch_a0 R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1046|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I1=FETCH_Instr_replay_a2_SB_LUT4_I2_O I2=FETCH_Instr_NoFetch_a0_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O O=FETCH_Instr_NoFetch_a0_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=clk D=FETCH_Instr_NoFetch_a0 Q=FETCH_Instr_NoFetch_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1047|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_second_issue_ld_a1 I1=FETCH_Instr_NoFetch_a1 I2=FETCH_Instr_BranchState_a3 I3=FETCH_Instr_GoodPathMask_a0[1] O=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O O=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_NoFetch_a1 Q=FETCH_Instr_NoFetch_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1048|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_NoFetch_a2 Q=FETCH_Instr_NoFetch_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1049|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_dest_reg_a4[4] Q=FETCH_Instr_OrigInst_dest_reg_a1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1399|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_dest_reg_a4[3] Q=FETCH_Instr_OrigInst_dest_reg_a1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1399|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_dest_reg_a4[2] Q=FETCH_Instr_OrigInst_dest_reg_a1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1399|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_dest_reg_a4[1] Q=FETCH_Instr_OrigInst_dest_reg_a1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1399|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_dest_reg_a4[0] Q=FETCH_Instr_OrigInst_dest_reg_a1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1399|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_addr_a4[1] Q=FETCH_Instr_OrigLoadInst_addr_a1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1419|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_addr_a4[0] Q=FETCH_Instr_OrigLoadInst_addr_a1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1419|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_addr_a1[1] Q=FETCH_Instr_OrigLoadInst_addr_a2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1420|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_addr_a1[0] Q=FETCH_Instr_OrigLoadInst_addr_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1420|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_st_half_a4 Q=FETCH_Instr_OrigLoadInst_ld_st_half_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1426|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_st_half_a1 Q=FETCH_Instr_OrigLoadInst_ld_st_half_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1427|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_OrigLoadInst_ld_st_half_a2 I3=FETCH_Instr_OrigLoadInst_addr_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=MEM_Data_ld_st_word_a4 Q=FETCH_Instr_OrigLoadInst_ld_st_word_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1430|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_st_word_a1 Q=FETCH_Instr_OrigLoadInst_ld_st_word_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1431|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[31] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[30] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[21] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[20] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[19] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[18] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[17] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[16] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[15] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[14] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[13] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[12] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[29] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[11] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[10] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[9] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[8] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[7] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[6] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[5] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[4] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[3] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[2] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[28] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[1] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[0] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[27] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[26] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[25] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[24] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[23] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_ld_value_a4[22] Q=FETCH_Instr_OrigLoadInst_ld_value_a1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1434|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[31] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[30] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[21] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[20] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[19] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[18] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[17] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[16] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[15] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[14] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[13] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[12] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[29] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[11] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[10] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[9] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[8] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[7] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[6] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[5] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[4] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[3] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[2] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[28] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[1] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[0] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[27] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[26] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[25] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[24] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[23] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_ld_value_a1[22] Q=FETCH_Instr_OrigLoadInst_ld_value_a2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1435|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_raw_funct3_a4 Q=FETCH_Instr_OrigLoadInst_raw_funct3_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1438|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_OrigLoadInst_raw_funct3_a1 Q=FETCH_Instr_OrigLoadInst_raw_funct3_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1439|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_raw_funct3_a2 I1=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I2=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_I3 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_raw_funct3_a2 I2=FETCH_Instr_OrigLoadInst_ld_st_half_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_I3 O=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_OrigLoadInst_addr_a2[0] I3=FETCH_Instr_OrigLoadInst_ld_st_half_a2 O=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011001100110101
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[31] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[30] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[21] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[21] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[21] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[21] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[19] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[21] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[21] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[20] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[20] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[20] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[20] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[18] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[20] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[20] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[19] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[19] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[19] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[19] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[17] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[19] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[19] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[18] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[18] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[18] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[18] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[16] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[18] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[18] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[17] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[17] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[17] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[17] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[15] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[17] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[17] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[16] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[16] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[16] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[16] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[14] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[16] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[16] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[15] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[15] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[15] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[15] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[13] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[15] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[15] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[14] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[14] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[14] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[14] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[12] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[14] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[14] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[13] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[13] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[13] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[13] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[11] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[13] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[13] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[12] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[12] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[12] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[12] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[12] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[12] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[30] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[30] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[30] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[28] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[30] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[30] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[29] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[11] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[11] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[11] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[11] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[9] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[11] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[11] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[10] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[10] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[10] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[10] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[10] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[10] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[9] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[9] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[9] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[9] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[9] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[9] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[8] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[8] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[8] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[8] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[8] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[8] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[7] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[7] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[7] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[7] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[7] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[7] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[6] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[6] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[6] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[6] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[6] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[6] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[5] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[5] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[5] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[5] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[5] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[4] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[4] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[4] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[4] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[4] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[3] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[3] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[3] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[3] I3=FETCH_Instr_Pc_a2[2] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[2] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_branch_target_a1[2] I3=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_branch_target_a2[2] I2=FETCH_Instr_Pc_a2[2] I3=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[29] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[29] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[29] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[27] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[29] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[29] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[28] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[28] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[28] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[28] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[26] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[28] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[28] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[27] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[27] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[27] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[27] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[25] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[27] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[27] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[26] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[26] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[26] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[26] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[24] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[26] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[26] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[25] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[25] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[25] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[25] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[23] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[25] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[25] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[24] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[24] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[24] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[24] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[22] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[24] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[24] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[23] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[23] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[23] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[23] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[21] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[23] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[23] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D E=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Pc_a0[22] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1052|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[22] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[22] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[22] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[20] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[22] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[22] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a2[31] I2=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a2_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a1[31] I1=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Pc_a0[31] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[29] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000101110111000
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[9] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10] I0=$false I1=FETCH_Instr_Pc_a0[11]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[9] I0=$false I1=FETCH_Instr_Pc_a0[10]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[26] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[27] I0=$false I1=FETCH_Instr_Pc_a0[28]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[25] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[26] I0=$false I1=FETCH_Instr_Pc_a0[27]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[24] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[25] I0=$false I1=FETCH_Instr_Pc_a0[26]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[23] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[24] I0=$false I1=FETCH_Instr_Pc_a0[25]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[22] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[23] I0=$false I1=FETCH_Instr_Pc_a0[24]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[21] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[22] I0=$false I1=FETCH_Instr_Pc_a0[23]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[20] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[21] I0=$false I1=FETCH_Instr_Pc_a0[22]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0[2] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I0=$false I1=FETCH_Instr_Pc_a0[3]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[19] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[20] I0=$false I1=FETCH_Instr_Pc_a0[21]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[18] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[19] I0=$false I1=FETCH_Instr_Pc_a0[20]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8] I0=$false I1=FETCH_Instr_Pc_a0[9]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[17] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[18] I0=$false I1=FETCH_Instr_Pc_a0[19]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[16] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[17] I0=$false I1=FETCH_Instr_Pc_a0[18]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[15] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[16] I0=$false I1=FETCH_Instr_Pc_a0[17]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[14] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[15] I0=$false I1=FETCH_Instr_Pc_a0[16]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[13] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[14] I0=$false I1=FETCH_Instr_Pc_a0[15]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[12] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[13] I0=$false I1=FETCH_Instr_Pc_a0[14]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[11] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[12] I0=$false I1=FETCH_Instr_Pc_a0[13]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[11] I0=$false I1=FETCH_Instr_Pc_a0[12]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7] I0=$false I1=FETCH_Instr_Pc_a0[8]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6] I0=$false I1=FETCH_Instr_Pc_a0[7]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5] I0=$false I1=FETCH_Instr_Pc_a0[6]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4] I0=$false I1=FETCH_Instr_Pc_a0[5]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3] I0=$false I1=FETCH_Instr_Pc_a0[4]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[28] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[29] I0=$false I1=FETCH_Instr_Pc_a0[30]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[27] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[28] I0=$false I1=FETCH_Instr_Pc_a0[29]
.attr src "warp-v_risc-v_4-stage.sv:567|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_branch_target_a2[31] I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_Pc_a2[31] I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010111011100010
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] I0=$false I1=FETCH_Instr_Pc_a2[11]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9] I0=$false I1=FETCH_Instr_Pc_a2[10]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] I0=$false I1=FETCH_Instr_Pc_a2[28]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26] I0=$false I1=FETCH_Instr_Pc_a2[27]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25] I0=$false I1=FETCH_Instr_Pc_a2[26]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24] I0=$false I1=FETCH_Instr_Pc_a2[25]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23] I0=$false I1=FETCH_Instr_Pc_a2[24]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22] I0=$false I1=FETCH_Instr_Pc_a2[23]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21] I0=$false I1=FETCH_Instr_Pc_a2[22]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a2[2] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I0=$false I1=FETCH_Instr_Pc_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20] I0=$false I1=FETCH_Instr_Pc_a2[21]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19] I0=$false I1=FETCH_Instr_Pc_a2[20]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8] I0=$false I1=FETCH_Instr_Pc_a2[9]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18] I0=$false I1=FETCH_Instr_Pc_a2[19]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17] I0=$false I1=FETCH_Instr_Pc_a2[18]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16] I0=$false I1=FETCH_Instr_Pc_a2[17]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15] I0=$false I1=FETCH_Instr_Pc_a2[16]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14] I0=$false I1=FETCH_Instr_Pc_a2[15]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13] I0=$false I1=FETCH_Instr_Pc_a2[14]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12] I0=$false I1=FETCH_Instr_Pc_a2[13]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11] I0=$false I1=FETCH_Instr_Pc_a2[12]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7] I0=$false I1=FETCH_Instr_Pc_a2[8]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6] I0=$false I1=FETCH_Instr_Pc_a2[7]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5] I0=$false I1=FETCH_Instr_Pc_a2[6]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4] I0=$false I1=FETCH_Instr_Pc_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] I0=$false I1=FETCH_Instr_Pc_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29] I0=$false I1=FETCH_Instr_Pc_a2[30]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27] CO=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28] I0=$false I1=FETCH_Instr_Pc_a2[29]
.attr src "warp-v_risc-v_4-stage.sv:1589|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[31] Q=FETCH_Instr_Pc_a1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[30] Q=FETCH_Instr_Pc_a1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[21] Q=FETCH_Instr_Pc_a1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[20] Q=FETCH_Instr_Pc_a1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[19] Q=FETCH_Instr_Pc_a1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[18] Q=FETCH_Instr_Pc_a1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[17] Q=FETCH_Instr_Pc_a1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[16] Q=FETCH_Instr_Pc_a1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[15] Q=FETCH_Instr_Pc_a1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[14] Q=FETCH_Instr_Pc_a1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[13] Q=FETCH_Instr_Pc_a1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[12] Q=FETCH_Instr_Pc_a1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[29] Q=FETCH_Instr_Pc_a1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[11] Q=FETCH_Instr_Pc_a1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[10] Q=FETCH_Instr_Pc_a1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[9] Q=FETCH_Instr_Pc_a1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[8] Q=FETCH_Instr_Pc_a1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[7] Q=FETCH_Instr_Pc_a1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[6] Q=FETCH_Instr_Pc_a1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[5] Q=FETCH_Instr_Pc_a1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[4] Q=FETCH_Instr_Pc_a1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[3] Q=FETCH_Instr_Pc_a1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[2] Q=FETCH_Instr_Pc_a1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[28] Q=FETCH_Instr_Pc_a1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[27] Q=FETCH_Instr_Pc_a1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[26] Q=FETCH_Instr_Pc_a1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[25] Q=FETCH_Instr_Pc_a1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[24] Q=FETCH_Instr_Pc_a1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[23] Q=FETCH_Instr_Pc_a1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[22] Q=FETCH_Instr_Pc_a1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1053|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[31] Q=FETCH_Instr_Pc_a2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[30] Q=FETCH_Instr_Pc_a2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[21] Q=FETCH_Instr_Pc_a2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[20] Q=FETCH_Instr_Pc_a2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[19] Q=FETCH_Instr_Pc_a2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[18] Q=FETCH_Instr_Pc_a2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[17] Q=FETCH_Instr_Pc_a2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[16] Q=FETCH_Instr_Pc_a2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[15] Q=FETCH_Instr_Pc_a2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[14] Q=FETCH_Instr_Pc_a2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[13] Q=FETCH_Instr_Pc_a2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[12] Q=FETCH_Instr_Pc_a2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[29] Q=FETCH_Instr_Pc_a2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[11] Q=FETCH_Instr_Pc_a2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[10] Q=FETCH_Instr_Pc_a2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[9] Q=FETCH_Instr_Pc_a2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[8] Q=FETCH_Instr_Pc_a2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[7] Q=FETCH_Instr_Pc_a2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[6] Q=FETCH_Instr_Pc_a2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[5] Q=FETCH_Instr_Pc_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[4] Q=FETCH_Instr_Pc_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[3] Q=FETCH_Instr_Pc_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[2] Q=FETCH_Instr_Pc_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[28] Q=FETCH_Instr_Pc_a2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[27] Q=FETCH_Instr_Pc_a2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[26] Q=FETCH_Instr_Pc_a2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[25] Q=FETCH_Instr_Pc_a2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[24] Q=FETCH_Instr_Pc_a2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[23] Q=FETCH_Instr_Pc_a2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a1[22] Q=FETCH_Instr_Pc_a2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1054|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[31] Q=FETCH_Instr_Pc_a3[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[30] Q=FETCH_Instr_Pc_a3[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[21] Q=FETCH_Instr_Pc_a3[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[20] Q=FETCH_Instr_Pc_a3[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[19] Q=FETCH_Instr_Pc_a3[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[18] Q=FETCH_Instr_Pc_a3[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[17] Q=FETCH_Instr_Pc_a3[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[16] Q=FETCH_Instr_Pc_a3[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[15] Q=FETCH_Instr_Pc_a3[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[14] Q=FETCH_Instr_Pc_a3[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[13] Q=FETCH_Instr_Pc_a3[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[12] Q=FETCH_Instr_Pc_a3[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[29] Q=FETCH_Instr_Pc_a3[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[11] Q=FETCH_Instr_Pc_a3[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[10] Q=FETCH_Instr_Pc_a3[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[9] Q=FETCH_Instr_Pc_a3[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[8] Q=FETCH_Instr_Pc_a3[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[7] Q=FETCH_Instr_Pc_a3[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[6] Q=FETCH_Instr_Pc_a3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[5] Q=FETCH_Instr_Pc_a3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[4] Q=FETCH_Instr_Pc_a3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[3] Q=FETCH_Instr_Pc_a3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[2] Q=FETCH_Instr_Pc_a3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[28] Q=FETCH_Instr_Pc_a3[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[27] Q=FETCH_Instr_Pc_a3[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[26] Q=FETCH_Instr_Pc_a3[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[25] Q=FETCH_Instr_Pc_a3[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[24] Q=FETCH_Instr_Pc_a3[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[23] Q=FETCH_Instr_Pc_a3[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a2[22] Q=FETCH_Instr_Pc_a3[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1055|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_ReachedEnd_a3_SB_DFFSR_Q_D Q=FETCH_Instr_ReachedEnd_a3 R=FETCH_Instr_reset_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1058|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][30] I1=FETCH_Instr_Regs_value_a3[3][31] I2=FETCH_Instr_ReachedEnd_a3 I3=FETCH_Instr_Regs_value_a3[3][0] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0 I1=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I1 I2=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O I3=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I3 O=FETCH_Instr_Reg4Became45_a3_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][1] I1=FETCH_Instr_Regs_value_a3[3][4] I2=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2 I3=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I3 O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][14] I1=FETCH_Instr_Regs_value_a3[3][15] I2=FETCH_Instr_Regs_value_a3[3][16] I3=FETCH_Instr_Regs_value_a3[3][17] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][10] I1=FETCH_Instr_Regs_value_a3[3][11] I2=FETCH_Instr_Regs_value_a3[3][12] I3=FETCH_Instr_Regs_value_a3[3][13] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][22] I1=FETCH_Instr_Regs_value_a3[3][23] I2=FETCH_Instr_Regs_value_a3[3][24] I3=FETCH_Instr_Regs_value_a3[3][25] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][18] I1=FETCH_Instr_Regs_value_a3[3][19] I2=FETCH_Instr_Regs_value_a3[3][20] I3=FETCH_Instr_Regs_value_a3[3][21] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][6] I1=FETCH_Instr_Regs_value_a3[3][7] I2=FETCH_Instr_Regs_value_a3[3][8] I3=FETCH_Instr_Regs_value_a3[3][9] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[3][2] I2=FETCH_Instr_Regs_value_a3[3][3] I3=FETCH_Instr_Regs_value_a3[3][5] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][26] I1=FETCH_Instr_Regs_value_a3[3][27] I2=FETCH_Instr_Regs_value_a3[3][28] I3=FETCH_Instr_Regs_value_a3[3][29] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0 I1=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I1 I2=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I2 I3=FETCH_Instr_ReachedEnd_a3 O=FETCH_Instr_ReachedEnd_a3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I1 I2=FETCH_Instr_Pc_a3[5] I3=FETCH_Instr_Pc_a3[6] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a3[17] I1=FETCH_Instr_Pc_a3[18] I2=FETCH_Instr_Pc_a3[20] I3=FETCH_Instr_Pc_a3[23] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a3[24] I1=FETCH_Instr_Pc_a3[27] I2=FETCH_Instr_Pc_a3[29] I3=FETCH_Instr_Pc_a3[30] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a3[2] I1=FETCH_Instr_Pc_a3[3] I2=FETCH_Instr_Pc_a3[4] I3=FETCH_Instr_Pc_a3[7] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a3[9] I1=FETCH_Instr_Pc_a3[10] I2=FETCH_Instr_Pc_a3[12] I3=FETCH_Instr_Pc_a3[15] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a3[8] I1=FETCH_Instr_Pc_a3[11] I2=FETCH_Instr_Pc_a3[13] I3=FETCH_Instr_Pc_a3[14] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a3[25] I1=FETCH_Instr_Pc_a3[26] I2=FETCH_Instr_Pc_a3[28] I3=FETCH_Instr_Pc_a3[31] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a3[16] I1=FETCH_Instr_Pc_a3[19] I2=FETCH_Instr_Pc_a3[21] I3=FETCH_Instr_Pc_a3[22] O=FETCH_Instr_ReachedEnd_a3_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_Reg4Became45_a3_SB_DFFSR_Q_D Q=FETCH_Instr_Reg4Became45_a3 R=FETCH_Instr_reset_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1061|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Reg4Became45_a3_SB_LUT4_I3_I2 I3=FETCH_Instr_Reg4Became45_a3 O=FETCH_Instr_Reg4Became45_a3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[10] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[10]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[2] I1=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O O=FETCH_Instr_Regs_pending_a2[10]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[11] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[11]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[2] I1=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O O=FETCH_Instr_Regs_pending_a2[11]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[12] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[12]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I1=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[12]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[13] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[13]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[13]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[14] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[14]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I1=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[14]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[15] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[15]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I1=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[15]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[16] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[16]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O O=FETCH_Instr_Regs_pending_a2[16]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[17] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[17]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O O=FETCH_Instr_Regs_pending_a2[17]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[18] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[18]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O O=FETCH_Instr_Regs_pending_a2[18]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[19] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[19]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O O=FETCH_Instr_Regs_pending_a2[19]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[1] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I3=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_dest_reg_a3[1] I3=FETCH_Instr_dest_reg_a3[0] O=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[20] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[20]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[3] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[20]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[21] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[21]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[3] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[21]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[22] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[22]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[3] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[22]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[23] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[23]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[3] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[23]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[24] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[24]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[2] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3_SB_LUT4_O_I1 O=FETCH_Instr_Regs_pending_a2[24]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[25] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[25]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[2] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I1 O=FETCH_Instr_Regs_pending_a2[25]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[26] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[26]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[2] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[26]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[27] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[27]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[2] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[27]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[28] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[28]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[28]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[29] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[29]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[29]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[2] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I2=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_dest_reg_a3[0] I3=FETCH_Instr_dest_reg_a3[1] O=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[30] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[30]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[30]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[31] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[31]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[31]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[3] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I2=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_dest_reg_a3[0] I3=FETCH_Instr_dest_reg_a3[1] O=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[4] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[3] I1=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_dest_reg_a3[0] I3=FETCH_Instr_dest_reg_a3[1] O=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[5] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[5]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[3] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I2=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[5]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[6] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[6]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[3] I1=FETCH_Instr_Regs_pending_a2[2]_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[6]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[7] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[7]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[3] I1=FETCH_Instr_Regs_pending_a2[3]_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I3=FETCH_Instr_dest_reg_a3[2] O=FETCH_Instr_Regs_pending_a2[7]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[8] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[8]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[2] I1=FETCH_Instr_Regs_pending_a2[4]_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O O=FETCH_Instr_Regs_pending_a2[8]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[9] I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_reset_a3 I3=FETCH_Instr_Regs_pending_a2[9]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_a2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[2] I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_Regs_pending_a2[1]_SB_LUT4_O_I3_SB_LUT4_O_I1 O=FETCH_Instr_Regs_pending_a2[9]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[10] Q=FETCH_Instr_Regs_pending_a3[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[10] I1=FETCH_Instr_Regs_pending_a3[4]_SB_LUT4_I0_O I2=FETCH_Instr_raw_a1[22] I3=FETCH_Instr_raw_a1[23] O=FETCH_Instr_Regs_pending_a3[10]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011101111000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[10] I1=FETCH_Instr_Regs_pending_a3[11] I2=FETCH_Instr_dest_reg_a1[1] I3=FETCH_Instr_dest_reg_a1[0] O=FETCH_Instr_Regs_pending_a3[10]_SB_LUT4_I0_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[11] Q=FETCH_Instr_Regs_pending_a3[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[11] I1=FETCH_Instr_Regs_pending_a3[15] I2=FETCH_Instr_raw_a1[20] I3=FETCH_Instr_raw_a1[22] O=FETCH_Instr_Regs_pending_a3[11]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[12] Q=FETCH_Instr_Regs_pending_a3[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[13] Q=FETCH_Instr_Regs_pending_a3[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[14] Q=FETCH_Instr_Regs_pending_a3[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[14] I1=FETCH_Instr_misaligned_jump_target_a1 I2=FETCH_Instr_raw_a1[23] I3=FETCH_Instr_raw_a1[20] O=FETCH_Instr_Regs_pending_a3[14]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100110010110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[14] I1=FETCH_Instr_Regs_pending_a3[12] I2=FETCH_Instr_dest_reg_a1[1] I3=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I0 O=FETCH_Instr_Regs_pending_a3[14]_SB_LUT4_I0_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[15] Q=FETCH_Instr_Regs_pending_a3[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[15] I1=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I0 I2=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I0_I1 I3=FETCH_Instr_dest_reg_a1[0] O=FETCH_Instr_Regs_pending_a3[15]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[2]_SB_LUT4_I0_1_O I1=FETCH_Instr_Regs_pending_a3[15]_SB_LUT4_I0_O I2=FETCH_Instr_dest_reg_a1[0] I3=FETCH_Instr_dest_reg_a1[1] O=FETCH_Instr_Regs_pending_a3[15]_SB_LUT4_I0_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011101011110111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[16] Q=FETCH_Instr_Regs_pending_a3[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[1] I1=FETCH_Instr_Regs_pending_a3[16] I2=FETCH_Instr_Regs_pending_a3[19]_SB_LUT4_I0_O I3=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_I2 O=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111111111111
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[20] I1=FETCH_Instr_Regs_pending_a3[16] I2=FETCH_Instr_Regs_pending_a3[1] I3=FETCH_Instr_raw_a1[24] O=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O I1=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1 I2=FETCH_Instr_Regs_pending_a3[22]_SB_LUT4_I0_1_O I3=FETCH_Instr_misaligned_jump_target_a1 O=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[24] I1=FETCH_Instr_misaligned_jump_target_a1 I2=FETCH_Instr_raw_a1[20] I3=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1 O=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a1[22] I3=FETCH_Instr_raw_a1[23] O=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[17] Q=FETCH_Instr_Regs_pending_a3[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[17] I1=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_I2 I2=FETCH_Instr_Regs_pending_a3[28] I3=FETCH_Instr_dest_reg_a1[0] O=FETCH_Instr_Regs_pending_a3[17]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a3[27]_SB_LUT4_I0_1_O I2=FETCH_Instr_Regs_pending_a3[17]_SB_LUT4_I0_O I3=FETCH_Instr_dest_reg_a1[1] O=FETCH_Instr_Regs_pending_a3[17]_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[18] Q=FETCH_Instr_Regs_pending_a3[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[18] I1=FETCH_Instr_Regs_pending_a3[19] I2=FETCH_Instr_misaligned_jump_target_a1 I3=FETCH_Instr_raw_a1[20] O=FETCH_Instr_Regs_pending_a3[18]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[19] Q=FETCH_Instr_Regs_pending_a3[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[19] I1=FETCH_Instr_Regs_pending_a3[18] I2=FETCH_Instr_dest_reg_a1[1] I3=FETCH_Instr_dest_reg_a1[0] O=FETCH_Instr_Regs_pending_a3[19]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010000011001111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[1] Q=FETCH_Instr_Regs_pending_a3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[20] Q=FETCH_Instr_Regs_pending_a3[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[20] I1=FETCH_Instr_Regs_pending_a3[28] I2=FETCH_Instr_raw_a1[20] I3=FETCH_Instr_raw_a1[23] O=FETCH_Instr_Regs_pending_a3[20]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[21] Q=FETCH_Instr_Regs_pending_a3[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[21] I1=FETCH_Instr_Regs_pending_a3[23] I2=FETCH_Instr_raw_a1[22] I3=FETCH_Instr_misaligned_jump_target_a1 O=FETCH_Instr_Regs_pending_a3[21]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[22] Q=FETCH_Instr_Regs_pending_a3[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[22] I1=FETCH_Instr_Regs_pending_a3[20] I2=FETCH_Instr_dest_reg_a1[1] I3=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I3 O=FETCH_Instr_Regs_pending_a3[22]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[22] I1=FETCH_Instr_Regs_pending_a3[22]_SB_LUT4_I0_1_I1 I2=FETCH_Instr_Regs_pending_a3[26]_SB_LUT4_I0_1_O I3=FETCH_Instr_raw_a1[20] O=FETCH_Instr_Regs_pending_a3[22]_SB_LUT4_I0_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a1[23] I3=FETCH_Instr_raw_a1[22] O=FETCH_Instr_Regs_pending_a3[22]_SB_LUT4_I0_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[0] I1=FETCH_Instr_Regs_pending_a3[22]_SB_LUT4_I0_O I2=FETCH_Instr_Regs_pending_a3[31]_SB_LUT4_I3_O I3=FETCH_Instr_dest_reg_a1[4] O=FETCH_Instr_Regs_pending_a3[22]_SB_LUT4_I0_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[23] Q=FETCH_Instr_Regs_pending_a3[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[1] I1=FETCH_Instr_dest_reg_a1[0] I2=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I3 I3=FETCH_Instr_Regs_pending_a3[23] O=FETCH_Instr_Regs_pending_a3[23]_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[24] Q=FETCH_Instr_Regs_pending_a3[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[24] I1=FETCH_Instr_Regs_pending_a3[21]_SB_LUT4_I0_O I2=FETCH_Instr_raw_a1[20] I3=FETCH_Instr_Regs_pending_a3[27]_SB_LUT4_I0_O O=FETCH_Instr_Regs_pending_a3[24]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011110111111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[24]_SB_LUT4_I0_O I1=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_O I2=FETCH_Instr_raw_a1[24] I3=FETCH_Instr_misaligned_jump_target_a1 O=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000111100100011
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[25] Q=FETCH_Instr_Regs_pending_a3[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[25] I1=FETCH_Instr_Regs_pending_a3[17] I2=FETCH_Instr_misaligned_jump_target_a1 I3=FETCH_Instr_raw_a1[23] O=FETCH_Instr_Regs_pending_a3[25]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Regs_pending_a3[25]_SB_LUT4_I0_O I3=FETCH_Instr_Regs_pending_a3[18]_SB_LUT4_I0_O O=FETCH_Instr_Regs_pending_a3[25]_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[29]_SB_LUT4_I1_O I1=FETCH_Instr_Regs_pending_a3[25] I2=FETCH_Instr_dest_reg_a1[0] I3=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I0_I1 O=FETCH_Instr_Regs_pending_a3[25]_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[25]_SB_LUT4_I1_O I1=FETCH_Instr_Regs_pending_a3[26]_SB_LUT4_I0_O I2=FETCH_Instr_Regs_pending_a3[23]_SB_LUT4_I3_O I3=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_O O=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[26] Q=FETCH_Instr_Regs_pending_a3[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[26] I1=FETCH_Instr_Regs_pending_a3[24] I2=FETCH_Instr_dest_reg_a1[0] I3=FETCH_Instr_dest_reg_a1[1] O=FETCH_Instr_Regs_pending_a3[26]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[26] I1=FETCH_Instr_Regs_pending_a3[30] I2=FETCH_Instr_raw_a1[22] I3=FETCH_Instr_raw_a1[23] O=FETCH_Instr_Regs_pending_a3[26]_SB_LUT4_I0_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010111111111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[27] Q=FETCH_Instr_Regs_pending_a3[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[27] I1=FETCH_Instr_Regs_pending_a3[21]_SB_LUT4_I0_O I2=FETCH_Instr_raw_a1[22] I3=FETCH_Instr_raw_a1[23] O=FETCH_Instr_Regs_pending_a3[27]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101111000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[27] I1=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I0_I1 I2=FETCH_Instr_Regs_pending_a3[30] I3=FETCH_Instr_dest_reg_a1[0] O=FETCH_Instr_Regs_pending_a3[27]_SB_LUT4_I0_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000100011110000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[28] Q=FETCH_Instr_Regs_pending_a3[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[29] Q=FETCH_Instr_Regs_pending_a3[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I0 I1=FETCH_Instr_Regs_pending_a3[29] I2=FETCH_Instr_Regs_pending_a3[21] I3=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I3 O=FETCH_Instr_Regs_pending_a3[29]_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[2] Q=FETCH_Instr_Regs_pending_a3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[2] I1=FETCH_Instr_Regs_pending_a3[5] I2=FETCH_Instr_raw_a1[23] I3=FETCH_Instr_raw_a1[22] O=FETCH_Instr_Regs_pending_a3[2]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[2] I1=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_I2 I2=FETCH_Instr_Regs_pending_a3[8] I3=FETCH_Instr_dest_reg_a1[1] O=FETCH_Instr_Regs_pending_a3[2]_SB_LUT4_I0_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[22] I1=FETCH_Instr_raw_a1[20] I2=FETCH_Instr_misaligned_jump_target_a1 I3=FETCH_Instr_Regs_pending_a3[2]_SB_LUT4_I0_O O=FETCH_Instr_Regs_pending_a3[2]_SB_LUT4_I0_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110011111111111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[30] Q=FETCH_Instr_Regs_pending_a3[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[31] Q=FETCH_Instr_Regs_pending_a3[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[31] I1=FETCH_Instr_Regs_pending_a3[29] I2=FETCH_Instr_raw_a1[20] I3=FETCH_Instr_misaligned_jump_target_a1 O=FETCH_Instr_Regs_pending_a3[31]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010000011001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[31]_SB_LUT4_I0_O I1=FETCH_Instr_Regs_pending_a3[20]_SB_LUT4_I0_O I2=FETCH_Instr_Regs_pending_a3[25]_SB_LUT4_I0_O_SB_LUT4_I2_O I3=FETCH_Instr_raw_a1[22] O=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[1] I1=FETCH_Instr_dest_reg_a1[0] I2=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I0 I3=FETCH_Instr_Regs_pending_a3[31] O=FETCH_Instr_Regs_pending_a3[31]_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[3] Q=FETCH_Instr_Regs_pending_a3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a3[3] I2=FETCH_Instr_Regs_pending_a3[7] I3=FETCH_Instr_raw_a1[22] O=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I1_O I1=FETCH_Instr_Regs_pending_a3[8]_SB_LUT4_I0_O I2=FETCH_Instr_raw_a1[23] I3=FETCH_Instr_Regs_pending_a3[14]_SB_LUT4_I0_O O=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I1_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[1] I1=FETCH_Instr_dest_reg_a1[0] I2=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_I2 I3=FETCH_Instr_Regs_pending_a3[3] O=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_OrigInst_dest_reg_a1[2] I1=FETCH_Instr_OrigInst_dest_reg_a1[3] I2=FETCH_Instr_raw_a1[9] I3=FETCH_Instr_second_issue_ld_a1 O=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[14]_SB_LUT4_I0_1_O I1=FETCH_Instr_dest_reg_a1[0] I2=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_O I3=FETCH_Instr_dest_reg_a1[4] O=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[4] Q=FETCH_Instr_Regs_pending_a3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[4] I1=FETCH_Instr_Regs_pending_a3[6] I2=FETCH_Instr_raw_a1[23] I3=FETCH_Instr_misaligned_jump_target_a1 O=FETCH_Instr_Regs_pending_a3[4]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a3[7] I2=FETCH_Instr_Regs_pending_a3[4] I3=FETCH_Instr_dest_reg_a1[1] O=FETCH_Instr_Regs_pending_a3[4]_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[4]_SB_LUT4_I2_O I1=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I3 I2=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I0_O I3=FETCH_Instr_Regs_pending_a3[4]_SB_LUT4_I2_O_SB_LUT4_I0_I3 O=FETCH_Instr_Regs_pending_a3[4]_SB_LUT4_I2_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I3 I2=FETCH_Instr_dest_reg_a1[0] I3=FETCH_Instr_dest_reg_a1[1] O=FETCH_Instr_Regs_pending_a3[4]_SB_LUT4_I2_O_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011110000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[5] Q=FETCH_Instr_Regs_pending_a3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I0 I1=FETCH_Instr_Regs_pending_a3[13] I2=FETCH_Instr_Regs_pending_a3[5] I3=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I3 O=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_second_issue_ld_a1 I2=FETCH_Instr_OrigInst_dest_reg_a1[2] I3=FETCH_Instr_OrigInst_dest_reg_a1[3] O=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_OrigInst_dest_reg_a1[3] I1=FETCH_Instr_OrigInst_dest_reg_a1[2] I2=FETCH_Instr_raw_a1[9] I3=FETCH_Instr_second_issue_ld_a1 O=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I0_I1 I1=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_O I2=FETCH_Instr_dest_reg_a1[1] I3=FETCH_Instr_Regs_pending_a3[10]_SB_LUT4_I0_1_O O=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110011111111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[6] Q=FETCH_Instr_Regs_pending_a3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[7] Q=FETCH_Instr_Regs_pending_a3[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[8] Q=FETCH_Instr_Regs_pending_a3[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[8] I1=FETCH_Instr_Regs_pending_a3[12] I2=FETCH_Instr_misaligned_jump_target_a1 I3=FETCH_Instr_Regs_pending_a3[11]_SB_LUT4_I0_O O=FETCH_Instr_Regs_pending_a3[8]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_a2[9] Q=FETCH_Instr_Regs_pending_a3[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[9] I1=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I0_I1 I2=FETCH_Instr_Regs_pending_a3[6] I3=FETCH_Instr_dest_reg_a1[1] O=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigInst_dest_reg_a1[2] I2=FETCH_Instr_second_issue_ld_a1 I3=FETCH_Instr_OrigInst_dest_reg_a1[3] O=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a3[9] I2=FETCH_Instr_Regs_pending_a3[13] I3=FETCH_Instr_raw_a1[22] O=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I1_O I1=FETCH_Instr_Regs_pending_a3[4]_SB_LUT4_I0_O I2=FETCH_Instr_raw_a1[20] I3=FETCH_Instr_Regs_pending_a3[10]_SB_LUT4_I0_O O=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I1_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101001111111111
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[10][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[11][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[12][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[13][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[14][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a3[15][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[16][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[17][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[18][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[19][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[1][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a3[20][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[21][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[22][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[23][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[24][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[25][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[26][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a3[27][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[28][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[29][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[2][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a3[30][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a3[3][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a3[4][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[5][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[6][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O Q=FETCH_Instr_Regs_value_a3[7][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[8][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[31] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[30] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[21] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[20] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[19] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[18] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[17] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[16] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[15] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[14] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[13] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[12] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[29] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[11] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[10] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[9] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[8] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[7] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[6] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[5] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[4] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[3] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[2] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[28] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[1] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[0] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[27] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[26] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[25] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[24] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[23] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a3[22] E=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a3[9][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[0] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[1] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[9] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[8] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[26] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[25] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[24] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[23] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[22] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[21] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[20] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[19] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[18] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[17] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[7] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[16] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[15] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[14] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[13] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[12] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[11] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[10] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[6] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[5] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[4] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[3] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[2] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[28] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] CO=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[27] I1=$true
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[26] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[26] R=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[22] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[22] R=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[21] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[21] R=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[18] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[18] R=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[16] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[16] R=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[13] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[13] R=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[12] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[12] R=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[10] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[10] R=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[9] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[9] R=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[9] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[8] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[27] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[26] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[25] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[24] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[23] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[22] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[21] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[20] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[1] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[0] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[19] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[7] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[18] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[17] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[16] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[15] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[14] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[13] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[12] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[11] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[10] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[6] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[5] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[4] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[3] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[2] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[29] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[28] I2=$true I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_reset_a2 O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[29] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[29] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[28] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[28] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[14] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[14] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[11] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[11] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[8] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[8] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[7] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[7] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[6] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[6] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[5] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[5] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[4] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[4] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[3] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[3] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[2] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[2] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[1] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[1] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[27] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[27] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSS_Q_20_D Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[0] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[0] O=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSS_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[25] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[25] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[24] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[24] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[23] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[23] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[20] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[20] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[19] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[19] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[17] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[17] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[15] Q=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[15] S=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1064|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_ld_st_a2 I1=FETCH_Instr_aborting_trap_a2_SB_LUT4_O_I1 I2=FETCH_Instr_csr_trap_a2 I3=FETCH_Instr_illegal_a2 O=FETCH_Instr_aborting_trap_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_addr_a2[1] I1=FETCH_Instr_ld_st_half_a2 I2=FETCH_Instr_addr_a2[0] I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_aborting_trap_a2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111101011000000
.gate SB_DFF C=clk D=FETCH_Instr_aborting_trap_a2 Q=FETCH_Instr_aborting_trap_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1067|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a3_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a3 I3=FETCH_Instr_GoodPathMask_a0[3] O=FETCH_Instr_aborting_trap_a3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[28] O=FETCH_Instr_addi_rslt_a2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[27] O=FETCH_Instr_addi_rslt_a2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[18] O=FETCH_Instr_addi_rslt_a2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[17] O=FETCH_Instr_addi_rslt_a2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[16] O=FETCH_Instr_addi_rslt_a2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[15] O=FETCH_Instr_addi_rslt_a2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[14] O=FETCH_Instr_addi_rslt_a2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[13] O=FETCH_Instr_addi_rslt_a2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[12] O=FETCH_Instr_addi_rslt_a2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[11] O=FETCH_Instr_addi_rslt_a2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[10] O=FETCH_Instr_addi_rslt_a2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I2=FETCH_Instr_raw_i_imm_a2[0] I3=$false O=FETCH_Instr_addi_rslt_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[26] O=FETCH_Instr_addi_rslt_a2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[8] O=FETCH_Instr_addi_rslt_a2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[7] O=FETCH_Instr_addi_rslt_a2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[6] O=FETCH_Instr_addi_rslt_a2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I2=FETCH_Instr_raw_i_imm_a2[5] I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[5] O=FETCH_Instr_addi_rslt_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[4] O=FETCH_Instr_addi_rslt_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[3] O=FETCH_Instr_addi_rslt_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[31] O=FETCH_Instr_addi_rslt_a2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[30] O=FETCH_Instr_addi_rslt_a2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[2] O=FETCH_Instr_addi_rslt_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[29] O=FETCH_Instr_addi_rslt_a2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[25] O=FETCH_Instr_addi_rslt_a2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[24] O=FETCH_Instr_addi_rslt_a2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[23] O=FETCH_Instr_addi_rslt_a2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[22] O=FETCH_Instr_addi_rslt_a2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[21] O=FETCH_Instr_addi_rslt_a2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[20] O=FETCH_Instr_addi_rslt_a2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[19] O=FETCH_Instr_addi_rslt_a2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[9] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[10] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[8] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[9] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[28] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[29] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[27] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[28] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[26] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[27] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[25] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[26] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[24] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[25] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[23] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[24] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[22] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[23] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[21] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[22] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[20] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[21] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[19] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[20] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[7] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[8] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[18] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[19] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[17] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[18] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[16] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[17] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[15] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[16] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[14] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[15] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[13] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[14] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[12] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[13] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[11] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[12] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[10] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[11] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[1] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I1=FETCH_Instr_raw_i_imm_a2[0]
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[6] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[7] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[5] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[6] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I1=FETCH_Instr_raw_i_imm_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[4] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[5] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I1=FETCH_Instr_raw_i_imm_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[3] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[4] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I1=FETCH_Instr_raw_i_imm_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[30] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[31] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[2] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[3] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I1=FETCH_Instr_raw_i_imm_a2[2]
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[29] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[30] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I1=FETCH_Instr_raw_funct7_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I3=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[6] O=FETCH_Instr_addr_a2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[5] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I3=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[5] O=FETCH_Instr_addr_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addr_a2_SB_LUT4_O_2_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I3=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[4] O=FETCH_Instr_addr_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[4] CO=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[5] I0=FETCH_Instr_addr_a2_SB_LUT4_O_2_I1 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_s_imm_a2[4] I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_ld_a2 O=FETCH_Instr_addr_a2_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addr_a2_SB_LUT4_O_3_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I3=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[3] O=FETCH_Instr_addr_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[3] CO=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[4] I0=FETCH_Instr_addr_a2_SB_LUT4_O_3_I1 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ld_a2 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_addr_a2_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addr_a2_SB_LUT4_O_4_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I3=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[2] O=FETCH_Instr_addr_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[2] CO=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[3] I0=FETCH_Instr_addr_a2_SB_LUT4_O_4_I1 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2]
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_s_imm_a2[2] I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_ld_a2 O=FETCH_Instr_addr_a2_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addr_a2_SB_LUT4_O_5_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I3=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[1] O=FETCH_Instr_addr_a2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[1] CO=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[2] I0=FETCH_Instr_addr_a2_SB_LUT4_O_5_I1 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1]
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I3=$false O=FETCH_Instr_addr_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[1] I0=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0]
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[5] CO=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[6] I0=FETCH_Instr_raw_i_imm_a2[5] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:1464|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_s_imm_a2[0] I2=FETCH_Instr_raw_i_imm_a2[0] I3=FETCH_Instr_ld_a2 O=FETCH_Instr_addr_a2_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=clk D=FETCH_Instr_addr_a2[6] Q=FETCH_Instr_addr_a3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1070|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_addr_a2[5] Q=FETCH_Instr_addr_a3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1070|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_addr_a2[4] Q=FETCH_Instr_addr_a3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1070|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_addr_a2[3] Q=FETCH_Instr_addr_a3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1070|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_addr_a2[2] Q=FETCH_Instr_addr_a3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1070|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_addr_a2[1] Q=FETCH_Instr_addr_a3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1070|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_addr_a2[0] Q=FETCH_Instr_addr_a3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1070|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[11] I2=FETCH_Instr_raw_a1[7] I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[9] O=FETCH_Instr_branch_target_a1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[10] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[8] O=FETCH_Instr_branch_target_a1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[29] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[27] O=FETCH_Instr_branch_target_a1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[28] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[26] O=FETCH_Instr_branch_target_a1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[27] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[25] O=FETCH_Instr_branch_target_a1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[26] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[24] O=FETCH_Instr_branch_target_a1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[25] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[23] O=FETCH_Instr_branch_target_a1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[24] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[22] O=FETCH_Instr_branch_target_a1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[23] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[21] O=FETCH_Instr_branch_target_a1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[22] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[20] O=FETCH_Instr_branch_target_a1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[3] I2=$false I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[1] O=FETCH_Instr_branch_target_a1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[21] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[19] O=FETCH_Instr_branch_target_a1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[9] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[7] O=FETCH_Instr_branch_target_a1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[20] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[18] O=FETCH_Instr_branch_target_a1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[19] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[17] O=FETCH_Instr_branch_target_a1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[18] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[16] O=FETCH_Instr_branch_target_a1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[17] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[15] O=FETCH_Instr_branch_target_a1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[16] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[14] O=FETCH_Instr_branch_target_a1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[15] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[13] O=FETCH_Instr_branch_target_a1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[14] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[12] O=FETCH_Instr_branch_target_a1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[13] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[11] O=FETCH_Instr_branch_target_a1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[12] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[10] O=FETCH_Instr_branch_target_a1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[2] I2=FETCH_Instr_raw_a1[9] I3=$false O=FETCH_Instr_branch_target_a1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[8] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[6] O=FETCH_Instr_branch_target_a1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[7] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[5] O=FETCH_Instr_branch_target_a1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[6] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[4] O=FETCH_Instr_branch_target_a1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[5] I2=FETCH_Instr_raw_rl_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[3] O=FETCH_Instr_branch_target_a1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[4] I2=FETCH_Instr_raw_a1[11] I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[2] O=FETCH_Instr_branch_target_a1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[31] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[29] O=FETCH_Instr_branch_target_a1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a1[30] I2=FETCH_Instr_raw_aq_a1 I3=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[28] O=FETCH_Instr_branch_target_a1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[31] Q=FETCH_Instr_branch_target_a2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[30] Q=FETCH_Instr_branch_target_a2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[21] Q=FETCH_Instr_branch_target_a2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[20] Q=FETCH_Instr_branch_target_a2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[19] Q=FETCH_Instr_branch_target_a2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[18] Q=FETCH_Instr_branch_target_a2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[17] Q=FETCH_Instr_branch_target_a2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[16] Q=FETCH_Instr_branch_target_a2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[15] Q=FETCH_Instr_branch_target_a2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[14] Q=FETCH_Instr_branch_target_a2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[13] Q=FETCH_Instr_branch_target_a2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[12] Q=FETCH_Instr_branch_target_a2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[29] Q=FETCH_Instr_branch_target_a2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[11] Q=FETCH_Instr_branch_target_a2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[10] Q=FETCH_Instr_branch_target_a2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[9] Q=FETCH_Instr_branch_target_a2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[8] Q=FETCH_Instr_branch_target_a2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[7] Q=FETCH_Instr_branch_target_a2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[6] Q=FETCH_Instr_branch_target_a2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[5] Q=FETCH_Instr_branch_target_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[4] Q=FETCH_Instr_branch_target_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[3] Q=FETCH_Instr_branch_target_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[2] Q=FETCH_Instr_branch_target_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[28] Q=FETCH_Instr_branch_target_a2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[27] Q=FETCH_Instr_branch_target_a2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[26] Q=FETCH_Instr_branch_target_a2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[25] Q=FETCH_Instr_branch_target_a2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[24] Q=FETCH_Instr_branch_target_a2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[23] Q=FETCH_Instr_branch_target_a2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_branch_target_a1[22] Q=FETCH_Instr_branch_target_a2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1079|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_aborting_trap_a2 I1=FETCH_Instr_reset_a2 I2=FETCH_Instr_commit_a2_SB_LUT4_O_I2 I3=FETCH_Instr_next_good_path_mask_a0[3] O=FETCH_Instr_commit_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_second_issue_ld_a2 I2=FETCH_Instr_NoFetch_a2 I3=FETCH_Instr_replay_a2 O=FETCH_Instr_commit_a2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFF C=clk D=FETCH_Instr_commit_a2 Q=FETCH_Instr_commit_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1082|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_commit_a3_SB_LUT4_I1_I0 I1=FETCH_Instr_commit_a3 I2=FETCH_Instr_illegal_a3 I3=FETCH_Instr_commit_a3_SB_LUT4_I1_I3 O=failed_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011111100000000
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[31] CO=FETCH_Instr_commit_a3_SB_LUT4_I1_I0 I0=$false I1=FETCH_Instr_commit_a3_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[31] O=FETCH_Instr_commit_a3_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[31] CO=FETCH_Instr_commit_a3_SB_LUT4_I1_I3 I0=$false I1=FETCH_Instr_commit_a3_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_st_a2_SB_DFFSR_Q_D Q=FETCH_Instr_conditional_branch_a2 R=FETCH_Instr_conditional_branch_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1085|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_a1[11] O=FETCH_Instr_conditional_branch_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_commit_a2_SB_LUT4_O_I2 I2=FETCH_Instr_conditional_branch_a2 I3=FETCH_Instr_GoodPathMask_a0[2] O=FETCH_Instr_conditional_branch_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2[0] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[2] I0=$false I1=FETCH_Instr_csr_cycle_a2[1]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[9] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[10] I0=$false I1=FETCH_Instr_csr_cycle_a2[9]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[8] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[9] I0=$false I1=FETCH_Instr_csr_cycle_a2[8]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[29] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[30] I0=$false I1=FETCH_Instr_csr_cycle_a2[29]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[28] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[29] I0=$false I1=FETCH_Instr_csr_cycle_a2[28]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[27] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[28] I0=$false I1=FETCH_Instr_csr_cycle_a2[27]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[26] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[27] I0=$false I1=FETCH_Instr_csr_cycle_a2[26]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[25] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[26] I0=$false I1=FETCH_Instr_csr_cycle_a2[25]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[24] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[25] I0=$false I1=FETCH_Instr_csr_cycle_a2[24]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[23] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[24] I0=$false I1=FETCH_Instr_csr_cycle_a2[23]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[22] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[23] I0=$false I1=FETCH_Instr_csr_cycle_a2[22]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[21] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[22] I0=$false I1=FETCH_Instr_csr_cycle_a2[21]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[20] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[21] I0=$false I1=FETCH_Instr_csr_cycle_a2[20]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[7] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[8] I0=$false I1=FETCH_Instr_csr_cycle_a2[7]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[19] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[20] I0=$false I1=FETCH_Instr_csr_cycle_a2[19]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[18] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[19] I0=$false I1=FETCH_Instr_csr_cycle_a2[18]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[17] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[18] I0=$false I1=FETCH_Instr_csr_cycle_a2[17]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[16] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[17] I0=$false I1=FETCH_Instr_csr_cycle_a2[16]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[15] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[16] I0=$false I1=FETCH_Instr_csr_cycle_a2[15]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[14] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[15] I0=$false I1=FETCH_Instr_csr_cycle_a2[14]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[13] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[14] I0=$false I1=FETCH_Instr_csr_cycle_a2[13]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[12] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[13] I0=$false I1=FETCH_Instr_csr_cycle_a2[12]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[11] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[12] I0=$false I1=FETCH_Instr_csr_cycle_a2[11]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[10] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[11] I0=$false I1=FETCH_Instr_csr_cycle_a2[10]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[6] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[7] I0=$false I1=FETCH_Instr_csr_cycle_a2[6]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[5] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[6] I0=$false I1=FETCH_Instr_csr_cycle_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[4] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[5] I0=$false I1=FETCH_Instr_csr_cycle_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[3] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[4] I0=$false I1=FETCH_Instr_csr_cycle_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[31] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[32] I0=$false I1=FETCH_Instr_csr_cycle_a2[31]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[30] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[31] I0=$false I1=FETCH_Instr_csr_cycle_a2[30]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[2] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[3] I0=$false I1=FETCH_Instr_csr_cycle_a2[2]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_D Q=FETCH_Instr_csr_cycle_a2[31] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_1_D Q=FETCH_Instr_csr_cycle_a2[30] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_10_D Q=FETCH_Instr_csr_cycle_a2[21] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[21] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_11_D Q=FETCH_Instr_csr_cycle_a2[20] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[20] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_12_D Q=FETCH_Instr_csr_cycle_a2[19] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[19] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_13_D Q=FETCH_Instr_csr_cycle_a2[18] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[18] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_14_D Q=FETCH_Instr_csr_cycle_a2[17] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[17] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_15_D Q=FETCH_Instr_csr_cycle_a2[16] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[16] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_16_D Q=FETCH_Instr_csr_cycle_a2[15] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[15] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_17_D Q=FETCH_Instr_csr_cycle_a2[14] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[14] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_18_D Q=FETCH_Instr_csr_cycle_a2[13] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[13] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_19_D Q=FETCH_Instr_csr_cycle_a2[12] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[12] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[30] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_2_D Q=FETCH_Instr_csr_cycle_a2[29] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_20_D Q=FETCH_Instr_csr_cycle_a2[11] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[11] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_21_D Q=FETCH_Instr_csr_cycle_a2[10] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[10] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_22_D Q=FETCH_Instr_csr_cycle_a2[9] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[9] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_23_D Q=FETCH_Instr_csr_cycle_a2[8] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[8] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_24_D Q=FETCH_Instr_csr_cycle_a2[7] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[7] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_25_D Q=FETCH_Instr_csr_cycle_a2[6] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[6] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_26_D Q=FETCH_Instr_csr_cycle_a2[5] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[5] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_27_D Q=FETCH_Instr_csr_cycle_a2[4] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[4] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_28_D Q=FETCH_Instr_csr_cycle_a2[3] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[3] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_29_D Q=FETCH_Instr_csr_cycle_a2[2] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[2] I2=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I3=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I1=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[29] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_3_D Q=FETCH_Instr_csr_cycle_a2[28] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_30_D Q=FETCH_Instr_csr_cycle_a2[1] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[1] I2=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_31_D Q=FETCH_Instr_csr_cycle_a2[0] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I1=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I2=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_cycle_a2[0] O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I1=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[28] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_4_D Q=FETCH_Instr_csr_cycle_a2[27] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[27] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_5_D Q=FETCH_Instr_csr_cycle_a2[26] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[26] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_6_D Q=FETCH_Instr_csr_cycle_a2[25] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[25] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_7_D Q=FETCH_Instr_csr_cycle_a2[24] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[24] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_8_D Q=FETCH_Instr_csr_cycle_a2[23] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[23] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_9_D Q=FETCH_Instr_csr_cycle_a2[22] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1088|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[22] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[31] I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I2=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycle_a2_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[62] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[63] I0=$false I1=FETCH_Instr_csr_cycleh_a2[30]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[61] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[62] I0=$false I1=FETCH_Instr_csr_cycleh_a2[29]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[52] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[53] I0=$false I1=FETCH_Instr_csr_cycleh_a2[20]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[51] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[52] I0=$false I1=FETCH_Instr_csr_cycleh_a2[19]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[50] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[51] I0=$false I1=FETCH_Instr_csr_cycleh_a2[18]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[49] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[50] I0=$false I1=FETCH_Instr_csr_cycleh_a2[17]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[48] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[49] I0=$false I1=FETCH_Instr_csr_cycleh_a2[16]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[47] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[48] I0=$false I1=FETCH_Instr_csr_cycleh_a2[15]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[46] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[47] I0=$false I1=FETCH_Instr_csr_cycleh_a2[14]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[45] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[46] I0=$false I1=FETCH_Instr_csr_cycleh_a2[13]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[44] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[45] I0=$false I1=FETCH_Instr_csr_cycleh_a2[12]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[43] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[44] I0=$false I1=FETCH_Instr_csr_cycleh_a2[11]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[60] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[61] I0=$false I1=FETCH_Instr_csr_cycleh_a2[28]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[42] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[43] I0=$false I1=FETCH_Instr_csr_cycleh_a2[10]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[41] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[42] I0=$false I1=FETCH_Instr_csr_cycleh_a2[9]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[40] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[41] I0=$false I1=FETCH_Instr_csr_cycleh_a2[8]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[39] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[40] I0=$false I1=FETCH_Instr_csr_cycleh_a2[7]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[38] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[39] I0=$false I1=FETCH_Instr_csr_cycleh_a2[6]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[37] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[38] I0=$false I1=FETCH_Instr_csr_cycleh_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[36] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[37] I0=$false I1=FETCH_Instr_csr_cycleh_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[35] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[36] I0=$false I1=FETCH_Instr_csr_cycleh_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[34] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[35] I0=$false I1=FETCH_Instr_csr_cycleh_a2[2]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[33] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[34] I0=$false I1=FETCH_Instr_csr_cycleh_a2[1]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[59] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[60] I0=$false I1=FETCH_Instr_csr_cycleh_a2[27]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[32] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[33] I0=$false I1=FETCH_Instr_csr_cycleh_a2[0]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[58] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[59] I0=$false I1=FETCH_Instr_csr_cycleh_a2[26]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[57] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[58] I0=$false I1=FETCH_Instr_csr_cycleh_a2[25]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[56] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[57] I0=$false I1=FETCH_Instr_csr_cycleh_a2[24]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[55] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[56] I0=$false I1=FETCH_Instr_csr_cycleh_a2[23]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[54] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[55] I0=$false I1=FETCH_Instr_csr_cycleh_a2[22]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[53] CO=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[54] I0=$false I1=FETCH_Instr_csr_cycleh_a2[21]
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_D Q=FETCH_Instr_csr_cycleh_a2[31] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_1_D Q=FETCH_Instr_csr_cycleh_a2[30] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_10_D Q=FETCH_Instr_csr_cycleh_a2[21] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[53] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_11_D Q=FETCH_Instr_csr_cycleh_a2[20] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[52] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_12_D Q=FETCH_Instr_csr_cycleh_a2[19] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[51] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_13_D Q=FETCH_Instr_csr_cycleh_a2[18] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[50] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_14_D Q=FETCH_Instr_csr_cycleh_a2[17] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[49] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_15_D Q=FETCH_Instr_csr_cycleh_a2[16] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[48] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_16_D Q=FETCH_Instr_csr_cycleh_a2[15] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[47] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_17_D Q=FETCH_Instr_csr_cycleh_a2[14] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[46] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_18_D Q=FETCH_Instr_csr_cycleh_a2[13] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[45] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_19_D Q=FETCH_Instr_csr_cycleh_a2[12] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[44] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[62] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_2_D Q=FETCH_Instr_csr_cycleh_a2[29] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_20_D Q=FETCH_Instr_csr_cycleh_a2[11] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[43] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_21_D Q=FETCH_Instr_csr_cycleh_a2[10] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[42] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_22_D Q=FETCH_Instr_csr_cycleh_a2[9] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[41] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_23_D Q=FETCH_Instr_csr_cycleh_a2[8] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[40] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_24_D Q=FETCH_Instr_csr_cycleh_a2[7] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[39] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_25_D Q=FETCH_Instr_csr_cycleh_a2[6] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[38] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_26_D Q=FETCH_Instr_csr_cycleh_a2[5] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[37] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_27_D Q=FETCH_Instr_csr_cycleh_a2[4] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[36] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_28_D Q=FETCH_Instr_csr_cycleh_a2[3] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[35] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_29_D Q=FETCH_Instr_csr_cycleh_a2[2] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[34] I2=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I3=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[61] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_3_D Q=FETCH_Instr_csr_cycleh_a2[28] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_30_D Q=FETCH_Instr_csr_cycleh_a2[1] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[33] I2=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_31_D Q=FETCH_Instr_csr_cycleh_a2[0] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I2=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[32] O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[60] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_4_D Q=FETCH_Instr_csr_cycleh_a2[27] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[59] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_5_D Q=FETCH_Instr_csr_cycleh_a2[26] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[58] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_6_D Q=FETCH_Instr_csr_cycleh_a2[25] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[57] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_7_D Q=FETCH_Instr_csr_cycleh_a2[24] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[56] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_8_D Q=FETCH_Instr_csr_cycleh_a2[23] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[55] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_9_D Q=FETCH_Instr_csr_cycleh_a2[22] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1091|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[54] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[63] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_cycleh_a2_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2[0] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[2] I0=$false I1=FETCH_Instr_csr_instret_a2[1]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[9] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[10] I0=$false I1=FETCH_Instr_csr_instret_a2[9]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[8] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[9] I0=$false I1=FETCH_Instr_csr_instret_a2[8]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[29] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[30] I0=$false I1=FETCH_Instr_csr_instret_a2[29]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[28] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[29] I0=$false I1=FETCH_Instr_csr_instret_a2[28]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[27] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[28] I0=$false I1=FETCH_Instr_csr_instret_a2[27]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[26] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[27] I0=$false I1=FETCH_Instr_csr_instret_a2[26]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[25] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[26] I0=$false I1=FETCH_Instr_csr_instret_a2[25]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[24] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[25] I0=$false I1=FETCH_Instr_csr_instret_a2[24]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[23] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[24] I0=$false I1=FETCH_Instr_csr_instret_a2[23]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[22] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[23] I0=$false I1=FETCH_Instr_csr_instret_a2[22]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[21] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[22] I0=$false I1=FETCH_Instr_csr_instret_a2[21]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[20] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[21] I0=$false I1=FETCH_Instr_csr_instret_a2[20]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[7] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[8] I0=$false I1=FETCH_Instr_csr_instret_a2[7]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[19] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[20] I0=$false I1=FETCH_Instr_csr_instret_a2[19]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[18] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[19] I0=$false I1=FETCH_Instr_csr_instret_a2[18]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[17] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[18] I0=$false I1=FETCH_Instr_csr_instret_a2[17]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[16] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[17] I0=$false I1=FETCH_Instr_csr_instret_a2[16]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[15] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[16] I0=$false I1=FETCH_Instr_csr_instret_a2[15]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[14] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[15] I0=$false I1=FETCH_Instr_csr_instret_a2[14]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[13] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[14] I0=$false I1=FETCH_Instr_csr_instret_a2[13]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[12] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[13] I0=$false I1=FETCH_Instr_csr_instret_a2[12]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[11] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[12] I0=$false I1=FETCH_Instr_csr_instret_a2[11]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[10] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[11] I0=$false I1=FETCH_Instr_csr_instret_a2[10]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[6] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[7] I0=$false I1=FETCH_Instr_csr_instret_a2[6]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[5] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[6] I0=$false I1=FETCH_Instr_csr_instret_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[4] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[5] I0=$false I1=FETCH_Instr_csr_instret_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[3] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[4] I0=$false I1=FETCH_Instr_csr_instret_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[31] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[32] I0=$false I1=FETCH_Instr_csr_instret_a2[31]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[30] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[31] I0=$false I1=FETCH_Instr_csr_instret_a2[30]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[2] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[3] I0=$false I1=FETCH_Instr_csr_instret_a2[2]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_D Q=FETCH_Instr_csr_instret_a2[31] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_1_D Q=FETCH_Instr_csr_instret_a2[30] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_10_D Q=FETCH_Instr_csr_instret_a2[21] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[21] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[21] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_11_D Q=FETCH_Instr_csr_instret_a2[20] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[20] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[20] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_12_D Q=FETCH_Instr_csr_instret_a2[19] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[19] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[19] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_13_D Q=FETCH_Instr_csr_instret_a2[18] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[18] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[18] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_14_D Q=FETCH_Instr_csr_instret_a2[17] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[17] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[17] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_15_D Q=FETCH_Instr_csr_instret_a2[16] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[16] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[16] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_16_D Q=FETCH_Instr_csr_instret_a2[15] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[15] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[15] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_17_D Q=FETCH_Instr_csr_instret_a2[14] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[14] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[14] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_18_D Q=FETCH_Instr_csr_instret_a2[13] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[13] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[13] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_19_D Q=FETCH_Instr_csr_instret_a2[12] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[12] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[12] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[30] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[30] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_2_D Q=FETCH_Instr_csr_instret_a2[29] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_20_D Q=FETCH_Instr_csr_instret_a2[11] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[11] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[11] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_21_D Q=FETCH_Instr_csr_instret_a2[10] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[10] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[10] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_22_D Q=FETCH_Instr_csr_instret_a2[9] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[9] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[9] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_23_D Q=FETCH_Instr_csr_instret_a2[8] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[8] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[8] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_24_D Q=FETCH_Instr_csr_instret_a2[7] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[7] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[7] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_25_D Q=FETCH_Instr_csr_instret_a2[6] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[6] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[6] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_26_D Q=FETCH_Instr_csr_instret_a2[5] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[5] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[5] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_27_D Q=FETCH_Instr_csr_instret_a2[4] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[4] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[4] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_28_D Q=FETCH_Instr_csr_instret_a2[3] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[3] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[3] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_29_D Q=FETCH_Instr_csr_instret_a2[2] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[2] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I1=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I3=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011000000111011
.gate SB_LUT4 I0=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I1=$false I2=FETCH_Instr_csr_instret_a2[2] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[2] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[29] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[29] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_3_D Q=FETCH_Instr_csr_instret_a2[28] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_30_D Q=FETCH_Instr_csr_instret_a2[1] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[1] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I1=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011000000111011
.gate SB_LUT4 I0=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I1=$false I2=FETCH_Instr_csr_instret_a2[1] I3=FETCH_Instr_csr_instret_a2[0] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010101010000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_31_D Q=FETCH_Instr_csr_instret_a2[0] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I0 I1=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 I2=FETCH_Instr_csr_instret_a2[0] I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I2=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I3=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I3=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[28] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[28] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_4_D Q=FETCH_Instr_csr_instret_a2[27] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[27] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[27] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_5_D Q=FETCH_Instr_csr_instret_a2[26] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[26] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[26] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_6_D Q=FETCH_Instr_csr_instret_a2[25] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[25] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[25] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_7_D Q=FETCH_Instr_csr_instret_a2[24] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[24] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[24] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_8_D Q=FETCH_Instr_csr_instret_a2[23] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[23] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[23] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_9_D Q=FETCH_Instr_csr_instret_a2[22] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1094|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[22] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[22] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[31] I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I2=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[31] O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instret_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[62] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[63] I0=$false I1=FETCH_Instr_csr_instreth_a2[30]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[61] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[62] I0=$false I1=FETCH_Instr_csr_instreth_a2[29]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[52] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[53] I0=$false I1=FETCH_Instr_csr_instreth_a2[20]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[51] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[52] I0=$false I1=FETCH_Instr_csr_instreth_a2[19]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[50] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[51] I0=$false I1=FETCH_Instr_csr_instreth_a2[18]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[49] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[50] I0=$false I1=FETCH_Instr_csr_instreth_a2[17]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[48] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[49] I0=$false I1=FETCH_Instr_csr_instreth_a2[16]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[47] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[48] I0=$false I1=FETCH_Instr_csr_instreth_a2[15]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[46] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[47] I0=$false I1=FETCH_Instr_csr_instreth_a2[14]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[45] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[46] I0=$false I1=FETCH_Instr_csr_instreth_a2[13]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[44] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[45] I0=$false I1=FETCH_Instr_csr_instreth_a2[12]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[43] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[44] I0=$false I1=FETCH_Instr_csr_instreth_a2[11]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[60] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[61] I0=$false I1=FETCH_Instr_csr_instreth_a2[28]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[42] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[43] I0=$false I1=FETCH_Instr_csr_instreth_a2[10]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[41] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[42] I0=$false I1=FETCH_Instr_csr_instreth_a2[9]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[40] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[41] I0=$false I1=FETCH_Instr_csr_instreth_a2[8]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[39] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[40] I0=$false I1=FETCH_Instr_csr_instreth_a2[7]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[38] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[39] I0=$false I1=FETCH_Instr_csr_instreth_a2[6]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[37] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[38] I0=$false I1=FETCH_Instr_csr_instreth_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[36] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[37] I0=$false I1=FETCH_Instr_csr_instreth_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[35] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[36] I0=$false I1=FETCH_Instr_csr_instreth_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[34] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[35] I0=$false I1=FETCH_Instr_csr_instreth_a2[2]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[33] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[34] I0=$false I1=FETCH_Instr_csr_instreth_a2[1]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[59] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[60] I0=$false I1=FETCH_Instr_csr_instreth_a2[27]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[32] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[33] I0=$false I1=FETCH_Instr_csr_instreth_a2[0]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[58] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[59] I0=$false I1=FETCH_Instr_csr_instreth_a2[26]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[57] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[58] I0=$false I1=FETCH_Instr_csr_instreth_a2[25]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[56] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[57] I0=$false I1=FETCH_Instr_csr_instreth_a2[24]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[55] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[56] I0=$false I1=FETCH_Instr_csr_instreth_a2[23]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[54] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[55] I0=$false I1=FETCH_Instr_csr_instreth_a2[22]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[53] CO=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[54] I0=$false I1=FETCH_Instr_csr_instreth_a2[21]
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_D Q=FETCH_Instr_csr_instreth_a2[31] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_1_D Q=FETCH_Instr_csr_instreth_a2[30] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_10_D Q=FETCH_Instr_csr_instreth_a2[21] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[21] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[53] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010101111
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_11_D Q=FETCH_Instr_csr_instreth_a2[20] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[20] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I1=$false I2=FETCH_Instr_csr_instreth_a2[20] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[52] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010101010000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_12_D Q=FETCH_Instr_csr_instreth_a2[19] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[19] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[51] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[51] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_13_D Q=FETCH_Instr_csr_instreth_a2[18] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[18] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[50] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[50] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_14_D Q=FETCH_Instr_csr_instreth_a2[17] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[17] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[49] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[49] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_15_D Q=FETCH_Instr_csr_instreth_a2[16] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[16] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[48] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[48] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_16_D Q=FETCH_Instr_csr_instreth_a2[15] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[15] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[47] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[47] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_17_D Q=FETCH_Instr_csr_instreth_a2[14] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[14] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[46] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[46] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_18_D Q=FETCH_Instr_csr_instreth_a2[13] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[13] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[45] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[45] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_19_D Q=FETCH_Instr_csr_instreth_a2[12] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[12] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[44] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[44] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[30] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I1=$false I2=FETCH_Instr_csr_instreth_a2[30] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[62] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010101010000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_2_D Q=FETCH_Instr_csr_instreth_a2[29] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_20_D Q=FETCH_Instr_csr_instreth_a2[11] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[11] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[43] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[43] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_21_D Q=FETCH_Instr_csr_instreth_a2[10] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[10] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[42] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[42] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_22_D Q=FETCH_Instr_csr_instreth_a2[9] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[9] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[41] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010101111
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_23_D Q=FETCH_Instr_csr_instreth_a2[8] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[8] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[40] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[40] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_24_D Q=FETCH_Instr_csr_instreth_a2[7] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[7] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[39] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[39] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_25_D Q=FETCH_Instr_csr_instreth_a2[6] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[6] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[38] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[38] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_26_D Q=FETCH_Instr_csr_instreth_a2[5] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[5] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[37] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010101111
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_27_D Q=FETCH_Instr_csr_instreth_a2[4] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[4] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[36] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010101111
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_28_D Q=FETCH_Instr_csr_instreth_a2[3] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[3] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[35] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[35] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_29_D Q=FETCH_Instr_csr_instreth_a2[2] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[2] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I1=FETCH_Instr_is_csr_instreth_a2 I2=FETCH_Instr_is_csr_clear_a2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[34] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[29] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[61] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[61] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_3_D Q=FETCH_Instr_csr_instreth_a2[28] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_30_D Q=FETCH_Instr_csr_instreth_a2[1] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I0 I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 I2=FETCH_Instr_csr_instreth_a2[1] I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I1=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[33] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_31_D Q=FETCH_Instr_csr_instreth_a2[0] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[0] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I1=FETCH_Instr_is_csr_instreth_a2 I2=FETCH_Instr_is_csr_clear_a2 I3=FETCH_Instr_full_csr_instret_hw_wr_value_a2[32] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[28] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I1=$false I2=FETCH_Instr_csr_instreth_a2[28] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[60] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010101010000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_4_D Q=FETCH_Instr_csr_instreth_a2[27] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[27] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[59] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[59] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_5_D Q=FETCH_Instr_csr_instreth_a2[26] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[26] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I1=$false I2=FETCH_Instr_csr_instreth_a2[26] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[58] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010101010000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_6_D Q=FETCH_Instr_csr_instreth_a2[25] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[25] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[57] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[57] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_7_D Q=FETCH_Instr_csr_instreth_a2[24] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[24] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I1=$false I2=FETCH_Instr_csr_instreth_a2[24] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[56] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010101010000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_8_D Q=FETCH_Instr_csr_instreth_a2[23] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[23] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[55] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[55] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D Q=FETCH_Instr_csr_instreth_a2[22] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1097|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[22] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I1=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110111001100
.gate SB_LUT4 I0=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I1=$false I2=FETCH_Instr_csr_instreth_a2[22] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[54] O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[31] I2=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_full_csr_instret_hw_wr_value_a2[63] I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O I3=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_full_csr_instret_hw_wr_value_a2[63] I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 O=FETCH_Instr_csr_instreth_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100001010
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2[0] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[2] I0=$false I1=FETCH_Instr_csr_time_a2[1]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[9] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[10] I0=$false I1=FETCH_Instr_csr_time_a2[9]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[8] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[9] I0=$false I1=FETCH_Instr_csr_time_a2[8]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[29] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[30] I0=$false I1=FETCH_Instr_csr_time_a2[29]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[28] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[29] I0=$false I1=FETCH_Instr_csr_time_a2[28]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[27] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[28] I0=$false I1=FETCH_Instr_csr_time_a2[27]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[26] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[27] I0=$false I1=FETCH_Instr_csr_time_a2[26]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[25] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[26] I0=$false I1=FETCH_Instr_csr_time_a2[25]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[24] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[25] I0=$false I1=FETCH_Instr_csr_time_a2[24]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[23] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[24] I0=$false I1=FETCH_Instr_csr_time_a2[23]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[22] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[23] I0=$false I1=FETCH_Instr_csr_time_a2[22]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[21] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[22] I0=$false I1=FETCH_Instr_csr_time_a2[21]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[20] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[21] I0=$false I1=FETCH_Instr_csr_time_a2[20]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[7] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[8] I0=$false I1=FETCH_Instr_csr_time_a2[7]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[19] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[20] I0=$false I1=FETCH_Instr_csr_time_a2[19]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[18] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[19] I0=$false I1=FETCH_Instr_csr_time_a2[18]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[17] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[18] I0=$false I1=FETCH_Instr_csr_time_a2[17]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[16] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[17] I0=$false I1=FETCH_Instr_csr_time_a2[16]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[15] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[16] I0=$false I1=FETCH_Instr_csr_time_a2[15]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[14] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[15] I0=$false I1=FETCH_Instr_csr_time_a2[14]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[13] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[14] I0=$false I1=FETCH_Instr_csr_time_a2[13]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[12] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[13] I0=$false I1=FETCH_Instr_csr_time_a2[12]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[11] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[12] I0=$false I1=FETCH_Instr_csr_time_a2[11]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[10] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[11] I0=$false I1=FETCH_Instr_csr_time_a2[10]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[6] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[7] I0=$false I1=FETCH_Instr_csr_time_a2[6]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[5] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[6] I0=$false I1=FETCH_Instr_csr_time_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[4] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[5] I0=$false I1=FETCH_Instr_csr_time_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[3] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[4] I0=$false I1=FETCH_Instr_csr_time_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[31] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[32] I0=$false I1=FETCH_Instr_csr_time_a2[31]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[30] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[31] I0=$false I1=FETCH_Instr_csr_time_a2[30]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[2] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[3] I0=$false I1=FETCH_Instr_csr_time_a2[2]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D Q=FETCH_Instr_csr_time_a2[31] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D Q=FETCH_Instr_csr_time_a2[30] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D Q=FETCH_Instr_csr_time_a2[21] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[21] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[21] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D Q=FETCH_Instr_csr_time_a2[20] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[20] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[20] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D Q=FETCH_Instr_csr_time_a2[19] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[19] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[19] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D Q=FETCH_Instr_csr_time_a2[18] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[18] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[18] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D Q=FETCH_Instr_csr_time_a2[17] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[17] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[17] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D Q=FETCH_Instr_csr_time_a2[16] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[16] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[16] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D Q=FETCH_Instr_csr_time_a2[15] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[15] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[15] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D Q=FETCH_Instr_csr_time_a2[14] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[14] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[14] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D Q=FETCH_Instr_csr_time_a2[13] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[13] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[13] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D Q=FETCH_Instr_csr_time_a2[12] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[12] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[12] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[30] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[30] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D Q=FETCH_Instr_csr_time_a2[29] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D Q=FETCH_Instr_csr_time_a2[11] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[11] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[11] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D Q=FETCH_Instr_csr_time_a2[10] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[10] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[10] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D Q=FETCH_Instr_csr_time_a2[9] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[9] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[9] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D Q=FETCH_Instr_csr_time_a2[8] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[8] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[8] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D Q=FETCH_Instr_csr_time_a2[7] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[7] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[7] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D Q=FETCH_Instr_csr_time_a2[6] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[6] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[6] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D Q=FETCH_Instr_csr_time_a2[5] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[5] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[5] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D Q=FETCH_Instr_csr_time_a2[4] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[4] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[4] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D Q=FETCH_Instr_csr_time_a2[3] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[3] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[3] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_29_D Q=FETCH_Instr_csr_time_a2[2] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[2] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[2] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[29] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[29] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D Q=FETCH_Instr_csr_time_a2[28] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_30_D Q=FETCH_Instr_csr_time_a2[1] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[1] I3=FETCH_Instr_csr_time_a2[0] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_31_D Q=FETCH_Instr_csr_time_a2[0] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_csr_time_a2[0] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110000
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[28] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[28] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D Q=FETCH_Instr_csr_time_a2[27] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[27] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[27] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D Q=FETCH_Instr_csr_time_a2[26] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[26] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[26] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D Q=FETCH_Instr_csr_time_a2[25] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[25] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[25] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D Q=FETCH_Instr_csr_time_a2[24] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[24] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[24] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D Q=FETCH_Instr_csr_time_a2[23] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[23] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[23] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D Q=FETCH_Instr_csr_time_a2[22] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1100|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[22] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[22] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct3_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2[31] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[31] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[18] I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[19] I2=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[20] I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[21] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[14] I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[15] I2=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[16] I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[17] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[26] I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[27] I2=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[28] I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[29] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[22] I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[23] I2=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[24] I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[25] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[0] I2=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[1] I3=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[2] I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[3] I2=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[4] I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[5] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[10] I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[11] I2=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[12] I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[13] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[6] I1=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[7] I2=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[8] I3=FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[9] O=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[62] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[63] I0=$false I1=FETCH_Instr_csr_timeh_a2[30]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[61] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[62] I0=$false I1=FETCH_Instr_csr_timeh_a2[29]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[52] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[53] I0=$false I1=FETCH_Instr_csr_timeh_a2[20]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[51] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[52] I0=$false I1=FETCH_Instr_csr_timeh_a2[19]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[50] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[51] I0=$false I1=FETCH_Instr_csr_timeh_a2[18]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[49] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[50] I0=$false I1=FETCH_Instr_csr_timeh_a2[17]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[48] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[49] I0=$false I1=FETCH_Instr_csr_timeh_a2[16]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[47] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[48] I0=$false I1=FETCH_Instr_csr_timeh_a2[15]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[46] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[47] I0=$false I1=FETCH_Instr_csr_timeh_a2[14]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[45] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[46] I0=$false I1=FETCH_Instr_csr_timeh_a2[13]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[44] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[45] I0=$false I1=FETCH_Instr_csr_timeh_a2[12]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[43] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[44] I0=$false I1=FETCH_Instr_csr_timeh_a2[11]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[60] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[61] I0=$false I1=FETCH_Instr_csr_timeh_a2[28]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[42] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[43] I0=$false I1=FETCH_Instr_csr_timeh_a2[10]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[41] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[42] I0=$false I1=FETCH_Instr_csr_timeh_a2[9]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[40] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[41] I0=$false I1=FETCH_Instr_csr_timeh_a2[8]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[39] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[40] I0=$false I1=FETCH_Instr_csr_timeh_a2[7]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[38] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[39] I0=$false I1=FETCH_Instr_csr_timeh_a2[6]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[37] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[38] I0=$false I1=FETCH_Instr_csr_timeh_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[36] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[37] I0=$false I1=FETCH_Instr_csr_timeh_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[35] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[36] I0=$false I1=FETCH_Instr_csr_timeh_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[34] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[35] I0=$false I1=FETCH_Instr_csr_timeh_a2[2]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[33] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[34] I0=$false I1=FETCH_Instr_csr_timeh_a2[1]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[59] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[60] I0=$false I1=FETCH_Instr_csr_timeh_a2[27]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[32] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[33] I0=$false I1=FETCH_Instr_csr_timeh_a2[0]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[58] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[59] I0=$false I1=FETCH_Instr_csr_timeh_a2[26]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[57] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[58] I0=$false I1=FETCH_Instr_csr_timeh_a2[25]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[56] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[57] I0=$false I1=FETCH_Instr_csr_timeh_a2[24]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[55] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[56] I0=$false I1=FETCH_Instr_csr_timeh_a2[23]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[54] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[55] I0=$false I1=FETCH_Instr_csr_timeh_a2[22]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[53] CO=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[54] I0=$false I1=FETCH_Instr_csr_timeh_a2[21]
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_D Q=FETCH_Instr_csr_timeh_a2[31] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_1_D Q=FETCH_Instr_csr_timeh_a2[30] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_10_D Q=FETCH_Instr_csr_timeh_a2[21] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[21] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[53] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_11_D Q=FETCH_Instr_csr_timeh_a2[20] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[20] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[52] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_12_D Q=FETCH_Instr_csr_timeh_a2[19] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[19] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[51] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_13_D Q=FETCH_Instr_csr_timeh_a2[18] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[18] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[50] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_14_D Q=FETCH_Instr_csr_timeh_a2[17] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[17] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[49] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_15_D Q=FETCH_Instr_csr_timeh_a2[16] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[16] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[48] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_16_D Q=FETCH_Instr_csr_timeh_a2[15] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[15] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[47] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_17_D Q=FETCH_Instr_csr_timeh_a2[14] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[14] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[46] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_18_D Q=FETCH_Instr_csr_timeh_a2[13] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[13] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[45] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_19_D Q=FETCH_Instr_csr_timeh_a2[12] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[12] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[44] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[30] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[62] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_2_D Q=FETCH_Instr_csr_timeh_a2[29] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_20_D Q=FETCH_Instr_csr_timeh_a2[11] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[11] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[43] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_21_D Q=FETCH_Instr_csr_timeh_a2[10] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[10] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[42] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_22_D Q=FETCH_Instr_csr_timeh_a2[9] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[9] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[41] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_23_D Q=FETCH_Instr_csr_timeh_a2[8] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[8] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[40] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_24_D Q=FETCH_Instr_csr_timeh_a2[7] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[7] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[39] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_25_D Q=FETCH_Instr_csr_timeh_a2[6] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[6] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[38] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_26_D Q=FETCH_Instr_csr_timeh_a2[5] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[5] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[37] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_27_D Q=FETCH_Instr_csr_timeh_a2[4] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[4] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[36] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_28_D Q=FETCH_Instr_csr_timeh_a2[3] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[3] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[35] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_29_D Q=FETCH_Instr_csr_timeh_a2[2] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[2] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[34] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[29] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[61] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_3_D Q=FETCH_Instr_csr_timeh_a2[28] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_30_D Q=FETCH_Instr_csr_timeh_a2[1] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[1] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[33] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_31_D Q=FETCH_Instr_csr_timeh_a2[0] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I2=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[0] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[32] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[28] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[60] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_4_D Q=FETCH_Instr_csr_timeh_a2[27] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[27] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[59] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_5_D Q=FETCH_Instr_csr_timeh_a2[26] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[26] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[58] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_6_D Q=FETCH_Instr_csr_timeh_a2[25] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[25] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[57] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_7_D Q=FETCH_Instr_csr_timeh_a2[24] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[24] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[56] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_8_D Q=FETCH_Instr_csr_timeh_a2[23] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[23] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[55] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_9_D Q=FETCH_Instr_csr_timeh_a2[22] R=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[22] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[54] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O I2=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[31] I3=FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[63] O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010001010000
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I1=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O I2=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O I3=FETCH_Instr_commit_a2 O=FETCH_Instr_csr_timeh_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[13] I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_csr_trap_a1_SB_LUT4_O_I3 O=FETCH_Instr_csr_trap_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[11] I2=FETCH_Instr_raw_a1[4] I3=FETCH_Instr_raw_a1[5] O=FETCH_Instr_csr_trap_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk D=FETCH_Instr_csr_trap_a1 Q=FETCH_Instr_csr_trap_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1106|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[7] I2=FETCH_Instr_OrigInst_dest_reg_a1[0] I3=FETCH_Instr_second_issue_ld_a1 O=FETCH_Instr_dest_reg_a1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_misaligned_pc_a1 I2=FETCH_Instr_OrigInst_dest_reg_a1[1] I3=FETCH_Instr_second_issue_ld_a1 O=FETCH_Instr_dest_reg_a1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[9] I2=FETCH_Instr_OrigInst_dest_reg_a1[2] I3=FETCH_Instr_second_issue_ld_a1 O=FETCH_Instr_dest_reg_a1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[11] I2=FETCH_Instr_OrigInst_dest_reg_a1[4] I3=FETCH_Instr_second_issue_ld_a1 O=FETCH_Instr_dest_reg_a1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_OrigInst_dest_reg_a1[3] Q=FETCH_Instr_dest_reg_a2[3] R=FETCH_Instr_dest_reg_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_second_issue_ld_a1 O=FETCH_Instr_dest_reg_a2_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a1[4] Q=FETCH_Instr_dest_reg_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a1[2] Q=FETCH_Instr_dest_reg_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a1[1] Q=FETCH_Instr_dest_reg_a2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a1[0] Q=FETCH_Instr_dest_reg_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a2[4] Q=FETCH_Instr_dest_reg_a3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a2[3] Q=FETCH_Instr_dest_reg_a3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a2[2] Q=FETCH_Instr_dest_reg_a3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a2[1] Q=FETCH_Instr_dest_reg_a3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a2[0] Q=FETCH_Instr_dest_reg_a3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_reg_wr_pending_a2 I2=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_I3_I2 I3=FETCH_Instr_dest_reg_valid_a1 O=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_I3_I2_SB_LUT4_O_I1 I2=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_O I3=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_I3_I2_SB_LUT4_O_I3 O=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[4] I1=FETCH_Instr_dest_reg_a2[4] I2=FETCH_Instr_dest_reg_a1[2] I3=FETCH_Instr_dest_reg_a2[2] O=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[1] I1=FETCH_Instr_dest_reg_a2[1] I2=FETCH_Instr_dest_reg_a2[0] I3=FETCH_Instr_dest_reg_a1[0] O=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_I3_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=FETCH_Instr_st_a2_SB_DFFSR_Q_D I1=FETCH_Instr_fetch_a1 I2=FETCH_Instr_second_issue_ld_a1 I3=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_O_I3 O=FETCH_Instr_dest_reg_valid_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[4] I1=FETCH_Instr_dest_reg_a1[1] I2=FETCH_Instr_dest_reg_a1[0] I3=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_I2 O=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_valid_a1 Q=FETCH_Instr_dest_reg_valid_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_valid_a2 Q=FETCH_Instr_dest_reg_valid_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1114|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_second_issue_a3 I2=FETCH_Instr_GoodPathMask_a1[2] I3=FETCH_Instr_dest_reg_valid_a3 O=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[1] I1=FETCH_Instr_misaligned_jump_target_a1 I2=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_I3 O=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[24] I1=FETCH_Instr_dest_reg_a3[4] I2=FETCH_Instr_dest_reg_a3[2] I3=FETCH_Instr_raw_a1[22] O=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3 O=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[3] I1=FETCH_Instr_raw_a1[23] I2=FETCH_Instr_raw_a1[20] I3=FETCH_Instr_dest_reg_a3[0] O=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_a3[3] I2=FETCH_Instr_dest_reg_a3[4] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O O=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I1 I2=FETCH_Instr_dest_reg_a3[3] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O O=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_a1[2] I2=FETCH_Instr_dest_reg_a3[2] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O O=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I0 I1=FETCH_Instr_dest_reg_a3[0] I2=FETCH_Instr_raw_a1[15] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O O=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_a3[2] I2=FETCH_Instr_dest_reg_a3[1] I3=FETCH_Instr_raw_a1[17] O=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_NoFetch_a0 O=FETCH_Instr_fetch_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=FETCH_Instr_fetch_a0 Q=FETCH_Instr_fetch_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1120|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[9] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[9] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[8] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[8] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[26] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[58] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[25] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[57] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[24] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[56] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[23] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[55] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[22] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[54] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[21] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[53] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[20] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[52] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[19] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[51] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[18] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[50] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[4] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[4] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[7] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[7] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[17] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[49] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[16] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[48] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[15] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[47] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[14] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[46] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[13] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[45] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[12] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[44] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[11] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[43] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[10] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[42] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[9] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[41] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[8] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[40] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[6] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[6] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[3] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[3] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[7] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[39] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[6] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[38] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[5] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[37] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[4] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[36] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[3] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[35] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[2] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[34] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[1] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[33] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[0] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[32] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[31] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[31] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[31] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[63] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[30] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[30] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[2] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[2] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[29] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[29] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[28] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[28] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[27] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[27] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[26] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[26] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[25] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[25] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[24] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[24] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[23] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[23] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[22] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[22] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[30] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[62] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[21] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[21] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[20] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[20] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[1] I3=FETCH_Instr_csr_cycle_a2[0] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[19] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[19] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[18] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[18] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[17] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[17] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[16] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[16] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[15] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[15] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[14] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[14] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[13] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[13] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[29] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[61] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[12] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[12] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[11] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[11] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[10] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[10] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[28] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[60] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycle_a2[5] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[5] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_cycleh_a2[27] I3=FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[59] O=FETCH_Instr_full_csr_cycle_hw_wr_value_a2[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1397|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[9] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[9] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[8] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[8] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[21] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[53] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[19] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[51] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[18] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[50] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[4] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[4] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[17] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[49] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[16] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[48] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[15] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[47] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[14] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[46] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[13] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[45] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[12] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[44] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[7] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[7] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[11] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[43] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[10] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[42] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[9] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[41] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[8] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[40] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[3] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[3] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[7] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[39] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[6] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[38] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[5] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[37] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[4] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[36] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[3] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[35] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[6] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[6] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[2] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[34] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[1] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[33] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[0] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[32] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[31] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[31] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[30] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[30] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[29] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[29] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[28] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[28] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[27] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[27] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[26] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[26] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[25] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[25] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[31] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[63] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[24] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[24] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[23] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[23] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[22] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[22] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[21] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[21] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[20] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[20] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[19] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[19] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[18] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[18] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[17] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[17] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[16] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[16] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[15] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[15] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[29] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[61] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[14] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[14] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[13] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[13] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[12] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[12] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[11] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[11] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[10] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[10] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instret_a2[5] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[5] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[27] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[59] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[25] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[57] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_instreth_a2[23] I3=FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[55] O=FETCH_Instr_full_csr_instret_hw_wr_value_a2[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1399|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_illegal_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1123|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_illegal_a2 Q=FETCH_Instr_illegal_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1124|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a1 I2=FETCH_Instr_raw_rl_a1 I3=FETCH_Instr_is_add_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_add_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[14] I1=FETCH_Instr_raw_a1[12] I2=FETCH_Instr_raw_a1[13] I3=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_add_instr_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_DFF C=clk D=FETCH_Instr_is_add_instr_a1 Q=FETCH_Instr_is_add_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1130|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_add_instr_a2 I3=FETCH_Instr_is_sub_instr_a2 O=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[14] I1=FETCH_Instr_raw_a1[12] I2=FETCH_Instr_raw_a1[13] I3=FETCH_Instr_is_ori_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_addi_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_DFF C=clk D=FETCH_Instr_is_addi_instr_a1 Q=FETCH_Instr_is_addi_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1133|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a1 I2=FETCH_Instr_raw_rl_a1 I3=FETCH_Instr_is_and_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_and_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I3 I1=FETCH_Instr_raw_a1[14] I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_is_and_instr_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_and_instr_a1 Q=FETCH_Instr_is_and_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1136|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_ori_instr_a1_SB_LUT4_O_I3 I1=FETCH_Instr_raw_a1[14] I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_is_andi_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_andi_instr_a1 Q=FETCH_Instr_is_andi_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1139|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[14] I1=FETCH_Instr_raw_a1[12] I2=FETCH_Instr_raw_a1[13] I3=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I2 O=FETCH_Instr_is_beq_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_DFF C=clk D=FETCH_Instr_is_beq_instr_a1 Q=FETCH_Instr_is_beq_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_is_bge_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_bge_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[13] I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_raw_a1[14] O=FETCH_Instr_is_bge_instr_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_bge_instr_a1 Q=FETCH_Instr_is_bge_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1148|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I2 I1=FETCH_Instr_raw_a1[14] I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_is_bgeu_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_bgeu_instr_a1 Q=FETCH_Instr_is_bgeu_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1151|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_bgeu_instr_a2 I1=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_is_bge_instr_a2 I3=FETCH_Instr_is_bgeu_instr_a2_SB_LUT4_I0_I3 O=FETCH_Instr_is_bgeu_instr_a2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010100111110
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[12] I1=FETCH_Instr_raw_a1[13] I2=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a1[14] O=FETCH_Instr_is_blt_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_blt_instr_a1 Q=FETCH_Instr_is_blt_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1154|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_blt_instr_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_is_blt_instr_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_blt_instr_a2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[31] O=FETCH_Instr_is_blt_instr_a2_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31] CO=FETCH_Instr_is_bgeu_instr_a2_SB_LUT4_I0_I3 I0=FETCH_Instr_is_blt_instr_a2_SB_LUT4_I2_O I1=FETCH_Instr_is_blt_instr_a2_SB_LUT4_I2_1_O
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I2 O=FETCH_Instr_is_bltu_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_bltu_instr_a1 Q=FETCH_Instr_is_bltu_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1157|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_bltu_instr_a2 I1=FETCH_Instr_is_blt_instr_a2 I2=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2 I3=FETCH_Instr_is_bge_instr_a2 O=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_I0 I1=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2 I2=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_I2 I3=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_I3 O=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[16] O=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[23] O=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11] O=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_xor_instr_a2 I2=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2 I3=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I2_I3 O=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_xori_instr_a2 O=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[31] O=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_bne_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_st_a2_SB_DFFSR_Q_D I3=FETCH_Instr_raw_a1[11] O=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[14] I2=FETCH_Instr_raw_a1[13] I3=FETCH_Instr_raw_a1[12] O=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_DFF C=clk D=FETCH_Instr_is_bne_instr_a1 Q=FETCH_Instr_is_bne_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1160|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_bne_instr_a2 I1=FETCH_Instr_is_beq_instr_a2 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2 I3=FETCH_Instr_is_bgeu_instr_a2_SB_LUT4_I0_O O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0 I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I2 I3=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3 O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_O O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[13] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[30] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[17] I3=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[28] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[20] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[21] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[18] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[19] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[27] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[29] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[25] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9] O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_trap_a1_SB_LUT4_O_I3 I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_is_csr_clear_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_csr_clear_a1 Q=FETCH_Instr_is_csr_clear_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_clear_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_clear_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_clear_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_clear_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_is_csr_clear_a2_SB_LUT4_I2_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_is_csr_cycle_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1166|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2 I1=FETCH_Instr_is_csr_write_a2 I2=FETCH_Instr_is_csr_cycle_a2 I3=FETCH_Instr_commit_a2 O=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_cycle_a2 I3=FETCH_Instr_is_csr_clear_a2 O=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_write_a2 I3=FETCH_Instr_is_csr_cycle_a2 O=FETCH_Instr_is_csr_cycle_a2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_is_csr_cycleh_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1169|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_is_csr_instret_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1172|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_is_csr_instreth_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1175|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[12] I2=FETCH_Instr_csr_trap_a1_SB_LUT4_O_I3 I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_is_csr_set_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_csr_set_a1 Q=FETCH_Instr_is_csr_set_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1178|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2 I1=FETCH_Instr_is_csr_write_a2 I2=FETCH_Instr_commit_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2 I1=FETCH_Instr_is_csr_write_a2 I2=FETCH_Instr_commit_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_csr_set_a2 I1=FETCH_Instr_is_csr_write_a2 I2=FETCH_Instr_commit_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_is_csr_set_a2_SB_LUT4_I0_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2 I2=FETCH_Instr_is_csr_clear_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2 I2=FETCH_Instr_is_csr_write_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_csr_set_a2 I2=FETCH_Instr_is_csr_write_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_is_csr_set_a2_SB_LUT4_I1_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_is_csr_time_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1181|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_is_csr_timeh_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1184|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[13] I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_csr_trap_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_csr_write_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_csr_write_a1 Q=FETCH_Instr_is_csr_write_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1187|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_write_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_write_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_write_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_write_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_write_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_is_csr_write_a2_SB_LUT4_I2_4_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a1[14] I3=FETCH_Instr_is_csr_clear_a1 O=FETCH_Instr_is_csrrc_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=FETCH_Instr_is_csrrc_instr_a1 Q=FETCH_Instr_is_csrrc_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1190|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_csrrc_instr_a2 I1=FETCH_Instr_is_csrrwi_instr_a2 I2=FETCH_Instr_is_csrrsi_instr_a2 I3=FETCH_Instr_is_csrrci_instr_a2 O=FETCH_Instr_is_csrrc_instr_a2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_clear_a1 I3=FETCH_Instr_raw_a1[14] O=FETCH_Instr_is_csrrci_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_csrrci_instr_a1 Q=FETCH_Instr_is_csrrci_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1193|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_slt_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_csr_trap_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_csrrs_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_csrrs_instr_a1 Q=FETCH_Instr_is_csrrs_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1196|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_csr_trap_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_csrrsi_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_csrrsi_instr_a1 Q=FETCH_Instr_is_csrrsi_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I3 I3=FETCH_Instr_csr_trap_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_csrrw_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_csrrw_instr_a1 Q=FETCH_Instr_is_csrrw_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1202|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csrrw_instr_a2 I3=FETCH_Instr_is_csrrs_instr_a2 O=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[13] I1=FETCH_Instr_is_csr_instreth_a2 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_is_csrrc_instr_a2_SB_LUT4_I0_O O=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_is_csrrc_instr_a2_SB_LUT4_I0_O O=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I0 I1=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 O=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[13] I1=FETCH_Instr_csr_cycleh_a2[13] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[13] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[13] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[13] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_bge_instr_a1_SB_LUT4_O_I3 I3=FETCH_Instr_csr_trap_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_csrrwi_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_csrrwi_instr_a1 Q=FETCH_Instr_is_csrrwi_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1205|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_raw_aq_a1 I1=FETCH_Instr_raw_rl_a1 I2=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_or_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[12] I2=FETCH_Instr_raw_a1[14] I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[11] I2=FETCH_Instr_raw_a1[4] I3=FETCH_Instr_raw_a1[5] O=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_or_instr_a1 Q=FETCH_Instr_is_or_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1235|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_is_ori_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_ori_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[11] I2=FETCH_Instr_raw_a1[5] I3=FETCH_Instr_raw_a1[4] O=FETCH_Instr_is_ori_instr_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_DFF C=clk D=FETCH_Instr_is_ori_instr_a1 Q=FETCH_Instr_is_ori_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1238|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_raw_aq_a1 I1=FETCH_Instr_raw_rl_a1 I2=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I3 I3=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_sll_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_sll_instr_a1 Q=FETCH_Instr_is_sll_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1241|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I3=FETCH_Instr_is_sll_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=FETCH_Instr_is_sll_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I3=FETCH_Instr_is_sll_instr_a2 O=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a1 I2=FETCH_Instr_is_ori_instr_a1_SB_LUT4_O_I3 I3=FETCH_Instr_is_bne_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_slli_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_slli_instr_a1 Q=FETCH_Instr_is_slli_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1244|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_is_slli_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[4] I2=FETCH_Instr_raw_i_imm_a2[5] I3=FETCH_Instr_is_slli_instr_a2 O=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_aq_a1 I1=FETCH_Instr_raw_rl_a1 I2=FETCH_Instr_is_slt_instr_a1_SB_LUT4_O_I2 I3=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_slt_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[14] I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_is_slt_instr_a1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_DFF C=clk D=FETCH_Instr_is_slt_instr_a1 Q=FETCH_Instr_is_slt_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I1=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[31] I3=FETCH_Instr_is_slt_instr_a2 O=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010101100000000
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] CO=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_I1 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I1=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_I1_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I2=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_I1_SB_CARRY_CO_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[31] O=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_I1_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[3] I1=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 I2=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2 I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O O=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[0] I1=FETCH_Instr_misaligned_jump_target_a2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] O=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I0 I1=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 I2=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2 I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I2=FETCH_Instr_raw_i_imm_a2[0] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_ori_instr_a1_SB_LUT4_O_I3 I3=FETCH_Instr_is_slt_instr_a1_SB_LUT4_O_I2 O=FETCH_Instr_is_slti_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_slti_instr_a1 Q=FETCH_Instr_is_slti_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1250|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_slti_instr_a2 O=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010101100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_xor_instr_a2 I2=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2 I3=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O O=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2 I3=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2 O=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[24] O=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] O=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[14] I1=FETCH_Instr_is_ori_instr_a1_SB_LUT4_O_I3 I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_is_sltiu_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_sltiu_instr_a1 Q=FETCH_Instr_is_sltiu_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a1 I2=FETCH_Instr_raw_rl_a1 I3=FETCH_Instr_is_sltu_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_sltu_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[14] I1=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I3 I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_is_sltu_instr_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_sltu_instr_a1 Q=FETCH_Instr_is_sltu_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_I1 I1=FETCH_Instr_is_sltu_instr_a2 I2=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2 I3=FETCH_Instr_is_sltiu_instr_a2 O=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011000010111011
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31] CO=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[0] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_second_issue_ld_a2 I3=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O O=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1 I2=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O I3=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0 I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I2=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=$true O=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 CO=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=$false I1=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:998|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 O=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:998|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I3=$false O=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_is_sra_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1259|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_is_srai_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1262|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_is_srai_instr_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=FETCH_Instr_is_srai_instr_a2 O=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_aq_a1 I1=FETCH_Instr_raw_rl_a1 I2=FETCH_Instr_is_bge_instr_a1_SB_LUT4_O_I3 I3=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_srl_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_srl_instr_a1 Q=FETCH_Instr_is_srl_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1265|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srl_instr_a2 I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a1 I2=FETCH_Instr_is_ori_instr_a1_SB_LUT4_O_I3 I3=FETCH_Instr_is_bge_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_srli_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_srli_instr_a1 Q=FETCH_Instr_is_srli_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1268|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_is_srai_instr_a2 I1=FETCH_Instr_is_srli_instr_a2 I2=FETCH_Instr_raw_i_imm_a2[5] I3=FETCH_Instr_raw_i_imm_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srli_instr_a2 I3=FETCH_Instr_is_srai_instr_a2 O=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=$false Q=FETCH_Instr_is_sub_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a1 I2=FETCH_Instr_raw_rl_a1 I3=FETCH_Instr_is_xor_instr_a1_SB_LUT4_O_I3 O=FETCH_Instr_is_xor_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[12] I1=FETCH_Instr_raw_a1[13] I2=FETCH_Instr_is_or_instr_a1_SB_LUT4_O_I3 I3=FETCH_Instr_raw_a1[14] O=FETCH_Instr_is_xor_instr_a1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_xor_instr_a1 Q=FETCH_Instr_is_xor_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1274|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[12] I1=FETCH_Instr_raw_a1[13] I2=FETCH_Instr_is_ori_instr_a1_SB_LUT4_O_I3 I3=FETCH_Instr_raw_a1[14] O=FETCH_Instr_is_xori_instr_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=clk D=FETCH_Instr_is_xori_instr_a1 Q=FETCH_Instr_is_xori_instr_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1277|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[11] I2=FETCH_Instr_raw_a1[4] I3=FETCH_Instr_raw_a1[5] O=FETCH_Instr_ld_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFF C=clk D=FETCH_Instr_ld_a1 Q=FETCH_Instr_ld_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1286|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a1[11] I3=FETCH_Instr_raw_a1[4] O=FETCH_Instr_ld_st_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=FETCH_Instr_ld_st_a1 Q=FETCH_Instr_ld_st_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1289|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a1[13] I2=FETCH_Instr_raw_a1[12] I3=FETCH_Instr_ld_st_a1 O=FETCH_Instr_ld_st_half_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=clk D=FETCH_Instr_ld_st_half_a1 Q=FETCH_Instr_ld_st_half_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1292|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_ld_st_half_a2 Q=FETCH_Instr_ld_st_half_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1293|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ld_st_a1 I3=FETCH_Instr_raw_a1[13] O=FETCH_Instr_ld_st_word_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_ld_st_word_a1 Q=FETCH_Instr_ld_st_word_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1296|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_ld_st_word_a2 Q=FETCH_Instr_ld_st_word_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1297|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_misaligned_indirect_jump_target_a2 I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_I2 I3=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_I3 O=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I2=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2 I3=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O O=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0 I1=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I2=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] O=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[1] O=FETCH_Instr_misaligned_indirect_jump_target_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a0[21] Q=FETCH_Instr_misaligned_jump_target_a1 R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_CARRY CI=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[1] CO=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[2] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I1=FETCH_Instr_misaligned_jump_target_a2
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk D=FETCH_Instr_misaligned_jump_target_a1 Q=FETCH_Instr_misaligned_jump_target_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1325|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_misaligned_pc_a1_SB_DFFSS_Q_D Q=FETCH_Instr_misaligned_pc_a1 S=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_misaligned_pc_a1_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000100
.gate SB_DFF C=clk D=FETCH_Instr_misaligned_pc_a1 Q=FETCH_Instr_misaligned_pc_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_misaligned_jump_target_a2 I2=FETCH_Instr_misaligned_pc_a2 I3=FETCH_Instr_ld_a2 O=FETCH_Instr_addr_a2_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O I1=FETCH_Instr_replay_a2_SB_LUT4_I2_O I2=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O I3=FETCH_Instr_GoodPathMask_a0[1] O=FETCH_Instr_next_good_path_mask_a0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I1=FETCH_Instr_replay_a2_SB_LUT4_I2_O I2=FETCH_Instr_next_good_path_mask_a0_SB_LUT4_O_1_I2 I3=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O O=FETCH_Instr_next_good_path_mask_a0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I3_O I1=FETCH_Instr_NoFetch_a0 I2=MEM_Data_valid_ld_a4 I3=FETCH_Instr_GoodPathMask_a0[0] O=FETCH_Instr_next_good_path_mask_a0_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O I3=FETCH_Instr_next_good_path_mask_a0_SB_LUT4_O_2_I3 O=FETCH_Instr_next_good_path_mask_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_NoFetch_a2 I1=FETCH_Instr_second_issue_ld_a2 I2=FETCH_Instr_replay_a2 I3=FETCH_Instr_GoodPathMask_a0[2] O=FETCH_Instr_next_good_path_mask_a0_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_conditional_branch_a2 I3=FETCH_Instr_misaligned_pc_a2 O=FETCH_Instr_non_aborting_isa_trap_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_DFF C=clk D=FETCH_Instr_non_aborting_isa_trap_a2 Q=FETCH_Instr_non_aborting_trap_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1306|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_non_aborting_trap_a3 I1=FETCH_Instr_aborting_trap_a3 I2=FETCH_Instr_GoodPathMask_a0[3] I3=FETCH_Instr_replay_a3_SB_LUT4_I3_O O=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111111111111
.gate SB_LUT4 I0=FETCH_Instr_aborting_trap_a3 I1=FETCH_Instr_replay_a3_SB_LUT4_I3_O I2=FETCH_Instr_GoodPathMask_a0[3] I3=FETCH_Instr_non_aborting_trap_a3 O=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I3_O I1=MEM_Data_valid_ld_a4 I2=FETCH_Instr_NoFetch_a0 I3=FETCH_Instr_GoodPathMask_a0[0] O=FETCH_Instr_NoFetch_a0_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=MEM_Data_valid_ld_a4 I1=FETCH_Instr_NoFetch_a0 I2=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I3_O I3=FETCH_Instr_GoodPathMask_a0[0] O=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_non_aborting_trap_a3_SB_LUT4_I3_O_SB_LUT4_I2_O O=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=FETCH_Instr_BranchState_a3 Q=FETCH_Instr_pred_taken_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1312|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_pred_taken_a2 I3=FETCH_Instr_conditional_branch_a2_SB_LUT4_I2_O O=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=FETCH_Instr_conditional_branch_a2_SB_LUT4_I2_O I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_O I2=FETCH_Instr_pred_taken_a2 I3=FETCH_Instr_aborting_trap_a3_SB_LUT4_I2_O O=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111101
.gate SB_LUT4 I0=FETCH_Instr_NoFetch_a1_SB_LUT4_I1_O_SB_LUT4_I3_O I1=FETCH_Instr_replay_a2_SB_LUT4_I2_O I2=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O I3=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_I3 O=FETCH_Instr_pred_taken_a2_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111111111111
.gate SB_CARRY CI=FETCH_Instr_raw_a0[20] CO=FETCH_Instr_raw_a0_SB_CARRY_CI_CO[2] I0=FETCH_Instr_raw_a0[21] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_a0[15] CO=FETCH_Instr_raw_a0_SB_CARRY_CI_1_CO[2] I0=FETCH_Instr_raw_a0[17] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_a0_SB_CARRY_CI_CO[3] CO=FETCH_Instr_raw_a0_SB_CARRY_CI_CO[4] I0=FETCH_Instr_raw_a0[23] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_a0_SB_CARRY_CI_CO[2] CO=FETCH_Instr_raw_a0_SB_CARRY_CI_CO[3] I0=FETCH_Instr_raw_a0[22] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_a0_SB_CARRY_CI_1_CO[2] CO=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO I0=FETCH_Instr_raw_a0[17] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO O=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk D=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O Q=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[24] I2=$true I3=FETCH_Instr_raw_a0_SB_CARRY_CI_CO[4] O=FETCH_Instr_raw_a0_SB_LUT4_I1_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[23] I2=$true I3=FETCH_Instr_raw_a0_SB_CARRY_CI_CO[3] O=FETCH_Instr_raw_a0_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[22] I2=$true I3=FETCH_Instr_raw_a0_SB_CARRY_CI_CO[2] O=FETCH_Instr_raw_a0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[21] I2=$true I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_raw_a0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[17] I2=$true I3=FETCH_Instr_raw_a0_SB_CARRY_CI_1_CO[2] O=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[17] I2=$true I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O[2] Q=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O[1] Q=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a0_SB_LUT4_I1_O[4] Q=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a0_SB_LUT4_I1_O[3] Q=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a0_SB_LUT4_I1_O[2] Q=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a0_SB_LUT4_I1_O[1] Q=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3 O=FETCH_Instr_raw_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3 O=FETCH_Instr_raw_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk D=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3 Q=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001111
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_raw_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001110000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[4] O=FETCH_Instr_raw_a0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100110010
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[3] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_raw_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001100000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_raw_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000101000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a0_SB_LUT4_O_6_I2 I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_raw_a0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a0_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_DFF C=clk D=FETCH_Instr_raw_a0_SB_LUT4_O_I3 Q=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_raw_a0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111101011110011
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a0[24] Q=FETCH_Instr_raw_a1[24] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a0[23] Q=FETCH_Instr_raw_a1[23] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a0[22] Q=FETCH_Instr_raw_a1[22] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a1_SB_DFFSR_Q_3_D Q=FETCH_Instr_raw_a1[20] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3 O=FETCH_Instr_raw_a1_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a0[17] Q=FETCH_Instr_raw_a1[17] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a1_SB_DFFSR_Q_5_D Q=FETCH_Instr_raw_a1[15] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3 O=FETCH_Instr_raw_a1_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a1_SB_DFFSR_Q_6_D Q=FETCH_Instr_raw_a1[12] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a1_SB_DFFSR_Q_7_D I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_raw_a1_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a1_SB_DFFSR_Q_7_D Q=FETCH_Instr_raw_a1[11] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[2] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a1_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a1_SB_DFFSR_Q_8_D Q=FETCH_Instr_raw_a1[7] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[2] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a1_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111100
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a1_SB_DFFSR_Q_9_D Q=FETCH_Instr_raw_a1[5] R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[3] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a1_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100110000
.gate SB_DFFSS C=clk D=FETCH_Instr_raw_a1_SB_DFFSS_Q_D Q=FETCH_Instr_raw_a1[14] S=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_raw_a1_SB_DFFSS_Q_1_D Q=FETCH_Instr_raw_a1[13] S=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[5] I2=FETCH_Instr_Pc_a0[2] I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_raw_a1_SB_DFFSS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000101110000
.gate SB_DFFSS C=clk D=FETCH_Instr_raw_a1_SB_DFFSS_Q_2_D Q=FETCH_Instr_raw_a1[9] S=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a1_SB_DFFSR_Q_6_D I3=FETCH_Instr_raw_a0[22] O=FETCH_Instr_raw_a1_SB_DFFSS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFSS C=clk D=FETCH_Instr_raw_a1_SB_DFFSS_Q_3_D Q=FETCH_Instr_raw_a1[4] S=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[2] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a1_SB_DFFSS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111110
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a1_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100001110
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110101000000001
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_aq_a1_SB_DFFSR_Q_D Q=FETCH_Instr_raw_aq_a1 R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a0_SB_LUT4_O_6_I2 I3=FETCH_Instr_raw_a1_SB_DFFSR_Q_7_D O=FETCH_Instr_raw_aq_a1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[14] Q=FETCH_Instr_raw_funct3_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1334|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_funct3_a2 Q=FETCH_Instr_raw_funct3_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_aq_a1 Q=FETCH_Instr_raw_funct7_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1325|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_rl_a1 Q=FETCH_Instr_raw_i_imm_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1325|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[24] Q=FETCH_Instr_raw_i_imm_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1325|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[23] Q=FETCH_Instr_raw_i_imm_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1325|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[22] Q=FETCH_Instr_raw_i_imm_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1325|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[20] Q=FETCH_Instr_raw_i_imm_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1325|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[3] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[4] I0=FETCH_Instr_Pc_a1[5] I1=FETCH_Instr_raw_rl_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[9] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[10] I0=FETCH_Instr_Pc_a1[11] I1=FETCH_Instr_raw_a1[7]
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[8] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[9] I0=FETCH_Instr_Pc_a1[10] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[25] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[26] I0=FETCH_Instr_Pc_a1[27] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[24] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[25] I0=FETCH_Instr_Pc_a1[26] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[23] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[24] I0=FETCH_Instr_Pc_a1[25] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[22] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[23] I0=FETCH_Instr_Pc_a1[24] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[21] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[22] I0=FETCH_Instr_Pc_a1[23] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[20] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[21] I0=FETCH_Instr_Pc_a1[22] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[1] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[2] I0=FETCH_Instr_Pc_a1[3] I1=$false
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[19] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[20] I0=FETCH_Instr_Pc_a1[21] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[18] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[19] I0=FETCH_Instr_Pc_a1[20] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[17] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[18] I0=FETCH_Instr_Pc_a1[19] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[7] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[8] I0=FETCH_Instr_Pc_a1[9] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[16] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[17] I0=FETCH_Instr_Pc_a1[18] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[15] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[16] I0=FETCH_Instr_Pc_a1[17] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[14] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[15] I0=FETCH_Instr_Pc_a1[16] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[13] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[14] I0=FETCH_Instr_Pc_a1[15] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[12] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[13] I0=FETCH_Instr_Pc_a1[14] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[11] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[12] I0=FETCH_Instr_Pc_a1[13] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[10] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[11] I0=FETCH_Instr_Pc_a1[12] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[1] I0=FETCH_Instr_Pc_a1[2] I1=FETCH_Instr_raw_a1[9]
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[6] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[7] I0=FETCH_Instr_Pc_a1[8] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[5] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[6] I0=FETCH_Instr_Pc_a1[7] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[4] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[5] I0=FETCH_Instr_Pc_a1[6] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[2] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[3] I0=FETCH_Instr_Pc_a1[4] I1=FETCH_Instr_raw_a1[11]
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[28] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[29] I0=FETCH_Instr_Pc_a1[30] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[27] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[28] I0=FETCH_Instr_Pc_a1[29] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[26] CO=FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[27] I0=FETCH_Instr_Pc_a1[28] I1=FETCH_Instr_raw_aq_a1
.attr src "warp-v_risc-v_4-stage.sv:890|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_raw_a0_SB_LUT4_O_6_I2 Q=FETCH_Instr_raw_rl_a1 R=FETCH_Instr_raw_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1315|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[17] Q=FETCH_Instr_raw_rs1_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1328|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[15] Q=FETCH_Instr_raw_rs1_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1328|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_rs1_a2[0] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I3=FETCH_Instr_raw_funct3_a2 O=FETCH_Instr_raw_rs1_a2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=FETCH_Instr_raw_rs1_a2[2] I3=FETCH_Instr_raw_funct3_a2 O=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I2=FETCH_Instr_raw_rs1_a2[2] I3=FETCH_Instr_raw_funct3_a2 O=FETCH_Instr_raw_rs1_a2_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[11] Q=FETCH_Instr_raw_s_imm_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[9] Q=FETCH_Instr_raw_s_imm_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_a1[7] Q=FETCH_Instr_raw_s_imm_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_second_issue_ld_a1 I3=FETCH_Instr_ld_a1 O=FETCH_Instr_reg_wr_pending_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=FETCH_Instr_reg_wr_pending_a1 Q=FETCH_Instr_reg_wr_pending_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1337|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_reg_wr_pending_a2 Q=FETCH_Instr_reg_wr_pending_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1338|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_replay_a1_SB_LUT4_O_I0 I1=FETCH_Instr_replay_a1_SB_LUT4_O_I1 I2=FETCH_Instr_replay_a1_SB_LUT4_O_I2 I3=FETCH_Instr_fetch_a1 O=FETCH_Instr_replay_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_I3_O O=FETCH_Instr_replay_a1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[1] I1=FETCH_Instr_dest_reg_a3[1] I2=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[4] I1=FETCH_Instr_dest_reg_a3[4] I2=FETCH_Instr_dest_reg_a1[0] I3=FETCH_Instr_dest_reg_a3[0] O=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[0] I1=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_I0 I2=FETCH_Instr_Regs_pending_a3[17]_SB_LUT4_I0_O_SB_LUT4_I2_O I3=FETCH_Instr_Regs_pending_a3[22]_SB_LUT4_I0_O_SB_LUT4_I1_O O=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a3[15]_SB_LUT4_I0_O_SB_LUT4_I1_O I1=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_O_SB_LUT4_I2_O I2=FETCH_Instr_Regs_pending_a3[4]_SB_LUT4_I2_O_SB_LUT4_I0_O I3=FETCH_Instr_Regs_pending_a3[5]_SB_LUT4_I2_O_SB_LUT4_I1_O O=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a1[4] I1=FETCH_Instr_dest_reg_a1[1] I2=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I3_I2 I3=FETCH_Instr_Regs_pending_a3[1] O=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=FETCH_Instr_dest_reg_valid_a1_SB_LUT4_I3_I2 O=FETCH_Instr_replay_a1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O I1=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_replay_a1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a1[24] I3=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a3[9]_SB_LUT4_I1_O_SB_LUT4_I0_O I2=FETCH_Instr_Regs_pending_a3[2]_SB_LUT4_I0_O_SB_LUT4_I3_O I3=FETCH_Instr_Regs_pending_a3[3]_SB_LUT4_I1_O_SB_LUT4_I0_O O=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_reg_wr_pending_a3 I2=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_reg_wr_pending_a2 I2=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a1[4] I1=FETCH_Instr_raw_a1[11] I2=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O I3=FETCH_Instr_raw_a1[5] O=FETCH_Instr_replay_a1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100001100
.gate SB_LUT4 I0=FETCH_Instr_reg_wr_pending_a2 I1=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=FETCH_Instr_replay_a1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_reg_wr_pending_a3 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a3[1] I2=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a1[17] O=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a3[6] I2=FETCH_Instr_Regs_pending_a3[7] I3=FETCH_Instr_raw_a1[15] O=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a1[17] I3=FETCH_Instr_raw_a1[15] O=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=FETCH_Instr_replay_a1 Q=FETCH_Instr_replay_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_second_issue_ld_a2 I1=FETCH_Instr_NoFetch_a2 I2=FETCH_Instr_replay_a2 I3=FETCH_Instr_GoodPathMask_a0[2] O=FETCH_Instr_replay_a2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=clk D=FETCH_Instr_replay_a2 Q=FETCH_Instr_replay_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1342|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_second_issue_a3 I2=FETCH_Instr_NoFetch_a3 I3=FETCH_Instr_replay_a3 O=FETCH_Instr_replay_a3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFF C=clk D=FETCH_Instr_reset_n1 Q=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1345|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_reset_a0 Q=FETCH_Instr_reset_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1346|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_reset_a1 Q=FETCH_Instr_reset_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1347|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_reset_a2 Q=FETCH_Instr_reset_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_GoodPathMask_n1[0] O=FETCH_Instr_reset_n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[5] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I3 O=FETCH_Instr_rslt_a2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[14] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[14] O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[14] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[14] I2=FETCH_Instr_csr_cycleh_a2[14] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[14] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[2] I1=FETCH_Instr_raw_i_imm_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[14] O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14] O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[14] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14] O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I2_SB_LUT4_O_I0 I1=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_O I2=FETCH_Instr_OrigLoadInst_ld_value_a2[14] I3=FETCH_Instr_OrigLoadInst_ld_st_word_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[14] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[30] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_OrigLoadInst_ld_st_half_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slli_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_is_xor_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[13] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[13] O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[13] O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[13] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[13] O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I2_SB_LUT4_O_I1 I2=FETCH_Instr_OrigLoadInst_ld_value_a2[13] I3=FETCH_Instr_OrigLoadInst_ld_st_word_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[13] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[29] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_OrigLoadInst_ld_st_half_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2 I1=FETCH_Instr_is_slli_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[12] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[12] O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[12] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[12] I2=FETCH_Instr_csr_cycleh_a2[12] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[12] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[12] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12] O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I2=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[12] O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12] O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I2_SB_LUT4_O_I1 I2=FETCH_Instr_OrigLoadInst_ld_value_a2[12] I3=FETCH_Instr_OrigLoadInst_ld_st_word_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[12] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[28] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_OrigLoadInst_ld_st_half_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I3 O=FETCH_Instr_rslt_a2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111101011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[11] I1=FETCH_Instr_is_csr_instreth_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_csr_instret_a2[11] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instreth_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[11] I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_csr_time_a2[11] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[11] I1=FETCH_Instr_csr_cycleh_a2[11] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[11] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I3=FETCH_Instr_is_or_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[11] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slli_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I3_SB_LUT4_O_I0 I1=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_O I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[11] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[27] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_OrigLoadInst_ld_st_half_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[11] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I0 I1=FETCH_Instr_is_slli_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001011
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2[8] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[8] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[8] I1=FETCH_Instr_csr_cycleh_a2[8] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_csr_instret_a2[8] I1=FETCH_Instr_is_csr_instret_a2 I2=FETCH_Instr_csr_instreth_a2[8] I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[0] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0 I1=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I1=FETCH_Instr_is_andi_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8] O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[8] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[8] O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8] O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I2_SB_LUT4_O_I1 I2=FETCH_Instr_OrigLoadInst_ld_value_a2[8] I3=FETCH_Instr_OrigLoadInst_ld_st_word_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_OrigLoadInst_ld_st_half_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[8] I2=FETCH_Instr_OrigLoadInst_ld_value_a2[24] I3=FETCH_Instr_OrigLoadInst_addr_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001011
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2[7] I1=FETCH_Instr_is_csr_timeh_a2 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[7] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[7] I2=FETCH_Instr_csr_cycleh_a2[7] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_csr_instret_a2[7] I1=FETCH_Instr_is_csr_instret_a2 I2=FETCH_Instr_csr_instreth_a2[7] I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[7] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_is_addi_instr_a2 I1=FETCH_Instr_addi_rslt_a2[7] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I2_SB_LUT4_O_I1 I2=FETCH_Instr_OrigLoadInst_ld_value_a2[7] I3=FETCH_Instr_OrigLoadInst_ld_st_word_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[7] I2=FETCH_Instr_OrigLoadInst_ld_value_a2[23] I3=FETCH_Instr_OrigLoadInst_addr_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I3 O=FETCH_Instr_rslt_a2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[0] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_is_xor_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[6] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I1=FETCH_Instr_is_andi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[6] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[6] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[6] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[6] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[6] I2=FETCH_Instr_csr_cycleh_a2[6] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[6] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I1=FETCH_Instr_OrigLoadInst_ld_value_a2[22] I2=FETCH_Instr_OrigLoadInst_ld_value_a2[6] I3=FETCH_Instr_OrigLoadInst_addr_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[6] I1=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[14] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[30] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I3 O=FETCH_Instr_rslt_a2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2[5] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[5] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[5] I2=FETCH_Instr_csr_cycleh_a2[5] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[5] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[5] I2=FETCH_Instr_is_csr_instreth_a2 I3=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_is_andi_instr_a2 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I2=FETCH_Instr_raw_i_imm_a2[5] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I3=FETCH_Instr_is_or_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[5] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_second_issue_ld_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_xor_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[5] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I1=FETCH_Instr_OrigLoadInst_ld_value_a2[21] I2=FETCH_Instr_OrigLoadInst_ld_value_a2[5] I3=FETCH_Instr_OrigLoadInst_addr_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[5] I1=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[13] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[29] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I3 O=FETCH_Instr_rslt_a2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_second_issue_ld_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I3=FETCH_Instr_raw_i_imm_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_addi_instr_a2 I1=FETCH_Instr_addi_rslt_a2[4] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[4] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[4] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[4] I2=FETCH_Instr_csr_cycleh_a2[4] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[4] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I1=FETCH_Instr_OrigLoadInst_ld_value_a2[20] I2=FETCH_Instr_OrigLoadInst_ld_value_a2[4] I3=FETCH_Instr_OrigLoadInst_addr_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[4] I1=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[12] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[28] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I3 O=FETCH_Instr_rslt_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[2] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[3] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[3] I1=FETCH_Instr_is_csr_time_a2 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[3] I1=FETCH_Instr_csr_cycleh_a2[3] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[3] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I1=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I3=FETCH_Instr_is_or_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[3] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_second_issue_ld_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:998|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:998|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I1=FETCH_Instr_OrigLoadInst_ld_value_a2[19] I2=FETCH_Instr_OrigLoadInst_ld_value_a2[3] I3=FETCH_Instr_OrigLoadInst_addr_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[3] I1=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[11] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[27] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[29] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[29] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[29] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[29] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[29] I2=FETCH_Instr_csr_cycleh_a2[29] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[29] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[29] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[29] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=FETCH_Instr_is_xor_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_andi_instr_a2 I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[29] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[29] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=FETCH_Instr_is_srli_instr_a2 I1=FETCH_Instr_is_srai_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010111000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_is_sra_instr_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[29] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[5] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I3 O=FETCH_Instr_rslt_a2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I3 O=FETCH_Instr_rslt_a2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[2] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I3=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[2] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[2] I1=FETCH_Instr_is_csr_time_a2 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[2] I1=FETCH_Instr_csr_cycleh_a2[2] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[2] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[0] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:998|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:998|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[2] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_xor_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I1=FETCH_Instr_OrigLoadInst_ld_value_a2[18] I2=FETCH_Instr_OrigLoadInst_ld_value_a2[2] I3=FETCH_Instr_OrigLoadInst_addr_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[2] I1=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[10] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[26] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3 O=FETCH_Instr_rslt_a2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[3] I1=FETCH_Instr_raw_i_imm_a2[4] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O I3=FETCH_Instr_is_slli_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[0] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_I1_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_second_issue_ld_a2 I3=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[1] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[1] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[1] I2=FETCH_Instr_csr_cycleh_a2[1] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[1] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I1=FETCH_Instr_OrigLoadInst_ld_value_a2[17] I2=FETCH_Instr_OrigLoadInst_ld_value_a2[1] I3=FETCH_Instr_OrigLoadInst_addr_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[9] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[25] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[1] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[0] I1=FETCH_Instr_is_csr_instreth_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[0] I1=FETCH_Instr_csr_cycleh_a2[0] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[0] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[0] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[0] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[0] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000110101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_OrigLoadInst_ld_value_a2[16] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I2_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_addr_a2[1] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I3_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I3 O=FETCH_Instr_rslt_a2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[31] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[31] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2[31] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[31] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[31] I2=FETCH_Instr_csr_cycleh_a2[31] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[5] I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[31] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=FETCH_Instr_is_ori_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[31] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO I2=FETCH_Instr_is_sra_instr_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[3] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I2=FETCH_Instr_OrigLoadInst_ld_value_a2[31] I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I3 O=FETCH_Instr_rslt_a2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[3] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_is_sra_instr_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[26] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[26] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[26] I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[26] I1=FETCH_Instr_csr_cycleh_a2[26] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[26] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=FETCH_Instr_is_srai_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[26] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111001100001111
.gate SB_LUT4 I0=FETCH_Instr_is_andi_instr_a2 I1=FETCH_Instr_raw_funct7_a2 I2=FETCH_Instr_is_or_instr_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011111110000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[26] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[26] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[26] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[26] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[26] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_second_issue_ld_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[26] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I3 O=FETCH_Instr_rslt_a2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[25] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[25] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2[25] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[25] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[25] I2=FETCH_Instr_csr_cycleh_a2[25] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=FETCH_Instr_is_srli_instr_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[25] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[25] O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[25] O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[25] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[25] O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_xor_instr_a2 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[25] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I3 O=FETCH_Instr_rslt_a2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[23] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[23] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2[23] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[23] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[23] I1=FETCH_Instr_csr_cycleh_a2[23] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_i_imm_a2[5] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[23] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111001100001111
.gate SB_LUT4 I0=FETCH_Instr_is_andi_instr_a2 I1=FETCH_Instr_raw_funct7_a2 I2=FETCH_Instr_is_or_instr_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011111110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_is_sra_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[23] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[23] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[23] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[23] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_bltu_instr_a2_SB_LUT4_I0_I2_SB_LUT4_I1_I2 I3=FETCH_Instr_is_xor_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I2=FETCH_Instr_OrigLoadInst_ld_value_a2[23] I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I0 I1=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3 O=FETCH_Instr_rslt_a2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_ld_value_a2[20] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_is_sra_instr_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[20] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[20] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[20] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=FETCH_Instr_is_xor_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[20] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[20] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I3=FETCH_Instr_is_or_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001110101111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[20] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[20] I1=FETCH_Instr_is_csr_instreth_a2 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[20] I1=FETCH_Instr_csr_cycleh_a2[20] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[20] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[20] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[20] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I3 O=FETCH_Instr_rslt_a2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_srl_instr_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_is_sll_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[19] I2=FETCH_Instr_csr_instreth_a2[19] I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[19] I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[19] I1=FETCH_Instr_csr_cycleh_a2[19] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_time_a2[19] I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[19] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[19] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[19] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[19] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[19] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011000100011111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[19] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[19] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I3 O=FETCH_Instr_rslt_a2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:998|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1 I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_sll_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I3=FETCH_Instr_is_srl_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[16] I1=FETCH_Instr_is_csr_instreth_a2 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[16] I1=FETCH_Instr_csr_cycleh_a2[16] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[16] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[16] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[16] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[0] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[16] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[16] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[16] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_is_andi_instr_a2 I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[16] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011000100011111
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[16] I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[16] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[16] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_is_slli_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[4] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[28] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[28] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[28] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[28] I2=FETCH_Instr_csr_cycleh_a2[28] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[28] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I1=FETCH_Instr_is_andi_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[28] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[28] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[28] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[28] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[28] O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[28] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[28] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I0 I1=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3 O=FETCH_Instr_rslt_a2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3 O=FETCH_Instr_rslt_a2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I2_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_O I2=FETCH_Instr_OrigLoadInst_ld_value_a2[10] I3=FETCH_Instr_OrigLoadInst_ld_st_word_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[10] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[26] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_OrigLoadInst_ld_st_half_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=FETCH_Instr_is_slli_instr_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[10] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[10] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[10] I1=FETCH_Instr_is_csr_time_a2 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[10] I1=FETCH_Instr_csr_cycleh_a2[10] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[10] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[10] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[10] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10] O=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I3 O=FETCH_Instr_rslt_a2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slli_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001011
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2[9] I1=FETCH_Instr_is_csr_timeh_a2 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[9] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[9] I2=FETCH_Instr_csr_cycleh_a2[9] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_csr_instret_a2[9] I1=FETCH_Instr_is_csr_instret_a2 I2=FETCH_Instr_csr_instreth_a2[9] I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=FETCH_Instr_is_sra_instr_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[9] O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9] O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_is_addi_instr_a2 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[9] O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:958|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9] O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[9] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_O I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_ld_value_a2[9] I1=FETCH_Instr_OrigLoadInst_ld_value_a2[25] I2=FETCH_Instr_OrigLoadInst_addr_a2[1] I3=FETCH_Instr_OrigLoadInst_ld_st_half_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_ld_value_a2[27] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srli_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[3] I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[27] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[27] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[27] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[27] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[27] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I3=FETCH_Instr_is_or_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[27] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[27] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[27] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[27] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[27] I2=FETCH_Instr_csr_cycleh_a2[27] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[27] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=$true I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO I0=$true I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[3] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I3 O=FETCH_Instr_rslt_a2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I3=FETCH_Instr_is_sll_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001111111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I2=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_csr_instreth_a2[24] I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[24] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_csr_timeh_a2[24] I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[24] I1=FETCH_Instr_csr_cycleh_a2[24] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_csr_time_a2[24] I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[24] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[24] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[24] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[24] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[24] O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO I2=FETCH_Instr_is_slti_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_I0 I3=FETCH_Instr_is_xor_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[24] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I3 O=FETCH_Instr_rslt_a2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0 I1=FETCH_Instr_is_srl_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[22] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[22] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[22] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[22] I2=FETCH_Instr_csr_cycleh_a2[22] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[22] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[0] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[22] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111001100001111
.gate SB_LUT4 I0=FETCH_Instr_is_andi_instr_a2 I1=FETCH_Instr_raw_funct7_a2 I2=FETCH_Instr_is_or_instr_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011111110000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[22] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[22] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[22] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[22] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[22] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_second_issue_ld_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_sra_instr_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[22] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I3 O=FETCH_Instr_rslt_a2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[21] I1=FETCH_Instr_is_csr_instreth_a2 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[21] I1=FETCH_Instr_csr_cycleh_a2[21] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[21] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[21] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[21] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[21] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[21] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[21] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[21] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_xor_instr_a2 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[21] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_srl_instr_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2_SB_LUT4_O_I2 I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000000111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0 I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011001000000101
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[21] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I3 O=FETCH_Instr_rslt_a2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_srl_instr_a2 I2=FETCH_Instr_is_sra_instr_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_is_sra_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011001000000101
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001011
.gate SB_LUT4 I0=FETCH_Instr_csr_timeh_a2[18] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[18] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_csr_cycle_a2[18] I1=FETCH_Instr_csr_cycleh_a2[18] I2=FETCH_Instr_is_csr_time_a2 I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_csr_instret_a2[18] I1=FETCH_Instr_is_csr_instret_a2 I2=FETCH_Instr_csr_instreth_a2[18] I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[18] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I3=FETCH_Instr_is_or_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_xor_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[18] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100111111
.gate SB_LUT4 I0=FETCH_Instr_is_andi_instr_a2 I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[18] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[18] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[18] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[18] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[18] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I3 O=FETCH_Instr_rslt_a2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0 I1=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_i_imm_a2[0] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[5] I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O I3=FETCH_Instr_is_slli_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[17] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[17] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[17] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[17] I2=FETCH_Instr_csr_cycleh_a2[17] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[17] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_is_sra_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:998|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO I1=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slt_instr_a2_SB_LUT4_I3_O_SB_LUT4_I3_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I1=FETCH_Instr_raw_funct7_a2 I2=FETCH_Instr_is_andi_instr_a2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_xor_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[17] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[17] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[17] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[9] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[10] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[8] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[9] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[28] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[29] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[28]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[27] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[28] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[27]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[26] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[27] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[26]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[25] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[26] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[25]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[24] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[25] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[24]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[23] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[24] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[23]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[22] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[23] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[22]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[21] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[22] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[21]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[20] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[21] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[20]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[7] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[8] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[19] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[20] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[19]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[18] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[19] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[18]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[17] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[18] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[17]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[16] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[17] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[16]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[15] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[16] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[14] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[15] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[13] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[14] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[13]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[12] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[13] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[11] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[12] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[10] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[11] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[6] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[7] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[5] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[6] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[4] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[5] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[4] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[30] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[31] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[30]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[29] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[30] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[29]
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I1=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:953|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I1=FETCH_Instr_misaligned_indirect_jump_target_a2_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_10_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_11_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_12_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[17] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[17] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[17] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I3=FETCH_Instr_is_or_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[17] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=FETCH_Instr_is_srli_instr_a2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[0] I2=FETCH_Instr_misaligned_jump_target_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I2=FETCH_Instr_raw_i_imm_a2[0] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_is_slli_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_i_imm_a2[4] I3=FETCH_Instr_raw_i_imm_a2[5] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_is_csr_instret_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[15] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_is_csr_timeh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_time_a2[15] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[15] I2=FETCH_Instr_csr_cycleh_a2[15] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instret_a2[15] I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_instreth_a2[15] I2=FETCH_Instr_is_csr_instreth_a2 I3=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_19_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_i_imm_a2[3] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_i_imm_a2[0] I1=FETCH_Instr_misaligned_jump_target_a2 I2=FETCH_Instr_raw_i_imm_a2[2] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a2[15] I1=FETCH_Instr_is_addi_instr_a2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=FETCH_Instr_is_xor_instr_a2 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I3_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[15] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I3=FETCH_Instr_is_or_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15] I1=FETCH_Instr_is_and_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I1_O I1=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I2_SB_LUT4_O_I1 I2=FETCH_Instr_OrigLoadInst_ld_value_a2[15] I3=FETCH_Instr_OrigLoadInst_ld_st_word_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_OrigLoadInst_ld_st_half_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[15] I2=FETCH_Instr_OrigLoadInst_ld_value_a2[31] I3=FETCH_Instr_OrigLoadInst_addr_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011111111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_29_I1_SB_LUT4_O_I1 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_15_I0_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I1_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a2 I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[2] I3=FETCH_Instr_misaligned_jump_target_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] I3=FETCH_Instr_raw_i_imm_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_i_imm_a2[0] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_1_I1_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_csr_instreth_a2[30] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csrrw_instr_a2_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_is_csr_instreth_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_instret_a2 I3=FETCH_Instr_csr_instret_a2[30] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=FETCH_Instr_csr_time_a2[30] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_time_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_cycle_a2[30] I2=FETCH_Instr_csr_cycleh_a2[30] I3=FETCH_Instr_is_csr_cycleh_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_csr_timeh_a2[30] I2=FETCH_Instr_is_csr_timeh_a2 I3=FETCH_Instr_is_csr_instret_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_16_I2_SB_LUT4_O_I1 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_sll_instr_a2_SB_LUT4_I3_2_O I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_is_srl_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a2_SB_LUT4_O_22_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO I3=FETCH_Instr_is_srai_instr_a2_SB_LUT4_I2_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] I1=FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:1000|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:996|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_i_imm_a2[2] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_raw_i_imm_a2[4] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_i_imm_a2[0] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_is_add_instr_a2_SB_LUT4_I2_O I3=FETCH_Instr_raw_funct7_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[30] I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[30] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1003|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[30] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_is_xor_instr_a2 I2=FETCH_Instr_is_bne_instr_a2_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_xori_instr_a2 I1=FETCH_Instr_is_ori_instr_a2 I2=FETCH_Instr_raw_funct7_a2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_funct7_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I3=FETCH_Instr_is_andi_instr_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addi_rslt_a2[30] I2=FETCH_Instr_is_addi_instr_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_is_and_instr_a2 I1=FETCH_Instr_is_or_instr_a2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[30] O=FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigLoadInst_ld_value_a2[30] I2=FETCH_Instr_OrigLoadInst_ld_st_word_a2 I3=FETCH_Instr_OrigLoadInst_raw_funct3_a2_SB_LUT4_I0_O O=FETCH_Instr_rslt_a2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[31] Q=FETCH_Instr_rslt_a3[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[30] Q=FETCH_Instr_rslt_a3[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[21] Q=FETCH_Instr_rslt_a3[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[20] Q=FETCH_Instr_rslt_a3[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[19] Q=FETCH_Instr_rslt_a3[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[18] Q=FETCH_Instr_rslt_a3[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[17] Q=FETCH_Instr_rslt_a3[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[16] Q=FETCH_Instr_rslt_a3[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[15] Q=FETCH_Instr_rslt_a3[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[14] Q=FETCH_Instr_rslt_a3[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[13] Q=FETCH_Instr_rslt_a3[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[12] Q=FETCH_Instr_rslt_a3[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[29] Q=FETCH_Instr_rslt_a3[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[11] Q=FETCH_Instr_rslt_a3[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[10] Q=FETCH_Instr_rslt_a3[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[9] Q=FETCH_Instr_rslt_a3[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[8] Q=FETCH_Instr_rslt_a3[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[7] Q=FETCH_Instr_rslt_a3[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[6] Q=FETCH_Instr_rslt_a3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[5] Q=FETCH_Instr_rslt_a3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[4] Q=FETCH_Instr_rslt_a3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[3] Q=FETCH_Instr_rslt_a3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[2] Q=FETCH_Instr_rslt_a3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[28] Q=FETCH_Instr_rslt_a3[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[1] Q=FETCH_Instr_rslt_a3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[0] Q=FETCH_Instr_rslt_a3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[27] Q=FETCH_Instr_rslt_a3[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[26] Q=FETCH_Instr_rslt_a3[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[25] Q=FETCH_Instr_rslt_a3[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[24] Q=FETCH_Instr_rslt_a3[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[23] Q=FETCH_Instr_rslt_a3[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_rslt_a2[22] Q=FETCH_Instr_rslt_a3[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_second_issue_ld_a2 Q=FETCH_Instr_second_issue_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1356|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=MEM_Data_valid_ld_a4 Q=FETCH_Instr_second_issue_ld_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1359|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_second_issue_ld_a1 Q=FETCH_Instr_second_issue_ld_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1360|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_st_a2_SB_DFFSR_Q_D Q=FETCH_Instr_st_a2 R=FETCH_Instr_raw_a1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1367|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a1[4] I3=FETCH_Instr_raw_a1[5] O=FETCH_Instr_st_a2_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFFSS C=clk D=FETCH_Instr_st_mask_a3_SB_DFFSS_Q_D Q=FETCH_Instr_st_mask_a3[3] S=FETCH_Instr_ld_st_word_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1370|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=FETCH_Instr_st_mask_a3_SB_DFFSS_Q_1_D Q=FETCH_Instr_st_mask_a3[2] S=FETCH_Instr_ld_st_word_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1370|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ld_st_half_a2 I2=FETCH_Instr_addr_a2[0] I3=FETCH_Instr_addr_a2[1] O=FETCH_Instr_st_mask_a3_SB_DFFSS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000000
.gate SB_DFFSS C=clk D=FETCH_Instr_st_mask_a3_SB_DFFSS_Q_2_D Q=FETCH_Instr_st_mask_a3[1] S=FETCH_Instr_ld_st_word_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1370|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ld_st_half_a2 I2=FETCH_Instr_addr_a2[0] I3=FETCH_Instr_addr_a2[1] O=FETCH_Instr_st_mask_a3_SB_DFFSS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011111100
.gate SB_DFFSS C=clk D=FETCH_Instr_st_mask_a3_SB_DFFSS_Q_3_D Q=FETCH_Instr_st_mask_a3[0] S=FETCH_Instr_ld_st_word_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1370|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ld_st_half_a2 I2=FETCH_Instr_addr_a2[0] I3=FETCH_Instr_addr_a2[1] O=FETCH_Instr_st_mask_a3_SB_DFFSS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ld_st_half_a2 I2=FETCH_Instr_addr_a2[0] I3=FETCH_Instr_addr_a2[1] O=FETCH_Instr_st_mask_a3_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[31] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[30] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_1_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[21] I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[20] I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[19] I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[18] I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[17] I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[16] I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_1_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[13] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_2_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_3_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14] I3=FETCH_Instr_ld_st_half_a2 O=FETCH_Instr_st_value_a2_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[29] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_2_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_4_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_5_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_6_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_7_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[13] I3=FETCH_Instr_ld_st_half_a2 O=FETCH_Instr_st_value_a2_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[28] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_3_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12] I3=FETCH_Instr_ld_st_half_a2 O=FETCH_Instr_st_value_a2_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[27] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_4_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11] I3=FETCH_Instr_ld_st_half_a2 O=FETCH_Instr_st_value_a2_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[26] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_5_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10] I3=FETCH_Instr_ld_st_half_a2 O=FETCH_Instr_st_value_a2_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[25] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_6_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9] I3=FETCH_Instr_ld_st_half_a2 O=FETCH_Instr_st_value_a2_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[24] I2=FETCH_Instr_st_value_a2_SB_LUT4_O_7_I2 I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8] I3=FETCH_Instr_ld_st_half_a2 O=FETCH_Instr_st_value_a2_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[23] I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[22] I3=FETCH_Instr_ld_st_word_a2 O=FETCH_Instr_st_value_a2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15] I3=FETCH_Instr_ld_st_half_a2 O=FETCH_Instr_st_value_a2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[31] Q=FETCH_Instr_st_value_a3[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[30] Q=FETCH_Instr_st_value_a3[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[21] Q=FETCH_Instr_st_value_a3[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[20] Q=FETCH_Instr_st_value_a3[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[19] Q=FETCH_Instr_st_value_a3[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[18] Q=FETCH_Instr_st_value_a3[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[17] Q=FETCH_Instr_st_value_a3[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[16] Q=FETCH_Instr_st_value_a3[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[15] Q=FETCH_Instr_st_value_a3[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[14] Q=FETCH_Instr_st_value_a3[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[13] Q=FETCH_Instr_st_value_a3[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[12] Q=FETCH_Instr_st_value_a3[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[29] Q=FETCH_Instr_st_value_a3[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[11] Q=FETCH_Instr_st_value_a3[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[10] Q=FETCH_Instr_st_value_a3[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[9] Q=FETCH_Instr_st_value_a3[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[8] Q=FETCH_Instr_st_value_a3[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] Q=FETCH_Instr_st_value_a3[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] Q=FETCH_Instr_st_value_a3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] Q=FETCH_Instr_st_value_a3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] Q=FETCH_Instr_st_value_a3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] Q=FETCH_Instr_st_value_a3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] Q=FETCH_Instr_st_value_a3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[28] Q=FETCH_Instr_st_value_a3[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] Q=FETCH_Instr_st_value_a3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] Q=FETCH_Instr_st_value_a3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[27] Q=FETCH_Instr_st_value_a3[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[26] Q=FETCH_Instr_st_value_a3[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[25] Q=FETCH_Instr_st_value_a3[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[24] Q=FETCH_Instr_st_value_a3[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[23] Q=FETCH_Instr_st_value_a3[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_st_value_a2[22] Q=FETCH_Instr_st_value_a3[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_commit_a2 I2=FETCH_Instr_dest_reg_valid_a2 I3=FETCH_Instr_second_issue_ld_a2 O=FETCH_Instr_valid_dest_reg_valid_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_DFF C=clk D=FETCH_Instr_valid_dest_reg_valid_a2 Q=FETCH_Instr_valid_dest_reg_valid_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1385|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_reset_a3 I1=FETCH_Instr_dest_reg_a3[0] I2=FETCH_Instr_valid_dest_reg_valid_a3 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_I2 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[0] I1=FETCH_Instr_reset_a3 I2=FETCH_Instr_valid_dest_reg_valid_a3 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_I2 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_1_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_reset_a3 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_I2 I2=FETCH_Instr_valid_dest_reg_valid_a3 I3=FETCH_Instr_dest_reg_a3[0] O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_2_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_a3[4] I2=$true I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[4] O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_a3[3] I2=$true I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_a3[2] I2=$true I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[2] O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] CO=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[4] I0=FETCH_Instr_dest_reg_a3[3] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[2] CO=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] I0=FETCH_Instr_dest_reg_a3[2] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_dest_reg_a3[0] CO=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[2] I0=FETCH_Instr_dest_reg_a3[1] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_dest_reg_a3[0] I1=FETCH_Instr_reset_a3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_dest_reg_a3[4] I3=FETCH_Instr_valid_dest_reg_valid_a3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_dest_reg_a3[4] I3=FETCH_Instr_valid_dest_reg_valid_a3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_dest_reg_a3[1] I2=$true I3=FETCH_Instr_dest_reg_a3[0] O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I0 I1=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I2 I3=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O O=FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_commit_a2 I3=FETCH_Instr_ld_a2 O=FETCH_Instr_valid_ld_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_valid_ld_a2 Q=FETCH_Instr_valid_ld_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1388|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_commit_a2 I3=FETCH_Instr_st_a2 O=FETCH_Instr_valid_st_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=FETCH_Instr_valid_st_a2 Q=FETCH_Instr_valid_st_a3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1391|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=FETCH_Instr_addr_a3[2] RADDR[1]=FETCH_Instr_addr_a3[3] RADDR[2]=FETCH_Instr_addr_a3[4] RADDR[3]=FETCH_Instr_addr_a3[5] RADDR[4]=FETCH_Instr_addr_a3[6] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=MEM_Data_ld_value_a4[0] RDATA[1]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[1] RDATA[2]=MEM_Data_ld_value_a4[1] RDATA[3]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[3] RDATA[4]=MEM_Data_ld_value_a4[2] RDATA[5]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[5] RDATA[6]=MEM_Data_ld_value_a4[3] RDATA[7]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[7] RDATA[8]=MEM_Data_ld_value_a4[4] RDATA[9]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[9] RDATA[10]=MEM_Data_ld_value_a4[5] RDATA[11]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[11] RDATA[12]=MEM_Data_ld_value_a4[6] RDATA[13]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[13] RDATA[14]=MEM_Data_ld_value_a4[7] RDATA[15]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[15] RE=$true WADDR[0]=FETCH_Instr_addr_a3[2] WADDR[1]=FETCH_Instr_addr_a3[3] WADDR[2]=FETCH_Instr_addr_a3[4] WADDR[3]=FETCH_Instr_addr_a3[5] WADDR[4]=FETCH_Instr_addr_a3[6] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[7] WDATA[0]=FETCH_Instr_st_value_a3[0] WDATA[1]=$undef WDATA[2]=FETCH_Instr_st_value_a3[1] WDATA[3]=$undef WDATA[4]=FETCH_Instr_st_value_a3[2] WDATA[5]=$undef WDATA[6]=FETCH_Instr_st_value_a3[3] WDATA[7]=$undef WDATA[8]=FETCH_Instr_st_value_a3[4] WDATA[9]=$undef WDATA[10]=FETCH_Instr_st_value_a3[5] WDATA[11]=$undef WDATA[12]=FETCH_Instr_st_value_a3[6] WDATA[13]=$undef WDATA[14]=FETCH_Instr_st_value_a3[7] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_valid_st_a3 I3=FETCH_Instr_st_mask_a3[0] O=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=FETCH_Instr_addr_a3[2] RADDR[1]=FETCH_Instr_addr_a3[3] RADDR[2]=FETCH_Instr_addr_a3[4] RADDR[3]=FETCH_Instr_addr_a3[5] RADDR[4]=FETCH_Instr_addr_a3[6] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=MEM_Data_ld_value_a4[8] RDATA[1]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[1] RDATA[2]=MEM_Data_ld_value_a4[9] RDATA[3]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[3] RDATA[4]=MEM_Data_ld_value_a4[10] RDATA[5]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[5] RDATA[6]=MEM_Data_ld_value_a4[11] RDATA[7]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[7] RDATA[8]=MEM_Data_ld_value_a4[12] RDATA[9]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[9] RDATA[10]=MEM_Data_ld_value_a4[13] RDATA[11]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[11] RDATA[12]=MEM_Data_ld_value_a4[14] RDATA[13]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[13] RDATA[14]=MEM_Data_ld_value_a4[15] RDATA[15]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[15] RE=$true WADDR[0]=FETCH_Instr_addr_a3[2] WADDR[1]=FETCH_Instr_addr_a3[3] WADDR[2]=FETCH_Instr_addr_a3[4] WADDR[3]=FETCH_Instr_addr_a3[5] WADDR[4]=FETCH_Instr_addr_a3[6] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[7] WDATA[0]=FETCH_Instr_st_value_a3[8] WDATA[1]=$undef WDATA[2]=FETCH_Instr_st_value_a3[9] WDATA[3]=$undef WDATA[4]=FETCH_Instr_st_value_a3[10] WDATA[5]=$undef WDATA[6]=FETCH_Instr_st_value_a3[11] WDATA[7]=$undef WDATA[8]=FETCH_Instr_st_value_a3[12] WDATA[9]=$undef WDATA[10]=FETCH_Instr_st_value_a3[13] WDATA[11]=$undef WDATA[12]=FETCH_Instr_st_value_a3[14] WDATA[13]=$undef WDATA[14]=FETCH_Instr_st_value_a3[15] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_valid_st_a3 I3=FETCH_Instr_st_mask_a3[1] O=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=FETCH_Instr_addr_a3[2] RADDR[1]=FETCH_Instr_addr_a3[3] RADDR[2]=FETCH_Instr_addr_a3[4] RADDR[3]=FETCH_Instr_addr_a3[5] RADDR[4]=FETCH_Instr_addr_a3[6] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=MEM_Data_ld_value_a4[16] RDATA[1]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[1] RDATA[2]=MEM_Data_ld_value_a4[17] RDATA[3]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[3] RDATA[4]=MEM_Data_ld_value_a4[18] RDATA[5]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[5] RDATA[6]=MEM_Data_ld_value_a4[19] RDATA[7]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[7] RDATA[8]=MEM_Data_ld_value_a4[20] RDATA[9]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[9] RDATA[10]=MEM_Data_ld_value_a4[21] RDATA[11]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[11] RDATA[12]=MEM_Data_ld_value_a4[22] RDATA[13]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[13] RDATA[14]=MEM_Data_ld_value_a4[23] RDATA[15]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[15] RE=$true WADDR[0]=FETCH_Instr_addr_a3[2] WADDR[1]=FETCH_Instr_addr_a3[3] WADDR[2]=FETCH_Instr_addr_a3[4] WADDR[3]=FETCH_Instr_addr_a3[5] WADDR[4]=FETCH_Instr_addr_a3[6] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[7] WDATA[0]=FETCH_Instr_st_value_a3[16] WDATA[1]=$undef WDATA[2]=FETCH_Instr_st_value_a3[17] WDATA[3]=$undef WDATA[4]=FETCH_Instr_st_value_a3[18] WDATA[5]=$undef WDATA[6]=FETCH_Instr_st_value_a3[19] WDATA[7]=$undef WDATA[8]=FETCH_Instr_st_value_a3[20] WDATA[9]=$undef WDATA[10]=FETCH_Instr_st_value_a3[21] WDATA[11]=$undef WDATA[12]=FETCH_Instr_st_value_a3[22] WDATA[13]=$undef WDATA[14]=FETCH_Instr_st_value_a3[23] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_valid_st_a3 I3=FETCH_Instr_st_mask_a3[2] O=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=FETCH_Instr_addr_a3[2] RADDR[1]=FETCH_Instr_addr_a3[3] RADDR[2]=FETCH_Instr_addr_a3[4] RADDR[3]=FETCH_Instr_addr_a3[5] RADDR[4]=FETCH_Instr_addr_a3[6] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=MEM_Data_ld_value_a4[24] RDATA[1]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[1] RDATA[2]=MEM_Data_ld_value_a4[25] RDATA[3]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[3] RDATA[4]=MEM_Data_ld_value_a4[26] RDATA[5]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[5] RDATA[6]=MEM_Data_ld_value_a4[27] RDATA[7]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[7] RDATA[8]=MEM_Data_ld_value_a4[28] RDATA[9]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[9] RDATA[10]=MEM_Data_ld_value_a4[29] RDATA[11]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[11] RDATA[12]=MEM_Data_ld_value_a4[30] RDATA[13]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[13] RDATA[14]=MEM_Data_ld_value_a4[31] RDATA[15]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[15] RE=$true WADDR[0]=FETCH_Instr_addr_a3[2] WADDR[1]=FETCH_Instr_addr_a3[3] WADDR[2]=FETCH_Instr_addr_a3[4] WADDR[3]=FETCH_Instr_addr_a3[5] WADDR[4]=FETCH_Instr_addr_a3[6] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[7] WDATA[0]=FETCH_Instr_st_value_a3[24] WDATA[1]=$undef WDATA[2]=FETCH_Instr_st_value_a3[25] WDATA[3]=$undef WDATA[4]=FETCH_Instr_st_value_a3[26] WDATA[5]=$undef WDATA[6]=FETCH_Instr_st_value_a3[27] WDATA[7]=$undef WDATA[8]=FETCH_Instr_st_value_a3[28] WDATA[9]=$undef WDATA[10]=FETCH_Instr_st_value_a3[29] WDATA[11]=$undef WDATA[12]=FETCH_Instr_st_value_a3[30] WDATA[13]=$undef WDATA[14]=FETCH_Instr_st_value_a3[31] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_valid_st_a3 I3=FETCH_Instr_st_mask_a3[3] O=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[31] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[30] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[21] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[21] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[21] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][21] I2=FETCH_Instr_Regs_value_a3[6][21] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[0][21] I2=FETCH_Instr_Regs_value_a3[2][21] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][21] I2=FETCH_Instr_Regs_value_a3[7][21] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[1][21] I2=FETCH_Instr_Regs_value_a3[3][21] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][21] I1=FETCH_Instr_Regs_value_a3[25][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][21] I1=FETCH_Instr_Regs_value_a3[27][21] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[30][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][21] I1=FETCH_Instr_Regs_value_a3[29][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[20] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[20] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[20] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][20] I1=FETCH_Instr_Regs_value_a3[7][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][20] I1=FETCH_Instr_Regs_value_a3[3][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][20] I1=FETCH_Instr_Regs_value_a3[4][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][20] I1=FETCH_Instr_Regs_value_a3[6][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][20] I1=FETCH_Instr_Regs_value_a3[25][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][20] I1=FETCH_Instr_Regs_value_a3[29][20] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][20] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][20] I2=FETCH_Instr_Regs_value_a3[27][20] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[19] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[19] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[19] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][19] I2=FETCH_Instr_Regs_value_a3[25][19] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][19] I2=FETCH_Instr_Regs_value_a3[29][19] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][19] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][19] I2=FETCH_Instr_Regs_value_a3[27][19] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][19] I1=FETCH_Instr_Regs_value_a3[3][19] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][19] I1=FETCH_Instr_Regs_value_a3[6][19] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][19] I1=FETCH_Instr_Regs_value_a3[4][19] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][19] I1=FETCH_Instr_Regs_value_a3[5][19] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[18] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[18] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[18] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][18] I2=FETCH_Instr_Regs_value_a3[1][18] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][18] I2=FETCH_Instr_Regs_value_a3[0][18] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][18] I2=FETCH_Instr_Regs_value_a3[6][18] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[7][18] I2=FETCH_Instr_Regs_value_a3[3][18] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][18] I1=FETCH_Instr_Regs_value_a3[25][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][18] I1=FETCH_Instr_Regs_value_a3[27][18] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[30][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][18] I1=FETCH_Instr_Regs_value_a3[29][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[17] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[17] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[17] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][17] I1=FETCH_Instr_Regs_value_a3[25][17] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][17] I1=FETCH_Instr_Regs_value_a3[29][17] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I2=FETCH_Instr_Regs_value_a3[30][17] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][17] I1=FETCH_Instr_Regs_value_a3[27][17] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][17] I1=FETCH_Instr_Regs_value_a3[6][17] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][17] I1=FETCH_Instr_Regs_value_a3[3][17] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][17] I2=FETCH_Instr_Regs_value_a3[1][17] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][17] I2=FETCH_Instr_Regs_value_a3[0][17] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[16] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2[16] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[16] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][16] I1=FETCH_Instr_Regs_value_a3[3][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][16] I1=FETCH_Instr_Regs_value_a3[6][16] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][16] I1=FETCH_Instr_Regs_value_a3[4][16] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][16] I1=FETCH_Instr_Regs_value_a3[5][16] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][16] I2=FETCH_Instr_Regs_value_a3[25][16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][16] I2=FETCH_Instr_Regs_value_a3[29][16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a3[30][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][16] I2=FETCH_Instr_Regs_value_a3[27][16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[15] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[15] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[15] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][15] I1=FETCH_Instr_Regs_value_a3[25][15] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][15] I1=FETCH_Instr_Regs_value_a3[29][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I2=FETCH_Instr_Regs_value_a3[30][15] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][15] I1=FETCH_Instr_Regs_value_a3[27][15] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][15] I1=FETCH_Instr_Regs_value_a3[6][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][15] I1=FETCH_Instr_Regs_value_a3[3][15] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][15] I1=FETCH_Instr_Regs_value_a3[4][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][15] I1=FETCH_Instr_Regs_value_a3[5][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[14] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[14] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[14] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][14] I1=FETCH_Instr_Regs_value_a3[7][14] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][14] I1=FETCH_Instr_Regs_value_a3[3][14] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][14] I1=FETCH_Instr_Regs_value_a3[4][14] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][14] I1=FETCH_Instr_Regs_value_a3[6][14] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][14] I1=FETCH_Instr_Regs_value_a3[25][14] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][14] I1=FETCH_Instr_Regs_value_a3[29][14] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][14] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][14] I2=FETCH_Instr_Regs_value_a3[27][14] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[13] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[13] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[13] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][13] I1=FETCH_Instr_Regs_value_a3[7][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][13] I1=FETCH_Instr_Regs_value_a3[3][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][13] I1=FETCH_Instr_Regs_value_a3[4][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][13] I1=FETCH_Instr_Regs_value_a3[6][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][13] I1=FETCH_Instr_Regs_value_a3[25][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][13] I1=FETCH_Instr_Regs_value_a3[29][13] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][13] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][13] I2=FETCH_Instr_Regs_value_a3[27][13] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[12] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[12] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[12] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][12] I1=FETCH_Instr_Regs_value_a3[7][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][12] I1=FETCH_Instr_Regs_value_a3[3][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][12] I1=FETCH_Instr_Regs_value_a3[4][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][12] I1=FETCH_Instr_Regs_value_a3[6][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][12] I1=FETCH_Instr_Regs_value_a3[25][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][12] I1=FETCH_Instr_Regs_value_a3[29][12] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][12] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][12] I2=FETCH_Instr_Regs_value_a3[27][12] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[30] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[30] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][30] I1=FETCH_Instr_Regs_value_a3[7][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][30] I1=FETCH_Instr_Regs_value_a3[3][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][30] I1=FETCH_Instr_Regs_value_a3[4][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][30] I1=FETCH_Instr_Regs_value_a3[6][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][30] I1=FETCH_Instr_Regs_value_a3[25][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][30] I1=FETCH_Instr_Regs_value_a3[29][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][30] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][30] I2=FETCH_Instr_Regs_value_a3[27][30] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[29] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[11] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[11] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[11] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][11] I1=FETCH_Instr_Regs_value_a3[25][11] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][11] I1=FETCH_Instr_Regs_value_a3[29][11] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I2=FETCH_Instr_Regs_value_a3[30][11] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][11] I1=FETCH_Instr_Regs_value_a3[27][11] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][11] I1=FETCH_Instr_Regs_value_a3[0][11] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][11] I1=FETCH_Instr_Regs_value_a3[1][11] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[7][11] I2=FETCH_Instr_Regs_value_a3[3][11] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][11] I2=FETCH_Instr_Regs_value_a3[6][11] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[10] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[10] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][10] I1=FETCH_Instr_Regs_value_a3[3][10] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][10] I1=FETCH_Instr_Regs_value_a3[6][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][10] I1=FETCH_Instr_Regs_value_a3[0][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][10] I1=FETCH_Instr_Regs_value_a3[1][10] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][10] I1=FETCH_Instr_Regs_value_a3[24][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[25][10] I1=FETCH_Instr_Regs_value_a3[29][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[30][10] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][10] I2=FETCH_Instr_Regs_value_a3[27][10] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[9] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[9] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][9] I1=FETCH_Instr_Regs_value_a3[7][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][9] I1=FETCH_Instr_Regs_value_a3[3][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][9] I1=FETCH_Instr_Regs_value_a3[4][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][9] I1=FETCH_Instr_Regs_value_a3[6][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][9] I1=FETCH_Instr_Regs_value_a3[25][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][9] I1=FETCH_Instr_Regs_value_a3[29][9] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][9] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][9] I2=FETCH_Instr_Regs_value_a3[27][9] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[8] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[8] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[8] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][8] I1=FETCH_Instr_Regs_value_a3[7][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][8] I1=FETCH_Instr_Regs_value_a3[3][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][8] I1=FETCH_Instr_Regs_value_a3[4][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][8] I1=FETCH_Instr_Regs_value_a3[6][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][8] I1=FETCH_Instr_Regs_value_a3[25][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][8] I1=FETCH_Instr_Regs_value_a3[29][8] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][8] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][8] I2=FETCH_Instr_Regs_value_a3[27][8] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[7] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[7] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[7] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][7] I1=FETCH_Instr_Regs_value_a3[25][7] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][7] I1=FETCH_Instr_Regs_value_a3[29][7] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I2=FETCH_Instr_Regs_value_a3[30][7] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][7] I1=FETCH_Instr_Regs_value_a3[27][7] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][7] I1=FETCH_Instr_Regs_value_a3[6][7] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][7] I1=FETCH_Instr_Regs_value_a3[3][7] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][7] I1=FETCH_Instr_Regs_value_a3[4][7] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][7] I1=FETCH_Instr_Regs_value_a3[5][7] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[6] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[6] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[6] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][6] I1=FETCH_Instr_Regs_value_a3[25][6] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][6] I1=FETCH_Instr_Regs_value_a3[29][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I2=FETCH_Instr_Regs_value_a3[30][6] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][6] I1=FETCH_Instr_Regs_value_a3[27][6] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][6] I1=FETCH_Instr_Regs_value_a3[6][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][6] I1=FETCH_Instr_Regs_value_a3[3][6] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][6] I1=FETCH_Instr_Regs_value_a3[4][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][6] I1=FETCH_Instr_Regs_value_a3[5][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[5] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[5] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[5] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][5] I1=FETCH_Instr_Regs_value_a3[25][5] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][5] I1=FETCH_Instr_Regs_value_a3[29][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I2=FETCH_Instr_Regs_value_a3[30][5] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][5] I1=FETCH_Instr_Regs_value_a3[27][5] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][5] I1=FETCH_Instr_Regs_value_a3[6][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][5] I1=FETCH_Instr_Regs_value_a3[7][5] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][5] I1=FETCH_Instr_Regs_value_a3[4][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][5] I1=FETCH_Instr_Regs_value_a3[5][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[4] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[4] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[4] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][4] I2=FETCH_Instr_Regs_value_a3[6][4] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[0][4] I2=FETCH_Instr_Regs_value_a3[2][4] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][4] I2=FETCH_Instr_Regs_value_a3[7][4] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[1][4] I2=FETCH_Instr_Regs_value_a3[3][4] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][4] I1=FETCH_Instr_Regs_value_a3[25][4] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][4] I1=FETCH_Instr_Regs_value_a3[27][4] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[30][4] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][4] I1=FETCH_Instr_Regs_value_a3[29][4] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[3] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[3] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[3] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][3] I2=FETCH_Instr_Regs_value_a3[6][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[3][3] I2=FETCH_Instr_Regs_value_a3[7][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][3] I2=FETCH_Instr_Regs_value_a3[0][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][3] I2=FETCH_Instr_Regs_value_a3[1][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][3] I1=FETCH_Instr_Regs_value_a3[27][3] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][3] I1=FETCH_Instr_Regs_value_a3[25][3] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][3] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][3] I2=FETCH_Instr_Regs_value_a3[29][3] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[2] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[2] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[2] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][2] I2=FETCH_Instr_Regs_value_a3[0][2] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][2] I2=FETCH_Instr_Regs_value_a3[1][2] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][2] I1=FETCH_Instr_Regs_value_a3[7][2] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][2] I2=FETCH_Instr_Regs_value_a3[3][2] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][2] I1=FETCH_Instr_Regs_value_a3[28][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[25][2] I1=FETCH_Instr_Regs_value_a3[29][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a3[30][2] I2=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][2] I2=FETCH_Instr_Regs_value_a3[27][2] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[29] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[29] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][29] I2=FETCH_Instr_Regs_value_a3[1][29] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][29] I2=FETCH_Instr_Regs_value_a3[0][29] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][29] I2=FETCH_Instr_Regs_value_a3[6][29] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[7][29] I2=FETCH_Instr_Regs_value_a3[3][29] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][29] I1=FETCH_Instr_Regs_value_a3[27][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][29] I1=FETCH_Instr_Regs_value_a3[25][29] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][29] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][29] I2=FETCH_Instr_Regs_value_a3[29][29] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[28] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[1] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[1] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[1] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][1] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][1] I2=FETCH_Instr_Regs_value_a3[27][1] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][1] I2=FETCH_Instr_Regs_value_a3[29][1] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][1] I2=FETCH_Instr_Regs_value_a3[25][1] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][1] I1=FETCH_Instr_Regs_value_a3[1][1] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][1] I1=FETCH_Instr_Regs_value_a3[0][1] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][1] I2=FETCH_Instr_Regs_value_a3[6][1] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[7][1] I2=FETCH_Instr_Regs_value_a3[3][1] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[0] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[0] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[0] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][0] I1=FETCH_Instr_Regs_value_a3[25][0] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][0] I1=FETCH_Instr_Regs_value_a3[29][0] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I2=FETCH_Instr_Regs_value_a3[30][0] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][0] I1=FETCH_Instr_Regs_value_a3[27][0] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][0] I1=FETCH_Instr_Regs_value_a3[6][0] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][0] I1=FETCH_Instr_Regs_value_a3[7][0] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][0] I2=FETCH_Instr_Regs_value_a3[1][0] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][0] I2=FETCH_Instr_Regs_value_a3[0][0] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2[28] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[28] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][28] I1=FETCH_Instr_Regs_value_a3[3][28] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][28] I1=FETCH_Instr_Regs_value_a3[6][28] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][28] I1=FETCH_Instr_Regs_value_a3[4][28] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][28] I1=FETCH_Instr_Regs_value_a3[5][28] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][28] I1=FETCH_Instr_Regs_value_a3[29][28] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][28] I1=FETCH_Instr_Regs_value_a3[25][28] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I2=FETCH_Instr_Regs_value_a3[30][28] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][28] I1=FETCH_Instr_Regs_value_a3[27][28] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[27] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[27] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[27] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][27] I2=FETCH_Instr_Regs_value_a3[6][27] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[0][27] I2=FETCH_Instr_Regs_value_a3[2][27] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][27] I2=FETCH_Instr_Regs_value_a3[7][27] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[1][27] I2=FETCH_Instr_Regs_value_a3[3][27] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][27] I1=FETCH_Instr_Regs_value_a3[25][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][27] I1=FETCH_Instr_Regs_value_a3[27][27] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[30][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][27] I1=FETCH_Instr_Regs_value_a3[29][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[26] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[26] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[26] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][26] I2=FETCH_Instr_Regs_value_a3[0][26] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][26] I2=FETCH_Instr_Regs_value_a3[1][26] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][26] I1=FETCH_Instr_Regs_value_a3[7][26] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][26] I2=FETCH_Instr_Regs_value_a3[3][26] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][26] I1=FETCH_Instr_Regs_value_a3[28][26] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[25][26] I1=FETCH_Instr_Regs_value_a3[29][26] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a3[30][26] I2=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][26] I2=FETCH_Instr_Regs_value_a3[27][26] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[25] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[25] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[25] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][25] I2=FETCH_Instr_Regs_value_a3[25][25] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][25] I2=FETCH_Instr_Regs_value_a3[29][25] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][25] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][25] I2=FETCH_Instr_Regs_value_a3[27][25] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][25] I1=FETCH_Instr_Regs_value_a3[3][25] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][25] I1=FETCH_Instr_Regs_value_a3[6][25] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][25] I1=FETCH_Instr_Regs_value_a3[4][25] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][25] I1=FETCH_Instr_Regs_value_a3[5][25] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[24] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[24] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[24] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][24] I1=FETCH_Instr_Regs_value_a3[0][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][24] I1=FETCH_Instr_Regs_value_a3[1][24] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][24] I2=FETCH_Instr_Regs_value_a3[6][24] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[7][24] I2=FETCH_Instr_Regs_value_a3[3][24] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][24] I1=FETCH_Instr_Regs_value_a3[27][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][24] I1=FETCH_Instr_Regs_value_a3[25][24] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][24] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][24] I2=FETCH_Instr_Regs_value_a3[29][24] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[23] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[23] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[23] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][23] I2=FETCH_Instr_Regs_value_a3[0][23] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][23] I2=FETCH_Instr_Regs_value_a3[1][23] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][23] I1=FETCH_Instr_Regs_value_a3[7][23] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][23] I2=FETCH_Instr_Regs_value_a3[3][23] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][23] I1=FETCH_Instr_Regs_value_a3[28][23] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[25][23] I1=FETCH_Instr_Regs_value_a3[29][23] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a3[30][23] I2=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][23] I2=FETCH_Instr_Regs_value_a3[27][23] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D Q=L1b_FETCH_Instr_Src[1].L1_reg_value_a2[22] R=FETCH_Instr_replay_a1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[22] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[22] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][22] I2=FETCH_Instr_Regs_value_a3[6][22] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[0][22] I2=FETCH_Instr_Regs_value_a3[2][22] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][22] I2=FETCH_Instr_Regs_value_a3[7][22] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[1][22] I2=FETCH_Instr_Regs_value_a3[3][22] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][22] I1=FETCH_Instr_Regs_value_a3[25][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][22] I1=FETCH_Instr_Regs_value_a3[27][22] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[30][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][22] I1=FETCH_Instr_Regs_value_a3[29][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[31] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[31] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][31] I2=FETCH_Instr_Regs_value_a3[0][31] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][31] I2=FETCH_Instr_Regs_value_a3[1][31] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][31] I1=FETCH_Instr_Regs_value_a3[7][31] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][31] I2=FETCH_Instr_Regs_value_a3[3][31] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][31] I1=FETCH_Instr_Regs_value_a3[28][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[25][31] I1=FETCH_Instr_Regs_value_a3[29][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a3[30][31] I2=FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_5_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][31] I2=FETCH_Instr_Regs_value_a3[27][31] I3=FETCH_Instr_raw_a0_SB_LUT4_O_1_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[1].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[31] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[30] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[21] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[21] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[21] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][21] I1=FETCH_Instr_Regs_value_a3[1][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][21] I1=FETCH_Instr_Regs_value_a3[0][21] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][21] I1=FETCH_Instr_Regs_value_a3[7][21] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][21] I1=FETCH_Instr_Regs_value_a3[3][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][21] I1=FETCH_Instr_Regs_value_a3[23][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][21] I1=FETCH_Instr_Regs_value_a3[22][21] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][21] I1=FETCH_Instr_Regs_value_a3[21][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][21] I1=FETCH_Instr_Regs_value_a3[20][21] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][21] I1=FETCH_Instr_Regs_value_a3[25][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][21] I1=FETCH_Instr_Regs_value_a3[27][21] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][21] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][21] I2=FETCH_Instr_Regs_value_a3[29][21] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][21] I1=FETCH_Instr_Regs_value_a3[13][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][21] I1=FETCH_Instr_Regs_value_a3[12][21] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][21] I1=FETCH_Instr_Regs_value_a3[15][21] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][21] I1=FETCH_Instr_Regs_value_a3[14][21] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[20] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[20] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[20] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][20] I1=FETCH_Instr_Regs_value_a3[1][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][20] I1=FETCH_Instr_Regs_value_a3[0][20] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][20] I1=FETCH_Instr_Regs_value_a3[7][20] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][20] I1=FETCH_Instr_Regs_value_a3[3][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][20] I1=FETCH_Instr_Regs_value_a3[23][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][20] I1=FETCH_Instr_Regs_value_a3[22][20] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][20] I1=FETCH_Instr_Regs_value_a3[21][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][20] I1=FETCH_Instr_Regs_value_a3[20][20] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][20] I1=FETCH_Instr_Regs_value_a3[25][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][20] I1=FETCH_Instr_Regs_value_a3[27][20] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][20] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][20] I2=FETCH_Instr_Regs_value_a3[29][20] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][20] I1=FETCH_Instr_Regs_value_a3[13][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][20] I1=FETCH_Instr_Regs_value_a3[12][20] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][20] I1=FETCH_Instr_Regs_value_a3[15][20] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][20] I1=FETCH_Instr_Regs_value_a3[14][20] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[19] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[19] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[19] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][19] I1=FETCH_Instr_Regs_value_a3[27][19] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][19] I1=FETCH_Instr_Regs_value_a3[25][19] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][19] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][19] I2=FETCH_Instr_Regs_value_a3[29][19] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][19] I1=FETCH_Instr_Regs_value_a3[12][19] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][19] I1=FETCH_Instr_Regs_value_a3[13][19] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[11][19] I2=FETCH_Instr_Regs_value_a3[15][19] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[10][19] I2=FETCH_Instr_Regs_value_a3[14][19] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][19] I1=FETCH_Instr_Regs_value_a3[3][19] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][19] I1=FETCH_Instr_Regs_value_a3[7][19] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][19] I1=FETCH_Instr_Regs_value_a3[4][19] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][19] I1=FETCH_Instr_Regs_value_a3[5][19] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][19] I2=FETCH_Instr_Regs_value_a3[22][19] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[16][19] I2=FETCH_Instr_Regs_value_a3[20][19] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[17][19] I2=FETCH_Instr_Regs_value_a3[21][19] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[19][19] I2=FETCH_Instr_Regs_value_a3[23][19] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[18] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2[18] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[18] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][18] I1=FETCH_Instr_Regs_value_a3[13][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][18] I1=FETCH_Instr_Regs_value_a3[12][18] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][18] I1=FETCH_Instr_Regs_value_a3[14][18] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][18] I1=FETCH_Instr_Regs_value_a3[15][18] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][18] I1=FETCH_Instr_Regs_value_a3[27][18] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][18] I1=FETCH_Instr_Regs_value_a3[25][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][18] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][18] I2=FETCH_Instr_Regs_value_a3[29][18] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][18] I1=FETCH_Instr_Regs_value_a3[3][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][18] I1=FETCH_Instr_Regs_value_a3[6][18] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][18] I1=FETCH_Instr_Regs_value_a3[1][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][18] I1=FETCH_Instr_Regs_value_a3[0][18] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][18] I1=FETCH_Instr_Regs_value_a3[18][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[20][18] I1=FETCH_Instr_Regs_value_a3[22][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][18] I1=FETCH_Instr_Regs_value_a3[19][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[21][18] I1=FETCH_Instr_Regs_value_a3[23][18] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[17] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[17] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[1][17] I2=FETCH_Instr_Regs_value_a3[0][17] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][17] I2=FETCH_Instr_Regs_value_a3[5][17] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[8][17] I2=FETCH_Instr_Regs_value_a3[9][17] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[12][17] I2=FETCH_Instr_Regs_value_a3[13][17] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][17] I1=FETCH_Instr_Regs_value_a3[17][17] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[20][17] I1=FETCH_Instr_Regs_value_a3[21][17] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][17] I1=FETCH_Instr_Regs_value_a3[29][17] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][17] I1=FETCH_Instr_Regs_value_a3[25][17] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][17] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][17] I2=FETCH_Instr_Regs_value_a3[27][17] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][17] I2=FETCH_Instr_Regs_value_a3[19][17] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[22][17] I2=FETCH_Instr_Regs_value_a3[23][17] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][17] I1=FETCH_Instr_Regs_value_a3[15][17] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][17] I1=FETCH_Instr_Regs_value_a3[3][17] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][17] I1=FETCH_Instr_Regs_value_a3[10][17] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][17] I1=FETCH_Instr_Regs_value_a3[14][17] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a3[17] O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[16] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2[16] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[16] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[12][16] I1=FETCH_Instr_Regs_value_a3[14][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][16] I1=FETCH_Instr_Regs_value_a3[8][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][16] I1=FETCH_Instr_Regs_value_a3[9][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[13][16] I1=FETCH_Instr_Regs_value_a3[15][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][16] I1=FETCH_Instr_Regs_value_a3[1][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][16] I1=FETCH_Instr_Regs_value_a3[6][16] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][16] I1=FETCH_Instr_Regs_value_a3[3][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][16] I1=FETCH_Instr_Regs_value_a3[0][16] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[20][16] I2=FETCH_Instr_Regs_value_a3[21][16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[16][16] I2=FETCH_Instr_Regs_value_a3[17][16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[22][16] I2=FETCH_Instr_Regs_value_a3[23][16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][16] I2=FETCH_Instr_Regs_value_a3[19][16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101010101100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][16] I1=FETCH_Instr_Regs_value_a3[27][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][16] I1=FETCH_Instr_Regs_value_a3[29][16] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_Regs_value_a3[30][16] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][16] I2=FETCH_Instr_Regs_value_a3[25][16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[15] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[15] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][15] I1=FETCH_Instr_Regs_value_a3[6][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][15] I1=FETCH_Instr_Regs_value_a3[3][15] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][15] I1=FETCH_Instr_Regs_value_a3[1][15] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][15] I1=FETCH_Instr_Regs_value_a3[0][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][15] I1=FETCH_Instr_Regs_value_a3[21][15] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][15] I1=FETCH_Instr_Regs_value_a3[20][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][15] I1=FETCH_Instr_Regs_value_a3[23][15] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][15] I1=FETCH_Instr_Regs_value_a3[22][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][15] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][15] I2=FETCH_Instr_Regs_value_a3[27][15] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][15] I2=FETCH_Instr_Regs_value_a3[25][15] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][15] I2=FETCH_Instr_Regs_value_a3[29][15] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][15] I1=FETCH_Instr_Regs_value_a3[13][15] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][15] I1=FETCH_Instr_Regs_value_a3[12][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][15] I1=FETCH_Instr_Regs_value_a3[14][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][15] I1=FETCH_Instr_Regs_value_a3[15][15] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[14] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[14] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][14] I1=FETCH_Instr_Regs_value_a3[27][14] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][14] I1=FETCH_Instr_Regs_value_a3[25][14] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][14] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][14] I2=FETCH_Instr_Regs_value_a3[29][14] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][14] I1=FETCH_Instr_Regs_value_a3[12][14] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][14] I1=FETCH_Instr_Regs_value_a3[13][14] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[11][14] I2=FETCH_Instr_Regs_value_a3[15][14] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[10][14] I2=FETCH_Instr_Regs_value_a3[14][14] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][14] I1=FETCH_Instr_Regs_value_a3[3][14] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][14] I1=FETCH_Instr_Regs_value_a3[7][14] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][14] I1=FETCH_Instr_Regs_value_a3[4][14] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][14] I1=FETCH_Instr_Regs_value_a3[5][14] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][14] I2=FETCH_Instr_Regs_value_a3[22][14] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[16][14] I2=FETCH_Instr_Regs_value_a3[20][14] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[17][14] I2=FETCH_Instr_Regs_value_a3[21][14] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[19][14] I2=FETCH_Instr_Regs_value_a3[23][14] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[13] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[13] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[13] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][13] I1=FETCH_Instr_Regs_value_a3[21][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][13] I1=FETCH_Instr_Regs_value_a3[20][13] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][13] I1=FETCH_Instr_Regs_value_a3[23][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][13] I1=FETCH_Instr_Regs_value_a3[22][13] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][13] I1=FETCH_Instr_Regs_value_a3[7][13] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][13] I1=FETCH_Instr_Regs_value_a3[3][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][13] I1=FETCH_Instr_Regs_value_a3[1][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][13] I1=FETCH_Instr_Regs_value_a3[0][13] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][13] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][13] I2=FETCH_Instr_Regs_value_a3[27][13] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][13] I2=FETCH_Instr_Regs_value_a3[25][13] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][13] I2=FETCH_Instr_Regs_value_a3[29][13] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][13] I1=FETCH_Instr_Regs_value_a3[13][13] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][13] I1=FETCH_Instr_Regs_value_a3[12][13] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][13] I1=FETCH_Instr_Regs_value_a3[14][13] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][13] I1=FETCH_Instr_Regs_value_a3[15][13] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2[12] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[12] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[12][12] I1=FETCH_Instr_Regs_value_a3[14][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][12] I1=FETCH_Instr_Regs_value_a3[8][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][12] I1=FETCH_Instr_Regs_value_a3[9][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[13][12] I1=FETCH_Instr_Regs_value_a3[15][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][12] I1=FETCH_Instr_Regs_value_a3[1][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][12] I1=FETCH_Instr_Regs_value_a3[6][12] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][12] I1=FETCH_Instr_Regs_value_a3[3][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][12] I1=FETCH_Instr_Regs_value_a3[0][12] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[20][12] I2=FETCH_Instr_Regs_value_a3[21][12] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[16][12] I2=FETCH_Instr_Regs_value_a3[17][12] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[22][12] I2=FETCH_Instr_Regs_value_a3[23][12] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][12] I2=FETCH_Instr_Regs_value_a3[19][12] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101010101100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][12] I1=FETCH_Instr_Regs_value_a3[27][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][12] I1=FETCH_Instr_Regs_value_a3[29][12] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_Regs_value_a3[30][12] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][12] I2=FETCH_Instr_Regs_value_a3[25][12] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[30] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[30] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][30] I1=FETCH_Instr_Regs_value_a3[13][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][30] I1=FETCH_Instr_Regs_value_a3[12][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][30] I1=FETCH_Instr_Regs_value_a3[15][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][30] I1=FETCH_Instr_Regs_value_a3[14][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][30] I1=FETCH_Instr_Regs_value_a3[25][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][30] I1=FETCH_Instr_Regs_value_a3[27][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][30] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][30] I2=FETCH_Instr_Regs_value_a3[29][30] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][30] I1=FETCH_Instr_Regs_value_a3[22][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][30] I1=FETCH_Instr_Regs_value_a3[23][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][30] I1=FETCH_Instr_Regs_value_a3[20][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][30] I1=FETCH_Instr_Regs_value_a3[21][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][30] I1=FETCH_Instr_Regs_value_a3[6][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][30] I1=FETCH_Instr_Regs_value_a3[3][30] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][30] I1=FETCH_Instr_Regs_value_a3[4][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][30] I1=FETCH_Instr_Regs_value_a3[5][30] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[29] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[11] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[11] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][11] I1=FETCH_Instr_Regs_value_a3[21][11] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][11] I1=FETCH_Instr_Regs_value_a3[20][11] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][11] I1=FETCH_Instr_Regs_value_a3[23][11] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][11] I1=FETCH_Instr_Regs_value_a3[22][11] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][11] I1=FETCH_Instr_Regs_value_a3[7][11] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][11] I1=FETCH_Instr_Regs_value_a3[3][11] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][11] I1=FETCH_Instr_Regs_value_a3[1][11] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][11] I1=FETCH_Instr_Regs_value_a3[0][11] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][11] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][11] I2=FETCH_Instr_Regs_value_a3[27][11] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][11] I2=FETCH_Instr_Regs_value_a3[25][11] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][11] I2=FETCH_Instr_Regs_value_a3[29][11] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][11] I1=FETCH_Instr_Regs_value_a3[13][11] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][11] I1=FETCH_Instr_Regs_value_a3[12][11] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][11] I1=FETCH_Instr_Regs_value_a3[14][11] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][11] I1=FETCH_Instr_Regs_value_a3[15][11] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_30_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[10] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][10] I1=FETCH_Instr_Regs_value_a3[13][10] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][10] I1=FETCH_Instr_Regs_value_a3[12][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][10] I1=FETCH_Instr_Regs_value_a3[15][10] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][10] I1=FETCH_Instr_Regs_value_a3[14][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][10] I1=FETCH_Instr_Regs_value_a3[28][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[25][10] I1=FETCH_Instr_Regs_value_a3[29][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][10] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][10] I2=FETCH_Instr_Regs_value_a3[27][10] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[1][10] I2=FETCH_Instr_Regs_value_a3[0][10] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][10] I2=FETCH_Instr_Regs_value_a3[5][10] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][10] I2=FETCH_Instr_Regs_value_a3[3][10] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[6][10] I2=FETCH_Instr_Regs_value_a3[7][10] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][10] I1=FETCH_Instr_Regs_value_a3[20][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][10] I1=FETCH_Instr_Regs_value_a3[21][10] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][10] I1=FETCH_Instr_Regs_value_a3[23][10] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][10] I1=FETCH_Instr_Regs_value_a3[22][10] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I3 I1=FETCH_Instr_rslt_a2_SB_LUT4_O_31_I2 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[9] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][9] I1=FETCH_Instr_Regs_value_a3[21][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][9] I1=FETCH_Instr_Regs_value_a3[20][9] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][9] I1=FETCH_Instr_Regs_value_a3[23][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][9] I1=FETCH_Instr_Regs_value_a3[22][9] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][9] I1=FETCH_Instr_Regs_value_a3[7][9] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][9] I1=FETCH_Instr_Regs_value_a3[3][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][9] I1=FETCH_Instr_Regs_value_a3[1][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][9] I1=FETCH_Instr_Regs_value_a3[0][9] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][9] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][9] I2=FETCH_Instr_Regs_value_a3[27][9] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][9] I2=FETCH_Instr_Regs_value_a3[25][9] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][9] I2=FETCH_Instr_Regs_value_a3[29][9] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][9] I1=FETCH_Instr_Regs_value_a3[13][9] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][9] I1=FETCH_Instr_Regs_value_a3[12][9] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][9] I1=FETCH_Instr_Regs_value_a3[14][9] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][9] I1=FETCH_Instr_Regs_value_a3[15][9] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2[8] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[8] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][8] I1=FETCH_Instr_Regs_value_a3[3][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][8] I1=FETCH_Instr_Regs_value_a3[6][8] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][8] I1=FETCH_Instr_Regs_value_a3[1][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][8] I1=FETCH_Instr_Regs_value_a3[0][8] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][8] I1=FETCH_Instr_Regs_value_a3[18][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[20][8] I1=FETCH_Instr_Regs_value_a3[22][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][8] I1=FETCH_Instr_Regs_value_a3[19][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[21][8] I1=FETCH_Instr_Regs_value_a3[23][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][8] I1=FETCH_Instr_Regs_value_a3[27][8] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][8] I1=FETCH_Instr_Regs_value_a3[25][8] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][8] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][8] I2=FETCH_Instr_Regs_value_a3[29][8] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[10][8] I2=FETCH_Instr_Regs_value_a3[14][8] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[8][8] I2=FETCH_Instr_Regs_value_a3[12][8] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[9][8] I2=FETCH_Instr_Regs_value_a3[13][8] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[11][8] I2=FETCH_Instr_Regs_value_a3[15][8] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[7] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[7] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[13][7] I2=FETCH_Instr_Regs_value_a3[15][7] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[11][7] I2=FETCH_Instr_Regs_value_a3[9][7] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[12][7] I2=FETCH_Instr_Regs_value_a3[14][7] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[10][7] I2=FETCH_Instr_Regs_value_a3[8][7] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][7] I2=FETCH_Instr_Regs_value_a3[25][7] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][7] I2=FETCH_Instr_Regs_value_a3[29][7] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][7] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][7] I2=FETCH_Instr_Regs_value_a3[27][7] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[1][7] I2=FETCH_Instr_Regs_value_a3[0][7] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][7] I2=FETCH_Instr_Regs_value_a3[3][7] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][7] I2=FETCH_Instr_Regs_value_a3[5][7] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[6][7] I2=FETCH_Instr_Regs_value_a3[7][7] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][7] I1=FETCH_Instr_Regs_value_a3[20][7] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][7] I1=FETCH_Instr_Regs_value_a3[21][7] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][7] I1=FETCH_Instr_Regs_value_a3[23][7] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][7] I1=FETCH_Instr_Regs_value_a3[22][7] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[6] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[6] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][6] I1=FETCH_Instr_Regs_value_a3[21][6] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][6] I1=FETCH_Instr_Regs_value_a3[20][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][6] I1=FETCH_Instr_Regs_value_a3[23][6] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][6] I1=FETCH_Instr_Regs_value_a3[22][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][6] I1=FETCH_Instr_Regs_value_a3[7][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][6] I1=FETCH_Instr_Regs_value_a3[3][6] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][6] I1=FETCH_Instr_Regs_value_a3[1][6] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][6] I1=FETCH_Instr_Regs_value_a3[0][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][6] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][6] I2=FETCH_Instr_Regs_value_a3[27][6] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][6] I2=FETCH_Instr_Regs_value_a3[25][6] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][6] I2=FETCH_Instr_Regs_value_a3[29][6] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][6] I1=FETCH_Instr_Regs_value_a3[13][6] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][6] I1=FETCH_Instr_Regs_value_a3[12][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][6] I1=FETCH_Instr_Regs_value_a3[14][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][6] I1=FETCH_Instr_Regs_value_a3[15][6] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[5] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[5] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][5] I1=FETCH_Instr_Regs_value_a3[21][5] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][5] I1=FETCH_Instr_Regs_value_a3[20][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][5] I1=FETCH_Instr_Regs_value_a3[23][5] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][5] I1=FETCH_Instr_Regs_value_a3[22][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][5] I1=FETCH_Instr_Regs_value_a3[7][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][5] I1=FETCH_Instr_Regs_value_a3[3][5] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][5] I1=FETCH_Instr_Regs_value_a3[1][5] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][5] I1=FETCH_Instr_Regs_value_a3[0][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][5] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][5] I2=FETCH_Instr_Regs_value_a3[27][5] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][5] I2=FETCH_Instr_Regs_value_a3[25][5] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][5] I2=FETCH_Instr_Regs_value_a3[29][5] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][5] I1=FETCH_Instr_Regs_value_a3[13][5] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][5] I1=FETCH_Instr_Regs_value_a3[12][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][5] I1=FETCH_Instr_Regs_value_a3[14][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][5] I1=FETCH_Instr_Regs_value_a3[15][5] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[4] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[4] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][4] I1=FETCH_Instr_Regs_value_a3[21][4] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][4] I1=FETCH_Instr_Regs_value_a3[20][4] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][4] I1=FETCH_Instr_Regs_value_a3[23][4] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][4] I1=FETCH_Instr_Regs_value_a3[22][4] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][4] I1=FETCH_Instr_Regs_value_a3[7][4] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][4] I1=FETCH_Instr_Regs_value_a3[3][4] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][4] I1=FETCH_Instr_Regs_value_a3[1][4] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][4] I1=FETCH_Instr_Regs_value_a3[0][4] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][4] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][4] I2=FETCH_Instr_Regs_value_a3[27][4] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][4] I2=FETCH_Instr_Regs_value_a3[25][4] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][4] I2=FETCH_Instr_Regs_value_a3[29][4] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][4] I1=FETCH_Instr_Regs_value_a3[13][4] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][4] I1=FETCH_Instr_Regs_value_a3[12][4] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][4] I1=FETCH_Instr_Regs_value_a3[14][4] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][4] I1=FETCH_Instr_Regs_value_a3[15][4] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[3] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[3] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][3] I1=FETCH_Instr_Regs_value_a3[13][3] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][3] I1=FETCH_Instr_Regs_value_a3[12][3] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][3] I1=FETCH_Instr_Regs_value_a3[15][3] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][3] I1=FETCH_Instr_Regs_value_a3[14][3] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][3] I1=FETCH_Instr_Regs_value_a3[28][3] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[25][3] I1=FETCH_Instr_Regs_value_a3[29][3] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][3] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][3] I2=FETCH_Instr_Regs_value_a3[27][3] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[17][3] I2=FETCH_Instr_Regs_value_a3[21][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[16][3] I2=FETCH_Instr_Regs_value_a3[20][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[19][3] I2=FETCH_Instr_Regs_value_a3[23][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][3] I2=FETCH_Instr_Regs_value_a3[22][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][3] I1=FETCH_Instr_Regs_value_a3[6][3] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][3] I1=FETCH_Instr_Regs_value_a3[7][3] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[5][3] I2=FETCH_Instr_Regs_value_a3[1][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][3] I2=FETCH_Instr_Regs_value_a3[0][3] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[2] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[2] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][2] I1=FETCH_Instr_Regs_value_a3[0][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][2] I1=FETCH_Instr_Regs_value_a3[1][2] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][2] I1=FETCH_Instr_Regs_value_a3[12][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][2] I1=FETCH_Instr_Regs_value_a3[13][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][2] I1=FETCH_Instr_Regs_value_a3[25][2] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][2] I1=FETCH_Instr_Regs_value_a3[29][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[20][2] I1=FETCH_Instr_Regs_value_a3[21][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][2] I1=FETCH_Instr_Regs_value_a3[17][2] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][2] I1=FETCH_Instr_Regs_value_a3[23][2] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][2] I1=FETCH_Instr_Regs_value_a3[22][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][2] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][2] I2=FETCH_Instr_Regs_value_a3[27][2] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][2] I1=FETCH_Instr_Regs_value_a3[6][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][2] I1=FETCH_Instr_Regs_value_a3[7][2] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][2] I1=FETCH_Instr_Regs_value_a3[15][2] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][2] I1=FETCH_Instr_Regs_value_a3[14][2] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[29] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[29] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][29] I1=FETCH_Instr_Regs_value_a3[27][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][29] I1=FETCH_Instr_Regs_value_a3[25][29] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][29] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][29] I2=FETCH_Instr_Regs_value_a3[29][29] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][29] I1=FETCH_Instr_Regs_value_a3[22][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][29] I1=FETCH_Instr_Regs_value_a3[23][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][29] I1=FETCH_Instr_Regs_value_a3[20][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][29] I1=FETCH_Instr_Regs_value_a3[21][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][29] I1=FETCH_Instr_Regs_value_a3[3][29] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][29] I1=FETCH_Instr_Regs_value_a3[6][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][29] I1=FETCH_Instr_Regs_value_a3[4][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][29] I1=FETCH_Instr_Regs_value_a3[5][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][29] I1=FETCH_Instr_Regs_value_a3[13][29] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][29] I1=FETCH_Instr_Regs_value_a3[12][29] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[10][29] I2=FETCH_Instr_Regs_value_a3[14][29] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[11][29] I2=FETCH_Instr_Regs_value_a3[15][29] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[28] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[1] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[1] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[2][1] I2=FETCH_Instr_Regs_value_a3[6][1] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[7][1] I2=FETCH_Instr_Regs_value_a3[3][1] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][1] I1=FETCH_Instr_Regs_value_a3[0][1] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][1] I1=FETCH_Instr_Regs_value_a3[1][1] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][1] I1=FETCH_Instr_Regs_value_a3[14][1] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][1] I1=FETCH_Instr_Regs_value_a3[15][1] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][1] I1=FETCH_Instr_Regs_value_a3[12][1] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][1] I1=FETCH_Instr_Regs_value_a3[13][1] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[19][1] I2=FETCH_Instr_Regs_value_a3[23][1] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][1] I2=FETCH_Instr_Regs_value_a3[22][1] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][1] I1=FETCH_Instr_Regs_value_a3[20][1] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][1] I1=FETCH_Instr_Regs_value_a3[21][1] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011011111110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][1] I1=FETCH_Instr_Regs_value_a3[25][1] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][1] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][1] I1=FETCH_Instr_Regs_value_a3[29][1] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][1] I1=FETCH_Instr_Regs_value_a3[27][1] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[0] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[0] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[8][0] I2=FETCH_Instr_Regs_value_a3[9][0] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[12][0] I2=FETCH_Instr_Regs_value_a3[13][0] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[10][0] I2=FETCH_Instr_Regs_value_a3[11][0] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[14][0] I2=FETCH_Instr_Regs_value_a3[15][0] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][0] I2=FETCH_Instr_Regs_value_a3[25][0] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][0] I2=FETCH_Instr_Regs_value_a3[29][0] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][0] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[27][0] I2=FETCH_Instr_Regs_value_a3[26][0] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][0] I1=FETCH_Instr_Regs_value_a3[7][0] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][0] I1=FETCH_Instr_Regs_value_a3[3][0] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][0] I1=FETCH_Instr_Regs_value_a3[4][0] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][0] I1=FETCH_Instr_Regs_value_a3[5][0] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][0] I1=FETCH_Instr_Regs_value_a3[21][0] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][0] I1=FETCH_Instr_Regs_value_a3[20][0] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][0] I1=FETCH_Instr_Regs_value_a3[23][0] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][0] I1=FETCH_Instr_Regs_value_a3[22][0] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[28] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[28] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[1][28] I2=FETCH_Instr_Regs_value_a3[0][28] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][28] I2=FETCH_Instr_Regs_value_a3[5][28] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[8][28] I2=FETCH_Instr_Regs_value_a3[9][28] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[12][28] I2=FETCH_Instr_Regs_value_a3[13][28] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][28] I1=FETCH_Instr_Regs_value_a3[15][28] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][28] I1=FETCH_Instr_Regs_value_a3[3][28] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][28] I1=FETCH_Instr_Regs_value_a3[10][28] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][28] I1=FETCH_Instr_Regs_value_a3[14][28] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][28] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][28] I2=FETCH_Instr_Regs_value_a3[27][28] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][28] I2=FETCH_Instr_Regs_value_a3[19][28] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[22][28] I2=FETCH_Instr_Regs_value_a3[23][28] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][28] I1=FETCH_Instr_Regs_value_a3[25][28] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][28] I1=FETCH_Instr_Regs_value_a3[29][28] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][28] I1=FETCH_Instr_Regs_value_a3[20][28] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][28] I1=FETCH_Instr_Regs_value_a3[21][28] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[27] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[27] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[27] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][27] I1=FETCH_Instr_Regs_value_a3[6][27] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][27] I1=FETCH_Instr_Regs_value_a3[3][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][27] I1=FETCH_Instr_Regs_value_a3[4][27] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][27] I1=FETCH_Instr_Regs_value_a3[5][27] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][27] I1=FETCH_Instr_Regs_value_a3[17][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[20][27] I1=FETCH_Instr_Regs_value_a3[21][27] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[19][27] I2=FETCH_Instr_Regs_value_a3[23][27] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][27] I2=FETCH_Instr_Regs_value_a3[22][27] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][27] I1=FETCH_Instr_Regs_value_a3[9][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[13][27] I1=FETCH_Instr_Regs_value_a3[15][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][27] I1=FETCH_Instr_Regs_value_a3[10][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[12][27] I1=FETCH_Instr_Regs_value_a3[14][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][27] I2=FETCH_Instr_Regs_value_a3[25][27] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][27] I2=FETCH_Instr_Regs_value_a3[27][27] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a3[30][27] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][27] I2=FETCH_Instr_Regs_value_a3[29][27] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[26] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[26] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[26] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][26] I1=FETCH_Instr_Regs_value_a3[0][26] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][26] I1=FETCH_Instr_Regs_value_a3[1][26] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][26] I1=FETCH_Instr_Regs_value_a3[12][26] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][26] I1=FETCH_Instr_Regs_value_a3[13][26] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][26] I1=FETCH_Instr_Regs_value_a3[25][26] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][26] I1=FETCH_Instr_Regs_value_a3[29][26] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[20][26] I1=FETCH_Instr_Regs_value_a3[21][26] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][26] I1=FETCH_Instr_Regs_value_a3[17][26] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[18][26] I2=FETCH_Instr_Regs_value_a3[19][26] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][26] I2=FETCH_Instr_Regs_value_a3[27][26] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a3[30][26] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[22][26] I2=FETCH_Instr_Regs_value_a3[23][26] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][26] I1=FETCH_Instr_Regs_value_a3[6][26] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][26] I1=FETCH_Instr_Regs_value_a3[3][26] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][26] I1=FETCH_Instr_Regs_value_a3[15][26] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][26] I1=FETCH_Instr_Regs_value_a3[14][26] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[25] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[25] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[25] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][25] I1=FETCH_Instr_Regs_value_a3[13][25] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][25] I1=FETCH_Instr_Regs_value_a3[12][25] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[1][25] I2=FETCH_Instr_Regs_value_a3[0][25] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[4][25] I2=FETCH_Instr_Regs_value_a3[5][25] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][25] I1=FETCH_Instr_Regs_value_a3[25][25] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][25] I1=FETCH_Instr_Regs_value_a3[29][25] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[20][25] I1=FETCH_Instr_Regs_value_a3[21][25] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][25] I1=FETCH_Instr_Regs_value_a3[17][25] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][25] I1=FETCH_Instr_Regs_value_a3[23][25] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][25] I1=FETCH_Instr_Regs_value_a3[22][25] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][25] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][25] I2=FETCH_Instr_Regs_value_a3[27][25] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][25] I1=FETCH_Instr_Regs_value_a3[6][25] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][25] I1=FETCH_Instr_Regs_value_a3[3][25] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][25] I1=FETCH_Instr_Regs_value_a3[15][25] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][25] I1=FETCH_Instr_Regs_value_a3[14][25] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[24] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[24] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[24] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][24] I1=FETCH_Instr_Regs_value_a3[13][24] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][24] I1=FETCH_Instr_Regs_value_a3[12][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][24] I1=FETCH_Instr_Regs_value_a3[15][24] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][24] I1=FETCH_Instr_Regs_value_a3[14][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][24] I1=FETCH_Instr_Regs_value_a3[27][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][24] I1=FETCH_Instr_Regs_value_a3[25][24] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][24] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][24] I2=FETCH_Instr_Regs_value_a3[29][24] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[7][24] I1=FETCH_Instr_Regs_value_a3[3][24] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][24] I1=FETCH_Instr_Regs_value_a3[6][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][24] I1=FETCH_Instr_Regs_value_a3[4][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][24] I1=FETCH_Instr_Regs_value_a3[5][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][24] I1=FETCH_Instr_Regs_value_a3[23][24] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][24] I1=FETCH_Instr_Regs_value_a3[22][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][24] I1=FETCH_Instr_Regs_value_a3[21][24] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][24] I1=FETCH_Instr_Regs_value_a3[20][24] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[23] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[23] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[23] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][23] I1=FETCH_Instr_Regs_value_a3[20][23] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][23] I1=FETCH_Instr_Regs_value_a3[21][23] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][23] I1=FETCH_Instr_Regs_value_a3[23][23] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][23] I1=FETCH_Instr_Regs_value_a3[22][23] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][23] I1=FETCH_Instr_Regs_value_a3[4][23] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][23] I1=FETCH_Instr_Regs_value_a3[5][23] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][23] I1=FETCH_Instr_Regs_value_a3[2][23] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][23] I1=FETCH_Instr_Regs_value_a3[7][23] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[13][23] I2=FETCH_Instr_Regs_value_a3[15][23] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[11][23] I2=FETCH_Instr_Regs_value_a3[9][23] I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][23] I1=FETCH_Instr_Regs_value_a3[8][23] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[12][23] I1=FETCH_Instr_Regs_value_a3[14][23] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[24][23] I2=FETCH_Instr_Regs_value_a3[25][23] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][23] I2=FETCH_Instr_Regs_value_a3[27][23] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a3[30][23] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][23] I2=FETCH_Instr_Regs_value_a3[29][23] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D Q=L1b_FETCH_Instr_Src[2].L1_reg_value_a2[22] R=FETCH_Instr_Regs_pending_a3[16]_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1465|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a2[22] I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a3[22] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[5][22] I1=FETCH_Instr_Regs_value_a3[1][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[4][22] I1=FETCH_Instr_Regs_value_a3[0][22] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][22] I1=FETCH_Instr_Regs_value_a3[7][22] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[2][22] I1=FETCH_Instr_Regs_value_a3[3][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][22] I1=FETCH_Instr_Regs_value_a3[23][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][22] I1=FETCH_Instr_Regs_value_a3[22][22] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][22] I1=FETCH_Instr_Regs_value_a3[21][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][22] I1=FETCH_Instr_Regs_value_a3[20][22] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][22] I1=FETCH_Instr_Regs_value_a3[25][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[26][22] I1=FETCH_Instr_Regs_value_a3[27][22] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][22] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[28][22] I2=FETCH_Instr_Regs_value_a3[29][22] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][22] I1=FETCH_Instr_Regs_value_a3[13][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][22] I1=FETCH_Instr_Regs_value_a3[12][22] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][22] I1=FETCH_Instr_Regs_value_a3[15][22] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][22] I1=FETCH_Instr_Regs_value_a3[14][22] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a2[31] I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_a1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a3[31] I3=FETCH_Instr_dest_reg_valid_a3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_1_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[16][31] I1=FETCH_Instr_Regs_value_a3[20][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[17][31] I1=FETCH_Instr_Regs_value_a3[21][31] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[19][31] I1=FETCH_Instr_Regs_value_a3[23][31] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[18][31] I1=FETCH_Instr_Regs_value_a3[22][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[0][31] I1=FETCH_Instr_Regs_value_a3[4][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[1][31] I1=FETCH_Instr_Regs_value_a3[5][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[6][31] I1=FETCH_Instr_Regs_value_a3[2][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[3][31] I1=FETCH_Instr_Regs_value_a3[7][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[30][31] I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a3[26][31] I2=FETCH_Instr_Regs_value_a3[27][31] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[24][31] I1=FETCH_Instr_Regs_value_a3[25][31] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[28][31] I1=FETCH_Instr_Regs_value_a3[29][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[9][31] I1=FETCH_Instr_Regs_value_a3[13][31] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[8][31] I1=FETCH_Instr_Regs_value_a3[12][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_3_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[11][31] I1=FETCH_Instr_Regs_value_a3[15][31] I2=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q I3=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a3[10][31] I1=FETCH_Instr_Regs_value_a3[14][31] I2=FETCH_Instr_raw_a0_SB_LUT4_O_I3_SB_DFF_D_Q I3=FETCH_Instr_raw_a0_SB_LUT4_I1_O_SB_DFF_D_2_Q O=L1b_FETCH_Instr_Src[2].L1_reg_value_a2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFF C=clk D=FETCH_Instr_addr_a3[1] Q=MEM_Data_addr_a4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1481|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_addr_a3[0] Q=MEM_Data_addr_a4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1481|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a3[4] Q=MEM_Data_dest_reg_a4[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1678|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a3[3] Q=MEM_Data_dest_reg_a4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1678|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a3[2] Q=MEM_Data_dest_reg_a4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1678|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a3[1] Q=MEM_Data_dest_reg_a4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1678|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_dest_reg_a3[0] Q=MEM_Data_dest_reg_a4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage.sv:1678|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_ld_st_half_a3 Q=MEM_Data_ld_st_half_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1487|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_ld_st_word_a3 Q=MEM_Data_ld_st_word_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1490|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_raw_funct3_a3 Q=MEM_Data_raw_funct3_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1496|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_valid_ld_a3 Q=MEM_Data_valid_ld_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_4-stage_gen.sv:1502|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[20] O=cyc_cnt_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[19] O=cyc_cnt_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[28] O=cyc_cnt_SB_LUT4_I3_10_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[28] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[29] I0=$false I1=cyc_cnt_SB_LUT4_I3_10_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[28] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[29] I0=$false I1=cyc_cnt_SB_LUT4_I3_10_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[27] O=cyc_cnt_SB_LUT4_I3_11_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[27] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[28] I0=$false I1=cyc_cnt_SB_LUT4_I3_11_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[27] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[28] I0=$false I1=cyc_cnt_SB_LUT4_I3_11_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[26] O=cyc_cnt_SB_LUT4_I3_12_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[26] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[27] I0=$false I1=cyc_cnt_SB_LUT4_I3_12_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[26] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[27] I0=$false I1=cyc_cnt_SB_LUT4_I3_12_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[25] O=cyc_cnt_SB_LUT4_I3_13_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[25] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[26] I0=$false I1=cyc_cnt_SB_LUT4_I3_13_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[25] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[26] I0=$false I1=cyc_cnt_SB_LUT4_I3_13_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[24] O=cyc_cnt_SB_LUT4_I3_14_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[24] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[25] I0=$false I1=cyc_cnt_SB_LUT4_I3_14_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[24] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[25] I0=$false I1=cyc_cnt_SB_LUT4_I3_14_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[23] O=cyc_cnt_SB_LUT4_I3_15_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[23] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[24] I0=$false I1=cyc_cnt_SB_LUT4_I3_15_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[23] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[24] I0=$false I1=cyc_cnt_SB_LUT4_I3_15_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[22] O=cyc_cnt_SB_LUT4_I3_16_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[22] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[23] I0=$false I1=cyc_cnt_SB_LUT4_I3_16_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[22] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[23] I0=$false I1=cyc_cnt_SB_LUT4_I3_16_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[21] O=cyc_cnt_SB_LUT4_I3_17_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[21] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[22] I0=$false I1=cyc_cnt_SB_LUT4_I3_17_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[21] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[22] I0=$false I1=cyc_cnt_SB_LUT4_I3_17_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[15] O=cyc_cnt_SB_LUT4_I3_18_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[15] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[16] I0=$false I1=cyc_cnt_SB_LUT4_I3_18_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[15] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[16] I0=$false I1=cyc_cnt_SB_LUT4_I3_18_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[13] O=cyc_cnt_SB_LUT4_I3_19_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[13] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[14] I0=$false I1=cyc_cnt_SB_LUT4_I3_19_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[13] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[14] I0=$false I1=cyc_cnt_SB_LUT4_I3_19_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[19] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[20] I0=$false I1=cyc_cnt_SB_LUT4_I3_1_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[19] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[20] I0=$false I1=cyc_cnt_SB_LUT4_I3_1_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[18] O=cyc_cnt_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[12] O=cyc_cnt_SB_LUT4_I3_20_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[12] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[13] I0=$false I1=cyc_cnt_SB_LUT4_I3_20_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[12] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[13] I0=$false I1=cyc_cnt_SB_LUT4_I3_20_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[10] O=cyc_cnt_SB_LUT4_I3_21_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[10] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[11] I0=$false I1=cyc_cnt_SB_LUT4_I3_21_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[10] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[11] I0=$false I1=cyc_cnt_SB_LUT4_I3_21_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[8] O=cyc_cnt_SB_LUT4_I3_22_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[8] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[9] I0=$false I1=cyc_cnt_SB_LUT4_I3_22_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[8] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[9] I0=$false I1=cyc_cnt_SB_LUT4_I3_22_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[7] O=cyc_cnt_SB_LUT4_I3_23_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[7] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[8] I0=$true I1=cyc_cnt_SB_LUT4_I3_23_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[7] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[8] I0=$false I1=cyc_cnt_SB_LUT4_I3_23_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[6] O=cyc_cnt_SB_LUT4_I3_24_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[6] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[7] I0=$true I1=cyc_cnt_SB_LUT4_I3_24_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[6] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[7] I0=$false I1=cyc_cnt_SB_LUT4_I3_24_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[5] O=cyc_cnt_SB_LUT4_I3_25_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[5] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[6] I0=$false I1=cyc_cnt_SB_LUT4_I3_25_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[5] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[6] I0=$false I1=cyc_cnt_SB_LUT4_I3_25_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[4] O=cyc_cnt_SB_LUT4_I3_26_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[4] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[5] I0=$false I1=cyc_cnt_SB_LUT4_I3_26_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[4] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[5] I0=$false I1=cyc_cnt_SB_LUT4_I3_26_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[3] O=cyc_cnt_SB_LUT4_I3_27_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[3] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[4] I0=$true I1=cyc_cnt_SB_LUT4_I3_27_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[3] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[4] I0=$false I1=cyc_cnt_SB_LUT4_I3_27_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[2] O=cyc_cnt_SB_LUT4_I3_28_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[2] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[3] I0=$false I1=cyc_cnt_SB_LUT4_I3_28_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[1] O=cyc_cnt_SB_LUT4_I3_29_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_29_O CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[3] I0=$true I1=cyc_cnt_SB_LUT4_I3_28_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[18] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[19] I0=$false I1=cyc_cnt_SB_LUT4_I3_2_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[18] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[19] I0=$false I1=cyc_cnt_SB_LUT4_I3_2_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[17] O=cyc_cnt_SB_LUT4_I3_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[0] O=cyc_cnt_SB_LUT4_I3_30_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_30_O CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[2] I0=$false I1=cyc_cnt_SB_LUT4_I3_29_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[17] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[18] I0=$false I1=cyc_cnt_SB_LUT4_I3_3_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[17] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[18] I0=$false I1=cyc_cnt_SB_LUT4_I3_3_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[16] O=cyc_cnt_SB_LUT4_I3_4_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[16] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[17] I0=$false I1=cyc_cnt_SB_LUT4_I3_4_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[16] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[17] I0=$false I1=cyc_cnt_SB_LUT4_I3_4_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[14] O=cyc_cnt_SB_LUT4_I3_5_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[14] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[15] I0=$false I1=cyc_cnt_SB_LUT4_I3_5_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[14] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[15] I0=$false I1=cyc_cnt_SB_LUT4_I3_5_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[11] O=cyc_cnt_SB_LUT4_I3_6_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[11] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[12] I0=$false I1=cyc_cnt_SB_LUT4_I3_6_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[11] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[12] I0=$false I1=cyc_cnt_SB_LUT4_I3_6_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[9] O=cyc_cnt_SB_LUT4_I3_7_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[9] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[10] I0=$false I1=cyc_cnt_SB_LUT4_I3_7_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[9] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[10] I0=$false I1=cyc_cnt_SB_LUT4_I3_7_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[30] O=cyc_cnt_SB_LUT4_I3_8_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[30] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[31] I0=$false I1=cyc_cnt_SB_LUT4_I3_8_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[30] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[31] I0=$false I1=cyc_cnt_SB_LUT4_I3_8_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[29] O=cyc_cnt_SB_LUT4_I3_9_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[29] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[30] I0=$false I1=cyc_cnt_SB_LUT4_I3_9_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[29] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[30] I0=$false I1=cyc_cnt_SB_LUT4_I3_9_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[20] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[21] I0=$false I1=cyc_cnt_SB_LUT4_I3_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[20] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[21] I0=$false I1=cyc_cnt_SB_LUT4_I3_O
.attr src "warp-v_risc-v_4-stage.sv:1718|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=failed_SB_LUT4_O_I2 I3=FETCH_Instr_reset_a3 O=failed
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_reset_a3 I2=FETCH_Instr_ReachedEnd_a3 I3=FETCH_Instr_Reg4Became45_a3 O=passed
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[0]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[1]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[2]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[3]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[4]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[5]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_WCLKE[6]
1 1
.names L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[0]
1 1
.names L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[1]
1 1
.names L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[2]
1 1
.names L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[3]
1 1
.names L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[4]
1 1
.names L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[5]
1 1
.names L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_WCLKE[6]
1 1
.names L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[0]
1 1
.names L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[1]
1 1
.names L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[2]
1 1
.names L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[3]
1 1
.names L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[4]
1 1
.names L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[5]
1 1
.names L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_WCLKE[6]
1 1
.names L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[0]
1 1
.names L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[1]
1 1
.names L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[2]
1 1
.names L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[3]
1 1
.names L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[4]
1 1
.names L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[5]
1 1
.names L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_WCLKE[6]
1 1
.names $true FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[0]
1 1
.names $true FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[0]
1 1
.names FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
1 1
.names $true cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[0]
1 1
.names $true cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[1]
1 1
.names cyc_cnt_SB_LUT4_I3_29_O cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_1_CO[2]
1 1
.names $true cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[0]
1 1
.names cyc_cnt_SB_LUT4_I3_30_O cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[1]
1 1
.names $false FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[0]
1 1
.names FETCH_Instr_csr_cycle_a2[0] FETCH_Instr_csr_cycle_a2_SB_CARRY_CI_CO[1]
1 1
.names $false FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[0]
1 1
.names FETCH_Instr_csr_time_a2[0] FETCH_Instr_csr_time_a2_SB_CARRY_CI_CO[1]
1 1
.names $false FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[0]
1 1
.names FETCH_Instr_csr_instret_a2[0] FETCH_Instr_csr_instret_a2_SB_CARRY_CI_CO[1]
1 1
.names $false FETCH_Instr_addr_a2_SB_LUT4_O_6_I1_SB_CARRY_I0_CO[0]
1 1
.names $false FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names FETCH_Instr_Pc_a2[2] FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names $false FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names FETCH_Instr_Cnt_n1[0] FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names FETCH_Instr_Pc_a0[2] FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names $false FETCH_Instr_raw_rl_a1_SB_CARRY_I1_CO[0]
1 1
.names $true FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[0]
1 1
.names $false FETCH_Instr_addi_rslt_a2_SB_LUT4_O_I3[0]
1 1
.names $false FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names $true FETCH_Instr_rslt_a2_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names $true FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names FETCH_Instr_RemainingCyclesWithinTimeUnit_a2[0] FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names FETCH_Instr_rslt_a2_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
1 1
.names FETCH_Instr_rslt_a2_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO FETCH_Instr_rslt_a2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
1 1
.names $true FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names FETCH_Instr_is_sltu_instr_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
1 1
.names FETCH_Instr_rslt_a2_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
1 1
.names $true FETCH_Instr_rslt_a2_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
1 1
.names FETCH_Instr_raw_a0_SB_LUT4_O_1_I3 FETCH_Instr_raw_a0_SB_LUT4_I1_5_O[0]
1 1
.names FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O FETCH_Instr_raw_a0_SB_LUT4_I1_5_O[3]
1 1
.names FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO_SB_LUT4_I3_O FETCH_Instr_raw_a0_SB_LUT4_I1_5_O[4]
1 1
.names FETCH_Instr_raw_a0_SB_LUT4_O_I3 FETCH_Instr_raw_a0_SB_LUT4_I1_O[0]
1 1
.names FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSS_Q_20_D FETCH_Instr_RemainingCyclesWithinTimeUnit_a2_SB_DFFSR_Q_D[0]
1 1
.names $true FETCH_Instr_raw_a0_SB_CARRY_CI_1_CO[0]
1 1
.names FETCH_Instr_raw_a0[15] FETCH_Instr_raw_a0_SB_CARRY_CI_1_CO[1]
1 1
.names FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO FETCH_Instr_raw_a0_SB_CARRY_CI_1_CO[3]
1 1
.names FETCH_Instr_raw_a0_SB_CARRY_I0_2_CO FETCH_Instr_raw_a0_SB_CARRY_CI_1_CO[4]
1 1
.names $true FETCH_Instr_raw_a0_SB_CARRY_CI_CO[0]
1 1
.names FETCH_Instr_raw_a0[20] FETCH_Instr_raw_a0_SB_CARRY_CI_CO[1]
1 1
.names $true FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
1 1
.names FETCH_Instr_dest_reg_a3[0] FETCH_Instr_valid_dest_reg_valid_a3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
1 1
.names MEM_Data_ld_value_a4[0] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[0]
1 1
.names MEM_Data_ld_value_a4[1] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[2]
1 1
.names MEM_Data_ld_value_a4[2] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[4]
1 1
.names MEM_Data_ld_value_a4[3] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[6]
1 1
.names MEM_Data_ld_value_a4[4] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[8]
1 1
.names MEM_Data_ld_value_a4[5] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[10]
1 1
.names MEM_Data_ld_value_a4[6] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[12]
1 1
.names MEM_Data_ld_value_a4[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a3.0.0.0_RDATA[14]
1 1
.names MEM_Data_ld_value_a4[8] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[0]
1 1
.names MEM_Data_ld_value_a4[9] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[2]
1 1
.names MEM_Data_ld_value_a4[10] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[4]
1 1
.names MEM_Data_ld_value_a4[11] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[6]
1 1
.names MEM_Data_ld_value_a4[12] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[8]
1 1
.names MEM_Data_ld_value_a4[13] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[10]
1 1
.names MEM_Data_ld_value_a4[14] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[12]
1 1
.names MEM_Data_ld_value_a4[15] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a3.0.0.0_RDATA[14]
1 1
.names MEM_Data_ld_value_a4[16] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[0]
1 1
.names MEM_Data_ld_value_a4[17] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[2]
1 1
.names MEM_Data_ld_value_a4[18] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[4]
1 1
.names MEM_Data_ld_value_a4[19] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[6]
1 1
.names MEM_Data_ld_value_a4[20] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[8]
1 1
.names MEM_Data_ld_value_a4[21] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[10]
1 1
.names MEM_Data_ld_value_a4[22] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[12]
1 1
.names MEM_Data_ld_value_a4[23] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a3.0.0.0_RDATA[14]
1 1
.names MEM_Data_ld_value_a4[24] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[0]
1 1
.names MEM_Data_ld_value_a4[25] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[2]
1 1
.names MEM_Data_ld_value_a4[26] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[4]
1 1
.names MEM_Data_ld_value_a4[27] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[6]
1 1
.names MEM_Data_ld_value_a4[28] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[8]
1 1
.names MEM_Data_ld_value_a4[29] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[10]
1 1
.names MEM_Data_ld_value_a4[30] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[12]
1 1
.names MEM_Data_ld_value_a4[31] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a3.0.0.0_RDATA[14]
1 1
.names $true FETCH_InstrMem_instr_a0[0][0]
1 1
.names $true FETCH_InstrMem_instr_a0[0][1]
1 1
.names $false FETCH_InstrMem_instr_a0[0][2]
1 1
.names $false FETCH_InstrMem_instr_a0[0][3]
1 1
.names $true FETCH_InstrMem_instr_a0[0][4]
1 1
.names $false FETCH_InstrMem_instr_a0[0][5]
1 1
.names $false FETCH_InstrMem_instr_a0[0][6]
1 1
.names $false FETCH_InstrMem_instr_a0[0][7]
1 1
.names $true FETCH_InstrMem_instr_a0[0][8]
1 1
.names $true FETCH_InstrMem_instr_a0[0][9]
1 1
.names $false FETCH_InstrMem_instr_a0[0][10]
1 1
.names $false FETCH_InstrMem_instr_a0[0][11]
1 1
.names $false FETCH_InstrMem_instr_a0[0][12]
1 1
.names $true FETCH_InstrMem_instr_a0[0][13]
1 1
.names $true FETCH_InstrMem_instr_a0[0][14]
1 1
.names $false FETCH_InstrMem_instr_a0[0][15]
1 1
.names $false FETCH_InstrMem_instr_a0[0][16]
1 1
.names $false FETCH_InstrMem_instr_a0[0][17]
1 1
.names $false FETCH_InstrMem_instr_a0[0][18]
1 1
.names $false FETCH_InstrMem_instr_a0[0][19]
1 1
.names $false FETCH_InstrMem_instr_a0[0][20]
1 1
.names $false FETCH_InstrMem_instr_a0[0][21]
1 1
.names $false FETCH_InstrMem_instr_a0[0][22]
1 1
.names $false FETCH_InstrMem_instr_a0[0][23]
1 1
.names $false FETCH_InstrMem_instr_a0[0][24]
1 1
.names $false FETCH_InstrMem_instr_a0[0][25]
1 1
.names $false FETCH_InstrMem_instr_a0[0][26]
1 1
.names $false FETCH_InstrMem_instr_a0[0][27]
1 1
.names $false FETCH_InstrMem_instr_a0[0][28]
1 1
.names $false FETCH_InstrMem_instr_a0[0][29]
1 1
.names $false FETCH_InstrMem_instr_a0[0][30]
1 1
.names $false FETCH_InstrMem_instr_a0[0][31]
1 1
.names $true FETCH_InstrMem_instr_a0[10][0]
1 1
.names $true FETCH_InstrMem_instr_a0[10][1]
1 1
.names $false FETCH_InstrMem_instr_a0[10][2]
1 1
.names $false FETCH_InstrMem_instr_a0[10][3]
1 1
.names $false FETCH_InstrMem_instr_a0[10][4]
1 1
.names $true FETCH_InstrMem_instr_a0[10][5]
1 1
.names $true FETCH_InstrMem_instr_a0[10][6]
1 1
.names $true FETCH_InstrMem_instr_a0[10][7]
1 1
.names $false FETCH_InstrMem_instr_a0[10][8]
1 1
.names $true FETCH_InstrMem_instr_a0[10][9]
1 1
.names $false FETCH_InstrMem_instr_a0[10][10]
1 1
.names $true FETCH_InstrMem_instr_a0[10][11]
1 1
.names $true FETCH_InstrMem_instr_a0[10][12]
1 1
.names $false FETCH_InstrMem_instr_a0[10][13]
1 1
.names $true FETCH_InstrMem_instr_a0[10][14]
1 1
.names $true FETCH_InstrMem_instr_a0[10][15]
1 1
.names $false FETCH_InstrMem_instr_a0[10][16]
1 1
.names $false FETCH_InstrMem_instr_a0[10][17]
1 1
.names $false FETCH_InstrMem_instr_a0[10][18]
1 1
.names $false FETCH_InstrMem_instr_a0[10][19]
1 1
.names $false FETCH_InstrMem_instr_a0[10][20]
1 1
.names $true FETCH_InstrMem_instr_a0[10][21]
1 1
.names $false FETCH_InstrMem_instr_a0[10][22]
1 1
.names $false FETCH_InstrMem_instr_a0[10][23]
1 1
.names $false FETCH_InstrMem_instr_a0[10][24]
1 1
.names $false FETCH_InstrMem_instr_a0[10][25]
1 1
.names $true FETCH_InstrMem_instr_a0[10][26]
1 1
.names $true FETCH_InstrMem_instr_a0[10][27]
1 1
.names $true FETCH_InstrMem_instr_a0[10][28]
1 1
.names $true FETCH_InstrMem_instr_a0[10][29]
1 1
.names $true FETCH_InstrMem_instr_a0[10][30]
1 1
.names $true FETCH_InstrMem_instr_a0[10][31]
1 1
.names $true FETCH_InstrMem_instr_a0[1][0]
1 1
.names $true FETCH_InstrMem_instr_a0[1][1]
1 1
.names $false FETCH_InstrMem_instr_a0[1][2]
1 1
.names $false FETCH_InstrMem_instr_a0[1][3]
1 1
.names $true FETCH_InstrMem_instr_a0[1][4]
1 1
.names $false FETCH_InstrMem_instr_a0[1][5]
1 1
.names $false FETCH_InstrMem_instr_a0[1][6]
1 1
.names $true FETCH_InstrMem_instr_a0[1][7]
1 1
.names $false FETCH_InstrMem_instr_a0[1][8]
1 1
.names $false FETCH_InstrMem_instr_a0[1][9]
1 1
.names $false FETCH_InstrMem_instr_a0[1][10]
1 1
.names $false FETCH_InstrMem_instr_a0[1][11]
1 1
.names $false FETCH_InstrMem_instr_a0[1][12]
1 1
.names $true FETCH_InstrMem_instr_a0[1][13]
1 1
.names $true FETCH_InstrMem_instr_a0[1][14]
1 1
.names $false FETCH_InstrMem_instr_a0[1][15]
1 1
.names $false FETCH_InstrMem_instr_a0[1][16]
1 1
.names $false FETCH_InstrMem_instr_a0[1][17]
1 1
.names $false FETCH_InstrMem_instr_a0[1][18]
1 1
.names $false FETCH_InstrMem_instr_a0[1][19]
1 1
.names $true FETCH_InstrMem_instr_a0[1][20]
1 1
.names $false FETCH_InstrMem_instr_a0[1][21]
1 1
.names $false FETCH_InstrMem_instr_a0[1][22]
1 1
.names $false FETCH_InstrMem_instr_a0[1][23]
1 1
.names $false FETCH_InstrMem_instr_a0[1][24]
1 1
.names $false FETCH_InstrMem_instr_a0[1][25]
1 1
.names $false FETCH_InstrMem_instr_a0[1][26]
1 1
.names $false FETCH_InstrMem_instr_a0[1][27]
1 1
.names $false FETCH_InstrMem_instr_a0[1][28]
1 1
.names $false FETCH_InstrMem_instr_a0[1][29]
1 1
.names $false FETCH_InstrMem_instr_a0[1][30]
1 1
.names $false FETCH_InstrMem_instr_a0[1][31]
1 1
.names $true FETCH_InstrMem_instr_a0[2][0]
1 1
.names $true FETCH_InstrMem_instr_a0[2][1]
1 1
.names $false FETCH_InstrMem_instr_a0[2][2]
1 1
.names $false FETCH_InstrMem_instr_a0[2][3]
1 1
.names $true FETCH_InstrMem_instr_a0[2][4]
1 1
.names $false FETCH_InstrMem_instr_a0[2][5]
1 1
.names $false FETCH_InstrMem_instr_a0[2][6]
1 1
.names $false FETCH_InstrMem_instr_a0[2][7]
1 1
.names $true FETCH_InstrMem_instr_a0[2][8]
1 1
.names $false FETCH_InstrMem_instr_a0[2][9]
1 1
.names $false FETCH_InstrMem_instr_a0[2][10]
1 1
.names $false FETCH_InstrMem_instr_a0[2][11]
1 1
.names $false FETCH_InstrMem_instr_a0[2][12]
1 1
.names $true FETCH_InstrMem_instr_a0[2][13]
1 1
.names $true FETCH_InstrMem_instr_a0[2][14]
1 1
.names $false FETCH_InstrMem_instr_a0[2][15]
1 1
.names $false FETCH_InstrMem_instr_a0[2][16]
1 1
.names $false FETCH_InstrMem_instr_a0[2][17]
1 1
.names $false FETCH_InstrMem_instr_a0[2][18]
1 1
.names $false FETCH_InstrMem_instr_a0[2][19]
1 1
.names $false FETCH_InstrMem_instr_a0[2][20]
1 1
.names $true FETCH_InstrMem_instr_a0[2][21]
1 1
.names $false FETCH_InstrMem_instr_a0[2][22]
1 1
.names $true FETCH_InstrMem_instr_a0[2][23]
1 1
.names $false FETCH_InstrMem_instr_a0[2][24]
1 1
.names $false FETCH_InstrMem_instr_a0[2][25]
1 1
.names $false FETCH_InstrMem_instr_a0[2][26]
1 1
.names $false FETCH_InstrMem_instr_a0[2][27]
1 1
.names $false FETCH_InstrMem_instr_a0[2][28]
1 1
.names $false FETCH_InstrMem_instr_a0[2][29]
1 1
.names $false FETCH_InstrMem_instr_a0[2][30]
1 1
.names $false FETCH_InstrMem_instr_a0[2][31]
1 1
.names $true FETCH_InstrMem_instr_a0[3][0]
1 1
.names $true FETCH_InstrMem_instr_a0[3][1]
1 1
.names $false FETCH_InstrMem_instr_a0[3][2]
1 1
.names $false FETCH_InstrMem_instr_a0[3][3]
1 1
.names $true FETCH_InstrMem_instr_a0[3][4]
1 1
.names $false FETCH_InstrMem_instr_a0[3][5]
1 1
.names $false FETCH_InstrMem_instr_a0[3][6]
1 1
.names $true FETCH_InstrMem_instr_a0[3][7]
1 1
.names $true FETCH_InstrMem_instr_a0[3][8]
1 1
.names $false FETCH_InstrMem_instr_a0[3][9]
1 1
.names $false FETCH_InstrMem_instr_a0[3][10]
1 1
.names $false FETCH_InstrMem_instr_a0[3][11]
1 1
.names $false FETCH_InstrMem_instr_a0[3][12]
1 1
.names $true FETCH_InstrMem_instr_a0[3][13]
1 1
.names $true FETCH_InstrMem_instr_a0[3][14]
1 1
.names $false FETCH_InstrMem_instr_a0[3][15]
1 1
.names $false FETCH_InstrMem_instr_a0[3][16]
1 1
.names $false FETCH_InstrMem_instr_a0[3][17]
1 1
.names $false FETCH_InstrMem_instr_a0[3][18]
1 1
.names $false FETCH_InstrMem_instr_a0[3][19]
1 1
.names $false FETCH_InstrMem_instr_a0[3][20]
1 1
.names $false FETCH_InstrMem_instr_a0[3][21]
1 1
.names $false FETCH_InstrMem_instr_a0[3][22]
1 1
.names $false FETCH_InstrMem_instr_a0[3][23]
1 1
.names $false FETCH_InstrMem_instr_a0[3][24]
1 1
.names $false FETCH_InstrMem_instr_a0[3][25]
1 1
.names $false FETCH_InstrMem_instr_a0[3][26]
1 1
.names $false FETCH_InstrMem_instr_a0[3][27]
1 1
.names $false FETCH_InstrMem_instr_a0[3][28]
1 1
.names $false FETCH_InstrMem_instr_a0[3][29]
1 1
.names $false FETCH_InstrMem_instr_a0[3][30]
1 1
.names $false FETCH_InstrMem_instr_a0[3][31]
1 1
.names $true FETCH_InstrMem_instr_a0[4][0]
1 1
.names $true FETCH_InstrMem_instr_a0[4][1]
1 1
.names $false FETCH_InstrMem_instr_a0[4][2]
1 1
.names $false FETCH_InstrMem_instr_a0[4][3]
1 1
.names $true FETCH_InstrMem_instr_a0[4][4]
1 1
.names $true FETCH_InstrMem_instr_a0[4][5]
1 1
.names $false FETCH_InstrMem_instr_a0[4][6]
1 1
.names $true FETCH_InstrMem_instr_a0[4][7]
1 1
.names $true FETCH_InstrMem_instr_a0[4][8]
1 1
.names $false FETCH_InstrMem_instr_a0[4][9]
1 1
.names $false FETCH_InstrMem_instr_a0[4][10]
1 1
.names $false FETCH_InstrMem_instr_a0[4][11]
1 1
.names $false FETCH_InstrMem_instr_a0[4][12]
1 1
.names $false FETCH_InstrMem_instr_a0[4][13]
1 1
.names $false FETCH_InstrMem_instr_a0[4][14]
1 1
.names $true FETCH_InstrMem_instr_a0[4][15]
1 1
.names $false FETCH_InstrMem_instr_a0[4][16]
1 1
.names $false FETCH_InstrMem_instr_a0[4][17]
1 1
.names $false FETCH_InstrMem_instr_a0[4][18]
1 1
.names $false FETCH_InstrMem_instr_a0[4][19]
1 1
.names $true FETCH_InstrMem_instr_a0[4][20]
1 1
.names $true FETCH_InstrMem_instr_a0[4][21]
1 1
.names $false FETCH_InstrMem_instr_a0[4][22]
1 1
.names $false FETCH_InstrMem_instr_a0[4][23]
1 1
.names $false FETCH_InstrMem_instr_a0[4][24]
1 1
.names $false FETCH_InstrMem_instr_a0[4][25]
1 1
.names $false FETCH_InstrMem_instr_a0[4][26]
1 1
.names $false FETCH_InstrMem_instr_a0[4][27]
1 1
.names $false FETCH_InstrMem_instr_a0[4][28]
1 1
.names $false FETCH_InstrMem_instr_a0[4][29]
1 1
.names $false FETCH_InstrMem_instr_a0[4][30]
1 1
.names $false FETCH_InstrMem_instr_a0[4][31]
1 1
.names $true FETCH_InstrMem_instr_a0[5][0]
1 1
.names $true FETCH_InstrMem_instr_a0[5][1]
1 1
.names $false FETCH_InstrMem_instr_a0[5][2]
1 1
.names $false FETCH_InstrMem_instr_a0[5][3]
1 1
.names $false FETCH_InstrMem_instr_a0[5][4]
1 1
.names $true FETCH_InstrMem_instr_a0[5][5]
1 1
.names $false FETCH_InstrMem_instr_a0[5][6]
1 1
.names $false FETCH_InstrMem_instr_a0[5][7]
1 1
.names $false FETCH_InstrMem_instr_a0[5][8]
1 1
.names $false FETCH_InstrMem_instr_a0[5][9]
1 1
.names $false FETCH_InstrMem_instr_a0[5][10]
1 1
.names $false FETCH_InstrMem_instr_a0[5][11]
1 1
.names $false FETCH_InstrMem_instr_a0[5][12]
1 1
.names $true FETCH_InstrMem_instr_a0[5][13]
1 1
.names $false FETCH_InstrMem_instr_a0[5][14]
1 1
.names $false FETCH_InstrMem_instr_a0[5][15]
1 1
.names $true FETCH_InstrMem_instr_a0[5][16]
1 1
.names $true FETCH_InstrMem_instr_a0[5][17]
1 1
.names $false FETCH_InstrMem_instr_a0[5][18]
1 1
.names $false FETCH_InstrMem_instr_a0[5][19]
1 1
.names $true FETCH_InstrMem_instr_a0[5][20]
1 1
.names $true FETCH_InstrMem_instr_a0[5][21]
1 1
.names $false FETCH_InstrMem_instr_a0[5][22]
1 1
.names $false FETCH_InstrMem_instr_a0[5][23]
1 1
.names $false FETCH_InstrMem_instr_a0[5][24]
1 1
.names $false FETCH_InstrMem_instr_a0[5][25]
1 1
.names $false FETCH_InstrMem_instr_a0[5][26]
1 1
.names $false FETCH_InstrMem_instr_a0[5][27]
1 1
.names $false FETCH_InstrMem_instr_a0[5][28]
1 1
.names $false FETCH_InstrMem_instr_a0[5][29]
1 1
.names $false FETCH_InstrMem_instr_a0[5][30]
1 1
.names $false FETCH_InstrMem_instr_a0[5][31]
1 1
.names $true FETCH_InstrMem_instr_a0[6][0]
1 1
.names $true FETCH_InstrMem_instr_a0[6][1]
1 1
.names $false FETCH_InstrMem_instr_a0[6][2]
1 1
.names $false FETCH_InstrMem_instr_a0[6][3]
1 1
.names $true FETCH_InstrMem_instr_a0[6][4]
1 1
.names $false FETCH_InstrMem_instr_a0[6][5]
1 1
.names $false FETCH_InstrMem_instr_a0[6][6]
1 1
.names $true FETCH_InstrMem_instr_a0[6][7]
1 1
.names $false FETCH_InstrMem_instr_a0[6][8]
1 1
.names $false FETCH_InstrMem_instr_a0[6][9]
1 1
.names $false FETCH_InstrMem_instr_a0[6][10]
1 1
.names $false FETCH_InstrMem_instr_a0[6][11]
1 1
.names $false FETCH_InstrMem_instr_a0[6][12]
1 1
.names $false FETCH_InstrMem_instr_a0[6][13]
1 1
.names $false FETCH_InstrMem_instr_a0[6][14]
1 1
.names $true FETCH_InstrMem_instr_a0[6][15]
1 1
.names $false FETCH_InstrMem_instr_a0[6][16]
1 1
.names $false FETCH_InstrMem_instr_a0[6][17]
1 1
.names $false FETCH_InstrMem_instr_a0[6][18]
1 1
.names $false FETCH_InstrMem_instr_a0[6][19]
1 1
.names $true FETCH_InstrMem_instr_a0[6][20]
1 1
.names $false FETCH_InstrMem_instr_a0[6][21]
1 1
.names $false FETCH_InstrMem_instr_a0[6][22]
1 1
.names $false FETCH_InstrMem_instr_a0[6][23]
1 1
.names $false FETCH_InstrMem_instr_a0[6][24]
1 1
.names $false FETCH_InstrMem_instr_a0[6][25]
1 1
.names $false FETCH_InstrMem_instr_a0[6][26]
1 1
.names $false FETCH_InstrMem_instr_a0[6][27]
1 1
.names $false FETCH_InstrMem_instr_a0[6][28]
1 1
.names $false FETCH_InstrMem_instr_a0[6][29]
1 1
.names $false FETCH_InstrMem_instr_a0[6][30]
1 1
.names $false FETCH_InstrMem_instr_a0[6][31]
1 1
.names $true FETCH_InstrMem_instr_a0[7][0]
1 1
.names $true FETCH_InstrMem_instr_a0[7][1]
1 1
.names $false FETCH_InstrMem_instr_a0[7][2]
1 1
.names $false FETCH_InstrMem_instr_a0[7][3]
1 1
.names $true FETCH_InstrMem_instr_a0[7][4]
1 1
.names $false FETCH_InstrMem_instr_a0[7][5]
1 1
.names $false FETCH_InstrMem_instr_a0[7][6]
1 1
.names $false FETCH_InstrMem_instr_a0[7][7]
1 1
.names $true FETCH_InstrMem_instr_a0[7][8]
1 1
.names $true FETCH_InstrMem_instr_a0[7][9]
1 1
.names $false FETCH_InstrMem_instr_a0[7][10]
1 1
.names $false FETCH_InstrMem_instr_a0[7][11]
1 1
.names $false FETCH_InstrMem_instr_a0[7][12]
1 1
.names $false FETCH_InstrMem_instr_a0[7][13]
1 1
.names $false FETCH_InstrMem_instr_a0[7][14]
1 1
.names $false FETCH_InstrMem_instr_a0[7][15]
1 1
.names $true FETCH_InstrMem_instr_a0[7][16]
1 1
.names $true FETCH_InstrMem_instr_a0[7][17]
1 1
.names $false FETCH_InstrMem_instr_a0[7][18]
1 1
.names $false FETCH_InstrMem_instr_a0[7][19]
1 1
.names $false FETCH_InstrMem_instr_a0[7][20]
1 1
.names $false FETCH_InstrMem_instr_a0[7][21]
1 1
.names $true FETCH_InstrMem_instr_a0[7][22]
1 1
.names $false FETCH_InstrMem_instr_a0[7][23]
1 1
.names $false FETCH_InstrMem_instr_a0[7][24]
1 1
.names $false FETCH_InstrMem_instr_a0[7][25]
1 1
.names $false FETCH_InstrMem_instr_a0[7][26]
1 1
.names $false FETCH_InstrMem_instr_a0[7][27]
1 1
.names $false FETCH_InstrMem_instr_a0[7][28]
1 1
.names $false FETCH_InstrMem_instr_a0[7][29]
1 1
.names $false FETCH_InstrMem_instr_a0[7][30]
1 1
.names $false FETCH_InstrMem_instr_a0[7][31]
1 1
.names $true FETCH_InstrMem_instr_a0[8][0]
1 1
.names $true FETCH_InstrMem_instr_a0[8][1]
1 1
.names $false FETCH_InstrMem_instr_a0[8][2]
1 1
.names $false FETCH_InstrMem_instr_a0[8][3]
1 1
.names $false FETCH_InstrMem_instr_a0[8][4]
1 1
.names $true FETCH_InstrMem_instr_a0[8][5]
1 1
.names $true FETCH_InstrMem_instr_a0[8][6]
1 1
.names $true FETCH_InstrMem_instr_a0[8][7]
1 1
.names $false FETCH_InstrMem_instr_a0[8][8]
1 1
.names $false FETCH_InstrMem_instr_a0[8][9]
1 1
.names $false FETCH_InstrMem_instr_a0[8][10]
1 1
.names $true FETCH_InstrMem_instr_a0[8][11]
1 1
.names $false FETCH_InstrMem_instr_a0[8][12]
1 1
.names $false FETCH_InstrMem_instr_a0[8][13]
1 1
.names $true FETCH_InstrMem_instr_a0[8][14]
1 1
.names $true FETCH_InstrMem_instr_a0[8][15]
1 1
.names $false FETCH_InstrMem_instr_a0[8][16]
1 1
.names $false FETCH_InstrMem_instr_a0[8][17]
1 1
.names $false FETCH_InstrMem_instr_a0[8][18]
1 1
.names $false FETCH_InstrMem_instr_a0[8][19]
1 1
.names $false FETCH_InstrMem_instr_a0[8][20]
1 1
.names $true FETCH_InstrMem_instr_a0[8][21]
1 1
.names $false FETCH_InstrMem_instr_a0[8][22]
1 1
.names $false FETCH_InstrMem_instr_a0[8][23]
1 1
.names $false FETCH_InstrMem_instr_a0[8][24]
1 1
.names $true FETCH_InstrMem_instr_a0[8][25]
1 1
.names $true FETCH_InstrMem_instr_a0[8][26]
1 1
.names $true FETCH_InstrMem_instr_a0[8][27]
1 1
.names $true FETCH_InstrMem_instr_a0[8][28]
1 1
.names $true FETCH_InstrMem_instr_a0[8][29]
1 1
.names $true FETCH_InstrMem_instr_a0[8][30]
1 1
.names $true FETCH_InstrMem_instr_a0[8][31]
1 1
.names $true FETCH_InstrMem_instr_a0[9][0]
1 1
.names $true FETCH_InstrMem_instr_a0[9][1]
1 1
.names $false FETCH_InstrMem_instr_a0[9][2]
1 1
.names $false FETCH_InstrMem_instr_a0[9][3]
1 1
.names $false FETCH_InstrMem_instr_a0[9][4]
1 1
.names $false FETCH_InstrMem_instr_a0[9][5]
1 1
.names $false FETCH_InstrMem_instr_a0[9][6]
1 1
.names $false FETCH_InstrMem_instr_a0[9][7]
1 1
.names $false FETCH_InstrMem_instr_a0[9][8]
1 1
.names $true FETCH_InstrMem_instr_a0[9][9]
1 1
.names $false FETCH_InstrMem_instr_a0[9][10]
1 1
.names $false FETCH_InstrMem_instr_a0[9][11]
1 1
.names $false FETCH_InstrMem_instr_a0[9][12]
1 1
.names $true FETCH_InstrMem_instr_a0[9][13]
1 1
.names $false FETCH_InstrMem_instr_a0[9][14]
1 1
.names $false FETCH_InstrMem_instr_a0[9][15]
1 1
.names $true FETCH_InstrMem_instr_a0[9][16]
1 1
.names $true FETCH_InstrMem_instr_a0[9][17]
1 1
.names $false FETCH_InstrMem_instr_a0[9][18]
1 1
.names $false FETCH_InstrMem_instr_a0[9][19]
1 1
.names $false FETCH_InstrMem_instr_a0[9][20]
1 1
.names $false FETCH_InstrMem_instr_a0[9][21]
1 1
.names $true FETCH_InstrMem_instr_a0[9][22]
1 1
.names $true FETCH_InstrMem_instr_a0[9][23]
1 1
.names $true FETCH_InstrMem_instr_a0[9][24]
1 1
.names $true FETCH_InstrMem_instr_a0[9][25]
1 1
.names $true FETCH_InstrMem_instr_a0[9][26]
1 1
.names $true FETCH_InstrMem_instr_a0[9][27]
1 1
.names $true FETCH_InstrMem_instr_a0[9][28]
1 1
.names $true FETCH_InstrMem_instr_a0[9][29]
1 1
.names $true FETCH_InstrMem_instr_a0[9][30]
1 1
.names $true FETCH_InstrMem_instr_a0[9][31]
1 1
.names $undef FETCH_Instr_GoodPathMask_a1[3]
1 1
.names $undef FETCH_Instr_GoodPathMask_a1[4]
1 1
.names $undef FETCH_Instr_GoodPathMask_n1[1]
1 1
.names $undef FETCH_Instr_GoodPathMask_n1[2]
1 1
.names $undef FETCH_Instr_GoodPathMask_n1[3]
1 1
.names MEM_Data_dest_reg_a4[0] FETCH_Instr_OrigInst_dest_reg_a0[0]
1 1
.names MEM_Data_dest_reg_a4[1] FETCH_Instr_OrigInst_dest_reg_a0[1]
1 1
.names MEM_Data_dest_reg_a4[2] FETCH_Instr_OrigInst_dest_reg_a0[2]
1 1
.names MEM_Data_dest_reg_a4[3] FETCH_Instr_OrigInst_dest_reg_a0[3]
1 1
.names MEM_Data_dest_reg_a4[4] FETCH_Instr_OrigInst_dest_reg_a0[4]
1 1
.names MEM_Data_addr_a4[0] FETCH_Instr_OrigLoadInst_addr_a0[0]
1 1
.names MEM_Data_addr_a4[1] FETCH_Instr_OrigLoadInst_addr_a0[1]
1 1
.names MEM_Data_dest_reg_a4[0] FETCH_Instr_OrigLoadInst_dest_reg_a0[0]
1 1
.names MEM_Data_dest_reg_a4[1] FETCH_Instr_OrigLoadInst_dest_reg_a0[1]
1 1
.names MEM_Data_dest_reg_a4[2] FETCH_Instr_OrigLoadInst_dest_reg_a0[2]
1 1
.names MEM_Data_dest_reg_a4[3] FETCH_Instr_OrigLoadInst_dest_reg_a0[3]
1 1
.names MEM_Data_dest_reg_a4[4] FETCH_Instr_OrigLoadInst_dest_reg_a0[4]
1 1
.names MEM_Data_ld_st_half_a4 FETCH_Instr_OrigLoadInst_ld_st_half_a0
1 1
.names MEM_Data_ld_st_word_a4 FETCH_Instr_OrigLoadInst_ld_st_word_a0
1 1
.names MEM_Data_ld_value_a4[0] FETCH_Instr_OrigLoadInst_ld_value_a0[0]
1 1
.names MEM_Data_ld_value_a4[1] FETCH_Instr_OrigLoadInst_ld_value_a0[1]
1 1
.names MEM_Data_ld_value_a4[2] FETCH_Instr_OrigLoadInst_ld_value_a0[2]
1 1
.names MEM_Data_ld_value_a4[3] FETCH_Instr_OrigLoadInst_ld_value_a0[3]
1 1
.names MEM_Data_ld_value_a4[4] FETCH_Instr_OrigLoadInst_ld_value_a0[4]
1 1
.names MEM_Data_ld_value_a4[5] FETCH_Instr_OrigLoadInst_ld_value_a0[5]
1 1
.names MEM_Data_ld_value_a4[6] FETCH_Instr_OrigLoadInst_ld_value_a0[6]
1 1
.names MEM_Data_ld_value_a4[7] FETCH_Instr_OrigLoadInst_ld_value_a0[7]
1 1
.names MEM_Data_ld_value_a4[8] FETCH_Instr_OrigLoadInst_ld_value_a0[8]
1 1
.names MEM_Data_ld_value_a4[9] FETCH_Instr_OrigLoadInst_ld_value_a0[9]
1 1
.names MEM_Data_ld_value_a4[10] FETCH_Instr_OrigLoadInst_ld_value_a0[10]
1 1
.names MEM_Data_ld_value_a4[11] FETCH_Instr_OrigLoadInst_ld_value_a0[11]
1 1
.names MEM_Data_ld_value_a4[12] FETCH_Instr_OrigLoadInst_ld_value_a0[12]
1 1
.names MEM_Data_ld_value_a4[13] FETCH_Instr_OrigLoadInst_ld_value_a0[13]
1 1
.names MEM_Data_ld_value_a4[14] FETCH_Instr_OrigLoadInst_ld_value_a0[14]
1 1
.names MEM_Data_ld_value_a4[15] FETCH_Instr_OrigLoadInst_ld_value_a0[15]
1 1
.names MEM_Data_ld_value_a4[16] FETCH_Instr_OrigLoadInst_ld_value_a0[16]
1 1
.names MEM_Data_ld_value_a4[17] FETCH_Instr_OrigLoadInst_ld_value_a0[17]
1 1
.names MEM_Data_ld_value_a4[18] FETCH_Instr_OrigLoadInst_ld_value_a0[18]
1 1
.names MEM_Data_ld_value_a4[19] FETCH_Instr_OrigLoadInst_ld_value_a0[19]
1 1
.names MEM_Data_ld_value_a4[20] FETCH_Instr_OrigLoadInst_ld_value_a0[20]
1 1
.names MEM_Data_ld_value_a4[21] FETCH_Instr_OrigLoadInst_ld_value_a0[21]
1 1
.names MEM_Data_ld_value_a4[22] FETCH_Instr_OrigLoadInst_ld_value_a0[22]
1 1
.names MEM_Data_ld_value_a4[23] FETCH_Instr_OrigLoadInst_ld_value_a0[23]
1 1
.names MEM_Data_ld_value_a4[24] FETCH_Instr_OrigLoadInst_ld_value_a0[24]
1 1
.names MEM_Data_ld_value_a4[25] FETCH_Instr_OrigLoadInst_ld_value_a0[25]
1 1
.names MEM_Data_ld_value_a4[26] FETCH_Instr_OrigLoadInst_ld_value_a0[26]
1 1
.names MEM_Data_ld_value_a4[27] FETCH_Instr_OrigLoadInst_ld_value_a0[27]
1 1
.names MEM_Data_ld_value_a4[28] FETCH_Instr_OrigLoadInst_ld_value_a0[28]
1 1
.names MEM_Data_ld_value_a4[29] FETCH_Instr_OrigLoadInst_ld_value_a0[29]
1 1
.names MEM_Data_ld_value_a4[30] FETCH_Instr_OrigLoadInst_ld_value_a0[30]
1 1
.names MEM_Data_ld_value_a4[31] FETCH_Instr_OrigLoadInst_ld_value_a0[31]
1 1
.names MEM_Data_raw_funct3_a4 FETCH_Instr_OrigLoadInst_raw_funct3_a0
1 1
.names FETCH_Instr_misaligned_indirect_jump_target_a2 FETCH_Instr_addi_rslt_a2[1]
1 1
.names $undef FETCH_Instr_addr_a3[7]
1 1
.names $undef FETCH_Instr_addr_a3[8]
1 1
.names $undef FETCH_Instr_addr_a3[9]
1 1
.names $undef FETCH_Instr_addr_a3[10]
1 1
.names $undef FETCH_Instr_addr_a3[11]
1 1
.names $undef FETCH_Instr_addr_a3[12]
1 1
.names $undef FETCH_Instr_addr_a3[13]
1 1
.names $undef FETCH_Instr_addr_a3[14]
1 1
.names $undef FETCH_Instr_addr_a3[15]
1 1
.names $undef FETCH_Instr_addr_a3[16]
1 1
.names $undef FETCH_Instr_addr_a3[17]
1 1
.names $undef FETCH_Instr_addr_a3[18]
1 1
.names $undef FETCH_Instr_addr_a3[19]
1 1
.names $undef FETCH_Instr_addr_a3[20]
1 1
.names $undef FETCH_Instr_addr_a3[21]
1 1
.names $undef FETCH_Instr_addr_a3[22]
1 1
.names $undef FETCH_Instr_addr_a3[23]
1 1
.names $undef FETCH_Instr_addr_a3[24]
1 1
.names $undef FETCH_Instr_addr_a3[25]
1 1
.names $undef FETCH_Instr_addr_a3[26]
1 1
.names $undef FETCH_Instr_addr_a3[27]
1 1
.names $undef FETCH_Instr_addr_a3[28]
1 1
.names $undef FETCH_Instr_addr_a3[29]
1 1
.names $undef FETCH_Instr_addr_a3[30]
1 1
.names $undef FETCH_Instr_addr_a3[31]
1 1
.names $false FETCH_Instr_auipc_rslt_a2[0]
1 1
.names $false FETCH_Instr_auipc_rslt_a2[1]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[2]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[3]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[4]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[5]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[6]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[7]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[8]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[9]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[10]
1 1
.names $undef FETCH_Instr_auipc_rslt_a2[11]
1 1
.names FETCH_Instr_conditional_branch_a2 FETCH_Instr_branch_a2
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_a2
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[0]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[1]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[2]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[3]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[4]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[5]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[6]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[7]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[8]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[9]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[10]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[11]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[12]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[13]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[14]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[15]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[16]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[17]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[18]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[19]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[20]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[21]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[22]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[23]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[24]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[25]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[26]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[27]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[28]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[29]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[30]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a2[31]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[0]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[1]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[2]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[3]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[4]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[5]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[6]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[7]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[8]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[9]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[10]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[11]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[12]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[13]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[14]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[15]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[16]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[17]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[18]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[19]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[20]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[21]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[22]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[23]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[24]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[25]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[26]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[27]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[28]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[29]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[30]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a2[31]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[1] FETCH_Instr_csr_cycle_hw_wr_value_a2[1]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[2] FETCH_Instr_csr_cycle_hw_wr_value_a2[2]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[3] FETCH_Instr_csr_cycle_hw_wr_value_a2[3]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[4] FETCH_Instr_csr_cycle_hw_wr_value_a2[4]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[5] FETCH_Instr_csr_cycle_hw_wr_value_a2[5]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[6] FETCH_Instr_csr_cycle_hw_wr_value_a2[6]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[7] FETCH_Instr_csr_cycle_hw_wr_value_a2[7]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[8] FETCH_Instr_csr_cycle_hw_wr_value_a2[8]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[9] FETCH_Instr_csr_cycle_hw_wr_value_a2[9]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[10] FETCH_Instr_csr_cycle_hw_wr_value_a2[10]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[11] FETCH_Instr_csr_cycle_hw_wr_value_a2[11]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[12] FETCH_Instr_csr_cycle_hw_wr_value_a2[12]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[13] FETCH_Instr_csr_cycle_hw_wr_value_a2[13]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[14] FETCH_Instr_csr_cycle_hw_wr_value_a2[14]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[15] FETCH_Instr_csr_cycle_hw_wr_value_a2[15]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[16] FETCH_Instr_csr_cycle_hw_wr_value_a2[16]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[17] FETCH_Instr_csr_cycle_hw_wr_value_a2[17]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[18] FETCH_Instr_csr_cycle_hw_wr_value_a2[18]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[19] FETCH_Instr_csr_cycle_hw_wr_value_a2[19]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[20] FETCH_Instr_csr_cycle_hw_wr_value_a2[20]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[21] FETCH_Instr_csr_cycle_hw_wr_value_a2[21]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[22] FETCH_Instr_csr_cycle_hw_wr_value_a2[22]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[23] FETCH_Instr_csr_cycle_hw_wr_value_a2[23]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[24] FETCH_Instr_csr_cycle_hw_wr_value_a2[24]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[25] FETCH_Instr_csr_cycle_hw_wr_value_a2[25]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[26] FETCH_Instr_csr_cycle_hw_wr_value_a2[26]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[27] FETCH_Instr_csr_cycle_hw_wr_value_a2[27]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[28] FETCH_Instr_csr_cycle_hw_wr_value_a2[28]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[29] FETCH_Instr_csr_cycle_hw_wr_value_a2[29]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[30] FETCH_Instr_csr_cycle_hw_wr_value_a2[30]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[31] FETCH_Instr_csr_cycle_hw_wr_value_a2[31]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_a2
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[0]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[1]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[2]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[3]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[4]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[5]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[6]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[7]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[8]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[9]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[10]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[11]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[12]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[13]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[14]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[15]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[16]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[17]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[18]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[19]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[20]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[21]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[22]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[23]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[24]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[25]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[26]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[27]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[28]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[29]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[30]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a2[31]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[0]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[1]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[2]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[3]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[4]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[5]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[6]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[7]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[8]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[9]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[10]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[11]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[12]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[13]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[14]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[15]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[16]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[17]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[18]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[19]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[20]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[21]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[22]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[23]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[24]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[25]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[26]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[27]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[28]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[29]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[30]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a2[31]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[32] FETCH_Instr_csr_cycleh_hw_wr_value_a2[0]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[33] FETCH_Instr_csr_cycleh_hw_wr_value_a2[1]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[34] FETCH_Instr_csr_cycleh_hw_wr_value_a2[2]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[35] FETCH_Instr_csr_cycleh_hw_wr_value_a2[3]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[36] FETCH_Instr_csr_cycleh_hw_wr_value_a2[4]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[37] FETCH_Instr_csr_cycleh_hw_wr_value_a2[5]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[38] FETCH_Instr_csr_cycleh_hw_wr_value_a2[6]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[39] FETCH_Instr_csr_cycleh_hw_wr_value_a2[7]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[40] FETCH_Instr_csr_cycleh_hw_wr_value_a2[8]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[41] FETCH_Instr_csr_cycleh_hw_wr_value_a2[9]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[42] FETCH_Instr_csr_cycleh_hw_wr_value_a2[10]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[43] FETCH_Instr_csr_cycleh_hw_wr_value_a2[11]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[44] FETCH_Instr_csr_cycleh_hw_wr_value_a2[12]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[45] FETCH_Instr_csr_cycleh_hw_wr_value_a2[13]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[46] FETCH_Instr_csr_cycleh_hw_wr_value_a2[14]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[47] FETCH_Instr_csr_cycleh_hw_wr_value_a2[15]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[48] FETCH_Instr_csr_cycleh_hw_wr_value_a2[16]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[49] FETCH_Instr_csr_cycleh_hw_wr_value_a2[17]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[50] FETCH_Instr_csr_cycleh_hw_wr_value_a2[18]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[51] FETCH_Instr_csr_cycleh_hw_wr_value_a2[19]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[52] FETCH_Instr_csr_cycleh_hw_wr_value_a2[20]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[53] FETCH_Instr_csr_cycleh_hw_wr_value_a2[21]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[54] FETCH_Instr_csr_cycleh_hw_wr_value_a2[22]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[55] FETCH_Instr_csr_cycleh_hw_wr_value_a2[23]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[56] FETCH_Instr_csr_cycleh_hw_wr_value_a2[24]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[57] FETCH_Instr_csr_cycleh_hw_wr_value_a2[25]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[58] FETCH_Instr_csr_cycleh_hw_wr_value_a2[26]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[59] FETCH_Instr_csr_cycleh_hw_wr_value_a2[27]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[60] FETCH_Instr_csr_cycleh_hw_wr_value_a2[28]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[61] FETCH_Instr_csr_cycleh_hw_wr_value_a2[29]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[62] FETCH_Instr_csr_cycleh_hw_wr_value_a2[30]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[63] FETCH_Instr_csr_cycleh_hw_wr_value_a2[31]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_a2
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[0]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[1]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[2]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[3]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[4]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[5]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[6]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[7]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[8]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[9]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[10]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[11]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[12]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[13]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[14]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[15]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[16]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[17]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[18]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[19]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[20]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[21]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[22]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[23]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[24]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[25]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[26]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[27]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[28]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[29]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[30]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instret_hw_wr_en_mask_a2[31]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[0]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[1]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[2]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[3]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[4]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[5]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[6]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[7]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[8]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[9]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[10]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[11]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[12]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[13]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[14]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[15]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[16]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[17]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[18]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[19]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[20]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[21]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[22]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[23]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[24]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[25]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[26]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[27]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[28]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[29]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[30]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a2[31]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[3] FETCH_Instr_csr_instret_hw_wr_value_a2[3]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[4] FETCH_Instr_csr_instret_hw_wr_value_a2[4]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[5] FETCH_Instr_csr_instret_hw_wr_value_a2[5]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[6] FETCH_Instr_csr_instret_hw_wr_value_a2[6]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[7] FETCH_Instr_csr_instret_hw_wr_value_a2[7]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[8] FETCH_Instr_csr_instret_hw_wr_value_a2[8]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[9] FETCH_Instr_csr_instret_hw_wr_value_a2[9]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[10] FETCH_Instr_csr_instret_hw_wr_value_a2[10]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[11] FETCH_Instr_csr_instret_hw_wr_value_a2[11]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[12] FETCH_Instr_csr_instret_hw_wr_value_a2[12]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[13] FETCH_Instr_csr_instret_hw_wr_value_a2[13]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[14] FETCH_Instr_csr_instret_hw_wr_value_a2[14]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[15] FETCH_Instr_csr_instret_hw_wr_value_a2[15]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[16] FETCH_Instr_csr_instret_hw_wr_value_a2[16]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[17] FETCH_Instr_csr_instret_hw_wr_value_a2[17]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[18] FETCH_Instr_csr_instret_hw_wr_value_a2[18]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[19] FETCH_Instr_csr_instret_hw_wr_value_a2[19]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[20] FETCH_Instr_csr_instret_hw_wr_value_a2[20]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[21] FETCH_Instr_csr_instret_hw_wr_value_a2[21]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[22] FETCH_Instr_csr_instret_hw_wr_value_a2[22]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[23] FETCH_Instr_csr_instret_hw_wr_value_a2[23]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[24] FETCH_Instr_csr_instret_hw_wr_value_a2[24]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[25] FETCH_Instr_csr_instret_hw_wr_value_a2[25]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[26] FETCH_Instr_csr_instret_hw_wr_value_a2[26]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[27] FETCH_Instr_csr_instret_hw_wr_value_a2[27]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[28] FETCH_Instr_csr_instret_hw_wr_value_a2[28]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[29] FETCH_Instr_csr_instret_hw_wr_value_a2[29]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[30] FETCH_Instr_csr_instret_hw_wr_value_a2[30]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[31] FETCH_Instr_csr_instret_hw_wr_value_a2[31]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_a2
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[0]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[1]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[2]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[3]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[4]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[5]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[6]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[7]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[8]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[9]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[10]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[11]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[12]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[13]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[14]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[15]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[16]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[17]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[18]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[19]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[20]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[21]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[22]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[23]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[24]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[25]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[26]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[27]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[28]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[29]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[30]
1 1
.names FETCH_Instr_commit_a2 FETCH_Instr_csr_instreth_hw_wr_en_mask_a2[31]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[0]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[1]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[2]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[3]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[4]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[5]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[6]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[7]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[8]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[9]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[10]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[11]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[12]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[13]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[14]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[15]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[16]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[17]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[18]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[19]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[20]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[21]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[22]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[23]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[24]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[25]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[26]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[27]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[28]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[29]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[30]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a2[31]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[32] FETCH_Instr_csr_instreth_hw_wr_value_a2[0]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[33] FETCH_Instr_csr_instreth_hw_wr_value_a2[1]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[34] FETCH_Instr_csr_instreth_hw_wr_value_a2[2]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[35] FETCH_Instr_csr_instreth_hw_wr_value_a2[3]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[36] FETCH_Instr_csr_instreth_hw_wr_value_a2[4]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[37] FETCH_Instr_csr_instreth_hw_wr_value_a2[5]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[38] FETCH_Instr_csr_instreth_hw_wr_value_a2[6]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[39] FETCH_Instr_csr_instreth_hw_wr_value_a2[7]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[40] FETCH_Instr_csr_instreth_hw_wr_value_a2[8]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[41] FETCH_Instr_csr_instreth_hw_wr_value_a2[9]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[42] FETCH_Instr_csr_instreth_hw_wr_value_a2[10]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[43] FETCH_Instr_csr_instreth_hw_wr_value_a2[11]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[44] FETCH_Instr_csr_instreth_hw_wr_value_a2[12]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[45] FETCH_Instr_csr_instreth_hw_wr_value_a2[13]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[46] FETCH_Instr_csr_instreth_hw_wr_value_a2[14]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[47] FETCH_Instr_csr_instreth_hw_wr_value_a2[15]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[48] FETCH_Instr_csr_instreth_hw_wr_value_a2[16]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[49] FETCH_Instr_csr_instreth_hw_wr_value_a2[17]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[50] FETCH_Instr_csr_instreth_hw_wr_value_a2[18]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[51] FETCH_Instr_csr_instreth_hw_wr_value_a2[19]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[53] FETCH_Instr_csr_instreth_hw_wr_value_a2[21]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[55] FETCH_Instr_csr_instreth_hw_wr_value_a2[23]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[57] FETCH_Instr_csr_instreth_hw_wr_value_a2[25]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[59] FETCH_Instr_csr_instreth_hw_wr_value_a2[27]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[61] FETCH_Instr_csr_instreth_hw_wr_value_a2[29]
1 1
.names FETCH_Instr_full_csr_instret_hw_wr_value_a2[63] FETCH_Instr_csr_instreth_hw_wr_value_a2[31]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[0]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[1]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[2]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[3]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[4]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[5]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[6]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[7]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[8]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[9]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[10]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[11]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[12]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[13]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[14]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[15]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[16]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[17]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[18]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[19]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[20]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[21]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[22]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[23]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[24]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[25]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[26]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[27]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[28]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[29]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[30]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a2[31]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[0]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[1]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[2]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[3]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[4]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[5]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[6]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[7]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[8]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[9]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[10]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[11]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[12]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[13]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[14]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[15]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[16]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[17]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[18]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[19]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[20]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[21]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[22]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[23]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[24]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[25]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[26]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[27]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[28]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[29]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[30]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a2[31]
1 1
.names $false FETCH_Instr_div_mul_a1
1 1
.names $false FETCH_Instr_div_mul_a2
1 1
.names failed FETCH_Instr_failed_a3
1 1
.names FETCH_Instr_csr_cycle_hw_wr_value_a2[0] FETCH_Instr_full_csr_cycle_hw_wr_value_a2[0]
1 1
.names FETCH_Instr_csr_instret_hw_wr_value_a2[0] FETCH_Instr_full_csr_instret_hw_wr_value_a2[0]
1 1
.names FETCH_Instr_csr_instret_hw_wr_value_a2[1] FETCH_Instr_full_csr_instret_hw_wr_value_a2[1]
1 1
.names FETCH_Instr_csr_instret_hw_wr_value_a2[2] FETCH_Instr_full_csr_instret_hw_wr_value_a2[2]
1 1
.names FETCH_Instr_csr_instreth_hw_wr_value_a2[20] FETCH_Instr_full_csr_instret_hw_wr_value_a2[52]
1 1
.names FETCH_Instr_csr_instreth_hw_wr_value_a2[22] FETCH_Instr_full_csr_instret_hw_wr_value_a2[54]
1 1
.names FETCH_Instr_csr_instreth_hw_wr_value_a2[24] FETCH_Instr_full_csr_instret_hw_wr_value_a2[56]
1 1
.names FETCH_Instr_csr_instreth_hw_wr_value_a2[26] FETCH_Instr_full_csr_instret_hw_wr_value_a2[58]
1 1
.names FETCH_Instr_csr_instreth_hw_wr_value_a2[28] FETCH_Instr_full_csr_instret_hw_wr_value_a2[60]
1 1
.names FETCH_Instr_csr_instreth_hw_wr_value_a2[30] FETCH_Instr_full_csr_instret_hw_wr_value_a2[62]
1 1
.names $false FETCH_Instr_illegal_a1
1 1
.names $false FETCH_Instr_indirect_jump_a1
1 1
.names $false FETCH_Instr_indirect_jump_a2
1 1
.names FETCH_Instr_addi_rslt_a2[0] FETCH_Instr_indirect_jump_full_target_a2[0]
1 1
.names FETCH_Instr_misaligned_indirect_jump_target_a2 FETCH_Instr_indirect_jump_full_target_a2[1]
1 1
.names FETCH_Instr_addi_rslt_a2[2] FETCH_Instr_indirect_jump_full_target_a2[2]
1 1
.names FETCH_Instr_addi_rslt_a2[3] FETCH_Instr_indirect_jump_full_target_a2[3]
1 1
.names FETCH_Instr_addi_rslt_a2[4] FETCH_Instr_indirect_jump_full_target_a2[4]
1 1
.names FETCH_Instr_addi_rslt_a2[5] FETCH_Instr_indirect_jump_full_target_a2[5]
1 1
.names FETCH_Instr_addi_rslt_a2[6] FETCH_Instr_indirect_jump_full_target_a2[6]
1 1
.names FETCH_Instr_addi_rslt_a2[7] FETCH_Instr_indirect_jump_full_target_a2[7]
1 1
.names FETCH_Instr_addi_rslt_a2[8] FETCH_Instr_indirect_jump_full_target_a2[8]
1 1
.names FETCH_Instr_addi_rslt_a2[9] FETCH_Instr_indirect_jump_full_target_a2[9]
1 1
.names FETCH_Instr_addi_rslt_a2[10] FETCH_Instr_indirect_jump_full_target_a2[10]
1 1
.names FETCH_Instr_addi_rslt_a2[11] FETCH_Instr_indirect_jump_full_target_a2[11]
1 1
.names FETCH_Instr_addi_rslt_a2[12] FETCH_Instr_indirect_jump_full_target_a2[12]
1 1
.names FETCH_Instr_addi_rslt_a2[13] FETCH_Instr_indirect_jump_full_target_a2[13]
1 1
.names FETCH_Instr_addi_rslt_a2[14] FETCH_Instr_indirect_jump_full_target_a2[14]
1 1
.names FETCH_Instr_addi_rslt_a2[15] FETCH_Instr_indirect_jump_full_target_a2[15]
1 1
.names FETCH_Instr_addi_rslt_a2[16] FETCH_Instr_indirect_jump_full_target_a2[16]
1 1
.names FETCH_Instr_addi_rslt_a2[17] FETCH_Instr_indirect_jump_full_target_a2[17]
1 1
.names FETCH_Instr_addi_rslt_a2[18] FETCH_Instr_indirect_jump_full_target_a2[18]
1 1
.names FETCH_Instr_addi_rslt_a2[19] FETCH_Instr_indirect_jump_full_target_a2[19]
1 1
.names FETCH_Instr_addi_rslt_a2[20] FETCH_Instr_indirect_jump_full_target_a2[20]
1 1
.names FETCH_Instr_addi_rslt_a2[21] FETCH_Instr_indirect_jump_full_target_a2[21]
1 1
.names FETCH_Instr_addi_rslt_a2[22] FETCH_Instr_indirect_jump_full_target_a2[22]
1 1
.names FETCH_Instr_addi_rslt_a2[23] FETCH_Instr_indirect_jump_full_target_a2[23]
1 1
.names FETCH_Instr_addi_rslt_a2[24] FETCH_Instr_indirect_jump_full_target_a2[24]
1 1
.names FETCH_Instr_addi_rslt_a2[25] FETCH_Instr_indirect_jump_full_target_a2[25]
1 1
.names FETCH_Instr_addi_rslt_a2[26] FETCH_Instr_indirect_jump_full_target_a2[26]
1 1
.names FETCH_Instr_addi_rslt_a2[27] FETCH_Instr_indirect_jump_full_target_a2[27]
1 1
.names FETCH_Instr_addi_rslt_a2[28] FETCH_Instr_indirect_jump_full_target_a2[28]
1 1
.names FETCH_Instr_addi_rslt_a2[29] FETCH_Instr_indirect_jump_full_target_a2[29]
1 1
.names FETCH_Instr_addi_rslt_a2[30] FETCH_Instr_indirect_jump_full_target_a2[30]
1 1
.names FETCH_Instr_addi_rslt_a2[31] FETCH_Instr_indirect_jump_full_target_a2[31]
1 1
.names FETCH_Instr_addi_rslt_a2[2] FETCH_Instr_indirect_jump_target_a2[2]
1 1
.names FETCH_Instr_addi_rslt_a2[3] FETCH_Instr_indirect_jump_target_a2[3]
1 1
.names FETCH_Instr_addi_rslt_a2[4] FETCH_Instr_indirect_jump_target_a2[4]
1 1
.names FETCH_Instr_addi_rslt_a2[5] FETCH_Instr_indirect_jump_target_a2[5]
1 1
.names FETCH_Instr_addi_rslt_a2[6] FETCH_Instr_indirect_jump_target_a2[6]
1 1
.names FETCH_Instr_addi_rslt_a2[7] FETCH_Instr_indirect_jump_target_a2[7]
1 1
.names FETCH_Instr_addi_rslt_a2[8] FETCH_Instr_indirect_jump_target_a2[8]
1 1
.names FETCH_Instr_addi_rslt_a2[9] FETCH_Instr_indirect_jump_target_a2[9]
1 1
.names FETCH_Instr_addi_rslt_a2[10] FETCH_Instr_indirect_jump_target_a2[10]
1 1
.names FETCH_Instr_addi_rslt_a2[11] FETCH_Instr_indirect_jump_target_a2[11]
1 1
.names FETCH_Instr_addi_rslt_a2[12] FETCH_Instr_indirect_jump_target_a2[12]
1 1
.names FETCH_Instr_addi_rslt_a2[13] FETCH_Instr_indirect_jump_target_a2[13]
1 1
.names FETCH_Instr_addi_rslt_a2[14] FETCH_Instr_indirect_jump_target_a2[14]
1 1
.names FETCH_Instr_addi_rslt_a2[15] FETCH_Instr_indirect_jump_target_a2[15]
1 1
.names FETCH_Instr_addi_rslt_a2[16] FETCH_Instr_indirect_jump_target_a2[16]
1 1
.names FETCH_Instr_addi_rslt_a2[17] FETCH_Instr_indirect_jump_target_a2[17]
1 1
.names FETCH_Instr_addi_rslt_a2[18] FETCH_Instr_indirect_jump_target_a2[18]
1 1
.names FETCH_Instr_addi_rslt_a2[19] FETCH_Instr_indirect_jump_target_a2[19]
1 1
.names FETCH_Instr_addi_rslt_a2[20] FETCH_Instr_indirect_jump_target_a2[20]
1 1
.names FETCH_Instr_addi_rslt_a2[21] FETCH_Instr_indirect_jump_target_a2[21]
1 1
.names FETCH_Instr_addi_rslt_a2[22] FETCH_Instr_indirect_jump_target_a2[22]
1 1
.names FETCH_Instr_addi_rslt_a2[23] FETCH_Instr_indirect_jump_target_a2[23]
1 1
.names FETCH_Instr_addi_rslt_a2[24] FETCH_Instr_indirect_jump_target_a2[24]
1 1
.names FETCH_Instr_addi_rslt_a2[25] FETCH_Instr_indirect_jump_target_a2[25]
1 1
.names FETCH_Instr_addi_rslt_a2[26] FETCH_Instr_indirect_jump_target_a2[26]
1 1
.names FETCH_Instr_addi_rslt_a2[27] FETCH_Instr_indirect_jump_target_a2[27]
1 1
.names FETCH_Instr_addi_rslt_a2[28] FETCH_Instr_indirect_jump_target_a2[28]
1 1
.names FETCH_Instr_addi_rslt_a2[29] FETCH_Instr_indirect_jump_target_a2[29]
1 1
.names FETCH_Instr_addi_rslt_a2[30] FETCH_Instr_indirect_jump_target_a2[30]
1 1
.names FETCH_Instr_addi_rslt_a2[31] FETCH_Instr_indirect_jump_target_a2[31]
1 1
.names $false FETCH_Instr_is_auipc_instr_a1
1 1
.names $false FETCH_Instr_is_auipc_instr_a2
1 1
.names $false FETCH_Instr_is_csr_cycle_a1
1 1
.names $false FETCH_Instr_is_csr_cycleh_a1
1 1
.names $false FETCH_Instr_is_csr_instret_a1
1 1
.names $false FETCH_Instr_is_csr_instreth_a1
1 1
.names $false FETCH_Instr_is_csr_time_a1
1 1
.names $false FETCH_Instr_is_csr_timeh_a1
1 1
.names $false FETCH_Instr_is_j_type_a1
1 1
.names $false FETCH_Instr_is_j_type_a2
1 1
.names $false FETCH_Instr_is_jal_instr_a1
1 1
.names $false FETCH_Instr_is_jal_instr_a2
1 1
.names $false FETCH_Instr_is_jalr_instr_a1
1 1
.names $false FETCH_Instr_is_jalr_instr_a2
1 1
.names $false FETCH_Instr_is_lui_instr_a1
1 1
.names $false FETCH_Instr_is_lui_instr_a2
1 1
.names $false FETCH_Instr_is_r2_type_a1
1 1
.names $false FETCH_Instr_is_sra_instr_a1
1 1
.names $false FETCH_Instr_is_srai_instr_a1
1 1
.names $false FETCH_Instr_is_sub_instr_a1
1 1
.names $false FETCH_Instr_jal_rslt_a2[0]
1 1
.names $false FETCH_Instr_jal_rslt_a2[1]
1 1
.names $false FETCH_Instr_jalr_rslt_a2[0]
1 1
.names $false FETCH_Instr_jalr_rslt_a2[1]
1 1
.names FETCH_Instr_jal_rslt_a2[2] FETCH_Instr_jalr_rslt_a2[2]
1 1
.names FETCH_Instr_jal_rslt_a2[3] FETCH_Instr_jalr_rslt_a2[3]
1 1
.names FETCH_Instr_jal_rslt_a2[4] FETCH_Instr_jalr_rslt_a2[4]
1 1
.names FETCH_Instr_jal_rslt_a2[5] FETCH_Instr_jalr_rslt_a2[5]
1 1
.names FETCH_Instr_jal_rslt_a2[6] FETCH_Instr_jalr_rslt_a2[6]
1 1
.names FETCH_Instr_jal_rslt_a2[7] FETCH_Instr_jalr_rslt_a2[7]
1 1
.names FETCH_Instr_jal_rslt_a2[8] FETCH_Instr_jalr_rslt_a2[8]
1 1
.names FETCH_Instr_jal_rslt_a2[9] FETCH_Instr_jalr_rslt_a2[9]
1 1
.names FETCH_Instr_jal_rslt_a2[10] FETCH_Instr_jalr_rslt_a2[10]
1 1
.names FETCH_Instr_jal_rslt_a2[11] FETCH_Instr_jalr_rslt_a2[11]
1 1
.names FETCH_Instr_jal_rslt_a2[12] FETCH_Instr_jalr_rslt_a2[12]
1 1
.names FETCH_Instr_jal_rslt_a2[13] FETCH_Instr_jalr_rslt_a2[13]
1 1
.names FETCH_Instr_jal_rslt_a2[14] FETCH_Instr_jalr_rslt_a2[14]
1 1
.names FETCH_Instr_jal_rslt_a2[15] FETCH_Instr_jalr_rslt_a2[15]
1 1
.names FETCH_Instr_jal_rslt_a2[16] FETCH_Instr_jalr_rslt_a2[16]
1 1
.names FETCH_Instr_jal_rslt_a2[17] FETCH_Instr_jalr_rslt_a2[17]
1 1
.names FETCH_Instr_jal_rslt_a2[18] FETCH_Instr_jalr_rslt_a2[18]
1 1
.names FETCH_Instr_jal_rslt_a2[19] FETCH_Instr_jalr_rslt_a2[19]
1 1
.names FETCH_Instr_jal_rslt_a2[20] FETCH_Instr_jalr_rslt_a2[20]
1 1
.names FETCH_Instr_jal_rslt_a2[21] FETCH_Instr_jalr_rslt_a2[21]
1 1
.names FETCH_Instr_jal_rslt_a2[22] FETCH_Instr_jalr_rslt_a2[22]
1 1
.names FETCH_Instr_jal_rslt_a2[23] FETCH_Instr_jalr_rslt_a2[23]
1 1
.names FETCH_Instr_jal_rslt_a2[24] FETCH_Instr_jalr_rslt_a2[24]
1 1
.names FETCH_Instr_jal_rslt_a2[25] FETCH_Instr_jalr_rslt_a2[25]
1 1
.names FETCH_Instr_jal_rslt_a2[26] FETCH_Instr_jalr_rslt_a2[26]
1 1
.names FETCH_Instr_jal_rslt_a2[27] FETCH_Instr_jalr_rslt_a2[27]
1 1
.names FETCH_Instr_jal_rslt_a2[28] FETCH_Instr_jalr_rslt_a2[28]
1 1
.names FETCH_Instr_jal_rslt_a2[29] FETCH_Instr_jalr_rslt_a2[29]
1 1
.names FETCH_Instr_jal_rslt_a2[30] FETCH_Instr_jalr_rslt_a2[30]
1 1
.names FETCH_Instr_jal_rslt_a2[31] FETCH_Instr_jalr_rslt_a2[31]
1 1
.names $false FETCH_Instr_jump_a1
1 1
.names $false FETCH_Instr_jump_a2
1 1
.names $false FETCH_Instr_lb_rslt_a2[0]
1 1
.names $false FETCH_Instr_lb_rslt_a2[1]
1 1
.names $false FETCH_Instr_lb_rslt_a2[2]
1 1
.names $false FETCH_Instr_lb_rslt_a2[3]
1 1
.names $false FETCH_Instr_lb_rslt_a2[4]
1 1
.names $false FETCH_Instr_lb_rslt_a2[5]
1 1
.names $false FETCH_Instr_lb_rslt_a2[6]
1 1
.names $false FETCH_Instr_lb_rslt_a2[7]
1 1
.names $false FETCH_Instr_lb_rslt_a2[8]
1 1
.names $false FETCH_Instr_lb_rslt_a2[9]
1 1
.names $false FETCH_Instr_lb_rslt_a2[10]
1 1
.names $false FETCH_Instr_lb_rslt_a2[11]
1 1
.names $false FETCH_Instr_lb_rslt_a2[12]
1 1
.names $false FETCH_Instr_lb_rslt_a2[13]
1 1
.names $false FETCH_Instr_lb_rslt_a2[14]
1 1
.names $false FETCH_Instr_lb_rslt_a2[15]
1 1
.names $false FETCH_Instr_lb_rslt_a2[16]
1 1
.names $false FETCH_Instr_lb_rslt_a2[17]
1 1
.names $false FETCH_Instr_lb_rslt_a2[18]
1 1
.names $false FETCH_Instr_lb_rslt_a2[19]
1 1
.names $false FETCH_Instr_lb_rslt_a2[20]
1 1
.names $false FETCH_Instr_lb_rslt_a2[21]
1 1
.names $false FETCH_Instr_lb_rslt_a2[22]
1 1
.names $false FETCH_Instr_lb_rslt_a2[23]
1 1
.names $false FETCH_Instr_lb_rslt_a2[24]
1 1
.names $false FETCH_Instr_lb_rslt_a2[25]
1 1
.names $false FETCH_Instr_lb_rslt_a2[26]
1 1
.names $false FETCH_Instr_lb_rslt_a2[27]
1 1
.names $false FETCH_Instr_lb_rslt_a2[28]
1 1
.names $false FETCH_Instr_lb_rslt_a2[29]
1 1
.names $false FETCH_Instr_lb_rslt_a2[30]
1 1
.names $false FETCH_Instr_lb_rslt_a2[31]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[0]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[1]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[2]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[3]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[4]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[5]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[6]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[7]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[8]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[9]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[10]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[11]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[12]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[13]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[14]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[15]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[16]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[17]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[18]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[19]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[20]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[21]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[22]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[23]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[24]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[25]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[26]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[27]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[28]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[29]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[30]
1 1
.names $false FETCH_Instr_lbu_rslt_a2[31]
1 1
.names $false FETCH_Instr_lh_rslt_a2[0]
1 1
.names $false FETCH_Instr_lh_rslt_a2[1]
1 1
.names $false FETCH_Instr_lh_rslt_a2[2]
1 1
.names $false FETCH_Instr_lh_rslt_a2[3]
1 1
.names $false FETCH_Instr_lh_rslt_a2[4]
1 1
.names $false FETCH_Instr_lh_rslt_a2[5]
1 1
.names $false FETCH_Instr_lh_rslt_a2[6]
1 1
.names $false FETCH_Instr_lh_rslt_a2[7]
1 1
.names $false FETCH_Instr_lh_rslt_a2[8]
1 1
.names $false FETCH_Instr_lh_rslt_a2[9]
1 1
.names $false FETCH_Instr_lh_rslt_a2[10]
1 1
.names $false FETCH_Instr_lh_rslt_a2[11]
1 1
.names $false FETCH_Instr_lh_rslt_a2[12]
1 1
.names $false FETCH_Instr_lh_rslt_a2[13]
1 1
.names $false FETCH_Instr_lh_rslt_a2[14]
1 1
.names $false FETCH_Instr_lh_rslt_a2[15]
1 1
.names $false FETCH_Instr_lh_rslt_a2[16]
1 1
.names $false FETCH_Instr_lh_rslt_a2[17]
1 1
.names $false FETCH_Instr_lh_rslt_a2[18]
1 1
.names $false FETCH_Instr_lh_rslt_a2[19]
1 1
.names $false FETCH_Instr_lh_rslt_a2[20]
1 1
.names $false FETCH_Instr_lh_rslt_a2[21]
1 1
.names $false FETCH_Instr_lh_rslt_a2[22]
1 1
.names $false FETCH_Instr_lh_rslt_a2[23]
1 1
.names $false FETCH_Instr_lh_rslt_a2[24]
1 1
.names $false FETCH_Instr_lh_rslt_a2[25]
1 1
.names $false FETCH_Instr_lh_rslt_a2[26]
1 1
.names $false FETCH_Instr_lh_rslt_a2[27]
1 1
.names $false FETCH_Instr_lh_rslt_a2[28]
1 1
.names $false FETCH_Instr_lh_rslt_a2[29]
1 1
.names $false FETCH_Instr_lh_rslt_a2[30]
1 1
.names $false FETCH_Instr_lh_rslt_a2[31]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[0]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[1]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[2]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[3]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[4]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[5]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[6]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[7]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[8]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[9]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[10]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[11]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[12]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[13]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[14]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[15]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[16]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[17]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[18]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[19]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[20]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[21]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[22]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[23]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[24]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[25]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[26]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[27]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[28]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[29]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[30]
1 1
.names $false FETCH_Instr_lhu_rslt_a2[31]
1 1
.names $false FETCH_Instr_lui_rslt_a2[0]
1 1
.names $false FETCH_Instr_lui_rslt_a2[1]
1 1
.names $false FETCH_Instr_lui_rslt_a2[2]
1 1
.names $false FETCH_Instr_lui_rslt_a2[3]
1 1
.names $false FETCH_Instr_lui_rslt_a2[4]
1 1
.names $false FETCH_Instr_lui_rslt_a2[5]
1 1
.names $false FETCH_Instr_lui_rslt_a2[6]
1 1
.names $false FETCH_Instr_lui_rslt_a2[7]
1 1
.names $false FETCH_Instr_lui_rslt_a2[8]
1 1
.names $false FETCH_Instr_lui_rslt_a2[9]
1 1
.names $false FETCH_Instr_lui_rslt_a2[10]
1 1
.names $false FETCH_Instr_lui_rslt_a2[11]
1 1
.names FETCH_Instr_raw_funct3_a2 FETCH_Instr_lui_rslt_a2[14]
1 1
.names FETCH_Instr_raw_rs1_a2[0] FETCH_Instr_lui_rslt_a2[15]
1 1
.names FETCH_Instr_raw_rs1_a2[2] FETCH_Instr_lui_rslt_a2[16]
1 1
.names FETCH_Instr_raw_rs1_a2[2] FETCH_Instr_lui_rslt_a2[17]
1 1
.names $false FETCH_Instr_lui_rslt_a2[18]
1 1
.names $false FETCH_Instr_lui_rslt_a2[19]
1 1
.names FETCH_Instr_raw_i_imm_a2[0] FETCH_Instr_lui_rslt_a2[20]
1 1
.names FETCH_Instr_misaligned_jump_target_a2 FETCH_Instr_lui_rslt_a2[21]
1 1
.names FETCH_Instr_raw_i_imm_a2[2] FETCH_Instr_lui_rslt_a2[22]
1 1
.names FETCH_Instr_raw_i_imm_a2[3] FETCH_Instr_lui_rslt_a2[23]
1 1
.names FETCH_Instr_raw_i_imm_a2[4] FETCH_Instr_lui_rslt_a2[24]
1 1
.names FETCH_Instr_raw_i_imm_a2[5] FETCH_Instr_lui_rslt_a2[25]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_lui_rslt_a2[26]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_lui_rslt_a2[27]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_lui_rslt_a2[28]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_lui_rslt_a2[29]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_lui_rslt_a2[30]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_lui_rslt_a2[31]
1 1
.names $false FETCH_Instr_lw_rslt_a2[0]
1 1
.names $false FETCH_Instr_lw_rslt_a2[1]
1 1
.names $false FETCH_Instr_lw_rslt_a2[2]
1 1
.names $false FETCH_Instr_lw_rslt_a2[3]
1 1
.names $false FETCH_Instr_lw_rslt_a2[4]
1 1
.names $false FETCH_Instr_lw_rslt_a2[5]
1 1
.names $false FETCH_Instr_lw_rslt_a2[6]
1 1
.names $false FETCH_Instr_lw_rslt_a2[7]
1 1
.names $false FETCH_Instr_lw_rslt_a2[8]
1 1
.names $false FETCH_Instr_lw_rslt_a2[9]
1 1
.names $false FETCH_Instr_lw_rslt_a2[10]
1 1
.names $false FETCH_Instr_lw_rslt_a2[11]
1 1
.names $false FETCH_Instr_lw_rslt_a2[12]
1 1
.names $false FETCH_Instr_lw_rslt_a2[13]
1 1
.names $false FETCH_Instr_lw_rslt_a2[14]
1 1
.names $false FETCH_Instr_lw_rslt_a2[15]
1 1
.names $false FETCH_Instr_lw_rslt_a2[16]
1 1
.names $false FETCH_Instr_lw_rslt_a2[17]
1 1
.names $false FETCH_Instr_lw_rslt_a2[18]
1 1
.names $false FETCH_Instr_lw_rslt_a2[19]
1 1
.names $false FETCH_Instr_lw_rslt_a2[20]
1 1
.names $false FETCH_Instr_lw_rslt_a2[21]
1 1
.names $false FETCH_Instr_lw_rslt_a2[22]
1 1
.names $false FETCH_Instr_lw_rslt_a2[23]
1 1
.names $false FETCH_Instr_lw_rslt_a2[24]
1 1
.names $false FETCH_Instr_lw_rslt_a2[25]
1 1
.names $false FETCH_Instr_lw_rslt_a2[26]
1 1
.names $false FETCH_Instr_lw_rslt_a2[27]
1 1
.names $false FETCH_Instr_lw_rslt_a2[28]
1 1
.names $false FETCH_Instr_lw_rslt_a2[29]
1 1
.names $false FETCH_Instr_lw_rslt_a2[30]
1 1
.names $false FETCH_Instr_lw_rslt_a2[31]
1 1
.names $false FETCH_Instr_multype_instr_a1
1 1
.names $true FETCH_Instr_next_good_path_mask_a0[0]
1 1
.names FETCH_Instr_non_aborting_isa_trap_a2 FETCH_Instr_non_aborting_trap_a2
1 1
.names $false FETCH_Instr_non_pipelined_a2
1 1
.names $false FETCH_Instr_non_pipelined_a3
1 1
.names passed FETCH_Instr_passed_a3
1 1
.names FETCH_Instr_BranchState_a3 FETCH_Instr_pred_taken_a1
1 1
.names $true FETCH_Instr_raw_a0[0]
1 1
.names $true FETCH_Instr_raw_a0[1]
1 1
.names $false FETCH_Instr_raw_a0[2]
1 1
.names $false FETCH_Instr_raw_a0[3]
1 1
.names $undef FETCH_Instr_raw_a0[4]
1 1
.names $undef FETCH_Instr_raw_a0[5]
1 1
.names $undef FETCH_Instr_raw_a0[6]
1 1
.names $undef FETCH_Instr_raw_a0[7]
1 1
.names $undef FETCH_Instr_raw_a0[8]
1 1
.names $undef FETCH_Instr_raw_a0[9]
1 1
.names $false FETCH_Instr_raw_a0[10]
1 1
.names $undef FETCH_Instr_raw_a0[11]
1 1
.names $undef FETCH_Instr_raw_a0[12]
1 1
.names $undef FETCH_Instr_raw_a0[13]
1 1
.names $undef FETCH_Instr_raw_a0[14]
1 1
.names FETCH_Instr_raw_a0[17] FETCH_Instr_raw_a0[16]
1 1
.names $false FETCH_Instr_raw_a0[18]
1 1
.names $false FETCH_Instr_raw_a0[19]
1 1
.names $undef FETCH_Instr_raw_a0[25]
1 1
.names $undef FETCH_Instr_raw_a0[26]
1 1
.names $undef FETCH_Instr_raw_a0[27]
1 1
.names $undef FETCH_Instr_raw_a0[28]
1 1
.names $undef FETCH_Instr_raw_a0[29]
1 1
.names $undef FETCH_Instr_raw_a0[30]
1 1
.names $undef FETCH_Instr_raw_a0[31]
1 1
.names $true FETCH_Instr_raw_a1[0]
1 1
.names $true FETCH_Instr_raw_a1[1]
1 1
.names $false FETCH_Instr_raw_a1[2]
1 1
.names $false FETCH_Instr_raw_a1[3]
1 1
.names FETCH_Instr_raw_a1[11] FETCH_Instr_raw_a1[6]
1 1
.names FETCH_Instr_misaligned_pc_a1 FETCH_Instr_raw_a1[8]
1 1
.names $false FETCH_Instr_raw_a1[10]
1 1
.names FETCH_Instr_raw_a1[17] FETCH_Instr_raw_a1[16]
1 1
.names $false FETCH_Instr_raw_a1[18]
1 1
.names $false FETCH_Instr_raw_a1[19]
1 1
.names FETCH_Instr_misaligned_jump_target_a1 FETCH_Instr_raw_a1[21]
1 1
.names FETCH_Instr_raw_rl_a1 FETCH_Instr_raw_a1[25]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_a1[26]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_a1[27]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_a1[28]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_a1[29]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_a1[30]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_a1[31]
1 1
.names $false FETCH_Instr_raw_b_imm_a1[0]
1 1
.names FETCH_Instr_misaligned_pc_a1 FETCH_Instr_raw_b_imm_a1[1]
1 1
.names FETCH_Instr_raw_a1[9] FETCH_Instr_raw_b_imm_a1[2]
1 1
.names $false FETCH_Instr_raw_b_imm_a1[3]
1 1
.names FETCH_Instr_raw_a1[11] FETCH_Instr_raw_b_imm_a1[4]
1 1
.names FETCH_Instr_raw_rl_a1 FETCH_Instr_raw_b_imm_a1[5]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[6]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[7]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[8]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[9]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[10]
1 1
.names FETCH_Instr_raw_a1[7] FETCH_Instr_raw_b_imm_a1[11]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[12]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[13]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[14]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[15]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[16]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[17]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[18]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[19]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[20]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[21]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[22]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[23]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[24]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[25]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[26]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[27]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[28]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[29]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[30]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_b_imm_a1[31]
1 1
.names FETCH_Instr_raw_a1[12] FETCH_Instr_raw_funct3_a1[0]
1 1
.names FETCH_Instr_raw_a1[13] FETCH_Instr_raw_funct3_a1[1]
1 1
.names FETCH_Instr_raw_a1[14] FETCH_Instr_raw_funct3_a1[2]
1 1
.names FETCH_Instr_raw_rl_a1 FETCH_Instr_raw_funct7_a1[0]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_funct7_a1[1]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_funct7_a1[2]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_funct7_a1[3]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_funct7_a1[4]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_funct7_a1[5]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_funct7_a1[6]
1 1
.names FETCH_Instr_raw_a1[20] FETCH_Instr_raw_i_imm_a1[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a1 FETCH_Instr_raw_i_imm_a1[1]
1 1
.names FETCH_Instr_raw_a1[22] FETCH_Instr_raw_i_imm_a1[2]
1 1
.names FETCH_Instr_raw_a1[23] FETCH_Instr_raw_i_imm_a1[3]
1 1
.names FETCH_Instr_raw_a1[24] FETCH_Instr_raw_i_imm_a1[4]
1 1
.names FETCH_Instr_raw_rl_a1 FETCH_Instr_raw_i_imm_a1[5]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[6]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[7]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[8]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[9]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[10]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[11]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[12]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[13]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[14]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[15]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[16]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[17]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[18]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[19]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[20]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[21]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[22]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[23]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[24]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[25]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[26]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[27]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[28]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[29]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[30]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_i_imm_a1[31]
1 1
.names FETCH_Instr_misaligned_jump_target_a2 FETCH_Instr_raw_i_imm_a2[1]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[6]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[7]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[8]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[9]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[10]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[11]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[12]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[13]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[14]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[15]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[16]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[17]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[18]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[19]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[20]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[21]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[22]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[23]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[24]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[25]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[26]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[27]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[28]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[29]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[30]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_i_imm_a2[31]
1 1
.names $false FETCH_Instr_raw_j_imm_a1[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a1 FETCH_Instr_raw_j_imm_a1[1]
1 1
.names FETCH_Instr_raw_a1[22] FETCH_Instr_raw_j_imm_a1[2]
1 1
.names FETCH_Instr_raw_a1[23] FETCH_Instr_raw_j_imm_a1[3]
1 1
.names FETCH_Instr_raw_a1[24] FETCH_Instr_raw_j_imm_a1[4]
1 1
.names FETCH_Instr_raw_rl_a1 FETCH_Instr_raw_j_imm_a1[5]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[6]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[7]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[8]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[9]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[10]
1 1
.names FETCH_Instr_raw_a1[20] FETCH_Instr_raw_j_imm_a1[11]
1 1
.names FETCH_Instr_raw_a1[12] FETCH_Instr_raw_j_imm_a1[12]
1 1
.names FETCH_Instr_raw_a1[13] FETCH_Instr_raw_j_imm_a1[13]
1 1
.names FETCH_Instr_raw_a1[14] FETCH_Instr_raw_j_imm_a1[14]
1 1
.names FETCH_Instr_raw_a1[15] FETCH_Instr_raw_j_imm_a1[15]
1 1
.names FETCH_Instr_raw_a1[17] FETCH_Instr_raw_j_imm_a1[16]
1 1
.names FETCH_Instr_raw_a1[17] FETCH_Instr_raw_j_imm_a1[17]
1 1
.names $false FETCH_Instr_raw_j_imm_a1[18]
1 1
.names $false FETCH_Instr_raw_j_imm_a1[19]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[20]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[21]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[22]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[23]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[24]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[25]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[26]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[27]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[28]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[29]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[30]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_j_imm_a1[31]
1 1
.names $true FETCH_Instr_raw_op2_a1[0]
1 1
.names $true FETCH_Instr_raw_op2_a1[1]
1 1
.names $false FETCH_Instr_raw_op5_a1[0]
1 1
.names $false FETCH_Instr_raw_op5_a1[1]
1 1
.names FETCH_Instr_raw_a1[4] FETCH_Instr_raw_op5_a1[2]
1 1
.names FETCH_Instr_raw_a1[5] FETCH_Instr_raw_op5_a1[3]
1 1
.names FETCH_Instr_raw_a1[11] FETCH_Instr_raw_op5_a1[4]
1 1
.names FETCH_Instr_raw_a1[7] FETCH_Instr_raw_rd_a1[0]
1 1
.names FETCH_Instr_misaligned_pc_a1 FETCH_Instr_raw_rd_a1[1]
1 1
.names FETCH_Instr_raw_a1[9] FETCH_Instr_raw_rd_a1[2]
1 1
.names $false FETCH_Instr_raw_rd_a1[3]
1 1
.names FETCH_Instr_raw_a1[11] FETCH_Instr_raw_rd_a1[4]
1 1
.names FETCH_Instr_raw_a1[12] FETCH_Instr_raw_rm_a1[0]
1 1
.names FETCH_Instr_raw_a1[13] FETCH_Instr_raw_rm_a1[1]
1 1
.names FETCH_Instr_raw_a1[14] FETCH_Instr_raw_rm_a1[2]
1 1
.names FETCH_Instr_raw_a1[15] FETCH_Instr_raw_rs1_a1[0]
1 1
.names FETCH_Instr_raw_a1[17] FETCH_Instr_raw_rs1_a1[1]
1 1
.names FETCH_Instr_raw_a1[17] FETCH_Instr_raw_rs1_a1[2]
1 1
.names $false FETCH_Instr_raw_rs1_a1[3]
1 1
.names $false FETCH_Instr_raw_rs1_a1[4]
1 1
.names FETCH_Instr_raw_rs1_a2[2] FETCH_Instr_raw_rs1_a2[1]
1 1
.names $false FETCH_Instr_raw_rs1_a2[3]
1 1
.names $false FETCH_Instr_raw_rs1_a2[4]
1 1
.names FETCH_Instr_raw_a1[20] FETCH_Instr_raw_rs2_a1[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a1 FETCH_Instr_raw_rs2_a1[1]
1 1
.names FETCH_Instr_raw_a1[22] FETCH_Instr_raw_rs2_a1[2]
1 1
.names FETCH_Instr_raw_a1[23] FETCH_Instr_raw_rs2_a1[3]
1 1
.names FETCH_Instr_raw_a1[24] FETCH_Instr_raw_rs2_a1[4]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_rs3_a1[0]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_rs3_a1[1]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_rs3_a1[2]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_rs3_a1[3]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_rs3_a1[4]
1 1
.names FETCH_Instr_raw_a1[7] FETCH_Instr_raw_s_imm_a1[0]
1 1
.names FETCH_Instr_misaligned_pc_a1 FETCH_Instr_raw_s_imm_a1[1]
1 1
.names FETCH_Instr_raw_a1[9] FETCH_Instr_raw_s_imm_a1[2]
1 1
.names $false FETCH_Instr_raw_s_imm_a1[3]
1 1
.names FETCH_Instr_raw_a1[11] FETCH_Instr_raw_s_imm_a1[4]
1 1
.names FETCH_Instr_raw_rl_a1 FETCH_Instr_raw_s_imm_a1[5]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[6]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[7]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[8]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[9]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[10]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[11]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[12]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[13]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[14]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[15]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[16]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[17]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[18]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[19]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[20]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[21]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[22]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[23]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[24]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[25]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[26]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[27]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[28]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[29]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[30]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_s_imm_a1[31]
1 1
.names FETCH_Instr_misaligned_pc_a2 FETCH_Instr_raw_s_imm_a2[1]
1 1
.names $false FETCH_Instr_raw_s_imm_a2[3]
1 1
.names FETCH_Instr_raw_i_imm_a2[5] FETCH_Instr_raw_s_imm_a2[5]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_s_imm_a2[6]
1 1
.names FETCH_Instr_raw_a1[20] FETCH_Instr_raw_shamt_a1[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a1 FETCH_Instr_raw_shamt_a1[1]
1 1
.names FETCH_Instr_raw_a1[22] FETCH_Instr_raw_shamt_a1[2]
1 1
.names FETCH_Instr_raw_a1[23] FETCH_Instr_raw_shamt_a1[3]
1 1
.names FETCH_Instr_raw_a1[24] FETCH_Instr_raw_shamt_a1[4]
1 1
.names FETCH_Instr_raw_rl_a1 FETCH_Instr_raw_shamt_a1[5]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_shamt_a1[6]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[0]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[1]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[2]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[3]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[4]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[5]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[6]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[7]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[8]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[9]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[10]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[11]
1 1
.names FETCH_Instr_raw_a1[12] FETCH_Instr_raw_u_imm_a1[12]
1 1
.names FETCH_Instr_raw_a1[13] FETCH_Instr_raw_u_imm_a1[13]
1 1
.names FETCH_Instr_raw_a1[14] FETCH_Instr_raw_u_imm_a1[14]
1 1
.names FETCH_Instr_raw_a1[15] FETCH_Instr_raw_u_imm_a1[15]
1 1
.names FETCH_Instr_raw_a1[17] FETCH_Instr_raw_u_imm_a1[16]
1 1
.names FETCH_Instr_raw_a1[17] FETCH_Instr_raw_u_imm_a1[17]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[18]
1 1
.names $false FETCH_Instr_raw_u_imm_a1[19]
1 1
.names FETCH_Instr_raw_a1[20] FETCH_Instr_raw_u_imm_a1[20]
1 1
.names FETCH_Instr_misaligned_jump_target_a1 FETCH_Instr_raw_u_imm_a1[21]
1 1
.names FETCH_Instr_raw_a1[22] FETCH_Instr_raw_u_imm_a1[22]
1 1
.names FETCH_Instr_raw_a1[23] FETCH_Instr_raw_u_imm_a1[23]
1 1
.names FETCH_Instr_raw_a1[24] FETCH_Instr_raw_u_imm_a1[24]
1 1
.names FETCH_Instr_raw_rl_a1 FETCH_Instr_raw_u_imm_a1[25]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_u_imm_a1[26]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_u_imm_a1[27]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_u_imm_a1[28]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_u_imm_a1[29]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_u_imm_a1[30]
1 1
.names FETCH_Instr_raw_aq_a1 FETCH_Instr_raw_u_imm_a1[31]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[0]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[1]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[2]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[3]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[4]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[5]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[6]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[7]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[8]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[9]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[10]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[11]
1 1
.names FETCH_Instr_lui_rslt_a2[12] FETCH_Instr_raw_u_imm_a2[12]
1 1
.names FETCH_Instr_lui_rslt_a2[13] FETCH_Instr_raw_u_imm_a2[13]
1 1
.names FETCH_Instr_raw_funct3_a2 FETCH_Instr_raw_u_imm_a2[14]
1 1
.names FETCH_Instr_raw_rs1_a2[0] FETCH_Instr_raw_u_imm_a2[15]
1 1
.names FETCH_Instr_raw_rs1_a2[2] FETCH_Instr_raw_u_imm_a2[16]
1 1
.names FETCH_Instr_raw_rs1_a2[2] FETCH_Instr_raw_u_imm_a2[17]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[18]
1 1
.names $false FETCH_Instr_raw_u_imm_a2[19]
1 1
.names FETCH_Instr_raw_i_imm_a2[0] FETCH_Instr_raw_u_imm_a2[20]
1 1
.names FETCH_Instr_misaligned_jump_target_a2 FETCH_Instr_raw_u_imm_a2[21]
1 1
.names FETCH_Instr_raw_i_imm_a2[2] FETCH_Instr_raw_u_imm_a2[22]
1 1
.names FETCH_Instr_raw_i_imm_a2[3] FETCH_Instr_raw_u_imm_a2[23]
1 1
.names FETCH_Instr_raw_i_imm_a2[4] FETCH_Instr_raw_u_imm_a2[24]
1 1
.names FETCH_Instr_raw_i_imm_a2[5] FETCH_Instr_raw_u_imm_a2[25]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_u_imm_a2[26]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_u_imm_a2[27]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_u_imm_a2[28]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_u_imm_a2[29]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_u_imm_a2[30]
1 1
.names FETCH_Instr_raw_funct7_a2 FETCH_Instr_raw_u_imm_a2[31]
1 1
.names FETCH_Instr_replay_a1 FETCH_Instr_replay_int_a1
1 1
.names $false FETCH_Instr_replay_trap_a2
1 1
.names MEM_Data_valid_ld_a4 FETCH_Instr_second_issue_a0
1 1
.names FETCH_Instr_second_issue_ld_a1 FETCH_Instr_second_issue_a1
1 1
.names FETCH_Instr_second_issue_ld_a2 FETCH_Instr_second_issue_a2
1 1
.names MEM_Data_valid_ld_a4 FETCH_Instr_second_issue_ld_a0
1 1
.names $false FETCH_Instr_slti_rslt_a2[1]
1 1
.names $false FETCH_Instr_slti_rslt_a2[2]
1 1
.names $false FETCH_Instr_slti_rslt_a2[3]
1 1
.names $false FETCH_Instr_slti_rslt_a2[4]
1 1
.names $false FETCH_Instr_slti_rslt_a2[5]
1 1
.names $false FETCH_Instr_slti_rslt_a2[6]
1 1
.names $false FETCH_Instr_slti_rslt_a2[7]
1 1
.names $false FETCH_Instr_slti_rslt_a2[8]
1 1
.names $false FETCH_Instr_slti_rslt_a2[9]
1 1
.names $false FETCH_Instr_slti_rslt_a2[10]
1 1
.names $false FETCH_Instr_slti_rslt_a2[11]
1 1
.names $false FETCH_Instr_slti_rslt_a2[12]
1 1
.names $false FETCH_Instr_slti_rslt_a2[13]
1 1
.names $false FETCH_Instr_slti_rslt_a2[14]
1 1
.names $false FETCH_Instr_slti_rslt_a2[15]
1 1
.names $false FETCH_Instr_slti_rslt_a2[16]
1 1
.names $false FETCH_Instr_slti_rslt_a2[17]
1 1
.names $false FETCH_Instr_slti_rslt_a2[18]
1 1
.names $false FETCH_Instr_slti_rslt_a2[19]
1 1
.names $false FETCH_Instr_slti_rslt_a2[20]
1 1
.names $false FETCH_Instr_slti_rslt_a2[21]
1 1
.names $false FETCH_Instr_slti_rslt_a2[22]
1 1
.names $false FETCH_Instr_slti_rslt_a2[23]
1 1
.names $false FETCH_Instr_slti_rslt_a2[24]
1 1
.names $false FETCH_Instr_slti_rslt_a2[25]
1 1
.names $false FETCH_Instr_slti_rslt_a2[26]
1 1
.names $false FETCH_Instr_slti_rslt_a2[27]
1 1
.names $false FETCH_Instr_slti_rslt_a2[28]
1 1
.names $false FETCH_Instr_slti_rslt_a2[29]
1 1
.names $false FETCH_Instr_slti_rslt_a2[30]
1 1
.names $false FETCH_Instr_slti_rslt_a2[31]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[1]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[2]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[3]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[4]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[5]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[6]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[7]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[8]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[9]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[10]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[11]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[12]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[13]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[14]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[15]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[16]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[17]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[18]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[19]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[20]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[21]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[22]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[23]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[24]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[25]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[26]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[27]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[28]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[29]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[30]
1 1
.names $false FETCH_Instr_sltu_rslt_a2[31]
1 1
.names reset FETCH_Instr_soft_reset_n1
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] FETCH_Instr_st_reg_value_a2[0]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] FETCH_Instr_st_reg_value_a2[1]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] FETCH_Instr_st_reg_value_a2[2]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] FETCH_Instr_st_reg_value_a2[3]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] FETCH_Instr_st_reg_value_a2[4]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] FETCH_Instr_st_reg_value_a2[5]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] FETCH_Instr_st_reg_value_a2[6]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] FETCH_Instr_st_reg_value_a2[7]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[8] FETCH_Instr_st_reg_value_a2[8]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[9] FETCH_Instr_st_reg_value_a2[9]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[10] FETCH_Instr_st_reg_value_a2[10]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[11] FETCH_Instr_st_reg_value_a2[11]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[12] FETCH_Instr_st_reg_value_a2[12]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[13] FETCH_Instr_st_reg_value_a2[13]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[14] FETCH_Instr_st_reg_value_a2[14]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[15] FETCH_Instr_st_reg_value_a2[15]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[16] FETCH_Instr_st_reg_value_a2[16]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[17] FETCH_Instr_st_reg_value_a2[17]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[18] FETCH_Instr_st_reg_value_a2[18]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[19] FETCH_Instr_st_reg_value_a2[19]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[20] FETCH_Instr_st_reg_value_a2[20]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[21] FETCH_Instr_st_reg_value_a2[21]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[22] FETCH_Instr_st_reg_value_a2[22]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[23] FETCH_Instr_st_reg_value_a2[23]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[24] FETCH_Instr_st_reg_value_a2[24]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[25] FETCH_Instr_st_reg_value_a2[25]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[26] FETCH_Instr_st_reg_value_a2[26]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[27] FETCH_Instr_st_reg_value_a2[27]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[28] FETCH_Instr_st_reg_value_a2[28]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[29] FETCH_Instr_st_reg_value_a2[29]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[30] FETCH_Instr_st_reg_value_a2[30]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[31] FETCH_Instr_st_reg_value_a2[31]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[0] FETCH_Instr_st_value_a2[0]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[1] FETCH_Instr_st_value_a2[1]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[2] FETCH_Instr_st_value_a2[2]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[3] FETCH_Instr_st_value_a2[3]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[4] FETCH_Instr_st_value_a2[4]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[5] FETCH_Instr_st_value_a2[5]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[6] FETCH_Instr_st_value_a2[6]
1 1
.names L1b_FETCH_Instr_Src[2].L1_reg_value_a2[7] FETCH_Instr_st_value_a2[7]
1 1
.names $true FETCH_Instr_trap_target_a2[2]
1 1
.names $true FETCH_Instr_trap_target_a2[3]
1 1
.names $true FETCH_Instr_trap_target_a2[4]
1 1
.names $true FETCH_Instr_trap_target_a2[5]
1 1
.names $true FETCH_Instr_trap_target_a2[6]
1 1
.names $true FETCH_Instr_trap_target_a2[7]
1 1
.names $true FETCH_Instr_trap_target_a2[8]
1 1
.names $true FETCH_Instr_trap_target_a2[9]
1 1
.names $true FETCH_Instr_trap_target_a2[10]
1 1
.names $true FETCH_Instr_trap_target_a2[11]
1 1
.names $true FETCH_Instr_trap_target_a2[12]
1 1
.names $true FETCH_Instr_trap_target_a2[13]
1 1
.names $true FETCH_Instr_trap_target_a2[14]
1 1
.names $true FETCH_Instr_trap_target_a2[15]
1 1
.names $true FETCH_Instr_trap_target_a2[16]
1 1
.names $true FETCH_Instr_trap_target_a2[17]
1 1
.names $true FETCH_Instr_trap_target_a2[18]
1 1
.names $true FETCH_Instr_trap_target_a2[19]
1 1
.names $true FETCH_Instr_trap_target_a2[20]
1 1
.names $true FETCH_Instr_trap_target_a2[21]
1 1
.names $true FETCH_Instr_trap_target_a2[22]
1 1
.names $true FETCH_Instr_trap_target_a2[23]
1 1
.names $true FETCH_Instr_trap_target_a2[24]
1 1
.names $true FETCH_Instr_trap_target_a2[25]
1 1
.names $true FETCH_Instr_trap_target_a2[26]
1 1
.names $true FETCH_Instr_trap_target_a2[27]
1 1
.names $true FETCH_Instr_trap_target_a2[28]
1 1
.names $true FETCH_Instr_trap_target_a2[29]
1 1
.names $true FETCH_Instr_trap_target_a2[30]
1 1
.names $true FETCH_Instr_trap_target_a2[31]
1 1
.names $true FETCH_Instr_trap_target_a3[2]
1 1
.names $true FETCH_Instr_trap_target_a3[3]
1 1
.names $true FETCH_Instr_trap_target_a3[4]
1 1
.names $true FETCH_Instr_trap_target_a3[5]
1 1
.names $true FETCH_Instr_trap_target_a3[6]
1 1
.names $true FETCH_Instr_trap_target_a3[7]
1 1
.names $true FETCH_Instr_trap_target_a3[8]
1 1
.names $true FETCH_Instr_trap_target_a3[9]
1 1
.names $true FETCH_Instr_trap_target_a3[10]
1 1
.names $true FETCH_Instr_trap_target_a3[11]
1 1
.names $true FETCH_Instr_trap_target_a3[12]
1 1
.names $true FETCH_Instr_trap_target_a3[13]
1 1
.names $true FETCH_Instr_trap_target_a3[14]
1 1
.names $true FETCH_Instr_trap_target_a3[15]
1 1
.names $true FETCH_Instr_trap_target_a3[16]
1 1
.names $true FETCH_Instr_trap_target_a3[17]
1 1
.names $true FETCH_Instr_trap_target_a3[18]
1 1
.names $true FETCH_Instr_trap_target_a3[19]
1 1
.names $true FETCH_Instr_trap_target_a3[20]
1 1
.names $true FETCH_Instr_trap_target_a3[21]
1 1
.names $true FETCH_Instr_trap_target_a3[22]
1 1
.names $true FETCH_Instr_trap_target_a3[23]
1 1
.names $true FETCH_Instr_trap_target_a3[24]
1 1
.names $true FETCH_Instr_trap_target_a3[25]
1 1
.names $true FETCH_Instr_trap_target_a3[26]
1 1
.names $true FETCH_Instr_trap_target_a3[27]
1 1
.names $true FETCH_Instr_trap_target_a3[28]
1 1
.names $true FETCH_Instr_trap_target_a3[29]
1 1
.names $true FETCH_Instr_trap_target_a3[30]
1 1
.names $true FETCH_Instr_trap_target_a3[31]
1 1
.names FETCH_Instr_csr_cycle_hw_wr_value_a2[0] FETCH_Instr_upd_csr_cycle_a2[0]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[1] FETCH_Instr_upd_csr_cycle_a2[1]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[2] FETCH_Instr_upd_csr_cycle_a2[2]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[3] FETCH_Instr_upd_csr_cycle_a2[3]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[4] FETCH_Instr_upd_csr_cycle_a2[4]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[5] FETCH_Instr_upd_csr_cycle_a2[5]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[6] FETCH_Instr_upd_csr_cycle_a2[6]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[7] FETCH_Instr_upd_csr_cycle_a2[7]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[8] FETCH_Instr_upd_csr_cycle_a2[8]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[9] FETCH_Instr_upd_csr_cycle_a2[9]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[10] FETCH_Instr_upd_csr_cycle_a2[10]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[11] FETCH_Instr_upd_csr_cycle_a2[11]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[12] FETCH_Instr_upd_csr_cycle_a2[12]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[13] FETCH_Instr_upd_csr_cycle_a2[13]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[14] FETCH_Instr_upd_csr_cycle_a2[14]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[15] FETCH_Instr_upd_csr_cycle_a2[15]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[16] FETCH_Instr_upd_csr_cycle_a2[16]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[17] FETCH_Instr_upd_csr_cycle_a2[17]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[18] FETCH_Instr_upd_csr_cycle_a2[18]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[19] FETCH_Instr_upd_csr_cycle_a2[19]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[20] FETCH_Instr_upd_csr_cycle_a2[20]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[21] FETCH_Instr_upd_csr_cycle_a2[21]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[22] FETCH_Instr_upd_csr_cycle_a2[22]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[23] FETCH_Instr_upd_csr_cycle_a2[23]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[24] FETCH_Instr_upd_csr_cycle_a2[24]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[25] FETCH_Instr_upd_csr_cycle_a2[25]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[26] FETCH_Instr_upd_csr_cycle_a2[26]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[27] FETCH_Instr_upd_csr_cycle_a2[27]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[28] FETCH_Instr_upd_csr_cycle_a2[28]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[29] FETCH_Instr_upd_csr_cycle_a2[29]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[30] FETCH_Instr_upd_csr_cycle_a2[30]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[31] FETCH_Instr_upd_csr_cycle_a2[31]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[32] FETCH_Instr_upd_csr_cycleh_a2[0]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[33] FETCH_Instr_upd_csr_cycleh_a2[1]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[34] FETCH_Instr_upd_csr_cycleh_a2[2]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[35] FETCH_Instr_upd_csr_cycleh_a2[3]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[36] FETCH_Instr_upd_csr_cycleh_a2[4]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[37] FETCH_Instr_upd_csr_cycleh_a2[5]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[38] FETCH_Instr_upd_csr_cycleh_a2[6]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[39] FETCH_Instr_upd_csr_cycleh_a2[7]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[40] FETCH_Instr_upd_csr_cycleh_a2[8]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[41] FETCH_Instr_upd_csr_cycleh_a2[9]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[42] FETCH_Instr_upd_csr_cycleh_a2[10]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[43] FETCH_Instr_upd_csr_cycleh_a2[11]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[44] FETCH_Instr_upd_csr_cycleh_a2[12]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[45] FETCH_Instr_upd_csr_cycleh_a2[13]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[46] FETCH_Instr_upd_csr_cycleh_a2[14]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[47] FETCH_Instr_upd_csr_cycleh_a2[15]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[48] FETCH_Instr_upd_csr_cycleh_a2[16]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[49] FETCH_Instr_upd_csr_cycleh_a2[17]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[50] FETCH_Instr_upd_csr_cycleh_a2[18]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[51] FETCH_Instr_upd_csr_cycleh_a2[19]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[52] FETCH_Instr_upd_csr_cycleh_a2[20]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[53] FETCH_Instr_upd_csr_cycleh_a2[21]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[54] FETCH_Instr_upd_csr_cycleh_a2[22]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[55] FETCH_Instr_upd_csr_cycleh_a2[23]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[56] FETCH_Instr_upd_csr_cycleh_a2[24]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[57] FETCH_Instr_upd_csr_cycleh_a2[25]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[58] FETCH_Instr_upd_csr_cycleh_a2[26]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[59] FETCH_Instr_upd_csr_cycleh_a2[27]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[60] FETCH_Instr_upd_csr_cycleh_a2[28]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[61] FETCH_Instr_upd_csr_cycleh_a2[29]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[62] FETCH_Instr_upd_csr_cycleh_a2[30]
1 1
.names FETCH_Instr_full_csr_cycle_hw_wr_value_a2[63] FETCH_Instr_upd_csr_cycleh_a2[31]
1 1
.names FETCH_Instr_fetch_a1 FETCH_Instr_valid_decode_a1
1 1
.names FETCH_Instr_addr_a3[0] L1_FETCH_Instr_Bank[0].L1_addr_a3[0]
1 1
.names FETCH_Instr_addr_a3[1] L1_FETCH_Instr_Bank[0].L1_addr_a3[1]
1 1
.names FETCH_Instr_addr_a3[2] L1_FETCH_Instr_Bank[0].L1_addr_a3[2]
1 1
.names FETCH_Instr_addr_a3[3] L1_FETCH_Instr_Bank[0].L1_addr_a3[3]
1 1
.names FETCH_Instr_addr_a3[4] L1_FETCH_Instr_Bank[0].L1_addr_a3[4]
1 1
.names FETCH_Instr_addr_a3[5] L1_FETCH_Instr_Bank[0].L1_addr_a3[5]
1 1
.names FETCH_Instr_addr_a3[6] L1_FETCH_Instr_Bank[0].L1_addr_a3[6]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[7]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[8]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[9]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[10]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[11]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[12]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[13]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[14]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[15]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[16]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[17]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[18]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[19]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[20]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[21]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[22]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[23]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[24]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[25]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[26]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[27]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[28]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[29]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[30]
1 1
.names $undef L1_FETCH_Instr_Bank[0].L1_addr_a3[31]
1 1
.names FETCH_Instr_st_mask_a3[0] L1_FETCH_Instr_Bank[0].L1_st_mask_a3[0]
1 1
.names FETCH_Instr_st_mask_a3[1] L1_FETCH_Instr_Bank[0].L1_st_mask_a3[1]
1 1
.names FETCH_Instr_st_mask_a3[2] L1_FETCH_Instr_Bank[0].L1_st_mask_a3[2]
1 1
.names FETCH_Instr_st_mask_a3[3] L1_FETCH_Instr_Bank[0].L1_st_mask_a3[3]
1 1
.names FETCH_Instr_st_value_a3[0] L1_FETCH_Instr_Bank[0].L1_st_value_a3[0]
1 1
.names FETCH_Instr_st_value_a3[1] L1_FETCH_Instr_Bank[0].L1_st_value_a3[1]
1 1
.names FETCH_Instr_st_value_a3[2] L1_FETCH_Instr_Bank[0].L1_st_value_a3[2]
1 1
.names FETCH_Instr_st_value_a3[3] L1_FETCH_Instr_Bank[0].L1_st_value_a3[3]
1 1
.names FETCH_Instr_st_value_a3[4] L1_FETCH_Instr_Bank[0].L1_st_value_a3[4]
1 1
.names FETCH_Instr_st_value_a3[5] L1_FETCH_Instr_Bank[0].L1_st_value_a3[5]
1 1
.names FETCH_Instr_st_value_a3[6] L1_FETCH_Instr_Bank[0].L1_st_value_a3[6]
1 1
.names FETCH_Instr_st_value_a3[7] L1_FETCH_Instr_Bank[0].L1_st_value_a3[7]
1 1
.names FETCH_Instr_st_value_a3[8] L1_FETCH_Instr_Bank[0].L1_st_value_a3[8]
1 1
.names FETCH_Instr_st_value_a3[9] L1_FETCH_Instr_Bank[0].L1_st_value_a3[9]
1 1
.names FETCH_Instr_st_value_a3[10] L1_FETCH_Instr_Bank[0].L1_st_value_a3[10]
1 1
.names FETCH_Instr_st_value_a3[11] L1_FETCH_Instr_Bank[0].L1_st_value_a3[11]
1 1
.names FETCH_Instr_st_value_a3[12] L1_FETCH_Instr_Bank[0].L1_st_value_a3[12]
1 1
.names FETCH_Instr_st_value_a3[13] L1_FETCH_Instr_Bank[0].L1_st_value_a3[13]
1 1
.names FETCH_Instr_st_value_a3[14] L1_FETCH_Instr_Bank[0].L1_st_value_a3[14]
1 1
.names FETCH_Instr_st_value_a3[15] L1_FETCH_Instr_Bank[0].L1_st_value_a3[15]
1 1
.names FETCH_Instr_st_value_a3[16] L1_FETCH_Instr_Bank[0].L1_st_value_a3[16]
1 1
.names FETCH_Instr_st_value_a3[17] L1_FETCH_Instr_Bank[0].L1_st_value_a3[17]
1 1
.names FETCH_Instr_st_value_a3[18] L1_FETCH_Instr_Bank[0].L1_st_value_a3[18]
1 1
.names FETCH_Instr_st_value_a3[19] L1_FETCH_Instr_Bank[0].L1_st_value_a3[19]
1 1
.names FETCH_Instr_st_value_a3[20] L1_FETCH_Instr_Bank[0].L1_st_value_a3[20]
1 1
.names FETCH_Instr_st_value_a3[21] L1_FETCH_Instr_Bank[0].L1_st_value_a3[21]
1 1
.names FETCH_Instr_st_value_a3[22] L1_FETCH_Instr_Bank[0].L1_st_value_a3[22]
1 1
.names FETCH_Instr_st_value_a3[23] L1_FETCH_Instr_Bank[0].L1_st_value_a3[23]
1 1
.names FETCH_Instr_st_value_a3[24] L1_FETCH_Instr_Bank[0].L1_st_value_a3[24]
1 1
.names FETCH_Instr_st_value_a3[25] L1_FETCH_Instr_Bank[0].L1_st_value_a3[25]
1 1
.names FETCH_Instr_st_value_a3[26] L1_FETCH_Instr_Bank[0].L1_st_value_a3[26]
1 1
.names FETCH_Instr_st_value_a3[27] L1_FETCH_Instr_Bank[0].L1_st_value_a3[27]
1 1
.names FETCH_Instr_st_value_a3[28] L1_FETCH_Instr_Bank[0].L1_st_value_a3[28]
1 1
.names FETCH_Instr_st_value_a3[29] L1_FETCH_Instr_Bank[0].L1_st_value_a3[29]
1 1
.names FETCH_Instr_st_value_a3[30] L1_FETCH_Instr_Bank[0].L1_st_value_a3[30]
1 1
.names FETCH_Instr_st_value_a3[31] L1_FETCH_Instr_Bank[0].L1_st_value_a3[31]
1 1
.names FETCH_Instr_valid_st_a3 L1_FETCH_Instr_Bank[0].L1_valid_st_a3
1 1
.names FETCH_Instr_addr_a3[0] L1_FETCH_Instr_Bank[1].L1_addr_a3[0]
1 1
.names FETCH_Instr_addr_a3[1] L1_FETCH_Instr_Bank[1].L1_addr_a3[1]
1 1
.names FETCH_Instr_addr_a3[2] L1_FETCH_Instr_Bank[1].L1_addr_a3[2]
1 1
.names FETCH_Instr_addr_a3[3] L1_FETCH_Instr_Bank[1].L1_addr_a3[3]
1 1
.names FETCH_Instr_addr_a3[4] L1_FETCH_Instr_Bank[1].L1_addr_a3[4]
1 1
.names FETCH_Instr_addr_a3[5] L1_FETCH_Instr_Bank[1].L1_addr_a3[5]
1 1
.names FETCH_Instr_addr_a3[6] L1_FETCH_Instr_Bank[1].L1_addr_a3[6]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[7]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[8]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[9]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[10]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[11]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[12]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[13]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[14]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[15]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[16]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[17]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[18]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[19]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[20]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[21]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[22]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[23]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[24]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[25]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[26]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[27]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[28]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[29]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[30]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a3[31]
1 1
.names FETCH_Instr_st_mask_a3[0] L1_FETCH_Instr_Bank[1].L1_st_mask_a3[0]
1 1
.names FETCH_Instr_st_mask_a3[1] L1_FETCH_Instr_Bank[1].L1_st_mask_a3[1]
1 1
.names FETCH_Instr_st_mask_a3[2] L1_FETCH_Instr_Bank[1].L1_st_mask_a3[2]
1 1
.names FETCH_Instr_st_mask_a3[3] L1_FETCH_Instr_Bank[1].L1_st_mask_a3[3]
1 1
.names FETCH_Instr_st_value_a3[0] L1_FETCH_Instr_Bank[1].L1_st_value_a3[0]
1 1
.names FETCH_Instr_st_value_a3[1] L1_FETCH_Instr_Bank[1].L1_st_value_a3[1]
1 1
.names FETCH_Instr_st_value_a3[2] L1_FETCH_Instr_Bank[1].L1_st_value_a3[2]
1 1
.names FETCH_Instr_st_value_a3[3] L1_FETCH_Instr_Bank[1].L1_st_value_a3[3]
1 1
.names FETCH_Instr_st_value_a3[4] L1_FETCH_Instr_Bank[1].L1_st_value_a3[4]
1 1
.names FETCH_Instr_st_value_a3[5] L1_FETCH_Instr_Bank[1].L1_st_value_a3[5]
1 1
.names FETCH_Instr_st_value_a3[6] L1_FETCH_Instr_Bank[1].L1_st_value_a3[6]
1 1
.names FETCH_Instr_st_value_a3[7] L1_FETCH_Instr_Bank[1].L1_st_value_a3[7]
1 1
.names FETCH_Instr_st_value_a3[8] L1_FETCH_Instr_Bank[1].L1_st_value_a3[8]
1 1
.names FETCH_Instr_st_value_a3[9] L1_FETCH_Instr_Bank[1].L1_st_value_a3[9]
1 1
.names FETCH_Instr_st_value_a3[10] L1_FETCH_Instr_Bank[1].L1_st_value_a3[10]
1 1
.names FETCH_Instr_st_value_a3[11] L1_FETCH_Instr_Bank[1].L1_st_value_a3[11]
1 1
.names FETCH_Instr_st_value_a3[12] L1_FETCH_Instr_Bank[1].L1_st_value_a3[12]
1 1
.names FETCH_Instr_st_value_a3[13] L1_FETCH_Instr_Bank[1].L1_st_value_a3[13]
1 1
.names FETCH_Instr_st_value_a3[14] L1_FETCH_Instr_Bank[1].L1_st_value_a3[14]
1 1
.names FETCH_Instr_st_value_a3[15] L1_FETCH_Instr_Bank[1].L1_st_value_a3[15]
1 1
.names FETCH_Instr_st_value_a3[16] L1_FETCH_Instr_Bank[1].L1_st_value_a3[16]
1 1
.names FETCH_Instr_st_value_a3[17] L1_FETCH_Instr_Bank[1].L1_st_value_a3[17]
1 1
.names FETCH_Instr_st_value_a3[18] L1_FETCH_Instr_Bank[1].L1_st_value_a3[18]
1 1
.names FETCH_Instr_st_value_a3[19] L1_FETCH_Instr_Bank[1].L1_st_value_a3[19]
1 1
.names FETCH_Instr_st_value_a3[20] L1_FETCH_Instr_Bank[1].L1_st_value_a3[20]
1 1
.names FETCH_Instr_st_value_a3[21] L1_FETCH_Instr_Bank[1].L1_st_value_a3[21]
1 1
.names FETCH_Instr_st_value_a3[22] L1_FETCH_Instr_Bank[1].L1_st_value_a3[22]
1 1
.names FETCH_Instr_st_value_a3[23] L1_FETCH_Instr_Bank[1].L1_st_value_a3[23]
1 1
.names FETCH_Instr_st_value_a3[24] L1_FETCH_Instr_Bank[1].L1_st_value_a3[24]
1 1
.names FETCH_Instr_st_value_a3[25] L1_FETCH_Instr_Bank[1].L1_st_value_a3[25]
1 1
.names FETCH_Instr_st_value_a3[26] L1_FETCH_Instr_Bank[1].L1_st_value_a3[26]
1 1
.names FETCH_Instr_st_value_a3[27] L1_FETCH_Instr_Bank[1].L1_st_value_a3[27]
1 1
.names FETCH_Instr_st_value_a3[28] L1_FETCH_Instr_Bank[1].L1_st_value_a3[28]
1 1
.names FETCH_Instr_st_value_a3[29] L1_FETCH_Instr_Bank[1].L1_st_value_a3[29]
1 1
.names FETCH_Instr_st_value_a3[30] L1_FETCH_Instr_Bank[1].L1_st_value_a3[30]
1 1
.names FETCH_Instr_st_value_a3[31] L1_FETCH_Instr_Bank[1].L1_st_value_a3[31]
1 1
.names FETCH_Instr_valid_st_a3 L1_FETCH_Instr_Bank[1].L1_valid_st_a3
1 1
.names FETCH_Instr_addr_a3[0] L1_FETCH_Instr_Bank[2].L1_addr_a3[0]
1 1
.names FETCH_Instr_addr_a3[1] L1_FETCH_Instr_Bank[2].L1_addr_a3[1]
1 1
.names FETCH_Instr_addr_a3[2] L1_FETCH_Instr_Bank[2].L1_addr_a3[2]
1 1
.names FETCH_Instr_addr_a3[3] L1_FETCH_Instr_Bank[2].L1_addr_a3[3]
1 1
.names FETCH_Instr_addr_a3[4] L1_FETCH_Instr_Bank[2].L1_addr_a3[4]
1 1
.names FETCH_Instr_addr_a3[5] L1_FETCH_Instr_Bank[2].L1_addr_a3[5]
1 1
.names FETCH_Instr_addr_a3[6] L1_FETCH_Instr_Bank[2].L1_addr_a3[6]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[7]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[8]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[9]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[10]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[11]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[12]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[13]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[14]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[15]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[16]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[17]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[18]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[19]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[20]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[21]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[22]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[23]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[24]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[25]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[26]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[27]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[28]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[29]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[30]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a3[31]
1 1
.names FETCH_Instr_st_mask_a3[0] L1_FETCH_Instr_Bank[2].L1_st_mask_a3[0]
1 1
.names FETCH_Instr_st_mask_a3[1] L1_FETCH_Instr_Bank[2].L1_st_mask_a3[1]
1 1
.names FETCH_Instr_st_mask_a3[2] L1_FETCH_Instr_Bank[2].L1_st_mask_a3[2]
1 1
.names FETCH_Instr_st_mask_a3[3] L1_FETCH_Instr_Bank[2].L1_st_mask_a3[3]
1 1
.names FETCH_Instr_st_value_a3[0] L1_FETCH_Instr_Bank[2].L1_st_value_a3[0]
1 1
.names FETCH_Instr_st_value_a3[1] L1_FETCH_Instr_Bank[2].L1_st_value_a3[1]
1 1
.names FETCH_Instr_st_value_a3[2] L1_FETCH_Instr_Bank[2].L1_st_value_a3[2]
1 1
.names FETCH_Instr_st_value_a3[3] L1_FETCH_Instr_Bank[2].L1_st_value_a3[3]
1 1
.names FETCH_Instr_st_value_a3[4] L1_FETCH_Instr_Bank[2].L1_st_value_a3[4]
1 1
.names FETCH_Instr_st_value_a3[5] L1_FETCH_Instr_Bank[2].L1_st_value_a3[5]
1 1
.names FETCH_Instr_st_value_a3[6] L1_FETCH_Instr_Bank[2].L1_st_value_a3[6]
1 1
.names FETCH_Instr_st_value_a3[7] L1_FETCH_Instr_Bank[2].L1_st_value_a3[7]
1 1
.names FETCH_Instr_st_value_a3[8] L1_FETCH_Instr_Bank[2].L1_st_value_a3[8]
1 1
.names FETCH_Instr_st_value_a3[9] L1_FETCH_Instr_Bank[2].L1_st_value_a3[9]
1 1
.names FETCH_Instr_st_value_a3[10] L1_FETCH_Instr_Bank[2].L1_st_value_a3[10]
1 1
.names FETCH_Instr_st_value_a3[11] L1_FETCH_Instr_Bank[2].L1_st_value_a3[11]
1 1
.names FETCH_Instr_st_value_a3[12] L1_FETCH_Instr_Bank[2].L1_st_value_a3[12]
1 1
.names FETCH_Instr_st_value_a3[13] L1_FETCH_Instr_Bank[2].L1_st_value_a3[13]
1 1
.names FETCH_Instr_st_value_a3[14] L1_FETCH_Instr_Bank[2].L1_st_value_a3[14]
1 1
.names FETCH_Instr_st_value_a3[15] L1_FETCH_Instr_Bank[2].L1_st_value_a3[15]
1 1
.names FETCH_Instr_st_value_a3[16] L1_FETCH_Instr_Bank[2].L1_st_value_a3[16]
1 1
.names FETCH_Instr_st_value_a3[17] L1_FETCH_Instr_Bank[2].L1_st_value_a3[17]
1 1
.names FETCH_Instr_st_value_a3[18] L1_FETCH_Instr_Bank[2].L1_st_value_a3[18]
1 1
.names FETCH_Instr_st_value_a3[19] L1_FETCH_Instr_Bank[2].L1_st_value_a3[19]
1 1
.names FETCH_Instr_st_value_a3[20] L1_FETCH_Instr_Bank[2].L1_st_value_a3[20]
1 1
.names FETCH_Instr_st_value_a3[21] L1_FETCH_Instr_Bank[2].L1_st_value_a3[21]
1 1
.names FETCH_Instr_st_value_a3[22] L1_FETCH_Instr_Bank[2].L1_st_value_a3[22]
1 1
.names FETCH_Instr_st_value_a3[23] L1_FETCH_Instr_Bank[2].L1_st_value_a3[23]
1 1
.names FETCH_Instr_st_value_a3[24] L1_FETCH_Instr_Bank[2].L1_st_value_a3[24]
1 1
.names FETCH_Instr_st_value_a3[25] L1_FETCH_Instr_Bank[2].L1_st_value_a3[25]
1 1
.names FETCH_Instr_st_value_a3[26] L1_FETCH_Instr_Bank[2].L1_st_value_a3[26]
1 1
.names FETCH_Instr_st_value_a3[27] L1_FETCH_Instr_Bank[2].L1_st_value_a3[27]
1 1
.names FETCH_Instr_st_value_a3[28] L1_FETCH_Instr_Bank[2].L1_st_value_a3[28]
1 1
.names FETCH_Instr_st_value_a3[29] L1_FETCH_Instr_Bank[2].L1_st_value_a3[29]
1 1
.names FETCH_Instr_st_value_a3[30] L1_FETCH_Instr_Bank[2].L1_st_value_a3[30]
1 1
.names FETCH_Instr_st_value_a3[31] L1_FETCH_Instr_Bank[2].L1_st_value_a3[31]
1 1
.names FETCH_Instr_valid_st_a3 L1_FETCH_Instr_Bank[2].L1_valid_st_a3
1 1
.names FETCH_Instr_addr_a3[0] L1_FETCH_Instr_Bank[3].L1_addr_a3[0]
1 1
.names FETCH_Instr_addr_a3[1] L1_FETCH_Instr_Bank[3].L1_addr_a3[1]
1 1
.names FETCH_Instr_addr_a3[2] L1_FETCH_Instr_Bank[3].L1_addr_a3[2]
1 1
.names FETCH_Instr_addr_a3[3] L1_FETCH_Instr_Bank[3].L1_addr_a3[3]
1 1
.names FETCH_Instr_addr_a3[4] L1_FETCH_Instr_Bank[3].L1_addr_a3[4]
1 1
.names FETCH_Instr_addr_a3[5] L1_FETCH_Instr_Bank[3].L1_addr_a3[5]
1 1
.names FETCH_Instr_addr_a3[6] L1_FETCH_Instr_Bank[3].L1_addr_a3[6]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[7]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[8]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[9]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[10]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[11]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[12]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[13]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[14]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[15]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[16]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[17]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[18]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[19]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[20]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[21]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[22]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[23]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[24]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[25]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[26]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[27]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[28]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[29]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[30]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a3[31]
1 1
.names FETCH_Instr_st_mask_a3[0] L1_FETCH_Instr_Bank[3].L1_st_mask_a3[0]
1 1
.names FETCH_Instr_st_mask_a3[1] L1_FETCH_Instr_Bank[3].L1_st_mask_a3[1]
1 1
.names FETCH_Instr_st_mask_a3[2] L1_FETCH_Instr_Bank[3].L1_st_mask_a3[2]
1 1
.names FETCH_Instr_st_mask_a3[3] L1_FETCH_Instr_Bank[3].L1_st_mask_a3[3]
1 1
.names FETCH_Instr_st_value_a3[0] L1_FETCH_Instr_Bank[3].L1_st_value_a3[0]
1 1
.names FETCH_Instr_st_value_a3[1] L1_FETCH_Instr_Bank[3].L1_st_value_a3[1]
1 1
.names FETCH_Instr_st_value_a3[2] L1_FETCH_Instr_Bank[3].L1_st_value_a3[2]
1 1
.names FETCH_Instr_st_value_a3[3] L1_FETCH_Instr_Bank[3].L1_st_value_a3[3]
1 1
.names FETCH_Instr_st_value_a3[4] L1_FETCH_Instr_Bank[3].L1_st_value_a3[4]
1 1
.names FETCH_Instr_st_value_a3[5] L1_FETCH_Instr_Bank[3].L1_st_value_a3[5]
1 1
.names FETCH_Instr_st_value_a3[6] L1_FETCH_Instr_Bank[3].L1_st_value_a3[6]
1 1
.names FETCH_Instr_st_value_a3[7] L1_FETCH_Instr_Bank[3].L1_st_value_a3[7]
1 1
.names FETCH_Instr_st_value_a3[8] L1_FETCH_Instr_Bank[3].L1_st_value_a3[8]
1 1
.names FETCH_Instr_st_value_a3[9] L1_FETCH_Instr_Bank[3].L1_st_value_a3[9]
1 1
.names FETCH_Instr_st_value_a3[10] L1_FETCH_Instr_Bank[3].L1_st_value_a3[10]
1 1
.names FETCH_Instr_st_value_a3[11] L1_FETCH_Instr_Bank[3].L1_st_value_a3[11]
1 1
.names FETCH_Instr_st_value_a3[12] L1_FETCH_Instr_Bank[3].L1_st_value_a3[12]
1 1
.names FETCH_Instr_st_value_a3[13] L1_FETCH_Instr_Bank[3].L1_st_value_a3[13]
1 1
.names FETCH_Instr_st_value_a3[14] L1_FETCH_Instr_Bank[3].L1_st_value_a3[14]
1 1
.names FETCH_Instr_st_value_a3[15] L1_FETCH_Instr_Bank[3].L1_st_value_a3[15]
1 1
.names FETCH_Instr_st_value_a3[16] L1_FETCH_Instr_Bank[3].L1_st_value_a3[16]
1 1
.names FETCH_Instr_st_value_a3[17] L1_FETCH_Instr_Bank[3].L1_st_value_a3[17]
1 1
.names FETCH_Instr_st_value_a3[18] L1_FETCH_Instr_Bank[3].L1_st_value_a3[18]
1 1
.names FETCH_Instr_st_value_a3[19] L1_FETCH_Instr_Bank[3].L1_st_value_a3[19]
1 1
.names FETCH_Instr_st_value_a3[20] L1_FETCH_Instr_Bank[3].L1_st_value_a3[20]
1 1
.names FETCH_Instr_st_value_a3[21] L1_FETCH_Instr_Bank[3].L1_st_value_a3[21]
1 1
.names FETCH_Instr_st_value_a3[22] L1_FETCH_Instr_Bank[3].L1_st_value_a3[22]
1 1
.names FETCH_Instr_st_value_a3[23] L1_FETCH_Instr_Bank[3].L1_st_value_a3[23]
1 1
.names FETCH_Instr_st_value_a3[24] L1_FETCH_Instr_Bank[3].L1_st_value_a3[24]
1 1
.names FETCH_Instr_st_value_a3[25] L1_FETCH_Instr_Bank[3].L1_st_value_a3[25]
1 1
.names FETCH_Instr_st_value_a3[26] L1_FETCH_Instr_Bank[3].L1_st_value_a3[26]
1 1
.names FETCH_Instr_st_value_a3[27] L1_FETCH_Instr_Bank[3].L1_st_value_a3[27]
1 1
.names FETCH_Instr_st_value_a3[28] L1_FETCH_Instr_Bank[3].L1_st_value_a3[28]
1 1
.names FETCH_Instr_st_value_a3[29] L1_FETCH_Instr_Bank[3].L1_st_value_a3[29]
1 1
.names FETCH_Instr_st_value_a3[30] L1_FETCH_Instr_Bank[3].L1_st_value_a3[30]
1 1
.names FETCH_Instr_st_value_a3[31] L1_FETCH_Instr_Bank[3].L1_st_value_a3[31]
1 1
.names FETCH_Instr_valid_st_a3 L1_FETCH_Instr_Bank[3].L1_valid_st_a3
1 1
.names FETCH_Instr_raw_a1[15] L1_FETCH_Instr_Src[1].L1_reg_a1[0]
1 1
.names FETCH_Instr_raw_a1[17] L1_FETCH_Instr_Src[1].L1_reg_a1[1]
1 1
.names FETCH_Instr_raw_a1[17] L1_FETCH_Instr_Src[1].L1_reg_a1[2]
1 1
.names $false L1_FETCH_Instr_Src[1].L1_reg_a1[3]
1 1
.names $false L1_FETCH_Instr_Src[1].L1_reg_a1[4]
1 1
.names FETCH_Instr_raw_a1[20] L1_FETCH_Instr_Src[2].L1_reg_a1[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a1 L1_FETCH_Instr_Src[2].L1_reg_a1[1]
1 1
.names FETCH_Instr_raw_a1[22] L1_FETCH_Instr_Src[2].L1_reg_a1[2]
1 1
.names FETCH_Instr_raw_a1[23] L1_FETCH_Instr_Src[2].L1_reg_a1[3]
1 1
.names FETCH_Instr_raw_a1[24] L1_FETCH_Instr_Src[2].L1_reg_a1[4]
1 1
.names $false L1b_FETCH_Instr_Src[1].L1_dummy_a1
1 1
.names $false L1b_FETCH_Instr_Src[2].L1_dummy_a1
1 1
.names clk L1clk_FETCH_Instr_Src[1].gen_clkP_FETCH_Instr_Src_is_reg_condition_a2.free_clk
1 1
.names $true L1clk_FETCH_Instr_Src[1].gen_clkP_FETCH_Instr_Src_is_reg_condition_a2.func_en
1 1
.names clk L1clk_FETCH_Instr_Src[1].gen_clkP_FETCH_Instr_Src_is_reg_condition_a2.gated_clk
1 1
.names $false L1clk_FETCH_Instr_Src[1].gen_clkP_FETCH_Instr_Src_is_reg_condition_a2.gating_override
1 1
.names clk L1clk_FETCH_Instr_Src[2].gen_clkP_FETCH_Instr_Src_is_reg_condition_a2.free_clk
1 1
.names $true L1clk_FETCH_Instr_Src[2].gen_clkP_FETCH_Instr_Src_is_reg_condition_a2.func_en
1 1
.names clk L1clk_FETCH_Instr_Src[2].gen_clkP_FETCH_Instr_Src_is_reg_condition_a2.gated_clk
1 1
.names $false L1clk_FETCH_Instr_Src[2].gen_clkP_FETCH_Instr_Src_is_reg_condition_a2.gating_override
1 1
.names FETCH_Instr_addr_a3[0] MEM_Data_addr_a3[0]
1 1
.names FETCH_Instr_addr_a3[1] MEM_Data_addr_a3[1]
1 1
.names FETCH_Instr_dest_reg_a3[0] MEM_Data_dest_reg_a3[0]
1 1
.names FETCH_Instr_dest_reg_a3[1] MEM_Data_dest_reg_a3[1]
1 1
.names FETCH_Instr_dest_reg_a3[2] MEM_Data_dest_reg_a3[2]
1 1
.names FETCH_Instr_dest_reg_a3[3] MEM_Data_dest_reg_a3[3]
1 1
.names FETCH_Instr_dest_reg_a3[4] MEM_Data_dest_reg_a3[4]
1 1
.names FETCH_Instr_ld_st_half_a3 MEM_Data_ld_st_half_a3
1 1
.names FETCH_Instr_ld_st_word_a3 MEM_Data_ld_st_word_a3
1 1
.names FETCH_Instr_raw_funct3_a3 MEM_Data_raw_funct3_a3
1 1
.names FETCH_Instr_valid_ld_a3 MEM_Data_valid_ld_a3
1 1
.names clk clkF_FETCH_Instr_branch_or_reset_a3
1 1
.names clk clkF_FETCH_Instr_branch_or_reset_a4
1 1
.names clk clkP_FETCH_Instr_Src_is_reg_condition_a2[1]
1 1
.names clk clkP_FETCH_Instr_Src_is_reg_condition_a2[2]
1 1
.names clk clkP_FETCH_Instr_branch_a2
1 1
.names clk clkP_FETCH_Instr_fetch_a1
1 1
.names clk clkP_FETCH_Instr_jump_a2
1 1
.names clk clkP_FETCH_Instr_ld_st_cond_a3
1 1
.names clk clkP_FETCH_Instr_second_issue_a1
1 1
.names clk clkP_FETCH_Instr_second_issue_a2
1 1
.names clk clkP_FETCH_Instr_second_issue_a3
1 1
.names clk clkP_FETCH_Instr_second_issue_ld_a1
1 1
.names clk clkP_FETCH_Instr_second_issue_ld_a2
1 1
.names clk clkP_FETCH_Instr_st_cond_a3
1 1
.names clk clkP_FETCH_Instr_valid_decode_a2
1 1
.names clk clkP_FETCH_Instr_valid_decode_a3
1 1
.names clk clkP_FETCH_Instr_valid_decode_branch_a2
1 1
.names clk gen_clkF_FETCH_Instr_branch_or_reset_a3.free_clk
1 1
.names clk gen_clkF_FETCH_Instr_branch_or_reset_a3.gated_clk
1 1
.names $false gen_clkF_FETCH_Instr_branch_or_reset_a3.gating_override
1 1
.names $true gen_clkF_FETCH_Instr_branch_or_reset_a3.pwr_en
1 1
.names clk gen_clkF_FETCH_Instr_branch_or_reset_a4.free_clk
1 1
.names clk gen_clkF_FETCH_Instr_branch_or_reset_a4.gated_clk
1 1
.names $false gen_clkF_FETCH_Instr_branch_or_reset_a4.gating_override
1 1
.names $true gen_clkF_FETCH_Instr_branch_or_reset_a4.pwr_en
1 1
.names clk gen_clkP_FETCH_Instr_branch_a2.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_branch_a2.func_en
1 1
.names clk gen_clkP_FETCH_Instr_branch_a2.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_branch_a2.gating_override
1 1
.names clk gen_clkP_FETCH_Instr_fetch_a1.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_fetch_a1.func_en
1 1
.names clk gen_clkP_FETCH_Instr_fetch_a1.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_fetch_a1.gating_override
1 1
.names FETCH_Instr_fetch_a0 gen_clkP_FETCH_Instr_fetch_a1.pwr_en
1 1
.names clk gen_clkP_FETCH_Instr_jump_a2.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_jump_a2.func_en
1 1
.names clk gen_clkP_FETCH_Instr_jump_a2.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_jump_a2.gating_override
1 1
.names $false gen_clkP_FETCH_Instr_jump_a2.pwr_en
1 1
.names clk gen_clkP_FETCH_Instr_ld_st_cond_a3.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_ld_st_cond_a3.func_en
1 1
.names clk gen_clkP_FETCH_Instr_ld_st_cond_a3.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_ld_st_cond_a3.gating_override
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_a1.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_second_issue_a1.func_en
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_a1.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_second_issue_a1.gating_override
1 1
.names MEM_Data_valid_ld_a4 gen_clkP_FETCH_Instr_second_issue_a1.pwr_en
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_a2.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_second_issue_a2.func_en
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_a2.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_second_issue_a2.gating_override
1 1
.names FETCH_Instr_second_issue_ld_a1 gen_clkP_FETCH_Instr_second_issue_a2.pwr_en
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_a3.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_second_issue_a3.func_en
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_a3.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_second_issue_a3.gating_override
1 1
.names FETCH_Instr_second_issue_ld_a2 gen_clkP_FETCH_Instr_second_issue_a3.pwr_en
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_ld_a1.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_second_issue_ld_a1.func_en
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_ld_a1.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_second_issue_ld_a1.gating_override
1 1
.names MEM_Data_valid_ld_a4 gen_clkP_FETCH_Instr_second_issue_ld_a1.pwr_en
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_ld_a2.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_second_issue_ld_a2.func_en
1 1
.names clk gen_clkP_FETCH_Instr_second_issue_ld_a2.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_second_issue_ld_a2.gating_override
1 1
.names FETCH_Instr_second_issue_ld_a1 gen_clkP_FETCH_Instr_second_issue_ld_a2.pwr_en
1 1
.names clk gen_clkP_FETCH_Instr_st_cond_a3.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_st_cond_a3.func_en
1 1
.names clk gen_clkP_FETCH_Instr_st_cond_a3.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_st_cond_a3.gating_override
1 1
.names clk gen_clkP_FETCH_Instr_valid_decode_a2.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_valid_decode_a2.func_en
1 1
.names clk gen_clkP_FETCH_Instr_valid_decode_a2.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_valid_decode_a2.gating_override
1 1
.names FETCH_Instr_fetch_a1 gen_clkP_FETCH_Instr_valid_decode_a2.pwr_en
1 1
.names clk gen_clkP_FETCH_Instr_valid_decode_a3.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_valid_decode_a3.func_en
1 1
.names clk gen_clkP_FETCH_Instr_valid_decode_a3.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_valid_decode_a3.gating_override
1 1
.names clk gen_clkP_FETCH_Instr_valid_decode_branch_a2.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_valid_decode_branch_a2.func_en
1 1
.names clk gen_clkP_FETCH_Instr_valid_decode_branch_a2.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_valid_decode_branch_a2.gating_override
1 1
.names reset pseudo_rand.DEFAULT_reset_a0
1 1
.names $false pseudo_rand.SEED[0]
1 1
.names $true pseudo_rand.SEED[1]
1 1
.names $false pseudo_rand.SEED[2]
1 1
.names $true pseudo_rand.SEED[3]
1 1
.names $false pseudo_rand.SEED[4]
1 1
.names $false pseudo_rand.SEED[5]
1 1
.names $true pseudo_rand.SEED[6]
1 1
.names $false pseudo_rand.SEED[7]
1 1
.names $false pseudo_rand.SEED[8]
1 1
.names $false pseudo_rand.SEED[9]
1 1
.names $false pseudo_rand.SEED[10]
1 1
.names $true pseudo_rand.SEED[11]
1 1
.names $false pseudo_rand.SEED[12]
1 1
.names $true pseudo_rand.SEED[13]
1 1
.names $true pseudo_rand.SEED[14]
1 1
.names $false pseudo_rand.SEED[15]
1 1
.names $false pseudo_rand.SEED[16]
1 1
.names $false pseudo_rand.SEED[17]
1 1
.names $true pseudo_rand.SEED[18]
1 1
.names $false pseudo_rand.SEED[19]
1 1
.names $false pseudo_rand.SEED[20]
1 1
.names $true pseudo_rand.SEED[21]
1 1
.names $true pseudo_rand.SEED[22]
1 1
.names $true pseudo_rand.SEED[23]
1 1
.names $false pseudo_rand.SEED[24]
1 1
.names $false pseudo_rand.SEED[25]
1 1
.names $true pseudo_rand.SEED[26]
1 1
.names $false pseudo_rand.SEED[27]
1 1
.names $false pseudo_rand.SEED[28]
1 1
.names $false pseudo_rand.SEED[29]
1 1
.names $false pseudo_rand.SEED[30]
1 1
.names $false pseudo_rand.SEED[31]
1 1
.names $false pseudo_rand.SEED[32]
1 1
.names $false pseudo_rand.SEED[33]
1 1
.names $true pseudo_rand.SEED[34]
1 1
.names $false pseudo_rand.SEED[35]
1 1
.names $false pseudo_rand.SEED[36]
1 1
.names $true pseudo_rand.SEED[37]
1 1
.names $true pseudo_rand.SEED[38]
1 1
.names $false pseudo_rand.SEED[39]
1 1
.names $false pseudo_rand.SEED[40]
1 1
.names $false pseudo_rand.SEED[41]
1 1
.names $false pseudo_rand.SEED[42]
1 1
.names $true pseudo_rand.SEED[43]
1 1
.names $true pseudo_rand.SEED[44]
1 1
.names $true pseudo_rand.SEED[45]
1 1
.names $true pseudo_rand.SEED[46]
1 1
.names $true pseudo_rand.SEED[47]
1 1
.names $true pseudo_rand.SEED[48]
1 1
.names $false pseudo_rand.SEED[49]
1 1
.names $true pseudo_rand.SEED[50]
1 1
.names $false pseudo_rand.SEED[51]
1 1
.names $false pseudo_rand.SEED[52]
1 1
.names $false pseudo_rand.SEED[53]
1 1
.names $true pseudo_rand.SEED[54]
1 1
.names $false pseudo_rand.SEED[55]
1 1
.names $false pseudo_rand.SEED[56]
1 1
.names $false pseudo_rand.SEED[57]
1 1
.names $true pseudo_rand.SEED[58]
1 1
.names $true pseudo_rand.SEED[59]
1 1
.names $false pseudo_rand.SEED[60]
1 1
.names $false pseudo_rand.SEED[61]
1 1
.names $false pseudo_rand.SEED[62]
1 1
.names $false pseudo_rand.SEED[63]
1 1
.names $false pseudo_rand.SEED[64]
1 1
.names $false pseudo_rand.SEED[65]
1 1
.names $true pseudo_rand.SEED[66]
1 1
.names $false pseudo_rand.SEED[67]
1 1
.names $true pseudo_rand.SEED[68]
1 1
.names $false pseudo_rand.SEED[69]
1 1
.names $true pseudo_rand.SEED[70]
1 1
.names $false pseudo_rand.SEED[71]
1 1
.names $false pseudo_rand.SEED[72]
1 1
.names $true pseudo_rand.SEED[73]
1 1
.names $true pseudo_rand.SEED[74]
1 1
.names $false pseudo_rand.SEED[75]
1 1
.names $false pseudo_rand.SEED[76]
1 1
.names $false pseudo_rand.SEED[77]
1 1
.names $true pseudo_rand.SEED[78]
1 1
.names $false pseudo_rand.SEED[79]
1 1
.names $true pseudo_rand.SEED[80]
1 1
.names $true pseudo_rand.SEED[81]
1 1
.names $true pseudo_rand.SEED[82]
1 1
.names $false pseudo_rand.SEED[83]
1 1
.names $false pseudo_rand.SEED[84]
1 1
.names $false pseudo_rand.SEED[85]
1 1
.names $false pseudo_rand.SEED[86]
1 1
.names $true pseudo_rand.SEED[87]
1 1
.names $false pseudo_rand.SEED[88]
1 1
.names $true pseudo_rand.SEED[89]
1 1
.names $true pseudo_rand.SEED[90]
1 1
.names $false pseudo_rand.SEED[91]
1 1
.names $true pseudo_rand.SEED[92]
1 1
.names $true pseudo_rand.SEED[93]
1 1
.names $true pseudo_rand.SEED[94]
1 1
.names $false pseudo_rand.SEED[95]
1 1
.names $false pseudo_rand.SEED[96]
1 1
.names $true pseudo_rand.SEED[97]
1 1
.names $true pseudo_rand.SEED[98]
1 1
.names $false pseudo_rand.SEED[99]
1 1
.names $false pseudo_rand.SEED[100]
1 1
.names $false pseudo_rand.SEED[101]
1 1
.names $true pseudo_rand.SEED[102]
1 1
.names $false pseudo_rand.SEED[103]
1 1
.names $true pseudo_rand.SEED[104]
1 1
.names $true pseudo_rand.SEED[105]
1 1
.names $false pseudo_rand.SEED[106]
1 1
.names $true pseudo_rand.SEED[107]
1 1
.names $false pseudo_rand.SEED[108]
1 1
.names $false pseudo_rand.SEED[109]
1 1
.names $false pseudo_rand.SEED[110]
1 1
.names $true pseudo_rand.SEED[111]
1 1
.names $false pseudo_rand.SEED[112]
1 1
.names $false pseudo_rand.SEED[113]
1 1
.names $true pseudo_rand.SEED[114]
1 1
.names $false pseudo_rand.SEED[115]
1 1
.names $false pseudo_rand.SEED[116]
1 1
.names $false pseudo_rand.SEED[117]
1 1
.names $false pseudo_rand.SEED[118]
1 1
.names $false pseudo_rand.SEED[119]
1 1
.names $true pseudo_rand.SEED[120]
1 1
.names $true pseudo_rand.SEED[121]
1 1
.names $false pseudo_rand.SEED[122]
1 1
.names $false pseudo_rand.SEED[123]
1 1
.names $true pseudo_rand.SEED[124]
1 1
.names $true pseudo_rand.SEED[125]
1 1
.names $true pseudo_rand.SEED[126]
1 1
.names $true pseudo_rand.SEED[127]
1 1
.names $false pseudo_rand.SEED[128]
1 1
.names $false pseudo_rand.SEED[129]
1 1
.names $false pseudo_rand.SEED[130]
1 1
.names $true pseudo_rand.SEED[131]
1 1
.names $false pseudo_rand.SEED[132]
1 1
.names $false pseudo_rand.SEED[133]
1 1
.names $true pseudo_rand.SEED[134]
1 1
.names $false pseudo_rand.SEED[135]
1 1
.names $false pseudo_rand.SEED[136]
1 1
.names $false pseudo_rand.SEED[137]
1 1
.names $false pseudo_rand.SEED[138]
1 1
.names $true pseudo_rand.SEED[139]
1 1
.names $false pseudo_rand.SEED[140]
1 1
.names $false pseudo_rand.SEED[141]
1 1
.names $true pseudo_rand.SEED[142]
1 1
.names $false pseudo_rand.SEED[143]
1 1
.names $false pseudo_rand.SEED[144]
1 1
.names $false pseudo_rand.SEED[145]
1 1
.names $false pseudo_rand.SEED[146]
1 1
.names $true pseudo_rand.SEED[147]
1 1
.names $true pseudo_rand.SEED[148]
1 1
.names $false pseudo_rand.SEED[149]
1 1
.names $true pseudo_rand.SEED[150]
1 1
.names $true pseudo_rand.SEED[151]
1 1
.names $false pseudo_rand.SEED[152]
1 1
.names $false pseudo_rand.SEED[153]
1 1
.names $true pseudo_rand.SEED[154]
1 1
.names $true pseudo_rand.SEED[155]
1 1
.names $true pseudo_rand.SEED[156]
1 1
.names $false pseudo_rand.SEED[157]
1 1
.names $true pseudo_rand.SEED[158]
1 1
.names $false pseudo_rand.SEED[159]
1 1
.names $false pseudo_rand.SEED[160]
1 1
.names $true pseudo_rand.SEED[161]
1 1
.names $false pseudo_rand.SEED[162]
1 1
.names $false pseudo_rand.SEED[163]
1 1
.names $true pseudo_rand.SEED[164]
1 1
.names $true pseudo_rand.SEED[165]
1 1
.names $false pseudo_rand.SEED[166]
1 1
.names $false pseudo_rand.SEED[167]
1 1
.names $true pseudo_rand.SEED[168]
1 1
.names $false pseudo_rand.SEED[169]
1 1
.names $false pseudo_rand.SEED[170]
1 1
.names $false pseudo_rand.SEED[171]
1 1
.names $false pseudo_rand.SEED[172]
1 1
.names $true pseudo_rand.SEED[173]
1 1
.names $true pseudo_rand.SEED[174]
1 1
.names $true pseudo_rand.SEED[175]
1 1
.names $false pseudo_rand.SEED[176]
1 1
.names $false pseudo_rand.SEED[177]
1 1
.names $true pseudo_rand.SEED[178]
1 1
.names $false pseudo_rand.SEED[179]
1 1
.names $false pseudo_rand.SEED[180]
1 1
.names $false pseudo_rand.SEED[181]
1 1
.names $false pseudo_rand.SEED[182]
1 1
.names $true pseudo_rand.SEED[183]
1 1
.names $false pseudo_rand.SEED[184]
1 1
.names $true pseudo_rand.SEED[185]
1 1
.names $true pseudo_rand.SEED[186]
1 1
.names $false pseudo_rand.SEED[187]
1 1
.names $false pseudo_rand.SEED[188]
1 1
.names $true pseudo_rand.SEED[189]
1 1
.names $true pseudo_rand.SEED[190]
1 1
.names $false pseudo_rand.SEED[191]
1 1
.names $true pseudo_rand.SEED[192]
1 1
.names $false pseudo_rand.SEED[193]
1 1
.names $false pseudo_rand.SEED[194]
1 1
.names $false pseudo_rand.SEED[195]
1 1
.names $true pseudo_rand.SEED[196]
1 1
.names $true pseudo_rand.SEED[197]
1 1
.names $false pseudo_rand.SEED[198]
1 1
.names $false pseudo_rand.SEED[199]
1 1
.names $false pseudo_rand.SEED[200]
1 1
.names $false pseudo_rand.SEED[201]
1 1
.names $true pseudo_rand.SEED[202]
1 1
.names $false pseudo_rand.SEED[203]
1 1
.names $true pseudo_rand.SEED[204]
1 1
.names $false pseudo_rand.SEED[205]
1 1
.names $true pseudo_rand.SEED[206]
1 1
.names $false pseudo_rand.SEED[207]
1 1
.names $true pseudo_rand.SEED[208]
1 1
.names $false pseudo_rand.SEED[209]
1 1
.names $true pseudo_rand.SEED[210]
1 1
.names $true pseudo_rand.SEED[211]
1 1
.names $true pseudo_rand.SEED[212]
1 1
.names $true pseudo_rand.SEED[213]
1 1
.names $false pseudo_rand.SEED[214]
1 1
.names $false pseudo_rand.SEED[215]
1 1
.names $true pseudo_rand.SEED[216]
1 1
.names $false pseudo_rand.SEED[217]
1 1
.names $false pseudo_rand.SEED[218]
1 1
.names $false pseudo_rand.SEED[219]
1 1
.names $true pseudo_rand.SEED[220]
1 1
.names $true pseudo_rand.SEED[221]
1 1
.names $true pseudo_rand.SEED[222]
1 1
.names $false pseudo_rand.SEED[223]
1 1
.names $false pseudo_rand.SEED[224]
1 1
.names $false pseudo_rand.SEED[225]
1 1
.names $false pseudo_rand.SEED[226]
1 1
.names $true pseudo_rand.SEED[227]
1 1
.names $false pseudo_rand.SEED[228]
1 1
.names $true pseudo_rand.SEED[229]
1 1
.names $true pseudo_rand.SEED[230]
1 1
.names $false pseudo_rand.SEED[231]
1 1
.names $true pseudo_rand.SEED[232]
1 1
.names $false pseudo_rand.SEED[233]
1 1
.names $false pseudo_rand.SEED[234]
1 1
.names $false pseudo_rand.SEED[235]
1 1
.names $false pseudo_rand.SEED[236]
1 1
.names $true pseudo_rand.SEED[237]
1 1
.names $true pseudo_rand.SEED[238]
1 1
.names $true pseudo_rand.SEED[239]
1 1
.names $true pseudo_rand.SEED[240]
1 1
.names $true pseudo_rand.SEED[241]
1 1
.names $false pseudo_rand.SEED[242]
1 1
.names $false pseudo_rand.SEED[243]
1 1
.names $false pseudo_rand.SEED[244]
1 1
.names $true pseudo_rand.SEED[245]
1 1
.names $true pseudo_rand.SEED[246]
1 1
.names $false pseudo_rand.SEED[247]
1 1
.names $true pseudo_rand.SEED[248]
1 1
.names $false pseudo_rand.SEED[249]
1 1
.names $false pseudo_rand.SEED[250]
1 1
.names $false pseudo_rand.SEED[251]
1 1
.names $true pseudo_rand.SEED[252]
1 1
.names $true pseudo_rand.SEED[253]
1 1
.names $true pseudo_rand.SEED[254]
1 1
.names $false pseudo_rand.SEED[255]
1 1
.names $false pseudo_rand.SEED[256]
1 1
.names clk pseudo_rand.clk
1 1
.names reset pseudo_rand.reset
1 1
.end
