// Seed: 886101817
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2
);
  uwire id_4 = 1;
  module_2(
      id_4
  );
endmodule
module module_1 (
    output tri1  id_0,
    output tri1  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output tri   id_5,
    output uwire id_6
);
  assign id_6 = id_3;
  module_0(
      id_3, id_2, id_4
  );
  assign id_1 = 1;
endmodule
macromodule module_2 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  wire id_4;
endmodule
