INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/sources_1/new/mux2_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.srcs/sim_1/new/mux2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alica/OneDrive/Desktop/basys3_book_alican/SV_Design_FPGA/combinational_mux2/combinational_mux2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
