 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ascon_top
Version: R-2020.09-SP2
Date   : Sun Sep  7 18:35:00 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65lplvttc
Wire Load Model Mode: segmented

  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[2].state_reg_share/state_reg[1][63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  register_0         ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD4LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD4LVT)           0.13       0.13 r
  mealy_fsm/U19/ZN (INVD2LVT)                             0.02       0.15 f
  mealy_fsm/U17/ZN (ND2D2LVT)                             0.03       0.18 r
  mealy_fsm/U56/ZN (OAI211D1LVT)                          0.04       0.22 f
  mealy_fsm/sel_masked_round (fsm)                        0.00       0.22 f
  U6343/ZN (INVD1LVT)                                     0.03       0.24 r
  U5638/Z (CKBD4LVT)                                      0.04       0.29 r
  U5505/ZN (CKND2LVT)                                     0.02       0.31 f
  U5533/Z (BUFFD16LVT)                                    0.08       0.38 f
  gen_no_changing.gen_sbox[8].u_sbox/sel_masked_round (ascon_sbox_d2_2)
                                                          0.00       0.38 f
  gen_no_changing.gen_sbox[8].u_sbox/U13/ZN (INVD6LVT)
                                                          0.04       0.43 r
  gen_no_changing.gen_sbox[8].u_sbox/U3/ZN (INVD3LVT)     0.04       0.46 f
  gen_no_changing.gen_sbox[8].u_sbox/U119/ZN (OAI22D0LVT)
                                                          0.11       0.58 r
  gen_no_changing.gen_sbox[8].u_sbox/U255/ZN (IND2D0LVT)
                                                          0.06       0.63 r
  gen_no_changing.gen_sbox[8].u_sbox/U256/ZN (MUX2ND0LVT)
                                                          0.06       0.69 f
  gen_no_changing.gen_sbox[8].u_sbox/x_out_noMask[2] (ascon_sbox_d2_2)
                                                          0.00       0.69 f
  U9153/ZN (AOI22D0LVT)                                   0.09       0.78 r
  U5541/Z (CKXOR2D0LVT)                                   0.09       0.87 r
  gen_state_regs[2].state_reg_share/in_shifted_1bit[19] (state_register_3)
                                                          0.00       0.87 r
  gen_state_regs[2].state_reg_share/U551/ZN (INVD0LVT)
                                                          0.02       0.89 f
  gen_state_regs[2].state_reg_share/U556/ZN (OAI222D0LVT)
                                                          0.07       0.97 r
  gen_state_regs[2].state_reg_share/state_reg[1][63]/D (DFCNQD1LVT)
                                                          0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[2].state_reg_share/state_reg[1][63]/CP (DFCNQD1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
