Analysis & Synthesis report for DE2_CCD_PIP
Tue Apr 04 19:15:10 2006
Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |DE2_CCD_PIP|I2C_CCD_Config:v7|mSetup_ST
  9. State Machine - |DE2_CCD_PIP|I2C_CCD_Config:u7|mSetup_ST
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2
 14. Source assignments for RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2
 15. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 16. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated
 17. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram
 18. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3
 19. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8
 63. Source assignments for Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated
 64. Source assignments for Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated
 65. Source assignments for Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated
 66. Source assignments for Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated
 67. Source assignments for Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated
 68. Source assignments for Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated
 69. Parameter Settings for User Entity Instance: Top-level Entity: |DE2_CCD_PIP
 70. Parameter Settings for User Entity Instance: VGA_Controller:u1
 71. Parameter Settings for User Entity Instance: RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
 72. Parameter Settings for User Entity Instance: RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component
 73. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 74. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
 75. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 76. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 77. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 78. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 80. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 81. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 82. Parameter Settings for User Entity Instance: I2C_CCD_Config:u7
 83. Parameter Settings for User Entity Instance: I2C_CCD_Config:v7
 84. Parameter Settings for User Entity Instance: Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component
 90. altshift_taps Parameter Settings by Entity Instance
 91. dcfifo Parameter Settings by Entity Instance
 92. Analysis & Synthesis Equations
 93. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 04 19:15:09 2006         ;
; Quartus II Version                 ; 5.1 Build 213 01/19/2006 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_CCD_PIP                                   ;
; Top-level Entity Name              ; DE2_CCD_PIP                                   ;
; Family                             ; Cyclone II                                    ;
; Total combinational functions      ; 1232                                          ;
; Total registers                    ; 990                                           ;
; Total pins                         ; 425                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 97,264                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP2C35F672C6       ;                    ;
; Top-level entity name                                              ; DE2_CCD_PIP        ; DE2_CCD_PIP        ;
; Family name                                                        ; Cyclone II         ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                            ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone II                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M4K Memory Blocks                                ; -1                 ; -1                 ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+
; VGA_Param.h                               ; yes             ; User File                    ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/VGA_Param.h                               ;
; VGA_Controller.v                          ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/VGA_Controller.v                          ;
; I2C_CCD_Config.v                          ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/I2C_CCD_Config.v                          ;
; I2C_Controller.v                          ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/I2C_Controller.v                          ;
; Line_Buffer.v                             ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Line_Buffer.v                             ;
; Reset_Delay.v                             ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Reset_Delay.v                             ;
; SEG7_LUT.v                                ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/SEG7_LUT.v                                ;
; SEG7_LUT_8.v                              ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/SEG7_LUT_8.v                              ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Sdram_Control_4Port/command.v             ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Sdram_Control_4Port/control_interface.v   ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Sdram_Control_4Port/sdr_data_path.v       ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Sdram_Control_4Port/Sdram_Control_4Port.v ;
; Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Sdram_Control_4Port/Sdram_FIFO.v          ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Sdram_Control_4Port/Sdram_PLL.v           ;
; CCD_Capture.v                             ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/CCD_Capture.v                             ;
; RAW2RGB_2X.v                              ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/RAW2RGB_2X.v                              ;
; RAW2RGB_4X.v                              ; yes             ; User Verilog HDL File        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/RAW2RGB_4X.v                              ;
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; Other                        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Sdram_Control_4Port/Sdram_Params.h        ;
; DE2_CCD_PIP.v                             ; yes             ; Other                        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/DE2_CCD_PIP.v                             ;
; altshift_taps.tdf                         ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/altshift_taps.tdf            ;
; altdpram.inc                              ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altdpram.inc                 ;
; lpm_counter.inc                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_counter.inc              ;
; lpm_compare.inc                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_compare.inc              ;
; lpm_constant.inc                          ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_constant.inc             ;
; db/shift_taps_jei.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/shift_taps_jei.tdf                     ;
; db/altsyncram_ohv.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/altsyncram_ohv.tdf                     ;
; db/cntr_1tc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/cntr_1tc.tdf                           ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/altpll.tdf                   ;
; aglobal51.inc                             ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/aglobal51.inc                ;
; stratix_pll.inc                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/stratix_pll.inc              ;
; stratixii_pll.inc                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/stratixii_pll.inc            ;
; cycloneii_pll.inc                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/cycloneii_pll.inc            ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/dcfifo.tdf                   ;
; lpm_add_sub.inc                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.inc              ;
; a_graycounter.inc                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/a_graycounter.inc            ;
; a_fefifo.inc                              ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/a_fefifo.inc                 ;
; a_gray2bin.inc                            ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/a_gray2bin.inc               ;
; dffpipe.inc                               ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/dffpipe.inc                  ;
; alt_sync_fifo.inc                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/alt_sync_fifo.inc            ;
; altsyncram_fifo.inc                       ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altsyncram_fifo.inc          ;
; db/dcfifo_7lb1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/dcfifo_7lb1.tdf                        ;
; db/a_gray2bin_ccb.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/a_gray2bin_ccb.tdf                     ;
; db/a_graycounter_g86.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/a_graycounter_g86.tdf                  ;
; db/a_graycounter_b17.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/a_graycounter_b17.tdf                  ;
; db/altsyncram_61u.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/altsyncram_61u.tdf                     ;
; db/altsyncram_rv91.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/altsyncram_rv91.tdf                    ;
; db/dffpipe_gd9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/dffpipe_gd9.tdf                        ;
; db/alt_synch_pipe_mc8.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/alt_synch_pipe_mc8.tdf                 ;
; db/dffpipe_hd9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/dffpipe_hd9.tdf                        ;
; db/alt_synch_pipe_nc8.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/alt_synch_pipe_nc8.tdf                 ;
; db/dffpipe_id9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/dffpipe_id9.tdf                        ;
; db/add_sub_26c.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/add_sub_26c.tdf                        ;
; Mirror_Col_2X.v                           ; yes             ; Other                        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Mirror_Col_2X.v                           ;
; Stack_2X_RAM.v                            ; yes             ; Other                        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Stack_2X_RAM.v                            ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc                     ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                               ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                            ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_decode.inc               ;
; altsyncram.inc                            ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altsyncram.inc               ;
; a_rdenreg.inc                             ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                                ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altrom.inc                   ;
; altram.inc                                ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altram.inc                   ;
; altqpram.inc                              ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altqpram.inc                 ;
; db/altsyncram_p9g1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/altsyncram_p9g1.tdf                    ;
; Mirror_Col_4X.v                           ; yes             ; Other                        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Mirror_Col_4X.v                           ;
; Stack_4X_RAM.v                            ; yes             ; Other                        ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/Stack_4X_RAM.v                            ;
; db/altsyncram_v6g1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/DE2/DE2_CCD_new/DE2_CCD_PIP/db/altsyncram_v6g1.tdf                    ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Total combinational functions               ; 1232                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 531                                                                       ;
;     -- 3 input functions                    ; 285                                                                       ;
;     -- <=2 input functions                  ; 416                                                                       ;
;         -- Combinational cells for routing  ; 0                                                                         ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 823                                                                       ;
;     -- arithmetic mode                      ; 409                                                                       ;
; Total registers                             ; 990                                                                       ;
; I/O pins                                    ; 425                                                                       ;
; Total memory bits                           ; 97264                                                                     ;
; Total PLLs                                  ; 1                                                                         ;
; Maximum fan-out node                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 504                                                                       ;
; Total fan-out                               ; 9964                                                                      ;
; Average fan-out                             ; 3.58                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE2_CCD_PIP                                     ; 1232 (11)         ; 990 (25)     ; 97264       ; 0            ; 0       ; 0         ; 425  ; 0            ; |DE2_CCD_PIP                                                                                                                                                      ;
;    |CCD_Capture:u3|                              ; 62 (62)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|CCD_Capture:u3                                                                                                                                       ;
;    |CCD_Capture:v3|                              ; 21 (21)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|CCD_Capture:v3                                                                                                                                       ;
;    |I2C_CCD_Config:u7|                           ; 109 (64)          ; 66 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|I2C_CCD_Config:u7                                                                                                                                    ;
;       |I2C_Controller:u0|                        ; 45 (45)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|I2C_CCD_Config:u7|I2C_Controller:u0                                                                                                                  ;
;    |I2C_CCD_Config:v7|                           ; 89 (44)           ; 51 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|I2C_CCD_Config:v7                                                                                                                                    ;
;       |I2C_Controller:u0|                        ; 45 (45)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|I2C_CCD_Config:v7|I2C_Controller:u0                                                                                                                  ;
;    |Mirror_Col_2X:u8|                            ; 20 (20)           ; 11 (11)      ; 9600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8                                                                                                                                     ;
;       |Stack_2X_RAM:comb_29|                     ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8|Stack_2X_RAM:comb_29                                                                                                                ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component                                                                                ;
;             |altsyncram_p9g1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated                                                 ;
;       |Stack_2X_RAM:comb_63|                     ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8|Stack_2X_RAM:comb_63                                                                                                                ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component                                                                                ;
;             |altsyncram_p9g1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated                                                 ;
;       |Stack_2X_RAM:comb_97|                     ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8|Stack_2X_RAM:comb_97                                                                                                                ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component                                                                                ;
;             |altsyncram_p9g1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated                                                 ;
;    |Mirror_Col_4X:u9|                            ; 19 (19)           ; 11 (11)      ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9                                                                                                                                     ;
;       |Stack_4X_RAM:comb_29|                     ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9|Stack_4X_RAM:comb_29                                                                                                                ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component                                                                                ;
;             |altsyncram_v6g1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated                                                 ;
;       |Stack_4X_RAM:comb_63|                     ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9|Stack_4X_RAM:comb_63                                                                                                                ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component                                                                                ;
;             |altsyncram_v6g1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated                                                 ;
;       |Stack_4X_RAM:comb_97|                     ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9|Stack_4X_RAM:comb_97                                                                                                                ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component                                                                                ;
;             |altsyncram_v6g1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated                                                 ;
;    |RAW2RGB_2X:u4|                               ; 68 (52)           ; 47 (36)      ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_2X:u4                                                                                                                                        ;
;       |Line_Buffer:u0|                           ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_2X:u4|Line_Buffer:u0                                                                                                                         ;
;          |altshift_taps:altshift_taps_component| ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                   ;
;             |shift_taps_jei:auto_generated|      ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated                                                     ;
;                |altsyncram_ohv:altsyncram2|      ; 0 (0)             ; 0 (0)        ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2                          ;
;                |cntr_1tc:cntr1|                  ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1                                      ;
;    |RAW2RGB_4X:v4|                               ; 69 (53)           ; 47 (36)      ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_4X:v4                                                                                                                                        ;
;       |Line_Buffer:u0|                           ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_4X:v4|Line_Buffer:u0                                                                                                                         ;
;          |altshift_taps:altshift_taps_component| ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                   ;
;             |shift_taps_jei:auto_generated|      ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated                                                     ;
;                |altsyncram_ohv:altsyncram2|      ; 0 (0)             ; 0 (0)        ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2                          ;
;                |cntr_1tc:cntr1|                  ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1                                      ;
;    |Reset_Delay:u2|                              ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Reset_Delay:u2                                                                                                                                       ;
;    |SEG7_LUT_8:u5|                               ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|SEG7_LUT_8:u5                                                                                                                                        ;
;       |SEG7_LUT:u0|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                            ;
;       |SEG7_LUT:u1|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                            ;
;       |SEG7_LUT:u2|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                            ;
;       |SEG7_LUT:u3|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                            ;
;       |SEG7_LUT:u4|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                            ;
;       |SEG7_LUT:u5|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                            ;
;       |SEG7_LUT:u6|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                            ;
;       |SEG7_LUT:u7|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                            ;
;    |Sdram_Control_4Port:u6|                      ; 600 (230)         ; 573 (136)    ; 31744       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6                                                                                                                               ;
;       |Sdram_FIFO:read_fifo1|                    ; 60 (0)            ; 82 (0)       ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1                                                                                                         ;
;          |dcfifo:dcfifo_component|               ; 60 (0)            ; 82 (0)       ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                 ;
;             |dcfifo_7lb1:auto_generated|         ; 60 (15)           ; 82 (27)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated                                                      ;
;                |a_gray2bin_ccb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin                      ;
;                |a_gray2bin_ccb:ws_dgrp_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin                      ;
;                |a_graycounter_b17:wrptr_g1p|     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p                          ;
;                |a_graycounter_g86:rdptr_g1p|     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p                          ;
;                |add_sub_26c:wrusedw_sub|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub                              ;
;                |alt_synch_pipe_mc8:rs_dgwp|      ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                           ;
;                   |dffpipe_hd9:dffpipe6|         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6      ;
;                |alt_synch_pipe_nc8:ws_dgrp|      ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                           ;
;                   |dffpipe_id9:dffpipe8|         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8      ;
;                |altsyncram_61u:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram                              ;
;                   |altsyncram_rv91:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3  ;
;                |dffpipe_gd9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp                                   ;
;                |dffpipe_gd9:ws_bwp|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp                                   ;
;       |Sdram_FIFO:read_fifo2|                    ; 67 (0)            ; 84 (0)       ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2                                                                                                         ;
;          |dcfifo:dcfifo_component|               ; 67 (0)            ; 84 (0)       ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                 ;
;             |dcfifo_7lb1:auto_generated|         ; 67 (21)           ; 84 (29)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated                                                      ;
;                |a_gray2bin_ccb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin                      ;
;                |a_gray2bin_ccb:ws_dgrp_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin                      ;
;                |a_graycounter_b17:wrptr_g1p|     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p                          ;
;                |a_graycounter_g86:rdptr_g1p|     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p                          ;
;                |add_sub_26c:wrusedw_sub|         ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub                              ;
;                |alt_synch_pipe_mc8:rs_dgwp|      ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                           ;
;                   |dffpipe_hd9:dffpipe6|         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6      ;
;                |alt_synch_pipe_nc8:ws_dgrp|      ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                           ;
;                   |dffpipe_id9:dffpipe8|         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8      ;
;                |altsyncram_61u:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram                              ;
;                   |altsyncram_rv91:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3  ;
;                |dffpipe_gd9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp                                   ;
;                |dffpipe_gd9:ws_bwp|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp                                   ;
;       |Sdram_FIFO:write_fifo1|                   ; 60 (0)            ; 83 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1                                                                                                        ;
;          |dcfifo:dcfifo_component|               ; 60 (0)            ; 83 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                ;
;             |dcfifo_7lb1:auto_generated|         ; 60 (15)           ; 83 (27)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated                                                     ;
;                |a_gray2bin_ccb:rdptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin                     ;
;                |a_gray2bin_ccb:rs_dgwp_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin                     ;
;                |a_graycounter_b17:wrptr_g1p|     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p                         ;
;                |a_graycounter_g86:rdptr_g1p|     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p                         ;
;                |add_sub_26c:rdusedw_sub|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub                             ;
;                |alt_synch_pipe_mc8:rs_dgwp|      ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                          ;
;                   |dffpipe_hd9:dffpipe6|         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6     ;
;                |alt_synch_pipe_nc8:ws_dgrp|      ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                          ;
;                   |dffpipe_id9:dffpipe8|         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8     ;
;                |altsyncram_61u:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram                             ;
;                   |altsyncram_rv91:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3 ;
;                |dffpipe_gd9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp                                  ;
;                |dffpipe_gd9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp                                  ;
;       |Sdram_FIFO:write_fifo2|                   ; 60 (0)            ; 85 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2                                                                                                        ;
;          |dcfifo:dcfifo_component|               ; 60 (0)            ; 85 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                ;
;             |dcfifo_7lb1:auto_generated|         ; 60 (15)           ; 85 (29)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated                                                     ;
;                |a_gray2bin_ccb:rdptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin                     ;
;                |a_gray2bin_ccb:rs_dgwp_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin                     ;
;                |a_graycounter_b17:wrptr_g1p|     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p                         ;
;                |a_graycounter_g86:rdptr_g1p|     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p                         ;
;                |add_sub_26c:rdusedw_sub|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub                             ;
;                |alt_synch_pipe_mc8:rs_dgwp|      ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                          ;
;                   |dffpipe_hd9:dffpipe6|         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6     ;
;                |alt_synch_pipe_nc8:ws_dgrp|      ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                          ;
;                   |dffpipe_id9:dffpipe8|         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8     ;
;                |altsyncram_61u:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram                             ;
;                   |altsyncram_rv91:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3 ;
;                |dffpipe_gd9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp                                  ;
;                |dffpipe_gd9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp                                  ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                          ;
;          |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                  ;
;       |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|command:command1                                                                                                              ;
;       |control_interface:control1|               ; 63 (63)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|control_interface:control1                                                                                                    ;
;    |VGA_Controller:u1|                           ; 75 (75)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD_PIP|VGA_Controller:u1                                                                                                                                    ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ALTSYNCRAM                                                 ; M4K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ALTSYNCRAM                                                 ; M4K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ALTSYNCRAM                                                 ; M4K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ALTSYNCRAM                                                 ; M4K  ; Simple Dual Port ; 320          ; 10           ; 320          ; 10           ; 3200  ; None ;
; Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ALTSYNCRAM                                                 ; M4K  ; Simple Dual Port ; 320          ; 10           ; 320          ; 10           ; 3200  ; None ;
; Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ALTSYNCRAM                                                 ; M4K  ; Simple Dual Port ; 320          ; 10           ; 320          ; 10           ; 3200  ; None ;
; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560 ; None ;
; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560 ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------+
; State Machine - |DE2_CCD_PIP|I2C_CCD_Config:v7|mSetup_ST          ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------+
; State Machine - |DE2_CCD_PIP|I2C_CCD_Config:u7|mSetup_ST          ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 990   ;
; Number of registers using Synchronous Clear  ; 132   ;
; Number of registers using Synchronous Load   ; 93    ;
; Number of registers using Asynchronous Clear ; 648   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 389   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0 ; 21      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0 ; 15      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0 ; 18      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0 ; 14      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0 ; 11      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0 ; 12      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK               ; 2       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0           ; 4       ;
; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~reg0 ; 21      ;
; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[2]~reg0 ; 15      ;
; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[3]~reg0 ; 18      ;
; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[1]~reg0 ; 14      ;
; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~reg0 ; 11      ;
; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[5]~reg0 ; 12      ;
; I2C_CCD_Config:v7|I2C_Controller:u0|SCLK               ; 2       ;
; I2C_CCD_Config:v7|I2C_Controller:u0|SDO~reg0           ; 4       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|END                ; 5       ;
; I2C_CCD_Config:v7|I2C_Controller:u0|END                ; 5       ;
; Total number of inverted registers = 18                ;         ;
+--------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD_PIP|CCD_Capture:u3|Y_Cont[0]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|command:command1|SA[5]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|command:command1|SA[3]              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|control_interface:control1|timer[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|command:command1|command_done       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD_PIP|CCD_Capture:v3|Y_Cont[4]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD_PIP|CCD_Capture:u3|mSTART                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD_PIP|CCD_Capture:u3|X_Cont[10]                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD_PIP|CCD_Capture:v3|X_Cont[1]                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|rRD2_ADDR[21]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|rRD2_ADDR[11]                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|rRD1_ADDR[15]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|rRD1_ADDR[11]                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|rWR2_ADDR[16]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|rWR1_ADDR[10]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|command:command1|rp_shift[2]        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 0 LEs                ; 15 LEs                 ; Yes        ; |DE2_CCD_PIP|RAW2RGB_4X:v4|mCCD_G[10]                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE2_CCD_PIP|RAW2RGB_4X:v4|mCCD_B[9]                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 0 LEs                ; 15 LEs                 ; Yes        ; |DE2_CCD_PIP|RAW2RGB_2X:u4|mCCD_G[10]                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE2_CCD_PIP|RAW2RGB_2X:u4|mCCD_B[5]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|mADDR[21]                           ;
; 64:1               ; 8 bits    ; 336 LEs       ; 64 LEs               ; 272 LEs                ; Yes        ; |DE2_CCD_PIP|I2C_CCD_Config:v7|mI2C_DATA[5]                             ;
; 64:1               ; 8 bits    ; 336 LEs       ; 64 LEs               ; 272 LEs                ; Yes        ; |DE2_CCD_PIP|I2C_CCD_Config:u7|mI2C_DATA[7]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|CMD[1]                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|RD_MASK[1]                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|mWR                                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_CCD_PIP|Sdram_Control_4Port:u6|ST[1]                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE2_CCD_PIP|VGA_Controller:u1|oVGA_R[7]                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE2_CCD_PIP|RAW2RGB_4X:v4|add~0                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE2_CCD_PIP|RAW2RGB_2X:u4|add~0                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; from ; to                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated ;
+---------------------------------+-------+-----------------+-------------------------------------------------------------+
; Assignment                      ; Value ; from            ; to                                                          ;
+---------------------------------+-------+-----------------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                           ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                                                      ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a                                     ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                     ;
+---------------------------------+-------+-----------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; from ; to                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated ;
+---------------------------------+-------+-----------------+-------------------------------------------------------------+
; Assignment                      ; Value ; from            ; to                                                          ;
+---------------------------------+-------+-----------------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                           ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                                                      ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a                                     ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                     ;
+---------------------------------+-------+-----------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; from ; to                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated ;
+---------------------------------+-------+-----------------+------------------------------------------------------------+
; Assignment                      ; Value ; from            ; to                                                         ;
+---------------------------------+-------+-----------------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                                                     ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a                                    ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                    ;
+---------------------------------+-------+-----------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; from ; to                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated ;
+---------------------------------+-------+-----------------+------------------------------------------------------------+
; Assignment                      ; Value ; from            ; to                                                         ;
+---------------------------------+-------+-----------------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                                                     ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a                                    ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                    ;
+---------------------------------+-------+-----------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2_CCD_PIP ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; PIP_X          ; 310   ; Integer                                            ;
; PIP_Y          ; 230   ; Integer                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Integer                               ;
; H_SYNC_BACK    ; 48    ; Integer                               ;
; H_SYNC_ACT     ; 640   ; Integer                               ;
; H_SYNC_FRONT   ; 16    ; Integer                               ;
; H_SYNC_TOTAL   ; 800   ; Integer                               ;
; V_SYNC_CYC     ; 2     ; Integer                               ;
; V_SYNC_BACK    ; 32    ; Integer                               ;
; V_SYNC_ACT     ; 480   ; Integer                               ;
; V_SYNC_FRONT   ; 11    ; Integer                               ;
; V_SYNC_TOTAL   ; 525   ; Integer                               ;
; X_START        ; 144   ; Integer                               ;
; Y_START        ; 34    ; Integer                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 2              ; Integer                                                                       ;
; TAP_DISTANCE   ; 1280           ; Integer                                                                       ;
; WIDTH          ; 10             ; Integer                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_jei ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 2              ; Integer                                                                       ;
; TAP_DISTANCE   ; 1280           ; Integer                                                                       ;
; WIDTH          ; 10             ; Integer                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_jei ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Integer                                    ;
; REF_PER        ; 1024  ; Integer                                    ;
; SC_CL          ; 3     ; Integer                                    ;
; SC_RCD         ; 3     ; Integer                                    ;
; SC_RRD         ; 7     ; Integer                                    ;
; SC_PM          ; 1     ; Integer                                    ;
; SC_BL          ; 1     ; Integer                                    ;
; SDR_BL         ; 111   ; Binary                                     ;
; SDR_BT         ; 0     ; Binary                                     ;
; SDR_CL         ; 011   ; Binary                                     ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Integer                                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 2                 ; Integer                                                      ;
; CLK0_MULTIPLY_BY              ; 2                 ; Integer                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Integer                                                      ;
; CLK0_DIVIDE_BY                ; 1                 ; Integer                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Integer                                                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Integer                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; C2_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; C3_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; C4_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; C5_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Integer                                                               ;
; REF_PER        ; 1024  ; Integer                                                               ;
; SC_CL          ; 3     ; Integer                                                               ;
; SC_RCD         ; 3     ; Integer                                                               ;
; SC_RRD         ; 7     ; Integer                                                               ;
; SC_PM          ; 1     ; Integer                                                               ;
; SC_BL          ; 1     ; Integer                                                               ;
; SDR_BL         ; 111   ; Binary                                                                ;
; SDR_BT         ; 0     ; Binary                                                                ;
; SDR_CL         ; 011   ; Binary                                                                ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Integer                                                     ;
; REF_PER        ; 1024  ; Integer                                                     ;
; SC_CL          ; 3     ; Integer                                                     ;
; SC_RCD         ; 3     ; Integer                                                     ;
; SC_RRD         ; 7     ; Integer                                                     ;
; SC_PM          ; 1     ; Integer                                                     ;
; SC_BL          ; 1     ; Integer                                                     ;
; SDR_BL         ; 111   ; Binary                                                      ;
; SDR_BT         ; 0     ; Binary                                                      ;
; SDR_CL         ; 011   ; Binary                                                      ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Integer                                                             ;
; REF_PER        ; 1024  ; Integer                                                             ;
; SC_CL          ; 3     ; Integer                                                             ;
; SC_RCD         ; 3     ; Integer                                                             ;
; SC_RRD         ; 7     ; Integer                                                             ;
; SC_PM          ; 1     ; Integer                                                             ;
; SC_BL          ; 1     ; Integer                                                             ;
; SDR_BL         ; 111   ; Binary                                                              ;
; SDR_BT         ; 0     ; Binary                                                              ;
; SDR_CL         ; 011   ; Binary                                                              ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Integer                                                                    ;
; LPM_NUMWORDS            ; 512         ; Integer                                                                    ;
; LPM_WIDTHU              ; 9           ; Integer                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_7lb1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Integer                                                                    ;
; LPM_NUMWORDS            ; 512         ; Integer                                                                    ;
; LPM_WIDTHU              ; 9           ; Integer                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_7lb1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Integer                                                                   ;
; LPM_NUMWORDS            ; 512         ; Integer                                                                   ;
; LPM_WIDTHU              ; 9           ; Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_7lb1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Integer                                                                   ;
; LPM_NUMWORDS            ; 512         ; Integer                                                                   ;
; LPM_WIDTHU              ; 9           ; Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_7lb1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u7 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_Freq       ; 50000000 ; Integer                            ;
; I2C_Freq       ; 20000    ; Integer                            ;
; LUT_SIZE       ; 17       ; Integer                            ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:v7 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_Freq       ; 50000000 ; Integer                            ;
; I2C_Freq       ; 20000    ; Integer                            ;
; LUT_SIZE       ; 17       ; Integer                            ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                        ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                                     ;
; WIDTH_A                            ; 10              ; Integer                                                     ;
; WIDTHAD_A                          ; 10              ; Integer                                                     ;
; NUMWORDS_A                         ; 640             ; Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WIDTH_B                            ; 10              ; Integer                                                     ;
; WIDTHAD_B                          ; 10              ; Integer                                                     ;
; NUMWORDS_B                         ; 640             ; Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; M4K             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_p9g1 ; Untyped                                                     ;
+------------------------------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                        ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                                     ;
; WIDTH_A                            ; 10              ; Integer                                                     ;
; WIDTHAD_A                          ; 10              ; Integer                                                     ;
; NUMWORDS_A                         ; 640             ; Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WIDTH_B                            ; 10              ; Integer                                                     ;
; WIDTHAD_B                          ; 10              ; Integer                                                     ;
; NUMWORDS_B                         ; 640             ; Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; M4K             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_p9g1 ; Untyped                                                     ;
+------------------------------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                        ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                                     ;
; WIDTH_A                            ; 10              ; Integer                                                     ;
; WIDTHAD_A                          ; 10              ; Integer                                                     ;
; NUMWORDS_A                         ; 640             ; Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WIDTH_B                            ; 10              ; Integer                                                     ;
; WIDTHAD_B                          ; 10              ; Integer                                                     ;
; NUMWORDS_B                         ; 640             ; Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; M4K             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_p9g1 ; Untyped                                                     ;
+------------------------------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                        ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                                     ;
; WIDTH_A                            ; 10              ; Integer                                                     ;
; WIDTHAD_A                          ; 9               ; Integer                                                     ;
; NUMWORDS_A                         ; 320             ; Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WIDTH_B                            ; 10              ; Integer                                                     ;
; WIDTHAD_B                          ; 9               ; Integer                                                     ;
; NUMWORDS_B                         ; 320             ; Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; M4K             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_v6g1 ; Untyped                                                     ;
+------------------------------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                        ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                                     ;
; WIDTH_A                            ; 10              ; Integer                                                     ;
; WIDTHAD_A                          ; 9               ; Integer                                                     ;
; NUMWORDS_A                         ; 320             ; Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WIDTH_B                            ; 10              ; Integer                                                     ;
; WIDTHAD_B                          ; 9               ; Integer                                                     ;
; NUMWORDS_B                         ; 320             ; Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; M4K             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_v6g1 ; Untyped                                                     ;
+------------------------------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                        ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                                     ;
; WIDTH_A                            ; 10              ; Integer                                                     ;
; WIDTHAD_A                          ; 9               ; Integer                                                     ;
; NUMWORDS_A                         ; 320             ; Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WIDTH_B                            ; 10              ; Integer                                                     ;
; WIDTHAD_B                          ; 9               ; Integer                                                     ;
; NUMWORDS_B                         ; 320             ; Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; M4K             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_v6g1 ; Untyped                                                     ;
+------------------------------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                             ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 2                                                                  ;
; Entity Instance            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                  ;
;     -- TAP_DISTANCE        ; 1280                                                               ;
;     -- WIDTH               ; 10                                                                 ;
; Entity Instance            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                  ;
;     -- TAP_DISTANCE        ; 1280                                                               ;
;     -- WIDTH               ; 10                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/DE2/DE2_CCD_new/DE2_CCD_PIP/DE2_CCD_PIP.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 04 19:14:34 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD_PIP -c DE2_CCD_PIP
Info: Found 1 design units, including 1 entities, in source file VGA_Controller.v
    Info: Found entity 1: VGA_Controller
Warning: Can't analyze file -- file C:/DE2/DE2_CCD_new/DE2_CCD_PIP/DE2_CCD.v is missing
Info: Found 1 design units, including 1 entities, in source file I2C_CCD_Config.v
    Info: Found entity 1: I2C_CCD_Config
Info: Found 1 design units, including 1 entities, in source file I2C_Controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file Line_Buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file SEG7_LUT_8.v
    Info: Found entity 1: SEG7_LUT_8
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v
    Info: Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v
    Info: Found entity 1: Sdram_Control_4Port
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_FIFO.v
    Info: Found entity 1: Sdram_FIFO
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL.v
    Info: Found entity 1: Sdram_PLL
Info: Found 1 design units, including 1 entities, in source file CCD_Capture.v
    Info: Found entity 1: CCD_Capture
Info: Found 1 design units, including 1 entities, in source file RAW2RGB_2X.v
    Info: Found entity 1: RAW2RGB_2X
Info: Found 1 design units, including 1 entities, in source file RAW2RGB_4X.v
    Info: Found entity 1: RAW2RGB_4X
Warning: Using design file DE2_CCD_PIP.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DE2_CCD_PIP
Info: Elaborating entity "DE2_CCD_PIP" for the top level hierarchy
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(174): object "CLOCK_27" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(176): object "EXT_CLOCK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(194): object "UART_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(195): object "UART_RXD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(197): object "IRDA_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(198): object "IRDA_RXD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(214): object "FL_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(215): object "FL_WE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(216): object "FL_RST_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(217): object "FL_OE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(218): object "FL_CE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(221): object "SRAM_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(222): object "SRAM_UB_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(223): object "SRAM_LB_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(224): object "SRAM_WE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(225): object "SRAM_CE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(226): object "SRAM_OE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(229): object "OTG_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(230): object "OTG_CS_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(231): object "OTG_RD_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(232): object "OTG_WR_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(233): object "OTG_RST_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(234): object "OTG_FSPEED" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(235): object "OTG_LSPEED" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(236): object "OTG_INT0" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(237): object "OTG_INT1" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(238): object "OTG_DREQ0" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(239): object "OTG_DREQ1" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(240): object "OTG_DACK0_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(241): object "OTG_DACK1_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(246): object "LCD_RW" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(247): object "LCD_EN" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(248): object "LCD_RS" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(251): object "SD_DAT3" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(252): object "SD_CMD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(253): object "SD_CLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(256): object "I2C_SCLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(258): object "PS2_DAT" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(259): object "PS2_CLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(261): object "TDI" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(262): object "TCK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(263): object "TCS" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(264): object "TDO" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(276): object "ENET_CMD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(277): object "ENET_CS_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(278): object "ENET_WR_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(279): object "ENET_RD_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(280): object "ENET_RST_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(281): object "ENET_INT" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(282): object "ENET_CLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(285): object "AUD_ADCDAT" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(287): object "AUD_DACDAT" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(289): object "AUD_XCK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(291): object "TD_DATA" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(292): object "TD_HS" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(293): object "TD_VS" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(296): object "GPIO_0" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(319): object "CCD1_FLASH" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_CCD_PIP.v(328): object "CCD2_FLASH" declared but not used
Warning (10230): Verilog HDL assignment warning at DE2_CCD_PIP.v(415): truncated value with size 11 to match size of target (9)
Warning (10034): Output port "UART_TXD" at DE2_CCD_PIP.v(194) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_CCD_PIP.v(197) has no driver
Warning (10034): Output port "FL_ADDR[21]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[20]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[19]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[18]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[17]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[16]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[15]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[14]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[13]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[12]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[11]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[10]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[9]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[8]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[7]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[6]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[5]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[4]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[3]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[2]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[1]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_ADDR[0]" at DE2_CCD_PIP.v(214) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_CCD_PIP.v(215) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_CCD_PIP.v(216) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_CCD_PIP.v(217) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_CCD_PIP.v(218) has no driver
Warning (10034): Output port "SRAM_ADDR[17]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[16]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[15]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[14]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[13]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[12]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[11]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[10]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[9]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[8]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[7]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[6]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[5]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[4]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[3]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[2]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[1]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_ADDR[0]" at DE2_CCD_PIP.v(221) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_CCD_PIP.v(222) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_CCD_PIP.v(223) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_CCD_PIP.v(224) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_CCD_PIP.v(225) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_CCD_PIP.v(226) has no driver
Warning (10034): Output port "OTG_ADDR[1]" at DE2_CCD_PIP.v(229) has no driver
Warning (10034): Output port "OTG_ADDR[0]" at DE2_CCD_PIP.v(229) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_CCD_PIP.v(230) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_CCD_PIP.v(231) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_CCD_PIP.v(232) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_CCD_PIP.v(233) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_CCD_PIP.v(234) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_CCD_PIP.v(235) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_CCD_PIP.v(240) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_CCD_PIP.v(241) has no driver
Warning (10034): Output port "LCD_RW" at DE2_CCD_PIP.v(246) has no driver
Warning (10034): Output port "LCD_EN" at DE2_CCD_PIP.v(247) has no driver
Warning (10034): Output port "LCD_RS" at DE2_CCD_PIP.v(248) has no driver
Warning (10034): Output port "SD_CLK" at DE2_CCD_PIP.v(253) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_CCD_PIP.v(256) has no driver
Warning (10034): Output port "TDO" at DE2_CCD_PIP.v(264) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_CCD_PIP.v(276) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_CCD_PIP.v(277) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_CCD_PIP.v(278) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_CCD_PIP.v(279) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_CCD_PIP.v(280) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_CCD_PIP.v(282) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_CCD_PIP.v(287) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_CCD_PIP.v(289) has no driver
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10036): Verilog HDL or VHDL warning at VGA_Param.h(5): object "H_SYNC_FRONT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_Param.h(11): object "V_SYNC_FRONT" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at VGA_Controller.v(46): object "Cur_Color_R" declared but not used
Info (10035): Verilog HDL or VHDL information at VGA_Controller.v(47): object "Cur_Color_G" declared but not used
Info (10035): Verilog HDL or VHDL information at VGA_Controller.v(48): object "Cur_Color_B" declared but not used
Info (10035): Verilog HDL or VHDL information at VGA_Controller.v(49): object "mCursor_EN" declared but not used
Info (10035): Verilog HDL or VHDL information at VGA_Controller.v(50): object "mRed_EN" declared but not used
Info (10035): Verilog HDL or VHDL information at VGA_Controller.v(51): object "mGreen_EN" declared but not used
Info (10035): Verilog HDL or VHDL information at VGA_Controller.v(52): object "mBlue_EN" declared but not used
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(64): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(83): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(103): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(129): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info: Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "RAW2RGB_2X" for hierarchy "RAW2RGB_2X:u4"
Info: Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB_2X:u4|Line_Buffer:u0"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus51/libraries/megafunctions/altshift_taps.tdf
    Info: Found entity 1: altshift_taps
Info: Elaborating entity "altshift_taps" for hierarchy "RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_jei.tdf
    Info: Found entity 1: shift_taps_jei
Info: Elaborating entity "shift_taps_jei" for hierarchy "RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ohv.tdf
    Info: Found entity 1: altsyncram_ohv
Info: Elaborating entity "altsyncram_ohv" for hierarchy "RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_1tc.tdf
    Info: Found entity 1: cntr_1tc
Info: Elaborating entity "cntr_1tc" for hierarchy "RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1"
Info: Elaborating entity "RAW2RGB_4X" for hierarchy "RAW2RGB_4X:v4"
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info: Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info: Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(30): object "INIT_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(31): object "REF_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(34): object "SC_RRD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(51): object "SDR_BL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(56): object "SDR_BT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(58): object "SDR_CL" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at Sdram_Control_4Port.v(67): object "WR1_MAX_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at Sdram_Control_4Port.v(77): object "WR2_MAX_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at Sdram_Control_4Port.v(87): object "RD1_MAX_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at Sdram_Control_4Port.v(97): object "RD2_MAX_ADDR" declared but not used
Warning (10271): Verilog HDL Case Statement warning at Sdram_Control_4Port.v(342): size of case item expression (32) exceeds the size of the case expression (10)
Warning (10271): Verilog HDL Case Statement warning at Sdram_Control_4Port.v(358): size of case item expression (32) exceeds the size of the case expression (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(368): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(411): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): variable "rWR1_MAX_ADDR" may not be assigned a new value in every possible path through the Always Construct.  Variable "rWR1_MAX_ADDR" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): variable "rWR2_MAX_ADDR" may not be assigned a new value in every possible path through the Always Construct.  Variable "rWR2_MAX_ADDR" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): variable "rRD1_MAX_ADDR" may not be assigned a new value in every possible path through the Always Construct.  Variable "rRD1_MAX_ADDR" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): variable "rRD2_MAX_ADDR" may not be assigned a new value in every possible path through the Always Construct.  Variable "rRD2_MAX_ADDR" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Info: Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus51/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(33): object "SC_RCD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(34): object "SC_RRD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(51): object "SDR_BL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(56): object "SDR_BT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(58): object "SDR_CL" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at control_interface.v(28): object "INIT_ACK" declared but not used
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(30): object "INIT_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(31): object "REF_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(34): object "SC_RRD" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at command.v(32): object "NOP" declared but not used
Info (10035): Verilog HDL or VHDL information at command.v(41): object "PM_DONE" declared but not used
Info (10035): Verilog HDL or VHDL information at command.v(77): object "do_act" declared but not used
Warning (10240): Verilog HDL Always Construct warning at command.v(239): variable "oe_shift" may not be assigned a new value in every possible path through the Always Construct.  Variable "oe_shift" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at command.v(239): variable "oe1" may not be assigned a new value in every possible path through the Always Construct.  Variable "oe1" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at command.v(239): variable "oe2" may not be assigned a new value in every possible path through the Always Construct.  Variable "oe2" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Info: Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(30): object "INIT_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(31): object "REF_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(33): object "SC_RCD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(34): object "SC_RRD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(51): object "SDR_BL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(56): object "SDR_BT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(58): object "SDR_CL" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus51/libraries/megafunctions/dcfifo.tdf
    Info: Found entity 1: dcfifo
Info: Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_7lb1.tdf
    Info: Found entity 1: dcfifo_7lb1
Info: Elaborating entity "dcfifo_7lb1" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ccb.tdf
    Info: Found entity 1: a_gray2bin_ccb
Info: Elaborating entity "a_gray2bin_ccb" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf
    Info: Found entity 1: a_graycounter_g86
Info: Elaborating entity "a_graycounter_g86" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_b17.tdf
    Info: Found entity 1: a_graycounter_b17
Info: Elaborating entity "a_graycounter_b17" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_61u.tdf
    Info: Found entity 1: altsyncram_61u
Info: Elaborating entity "altsyncram_61u" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rv91.tdf
    Info: Found entity 1: altsyncram_rv91
Info: Elaborating entity "altsyncram_rv91" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info: Found entity 1: alt_synch_pipe_mc8
Info: Elaborating entity "alt_synch_pipe_mc8" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_26c.tdf
    Info: Found entity 1: add_sub_26c
Info: Elaborating entity "add_sub_26c" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub"
Info: Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u7"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(103): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(104): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(105): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(106): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(107): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(108): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(109): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(110): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(111): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(112): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(113): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(114): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(115): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(116): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(117): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(118): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(119): size of case item expression (32) exceeds the size of the case expression (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u7|I2C_Controller:u0"
Info (10035): Verilog HDL or VHDL information at I2C_Controller.v(60): object "W_R" declared but not used
Warning (10273): Verilog HDL warning at I2C_Controller.v(61): sign extended using "x" or "z"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Warning (10270): Verilog HDL statement warning at I2C_Controller.v(98): incomplete Case Statement has no default case item
Warning: Using design file Mirror_Col_2X.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Mirror_Col_2X
Info: Elaborating entity "Mirror_Col_2X" for hierarchy "Mirror_Col_2X:u8"
Warning: Using design file Stack_2X_RAM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Stack_2X_RAM
Info: Elaborating entity "Stack_2X_RAM" for hierarchy "Mirror_Col_2X:u8|Stack_2X_RAM:comb_29"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus51/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p9g1.tdf
    Info: Found entity 1: altsyncram_p9g1
Info: Elaborating entity "altsyncram_p9g1" for hierarchy "Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated"
Warning: Using design file Mirror_Col_4X.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Mirror_Col_4X
Info: Elaborating entity "Mirror_Col_4X" for hierarchy "Mirror_Col_4X:u9"
Warning: Using design file Stack_4X_RAM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Stack_4X_RAM
Info: Elaborating entity "Stack_4X_RAM" for hierarchy "Mirror_Col_4X:u9|Stack_4X_RAM:comb_29"
Info: Elaborating entity "altsyncram" for hierarchy "Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v6g1.tdf
    Info: Found entity 1: altsyncram_v6g1
Info: Elaborating entity "altsyncram_v6g1" for hierarchy "Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated"
Warning: Port "rdaddress" on the entity instantiation of "comb_97" is connected to a signal of width 32. The formal width of the signal in the module is 9.  Extra bits will be driven by GND.
Warning: Port "wraddress" on the entity instantiation of "comb_97" is connected to a signal of width 10. The formal width of the signal in the module is 9.  Extra bits will be driven by GND.
Warning: Port "rdaddress" on the entity instantiation of "comb_63" is connected to a signal of width 32. The formal width of the signal in the module is 9.  Extra bits will be driven by GND.
Warning: Port "wraddress" on the entity instantiation of "comb_63" is connected to a signal of width 10. The formal width of the signal in the module is 9.  Extra bits will be driven by GND.
Warning: Port "rdaddress" on the entity instantiation of "comb_29" is connected to a signal of width 32. The formal width of the signal in the module is 9.  Extra bits will be driven by GND.
Warning: Port "wraddress" on the entity instantiation of "comb_29" is connected to a signal of width 10. The formal width of the signal in the module is 9.  Extra bits will be driven by GND.
Warning: Port "rdaddress" on the entity instantiation of "comb_97" is connected to a signal of width 32. The formal width of the signal in the module is 10.  Extra bits will be driven by GND.
Warning: Port "rdaddress" on the entity instantiation of "comb_63" is connected to a signal of width 32. The formal width of the signal in the module is 10.  Extra bits will be driven by GND.
Warning: Port "rdaddress" on the entity instantiation of "comb_29" is connected to a signal of width 32. The formal width of the signal in the module is 10.  Extra bits will be driven by GND.
Warning: Port "CMD" on the entity instantiation of "control1" is connected to a signal of width 2. The formal width of the signal in the module is 3.  Extra bits will be driven by GND.
Warning: Port "CS_N" on the entity instantiation of "u6" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic.
Warning: Port "RD1_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "RD1_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "RD2_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "RD2_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "WR1_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "WR1_DATA" on the entity instantiation of "u6" is connected to a signal of width 15. The formal width of the signal in the module is 16.  Extra bits will be driven by GND.
Warning: Port "WR1_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "WR2_ADDR" on the entity instantiation of "u6" is connected to a signal of width 22. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "WR2_DATA" on the entity instantiation of "u6" is connected to a signal of width 15. The formal width of the signal in the module is 16.  Extra bits will be driven by GND.
Warning: Port "WR2_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[0]" with stuck data_in port to stuck value GND
Info: Power-up level of register "Sdram_Control_4Port:u6|rWR1_LENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|rWR2_LENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|rRD1_LENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|rRD2_LENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|command:command1|CKE" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|command:command1|CKE" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|CKE" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|CKE" with stuck data_in port to stuck value VCC
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a0"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a1"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a2"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a3"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a4"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a0"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a1"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a2"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a3"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a4"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a0"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a1"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a2"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a3"
        Warning: Synthesized away node "Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a4"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a0"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a1"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a3"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a4"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a0"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a1"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a3"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a4"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a0"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a1"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a3"
        Warning: Synthesized away node "Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a4"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a15"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a15"
Info: Power-up level of register "I2C_CCD_Config:v7|mI2C_DATA[23]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|mI2C_DATA[23]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:v7|mI2C_DATA[22]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:v7|mI2C_DATA[21]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|mI2C_DATA[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:v7|mI2C_DATA[20]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|mI2C_DATA[20]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:v7|mI2C_DATA[19]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|mI2C_DATA[19]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:v7|mI2C_DATA[18]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:v7|mI2C_DATA[17]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|mI2C_DATA[17]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:v7|mI2C_DATA[16]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[23]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[23]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[22]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[21]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[20]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[20]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[19]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[19]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[18]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[17]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[17]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[16]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[23]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[23]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[22]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[21]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[20]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[20]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[19]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[19]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[18]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[17]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[17]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[16]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr"
    Info: Duplicate register "I2C_CCD_Config:u7|mI2C_CTRL_CLK" merged to single register "I2C_CCD_Config:v7|mI2C_CTRL_CLK"
    Info: Duplicate register "Sdram_Control_4Port:u6|DQM[0]" merged to single register "Sdram_Control_4Port:u6|DQM[1]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[8]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[8]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]"
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "I2C_CCD_Config:v7|mI2C_DATA[14]" merged to single register "I2C_CCD_Config:v7|mI2C_DATA[15]"
    Info: Duplicate register "I2C_CCD_Config:v7|mI2C_DATA[12]" merged to single register "I2C_CCD_Config:v7|mI2C_DATA[15]"
    Info: Duplicate register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[14]" merged to single register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[15]"
    Info: Duplicate register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[12]" merged to single register "I2C_CCD_Config:v7|I2C_Controller:u0|SD[15]"
    Info: Duplicate register "I2C_CCD_Config:u7|mI2C_DATA[14]" merged to single register "I2C_CCD_Config:u7|mI2C_DATA[15]"
    Info: Duplicate register "I2C_CCD_Config:u7|mI2C_DATA[12]" merged to single register "I2C_CCD_Config:u7|mI2C_DATA[15]"
    Info: Duplicate register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[14]" merged to single register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]"
    Info: Duplicate register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]" merged to single register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]"
Info: Power-up level of register "Sdram_Control_4Port:u6|mLENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[8]" with stuck data_in port to stuck value VCC
Info: State machine "|DE2_CCD_PIP|I2C_CCD_Config:v7|mSetup_ST" contains 3 states
Info: State machine "|DE2_CCD_PIP|I2C_CCD_Config:u7|mSetup_ST" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|DE2_CCD_PIP|I2C_CCD_Config:v7|mSetup_ST"
Info: Encoding result for state machine "|DE2_CCD_PIP|I2C_CCD_Config:v7|mSetup_ST"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "I2C_CCD_Config:v7|mSetup_ST.0000"
        Info: Encoded state bit "I2C_CCD_Config:v7|mSetup_ST.0010"
        Info: Encoded state bit "I2C_CCD_Config:v7|mSetup_ST.0001"
    Info: State "|DE2_CCD_PIP|I2C_CCD_Config:v7|mSetup_ST.0000" uses code string "000"
    Info: State "|DE2_CCD_PIP|I2C_CCD_Config:v7|mSetup_ST.0001" uses code string "101"
    Info: State "|DE2_CCD_PIP|I2C_CCD_Config:v7|mSetup_ST.0010" uses code string "110"
Info: Selected Auto state machine encoding method for state machine "|DE2_CCD_PIP|I2C_CCD_Config:u7|mSetup_ST"
Info: Encoding result for state machine "|DE2_CCD_PIP|I2C_CCD_Config:u7|mSetup_ST"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "I2C_CCD_Config:u7|mSetup_ST.0000"
        Info: Encoded state bit "I2C_CCD_Config:u7|mSetup_ST.0010"
        Info: Encoded state bit "I2C_CCD_Config:u7|mSetup_ST.0001"
    Info: State "|DE2_CCD_PIP|I2C_CCD_Config:u7|mSetup_ST.0000" uses code string "000"
    Info: State "|DE2_CCD_PIP|I2C_CCD_Config:u7|mSetup_ST.0001" uses code string "101"
    Info: State "|DE2_CCD_PIP|I2C_CCD_Config:u7|mSetup_ST.0010" uses code string "110"
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO_1[11]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO_1[31]" is moved to its source
Info: Duplicate registers merged to single register
    Info: Duplicate register "CCD2_MCLK" merged to single register "CCD1_MCLK"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "GPIO_1[11]~36"
    Warning: Node "GPIO_1[14]~39"
    Warning: Node "GPIO_1[31]~59"
    Warning: Node "GPIO_1[34]~62"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "UART_TXD" stuck at GND
    Warning: Pin "IRDA_TXD" stuck at GND
    Warning: Pin "DRAM_CKE" stuck at VCC
    Warning: Pin "FL_ADDR[0]" stuck at GND
    Warning: Pin "FL_ADDR[1]" stuck at GND
    Warning: Pin "FL_ADDR[2]" stuck at GND
    Warning: Pin "FL_ADDR[3]" stuck at GND
    Warning: Pin "FL_ADDR[4]" stuck at GND
    Warning: Pin "FL_ADDR[5]" stuck at GND
    Warning: Pin "FL_ADDR[6]" stuck at GND
    Warning: Pin "FL_ADDR[7]" stuck at GND
    Warning: Pin "FL_ADDR[8]" stuck at GND
    Warning: Pin "FL_ADDR[9]" stuck at GND
    Warning: Pin "FL_ADDR[10]" stuck at GND
    Warning: Pin "FL_ADDR[11]" stuck at GND
    Warning: Pin "FL_ADDR[12]" stuck at GND
    Warning: Pin "FL_ADDR[13]" stuck at GND
    Warning: Pin "FL_ADDR[14]" stuck at GND
    Warning: Pin "FL_ADDR[15]" stuck at GND
    Warning: Pin "FL_ADDR[16]" stuck at GND
    Warning: Pin "FL_ADDR[17]" stuck at GND
    Warning: Pin "FL_ADDR[18]" stuck at GND
    Warning: Pin "FL_ADDR[19]" stuck at GND
    Warning: Pin "FL_ADDR[20]" stuck at GND
    Warning: Pin "FL_ADDR[21]" stuck at GND
    Warning: Pin "FL_WE_N" stuck at GND
    Warning: Pin "FL_RST_N" stuck at GND
    Warning: Pin "FL_OE_N" stuck at GND
    Warning: Pin "FL_CE_N" stuck at GND
    Warning: Pin "SRAM_ADDR[0]" stuck at GND
    Warning: Pin "SRAM_ADDR[1]" stuck at GND
    Warning: Pin "SRAM_ADDR[2]" stuck at GND
    Warning: Pin "SRAM_ADDR[3]" stuck at GND
    Warning: Pin "SRAM_ADDR[4]" stuck at GND
    Warning: Pin "SRAM_ADDR[5]" stuck at GND
    Warning: Pin "SRAM_ADDR[6]" stuck at GND
    Warning: Pin "SRAM_ADDR[7]" stuck at GND
    Warning: Pin "SRAM_ADDR[8]" stuck at GND
    Warning: Pin "SRAM_ADDR[9]" stuck at GND
    Warning: Pin "SRAM_ADDR[10]" stuck at GND
    Warning: Pin "SRAM_ADDR[11]" stuck at GND
    Warning: Pin "SRAM_ADDR[12]" stuck at GND
    Warning: Pin "SRAM_ADDR[13]" stuck at GND
    Warning: Pin "SRAM_ADDR[14]" stuck at GND
    Warning: Pin "SRAM_ADDR[15]" stuck at GND
    Warning: Pin "SRAM_ADDR[16]" stuck at GND
    Warning: Pin "SRAM_ADDR[17]" stuck at GND
    Warning: Pin "SRAM_UB_N" stuck at GND
    Warning: Pin "SRAM_LB_N" stuck at GND
    Warning: Pin "SRAM_WE_N" stuck at GND
    Warning: Pin "SRAM_CE_N" stuck at GND
    Warning: Pin "SRAM_OE_N" stuck at GND
    Warning: Pin "OTG_ADDR[0]" stuck at GND
    Warning: Pin "OTG_ADDR[1]" stuck at GND
    Warning: Pin "OTG_CS_N" stuck at GND
    Warning: Pin "OTG_RD_N" stuck at GND
    Warning: Pin "OTG_WR_N" stuck at GND
    Warning: Pin "OTG_RST_N" stuck at GND
    Warning: Pin "OTG_FSPEED" stuck at GND
    Warning: Pin "OTG_LSPEED" stuck at GND
    Warning: Pin "OTG_DACK0_N" stuck at GND
    Warning: Pin "OTG_DACK1_N" stuck at GND
    Warning: Pin "LCD_ON" stuck at VCC
    Warning: Pin "LCD_BLON" stuck at VCC
    Warning: Pin "LCD_RW" stuck at GND
    Warning: Pin "LCD_EN" stuck at GND
    Warning: Pin "LCD_RS" stuck at GND
    Warning: Pin "SD_CLK" stuck at GND
    Warning: Pin "TDO" stuck at GND
    Warning: Pin "I2C_SCLK" stuck at GND
    Warning: Pin "VGA_SYNC" stuck at GND
    Warning: Pin "VGA_R[0]" stuck at GND
    Warning: Pin "VGA_R[1]" stuck at GND
    Warning: Pin "VGA_R[2]" stuck at GND
    Warning: Pin "VGA_R[3]" stuck at GND
    Warning: Pin "VGA_R[4]" stuck at GND
    Warning: Pin "VGA_G[0]" stuck at GND
    Warning: Pin "VGA_G[1]" stuck at GND
    Warning: Pin "VGA_G[2]" stuck at GND
    Warning: Pin "VGA_G[3]" stuck at GND
    Warning: Pin "VGA_G[4]" stuck at GND
    Warning: Pin "VGA_B[0]" stuck at GND
    Warning: Pin "VGA_B[1]" stuck at GND
    Warning: Pin "VGA_B[2]" stuck at GND
    Warning: Pin "VGA_B[3]" stuck at GND
    Warning: Pin "VGA_B[4]" stuck at GND
    Warning: Pin "ENET_CMD" stuck at GND
    Warning: Pin "ENET_CS_N" stuck at GND
    Warning: Pin "ENET_WR_N" stuck at GND
    Warning: Pin "ENET_RD_N" stuck at GND
    Warning: Pin "ENET_RST_N" stuck at GND
    Warning: Pin "ENET_CLK" stuck at GND
    Warning: Pin "AUD_DACDAT" stuck at GND
    Warning: Pin "AUD_XCK" stuck at GND
    Warning: Pin "TD_RESET" stuck at VCC
Warning: Design contains 25 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "CLOCK_27"
    Warning: No output dependent on input pin "EXT_CLOCK"
    Warning: No output dependent on input pin "UART_RXD"
    Warning: No output dependent on input pin "IRDA_RXD"
    Warning: No output dependent on input pin "OTG_INT0"
    Warning: No output dependent on input pin "OTG_INT1"
    Warning: No output dependent on input pin "OTG_DREQ0"
    Warning: No output dependent on input pin "OTG_DREQ1"
    Warning: No output dependent on input pin "TDI"
    Warning: No output dependent on input pin "TCK"
    Warning: No output dependent on input pin "TCS"
    Warning: No output dependent on input pin "PS2_DAT"
    Warning: No output dependent on input pin "PS2_CLK"
    Warning: No output dependent on input pin "ENET_INT"
    Warning: No output dependent on input pin "AUD_ADCDAT"
    Warning: No output dependent on input pin "TD_DATA[0]"
    Warning: No output dependent on input pin "TD_DATA[1]"
    Warning: No output dependent on input pin "TD_DATA[2]"
    Warning: No output dependent on input pin "TD_DATA[3]"
    Warning: No output dependent on input pin "TD_DATA[4]"
    Warning: No output dependent on input pin "TD_DATA[5]"
    Warning: No output dependent on input pin "TD_DATA[6]"
    Warning: No output dependent on input pin "TD_DATA[7]"
    Warning: No output dependent on input pin "TD_HS"
    Warning: No output dependent on input pin "TD_VS"
Info: Implemented 2153 device resources after synthesis - the final resource count might be different
    Info: Implemented 48 input pins
    Info: Implemented 218 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 1595 logic cells
    Info: Implemented 132 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 467 warnings
    Info: Processing ended: Tue Apr 04 19:15:09 2006
    Info: Elapsed time: 00:00:36


