#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e2bb70ede0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001e2bb7c7720_0 .net "PC", 31 0, v000001e2bb748d70_0;  1 drivers
v000001e2bb7c6d20_0 .var "clk", 0 0;
v000001e2bb7c7ae0_0 .net "clkout", 0 0, L_000001e2bb7c9320;  1 drivers
v000001e2bb7c7180_0 .net "cycles_consumed", 31 0, v000001e2bb7c7040_0;  1 drivers
v000001e2bb7c77c0_0 .var "rst", 0 0;
S_000001e2bb7230c0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001e2bb70ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e2bb723fe0 .param/l "RType" 0 4 2, C4<000000>;
P_000001e2bb724018 .param/l "add" 0 4 5, C4<100000>;
P_000001e2bb724050 .param/l "addi" 0 4 8, C4<001000>;
P_000001e2bb724088 .param/l "addu" 0 4 5, C4<100001>;
P_000001e2bb7240c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001e2bb7240f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e2bb724130 .param/l "beq" 0 4 10, C4<000100>;
P_000001e2bb724168 .param/l "bne" 0 4 10, C4<000101>;
P_000001e2bb7241a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e2bb7241d8 .param/l "j" 0 4 12, C4<000010>;
P_000001e2bb724210 .param/l "jal" 0 4 12, C4<000011>;
P_000001e2bb724248 .param/l "jr" 0 4 6, C4<001000>;
P_000001e2bb724280 .param/l "lw" 0 4 8, C4<100011>;
P_000001e2bb7242b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e2bb7242f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e2bb724328 .param/l "ori" 0 4 8, C4<001101>;
P_000001e2bb724360 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e2bb724398 .param/l "sll" 0 4 6, C4<000000>;
P_000001e2bb7243d0 .param/l "slt" 0 4 5, C4<101010>;
P_000001e2bb724408 .param/l "slti" 0 4 8, C4<101010>;
P_000001e2bb724440 .param/l "srl" 0 4 6, C4<000010>;
P_000001e2bb724478 .param/l "sub" 0 4 5, C4<100010>;
P_000001e2bb7244b0 .param/l "subu" 0 4 5, C4<100011>;
P_000001e2bb7244e8 .param/l "sw" 0 4 8, C4<101011>;
P_000001e2bb724520 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e2bb724558 .param/l "xori" 0 4 8, C4<001110>;
L_000001e2bb7c8d00 .functor NOT 1, v000001e2bb7c77c0_0, C4<0>, C4<0>, C4<0>;
L_000001e2bb7c9b00 .functor NOT 1, v000001e2bb7c77c0_0, C4<0>, C4<0>, C4<0>;
L_000001e2bb7c9b70 .functor NOT 1, v000001e2bb7c77c0_0, C4<0>, C4<0>, C4<0>;
L_000001e2bb7c94e0 .functor NOT 1, v000001e2bb7c77c0_0, C4<0>, C4<0>, C4<0>;
L_000001e2bb7c90f0 .functor NOT 1, v000001e2bb7c77c0_0, C4<0>, C4<0>, C4<0>;
L_000001e2bb7c8c90 .functor NOT 1, v000001e2bb7c77c0_0, C4<0>, C4<0>, C4<0>;
L_000001e2bb7c96a0 .functor NOT 1, v000001e2bb7c77c0_0, C4<0>, C4<0>, C4<0>;
L_000001e2bb7c8f30 .functor NOT 1, v000001e2bb7c77c0_0, C4<0>, C4<0>, C4<0>;
L_000001e2bb7c9320 .functor OR 1, v000001e2bb7c6d20_0, v000001e2bb717310_0, C4<0>, C4<0>;
L_000001e2bb7c9550 .functor OR 1, L_000001e2bb8127f0, L_000001e2bb813330, C4<0>, C4<0>;
L_000001e2bb7c9390 .functor AND 1, L_000001e2bb813b50, L_000001e2bb8126b0, C4<1>, C4<1>;
L_000001e2bb7c99b0 .functor NOT 1, v000001e2bb7c77c0_0, C4<0>, C4<0>, C4<0>;
L_000001e2bb7c98d0 .functor OR 1, L_000001e2bb813290, L_000001e2bb813510, C4<0>, C4<0>;
L_000001e2bb7c9080 .functor OR 1, L_000001e2bb7c98d0, L_000001e2bb812430, C4<0>, C4<0>;
L_000001e2bb7c9940 .functor OR 1, L_000001e2bb812b10, L_000001e2bb825030, C4<0>, C4<0>;
L_000001e2bb7c9630 .functor AND 1, L_000001e2bb812570, L_000001e2bb7c9940, C4<1>, C4<1>;
L_000001e2bb7c8d70 .functor OR 1, L_000001e2bb824c70, L_000001e2bb825a30, C4<0>, C4<0>;
L_000001e2bb7c8de0 .functor AND 1, L_000001e2bb823eb0, L_000001e2bb7c8d70, C4<1>, C4<1>;
L_000001e2bb7c9240 .functor NOT 1, L_000001e2bb7c9320, C4<0>, C4<0>, C4<0>;
v000001e2bb749db0_0 .net "ALUOp", 3 0, v000001e2bb717950_0;  1 drivers
v000001e2bb7494f0_0 .net "ALUResult", 31 0, v000001e2bb749b30_0;  1 drivers
v000001e2bb749770_0 .net "ALUSrc", 0 0, v000001e2bb717590_0;  1 drivers
v000001e2bb74dab0_0 .net "ALUin2", 31 0, L_000001e2bb8246d0;  1 drivers
v000001e2bb74d8d0_0 .net "MemReadEn", 0 0, v000001e2bb7169b0_0;  1 drivers
v000001e2bb74cbb0_0 .net "MemWriteEn", 0 0, v000001e2bb717270_0;  1 drivers
v000001e2bb74db50_0 .net "MemtoReg", 0 0, v000001e2bb715f10_0;  1 drivers
v000001e2bb74e370_0 .net "PC", 31 0, v000001e2bb748d70_0;  alias, 1 drivers
v000001e2bb74ce30_0 .net "PCPlus1", 31 0, L_000001e2bb813010;  1 drivers
v000001e2bb74ced0_0 .net "PCsrc", 0 0, v000001e2bb74a2b0_0;  1 drivers
v000001e2bb74c890_0 .net "RegDst", 0 0, v000001e2bb717810_0;  1 drivers
v000001e2bb74c6b0_0 .net "RegWriteEn", 0 0, v000001e2bb716690_0;  1 drivers
v000001e2bb74cd90_0 .net "WriteRegister", 4 0, L_000001e2bb813650;  1 drivers
v000001e2bb74cf70_0 .net *"_ivl_0", 0 0, L_000001e2bb7c8d00;  1 drivers
L_000001e2bb7c9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74d790_0 .net/2u *"_ivl_10", 4 0, L_000001e2bb7c9ca0;  1 drivers
L_000001e2bb7ca090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74d010_0 .net *"_ivl_101", 15 0, L_000001e2bb7ca090;  1 drivers
v000001e2bb74d970_0 .net *"_ivl_102", 31 0, L_000001e2bb812cf0;  1 drivers
L_000001e2bb7ca0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74cc50_0 .net *"_ivl_105", 25 0, L_000001e2bb7ca0d8;  1 drivers
L_000001e2bb7ca120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74d6f0_0 .net/2u *"_ivl_106", 31 0, L_000001e2bb7ca120;  1 drivers
v000001e2bb74da10_0 .net *"_ivl_108", 0 0, L_000001e2bb813b50;  1 drivers
L_000001e2bb7ca168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74e410_0 .net/2u *"_ivl_110", 5 0, L_000001e2bb7ca168;  1 drivers
v000001e2bb74c930_0 .net *"_ivl_112", 0 0, L_000001e2bb8126b0;  1 drivers
v000001e2bb74d0b0_0 .net *"_ivl_115", 0 0, L_000001e2bb7c9390;  1 drivers
v000001e2bb74ccf0_0 .net *"_ivl_116", 47 0, L_000001e2bb811d50;  1 drivers
L_000001e2bb7ca1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74e4b0_0 .net *"_ivl_119", 15 0, L_000001e2bb7ca1b0;  1 drivers
L_000001e2bb7c9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e2bb74d830_0 .net/2u *"_ivl_12", 5 0, L_000001e2bb7c9ce8;  1 drivers
v000001e2bb74d510_0 .net *"_ivl_120", 47 0, L_000001e2bb8130b0;  1 drivers
L_000001e2bb7ca1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74ca70_0 .net *"_ivl_123", 15 0, L_000001e2bb7ca1f8;  1 drivers
v000001e2bb74dc90_0 .net *"_ivl_125", 0 0, L_000001e2bb812890;  1 drivers
v000001e2bb74df10_0 .net *"_ivl_126", 31 0, L_000001e2bb812d90;  1 drivers
v000001e2bb74d150_0 .net *"_ivl_128", 47 0, L_000001e2bb812930;  1 drivers
v000001e2bb74dbf0_0 .net *"_ivl_130", 47 0, L_000001e2bb813470;  1 drivers
v000001e2bb74d1f0_0 .net *"_ivl_132", 47 0, L_000001e2bb812070;  1 drivers
v000001e2bb74e550_0 .net *"_ivl_134", 47 0, L_000001e2bb813830;  1 drivers
v000001e2bb74dd30_0 .net *"_ivl_14", 0 0, L_000001e2bb7c7b80;  1 drivers
v000001e2bb74d330_0 .net *"_ivl_140", 0 0, L_000001e2bb7c99b0;  1 drivers
L_000001e2bb7ca288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74ddd0_0 .net/2u *"_ivl_142", 31 0, L_000001e2bb7ca288;  1 drivers
L_000001e2bb7ca360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e2bb74d290_0 .net/2u *"_ivl_146", 5 0, L_000001e2bb7ca360;  1 drivers
v000001e2bb74dfb0_0 .net *"_ivl_148", 0 0, L_000001e2bb813290;  1 drivers
L_000001e2bb7ca3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e2bb74c750_0 .net/2u *"_ivl_150", 5 0, L_000001e2bb7ca3a8;  1 drivers
v000001e2bb74e0f0_0 .net *"_ivl_152", 0 0, L_000001e2bb813510;  1 drivers
v000001e2bb74d3d0_0 .net *"_ivl_155", 0 0, L_000001e2bb7c98d0;  1 drivers
L_000001e2bb7ca3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e2bb74d470_0 .net/2u *"_ivl_156", 5 0, L_000001e2bb7ca3f0;  1 drivers
v000001e2bb74de70_0 .net *"_ivl_158", 0 0, L_000001e2bb812430;  1 drivers
L_000001e2bb7c9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e2bb74d5b0_0 .net/2u *"_ivl_16", 4 0, L_000001e2bb7c9d30;  1 drivers
v000001e2bb74d650_0 .net *"_ivl_161", 0 0, L_000001e2bb7c9080;  1 drivers
L_000001e2bb7ca438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74e050_0 .net/2u *"_ivl_162", 15 0, L_000001e2bb7ca438;  1 drivers
v000001e2bb74e190_0 .net *"_ivl_164", 31 0, L_000001e2bb812a70;  1 drivers
v000001e2bb74e230_0 .net *"_ivl_167", 0 0, L_000001e2bb811e90;  1 drivers
v000001e2bb74e2d0_0 .net *"_ivl_168", 15 0, L_000001e2bb8138d0;  1 drivers
v000001e2bb74c7f0_0 .net *"_ivl_170", 31 0, L_000001e2bb8124d0;  1 drivers
v000001e2bb74c9d0_0 .net *"_ivl_174", 31 0, L_000001e2bb811f30;  1 drivers
L_000001e2bb7ca480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb74cb10_0 .net *"_ivl_177", 25 0, L_000001e2bb7ca480;  1 drivers
L_000001e2bb7ca4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c5990_0 .net/2u *"_ivl_178", 31 0, L_000001e2bb7ca4c8;  1 drivers
v000001e2bb7c6750_0 .net *"_ivl_180", 0 0, L_000001e2bb812570;  1 drivers
L_000001e2bb7ca510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c55d0_0 .net/2u *"_ivl_182", 5 0, L_000001e2bb7ca510;  1 drivers
v000001e2bb7c57b0_0 .net *"_ivl_184", 0 0, L_000001e2bb812b10;  1 drivers
L_000001e2bb7ca558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c4c70_0 .net/2u *"_ivl_186", 5 0, L_000001e2bb7ca558;  1 drivers
v000001e2bb7c5df0_0 .net *"_ivl_188", 0 0, L_000001e2bb825030;  1 drivers
v000001e2bb7c5e90_0 .net *"_ivl_19", 4 0, L_000001e2bb7c7360;  1 drivers
v000001e2bb7c4db0_0 .net *"_ivl_191", 0 0, L_000001e2bb7c9940;  1 drivers
v000001e2bb7c5490_0 .net *"_ivl_193", 0 0, L_000001e2bb7c9630;  1 drivers
L_000001e2bb7ca5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c4e50_0 .net/2u *"_ivl_194", 5 0, L_000001e2bb7ca5a0;  1 drivers
v000001e2bb7c67f0_0 .net *"_ivl_196", 0 0, L_000001e2bb823e10;  1 drivers
L_000001e2bb7ca5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c50d0_0 .net/2u *"_ivl_198", 31 0, L_000001e2bb7ca5e8;  1 drivers
L_000001e2bb7c9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c5a30_0 .net/2u *"_ivl_2", 5 0, L_000001e2bb7c9c58;  1 drivers
v000001e2bb7c5c10_0 .net *"_ivl_20", 4 0, L_000001e2bb7c8120;  1 drivers
v000001e2bb7c6890_0 .net *"_ivl_200", 31 0, L_000001e2bb824e50;  1 drivers
v000001e2bb7c5cb0_0 .net *"_ivl_204", 31 0, L_000001e2bb8248b0;  1 drivers
L_000001e2bb7ca630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c5710_0 .net *"_ivl_207", 25 0, L_000001e2bb7ca630;  1 drivers
L_000001e2bb7ca678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c58f0_0 .net/2u *"_ivl_208", 31 0, L_000001e2bb7ca678;  1 drivers
v000001e2bb7c6930_0 .net *"_ivl_210", 0 0, L_000001e2bb823eb0;  1 drivers
L_000001e2bb7ca6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c5ad0_0 .net/2u *"_ivl_212", 5 0, L_000001e2bb7ca6c0;  1 drivers
v000001e2bb7c4ef0_0 .net *"_ivl_214", 0 0, L_000001e2bb824c70;  1 drivers
L_000001e2bb7ca708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c62f0_0 .net/2u *"_ivl_216", 5 0, L_000001e2bb7ca708;  1 drivers
v000001e2bb7c5d50_0 .net *"_ivl_218", 0 0, L_000001e2bb825a30;  1 drivers
v000001e2bb7c5f30_0 .net *"_ivl_221", 0 0, L_000001e2bb7c8d70;  1 drivers
v000001e2bb7c6a70_0 .net *"_ivl_223", 0 0, L_000001e2bb7c8de0;  1 drivers
L_000001e2bb7ca750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c6570_0 .net/2u *"_ivl_224", 5 0, L_000001e2bb7ca750;  1 drivers
v000001e2bb7c5850_0 .net *"_ivl_226", 0 0, L_000001e2bb824270;  1 drivers
v000001e2bb7c69d0_0 .net *"_ivl_228", 31 0, L_000001e2bb8244f0;  1 drivers
v000001e2bb7c6b10_0 .net *"_ivl_24", 0 0, L_000001e2bb7c9b70;  1 drivers
L_000001e2bb7c9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c5210_0 .net/2u *"_ivl_26", 4 0, L_000001e2bb7c9d78;  1 drivers
v000001e2bb7c4d10_0 .net *"_ivl_29", 4 0, L_000001e2bb7c74a0;  1 drivers
v000001e2bb7c5fd0_0 .net *"_ivl_32", 0 0, L_000001e2bb7c94e0;  1 drivers
L_000001e2bb7c9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c6250_0 .net/2u *"_ivl_34", 4 0, L_000001e2bb7c9dc0;  1 drivers
v000001e2bb7c4f90_0 .net *"_ivl_37", 4 0, L_000001e2bb7c7680;  1 drivers
v000001e2bb7c5170_0 .net *"_ivl_40", 0 0, L_000001e2bb7c90f0;  1 drivers
L_000001e2bb7c9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c5030_0 .net/2u *"_ivl_42", 15 0, L_000001e2bb7c9e08;  1 drivers
v000001e2bb7c52b0_0 .net *"_ivl_45", 15 0, L_000001e2bb811fd0;  1 drivers
v000001e2bb7c5350_0 .net *"_ivl_48", 0 0, L_000001e2bb7c8c90;  1 drivers
v000001e2bb7c6070_0 .net *"_ivl_5", 5 0, L_000001e2bb7c7d60;  1 drivers
L_000001e2bb7c9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c53f0_0 .net/2u *"_ivl_50", 36 0, L_000001e2bb7c9e50;  1 drivers
L_000001e2bb7c9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c5530_0 .net/2u *"_ivl_52", 31 0, L_000001e2bb7c9e98;  1 drivers
v000001e2bb7c5670_0 .net *"_ivl_55", 4 0, L_000001e2bb812e30;  1 drivers
v000001e2bb7c5b70_0 .net *"_ivl_56", 36 0, L_000001e2bb8121b0;  1 drivers
v000001e2bb7c6610_0 .net *"_ivl_58", 36 0, L_000001e2bb813a10;  1 drivers
v000001e2bb7c6110_0 .net *"_ivl_62", 0 0, L_000001e2bb7c96a0;  1 drivers
L_000001e2bb7c9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c61b0_0 .net/2u *"_ivl_64", 5 0, L_000001e2bb7c9ee0;  1 drivers
v000001e2bb7c6390_0 .net *"_ivl_67", 5 0, L_000001e2bb811cb0;  1 drivers
v000001e2bb7c6430_0 .net *"_ivl_70", 0 0, L_000001e2bb7c8f30;  1 drivers
L_000001e2bb7c9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c64d0_0 .net/2u *"_ivl_72", 57 0, L_000001e2bb7c9f28;  1 drivers
L_000001e2bb7c9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c66b0_0 .net/2u *"_ivl_74", 31 0, L_000001e2bb7c9f70;  1 drivers
v000001e2bb7c84e0_0 .net *"_ivl_77", 25 0, L_000001e2bb8122f0;  1 drivers
v000001e2bb7c7ea0_0 .net *"_ivl_78", 57 0, L_000001e2bb812390;  1 drivers
v000001e2bb7c7c20_0 .net *"_ivl_8", 0 0, L_000001e2bb7c9b00;  1 drivers
v000001e2bb7c6e60_0 .net *"_ivl_80", 57 0, L_000001e2bb812bb0;  1 drivers
L_000001e2bb7c9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c7860_0 .net/2u *"_ivl_84", 31 0, L_000001e2bb7c9fb8;  1 drivers
L_000001e2bb7ca000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c8940_0 .net/2u *"_ivl_88", 5 0, L_000001e2bb7ca000;  1 drivers
v000001e2bb7c7400_0 .net *"_ivl_90", 0 0, L_000001e2bb8127f0;  1 drivers
L_000001e2bb7ca048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e2bb7c8800_0 .net/2u *"_ivl_92", 5 0, L_000001e2bb7ca048;  1 drivers
v000001e2bb7c7fe0_0 .net *"_ivl_94", 0 0, L_000001e2bb813330;  1 drivers
v000001e2bb7c6fa0_0 .net *"_ivl_97", 0 0, L_000001e2bb7c9550;  1 drivers
v000001e2bb7c81c0_0 .net *"_ivl_98", 47 0, L_000001e2bb812c50;  1 drivers
v000001e2bb7c89e0_0 .net "adderResult", 31 0, L_000001e2bb813150;  1 drivers
v000001e2bb7c7e00_0 .net "address", 31 0, L_000001e2bb813790;  1 drivers
v000001e2bb7c6f00_0 .net "clk", 0 0, L_000001e2bb7c9320;  alias, 1 drivers
v000001e2bb7c7040_0 .var "cycles_consumed", 31 0;
v000001e2bb7c8260_0 .net "extImm", 31 0, L_000001e2bb8135b0;  1 drivers
v000001e2bb7c8440_0 .net "funct", 5 0, L_000001e2bb813ab0;  1 drivers
v000001e2bb7c75e0_0 .net "hlt", 0 0, v000001e2bb717310_0;  1 drivers
v000001e2bb7c7f40_0 .net "imm", 15 0, L_000001e2bb812610;  1 drivers
v000001e2bb7c8580_0 .net "immediate", 31 0, L_000001e2bb8249f0;  1 drivers
v000001e2bb7c70e0_0 .net "input_clk", 0 0, v000001e2bb7c6d20_0;  1 drivers
v000001e2bb7c8620_0 .net "instruction", 31 0, L_000001e2bb812110;  1 drivers
v000001e2bb7c7a40_0 .net "memoryReadData", 31 0, v000001e2bb749a90_0;  1 drivers
v000001e2bb7c7220_0 .net "nextPC", 31 0, L_000001e2bb812ed0;  1 drivers
v000001e2bb7c8300_0 .net "opcode", 5 0, L_000001e2bb7c72c0;  1 drivers
v000001e2bb7c83a0_0 .net "rd", 4 0, L_000001e2bb7c6dc0;  1 drivers
v000001e2bb7c6c80_0 .net "readData1", 31 0, L_000001e2bb7c95c0;  1 drivers
v000001e2bb7c86c0_0 .net "readData1_w", 31 0, L_000001e2bb824bd0;  1 drivers
v000001e2bb7c8a80_0 .net "readData2", 31 0, L_000001e2bb7c9860;  1 drivers
v000001e2bb7c7cc0_0 .net "rs", 4 0, L_000001e2bb7c7540;  1 drivers
v000001e2bb7c8760_0 .net "rst", 0 0, v000001e2bb7c77c0_0;  1 drivers
v000001e2bb7c8080_0 .net "rt", 4 0, L_000001e2bb8136f0;  1 drivers
v000001e2bb7c88a0_0 .net "shamt", 31 0, L_000001e2bb812f70;  1 drivers
v000001e2bb7c7900_0 .net "wire_instruction", 31 0, L_000001e2bb7c9010;  1 drivers
v000001e2bb7c79a0_0 .net "writeData", 31 0, L_000001e2bb823cd0;  1 drivers
v000001e2bb7c8b20_0 .net "zero", 0 0, L_000001e2bb824130;  1 drivers
L_000001e2bb7c7d60 .part L_000001e2bb812110, 26, 6;
L_000001e2bb7c72c0 .functor MUXZ 6, L_000001e2bb7c7d60, L_000001e2bb7c9c58, L_000001e2bb7c8d00, C4<>;
L_000001e2bb7c7b80 .cmp/eq 6, L_000001e2bb7c72c0, L_000001e2bb7c9ce8;
L_000001e2bb7c7360 .part L_000001e2bb812110, 11, 5;
L_000001e2bb7c8120 .functor MUXZ 5, L_000001e2bb7c7360, L_000001e2bb7c9d30, L_000001e2bb7c7b80, C4<>;
L_000001e2bb7c6dc0 .functor MUXZ 5, L_000001e2bb7c8120, L_000001e2bb7c9ca0, L_000001e2bb7c9b00, C4<>;
L_000001e2bb7c74a0 .part L_000001e2bb812110, 21, 5;
L_000001e2bb7c7540 .functor MUXZ 5, L_000001e2bb7c74a0, L_000001e2bb7c9d78, L_000001e2bb7c9b70, C4<>;
L_000001e2bb7c7680 .part L_000001e2bb812110, 16, 5;
L_000001e2bb8136f0 .functor MUXZ 5, L_000001e2bb7c7680, L_000001e2bb7c9dc0, L_000001e2bb7c94e0, C4<>;
L_000001e2bb811fd0 .part L_000001e2bb812110, 0, 16;
L_000001e2bb812610 .functor MUXZ 16, L_000001e2bb811fd0, L_000001e2bb7c9e08, L_000001e2bb7c90f0, C4<>;
L_000001e2bb812e30 .part L_000001e2bb812110, 6, 5;
L_000001e2bb8121b0 .concat [ 5 32 0 0], L_000001e2bb812e30, L_000001e2bb7c9e98;
L_000001e2bb813a10 .functor MUXZ 37, L_000001e2bb8121b0, L_000001e2bb7c9e50, L_000001e2bb7c8c90, C4<>;
L_000001e2bb812f70 .part L_000001e2bb813a10, 0, 32;
L_000001e2bb811cb0 .part L_000001e2bb812110, 0, 6;
L_000001e2bb813ab0 .functor MUXZ 6, L_000001e2bb811cb0, L_000001e2bb7c9ee0, L_000001e2bb7c96a0, C4<>;
L_000001e2bb8122f0 .part L_000001e2bb812110, 0, 26;
L_000001e2bb812390 .concat [ 26 32 0 0], L_000001e2bb8122f0, L_000001e2bb7c9f70;
L_000001e2bb812bb0 .functor MUXZ 58, L_000001e2bb812390, L_000001e2bb7c9f28, L_000001e2bb7c8f30, C4<>;
L_000001e2bb813790 .part L_000001e2bb812bb0, 0, 32;
L_000001e2bb813010 .arith/sum 32, v000001e2bb748d70_0, L_000001e2bb7c9fb8;
L_000001e2bb8127f0 .cmp/eq 6, L_000001e2bb7c72c0, L_000001e2bb7ca000;
L_000001e2bb813330 .cmp/eq 6, L_000001e2bb7c72c0, L_000001e2bb7ca048;
L_000001e2bb812c50 .concat [ 32 16 0 0], L_000001e2bb813790, L_000001e2bb7ca090;
L_000001e2bb812cf0 .concat [ 6 26 0 0], L_000001e2bb7c72c0, L_000001e2bb7ca0d8;
L_000001e2bb813b50 .cmp/eq 32, L_000001e2bb812cf0, L_000001e2bb7ca120;
L_000001e2bb8126b0 .cmp/eq 6, L_000001e2bb813ab0, L_000001e2bb7ca168;
L_000001e2bb811d50 .concat [ 32 16 0 0], L_000001e2bb7c95c0, L_000001e2bb7ca1b0;
L_000001e2bb8130b0 .concat [ 32 16 0 0], v000001e2bb748d70_0, L_000001e2bb7ca1f8;
L_000001e2bb812890 .part L_000001e2bb812610, 15, 1;
LS_000001e2bb812d90_0_0 .concat [ 1 1 1 1], L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890;
LS_000001e2bb812d90_0_4 .concat [ 1 1 1 1], L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890;
LS_000001e2bb812d90_0_8 .concat [ 1 1 1 1], L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890;
LS_000001e2bb812d90_0_12 .concat [ 1 1 1 1], L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890;
LS_000001e2bb812d90_0_16 .concat [ 1 1 1 1], L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890;
LS_000001e2bb812d90_0_20 .concat [ 1 1 1 1], L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890;
LS_000001e2bb812d90_0_24 .concat [ 1 1 1 1], L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890;
LS_000001e2bb812d90_0_28 .concat [ 1 1 1 1], L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890, L_000001e2bb812890;
LS_000001e2bb812d90_1_0 .concat [ 4 4 4 4], LS_000001e2bb812d90_0_0, LS_000001e2bb812d90_0_4, LS_000001e2bb812d90_0_8, LS_000001e2bb812d90_0_12;
LS_000001e2bb812d90_1_4 .concat [ 4 4 4 4], LS_000001e2bb812d90_0_16, LS_000001e2bb812d90_0_20, LS_000001e2bb812d90_0_24, LS_000001e2bb812d90_0_28;
L_000001e2bb812d90 .concat [ 16 16 0 0], LS_000001e2bb812d90_1_0, LS_000001e2bb812d90_1_4;
L_000001e2bb812930 .concat [ 16 32 0 0], L_000001e2bb812610, L_000001e2bb812d90;
L_000001e2bb813470 .arith/sum 48, L_000001e2bb8130b0, L_000001e2bb812930;
L_000001e2bb812070 .functor MUXZ 48, L_000001e2bb813470, L_000001e2bb811d50, L_000001e2bb7c9390, C4<>;
L_000001e2bb813830 .functor MUXZ 48, L_000001e2bb812070, L_000001e2bb812c50, L_000001e2bb7c9550, C4<>;
L_000001e2bb813150 .part L_000001e2bb813830, 0, 32;
L_000001e2bb812ed0 .functor MUXZ 32, L_000001e2bb813010, L_000001e2bb813150, v000001e2bb74a2b0_0, C4<>;
L_000001e2bb812110 .functor MUXZ 32, L_000001e2bb7c9010, L_000001e2bb7ca288, L_000001e2bb7c99b0, C4<>;
L_000001e2bb813290 .cmp/eq 6, L_000001e2bb7c72c0, L_000001e2bb7ca360;
L_000001e2bb813510 .cmp/eq 6, L_000001e2bb7c72c0, L_000001e2bb7ca3a8;
L_000001e2bb812430 .cmp/eq 6, L_000001e2bb7c72c0, L_000001e2bb7ca3f0;
L_000001e2bb812a70 .concat [ 16 16 0 0], L_000001e2bb812610, L_000001e2bb7ca438;
L_000001e2bb811e90 .part L_000001e2bb812610, 15, 1;
LS_000001e2bb8138d0_0_0 .concat [ 1 1 1 1], L_000001e2bb811e90, L_000001e2bb811e90, L_000001e2bb811e90, L_000001e2bb811e90;
LS_000001e2bb8138d0_0_4 .concat [ 1 1 1 1], L_000001e2bb811e90, L_000001e2bb811e90, L_000001e2bb811e90, L_000001e2bb811e90;
LS_000001e2bb8138d0_0_8 .concat [ 1 1 1 1], L_000001e2bb811e90, L_000001e2bb811e90, L_000001e2bb811e90, L_000001e2bb811e90;
LS_000001e2bb8138d0_0_12 .concat [ 1 1 1 1], L_000001e2bb811e90, L_000001e2bb811e90, L_000001e2bb811e90, L_000001e2bb811e90;
L_000001e2bb8138d0 .concat [ 4 4 4 4], LS_000001e2bb8138d0_0_0, LS_000001e2bb8138d0_0_4, LS_000001e2bb8138d0_0_8, LS_000001e2bb8138d0_0_12;
L_000001e2bb8124d0 .concat [ 16 16 0 0], L_000001e2bb812610, L_000001e2bb8138d0;
L_000001e2bb8135b0 .functor MUXZ 32, L_000001e2bb8124d0, L_000001e2bb812a70, L_000001e2bb7c9080, C4<>;
L_000001e2bb811f30 .concat [ 6 26 0 0], L_000001e2bb7c72c0, L_000001e2bb7ca480;
L_000001e2bb812570 .cmp/eq 32, L_000001e2bb811f30, L_000001e2bb7ca4c8;
L_000001e2bb812b10 .cmp/eq 6, L_000001e2bb813ab0, L_000001e2bb7ca510;
L_000001e2bb825030 .cmp/eq 6, L_000001e2bb813ab0, L_000001e2bb7ca558;
L_000001e2bb823e10 .cmp/eq 6, L_000001e2bb7c72c0, L_000001e2bb7ca5a0;
L_000001e2bb824e50 .functor MUXZ 32, L_000001e2bb8135b0, L_000001e2bb7ca5e8, L_000001e2bb823e10, C4<>;
L_000001e2bb8249f0 .functor MUXZ 32, L_000001e2bb824e50, L_000001e2bb812f70, L_000001e2bb7c9630, C4<>;
L_000001e2bb8248b0 .concat [ 6 26 0 0], L_000001e2bb7c72c0, L_000001e2bb7ca630;
L_000001e2bb823eb0 .cmp/eq 32, L_000001e2bb8248b0, L_000001e2bb7ca678;
L_000001e2bb824c70 .cmp/eq 6, L_000001e2bb813ab0, L_000001e2bb7ca6c0;
L_000001e2bb825a30 .cmp/eq 6, L_000001e2bb813ab0, L_000001e2bb7ca708;
L_000001e2bb824270 .cmp/eq 6, L_000001e2bb7c72c0, L_000001e2bb7ca750;
L_000001e2bb8244f0 .functor MUXZ 32, L_000001e2bb7c95c0, v000001e2bb748d70_0, L_000001e2bb824270, C4<>;
L_000001e2bb824bd0 .functor MUXZ 32, L_000001e2bb8244f0, L_000001e2bb7c9860, L_000001e2bb7c8de0, C4<>;
S_000001e2bb723250 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e2bb706210 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e2bb7c9160 .functor NOT 1, v000001e2bb717590_0, C4<0>, C4<0>, C4<0>;
v000001e2bb717130_0 .net *"_ivl_0", 0 0, L_000001e2bb7c9160;  1 drivers
v000001e2bb716410_0 .net "in1", 31 0, L_000001e2bb7c9860;  alias, 1 drivers
v000001e2bb716230_0 .net "in2", 31 0, L_000001e2bb8249f0;  alias, 1 drivers
v000001e2bb7171d0_0 .net "out", 31 0, L_000001e2bb8246d0;  alias, 1 drivers
v000001e2bb7174f0_0 .net "s", 0 0, v000001e2bb717590_0;  alias, 1 drivers
L_000001e2bb8246d0 .functor MUXZ 32, L_000001e2bb8249f0, L_000001e2bb7c9860, L_000001e2bb7c9160, C4<>;
S_000001e2bb6b3ce0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e2bb7c0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001e2bb7c00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e2bb7c0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001e2bb7c0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001e2bb7c0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001e2bb7c01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e2bb7c01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e2bb7c0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001e2bb7c0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e2bb7c0288 .param/l "j" 0 4 12, C4<000010>;
P_000001e2bb7c02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e2bb7c02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e2bb7c0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001e2bb7c0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e2bb7c03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e2bb7c03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e2bb7c0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e2bb7c0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001e2bb7c0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001e2bb7c04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e2bb7c04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e2bb7c0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001e2bb7c0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001e2bb7c0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001e2bb7c05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e2bb7c0608 .param/l "xori" 0 4 8, C4<001110>;
v000001e2bb717950_0 .var "ALUOp", 3 0;
v000001e2bb717590_0 .var "ALUSrc", 0 0;
v000001e2bb7169b0_0 .var "MemReadEn", 0 0;
v000001e2bb717270_0 .var "MemWriteEn", 0 0;
v000001e2bb715f10_0 .var "MemtoReg", 0 0;
v000001e2bb717810_0 .var "RegDst", 0 0;
v000001e2bb716690_0 .var "RegWriteEn", 0 0;
v000001e2bb717630_0 .net "funct", 5 0, L_000001e2bb813ab0;  alias, 1 drivers
v000001e2bb717310_0 .var "hlt", 0 0;
v000001e2bb717bd0_0 .net "opcode", 5 0, L_000001e2bb7c72c0;  alias, 1 drivers
v000001e2bb7167d0_0 .net "rst", 0 0, v000001e2bb7c77c0_0;  alias, 1 drivers
E_000001e2bb706250 .event anyedge, v000001e2bb7167d0_0, v000001e2bb717bd0_0, v000001e2bb717630_0;
S_000001e2bb6b3e70 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e2bb706b10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e2bb7c9010 .functor BUFZ 32, L_000001e2bb8129d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e2bb7173b0_0 .net "Data_Out", 31 0, L_000001e2bb7c9010;  alias, 1 drivers
v000001e2bb7164b0 .array "InstMem", 0 1023, 31 0;
v000001e2bb717c70_0 .net *"_ivl_0", 31 0, L_000001e2bb8129d0;  1 drivers
v000001e2bb717db0_0 .net *"_ivl_3", 9 0, L_000001e2bb813970;  1 drivers
v000001e2bb716870_0 .net *"_ivl_4", 11 0, L_000001e2bb811df0;  1 drivers
L_000001e2bb7ca240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2bb717770_0 .net *"_ivl_7", 1 0, L_000001e2bb7ca240;  1 drivers
v000001e2bb716910_0 .net "addr", 31 0, v000001e2bb748d70_0;  alias, 1 drivers
v000001e2bb7179f0_0 .var/i "i", 31 0;
L_000001e2bb8129d0 .array/port v000001e2bb7164b0, L_000001e2bb811df0;
L_000001e2bb813970 .part v000001e2bb748d70_0, 0, 10;
L_000001e2bb811df0 .concat [ 10 2 0 0], L_000001e2bb813970, L_000001e2bb7ca240;
S_000001e2bb7869c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e2bb7c95c0 .functor BUFZ 32, L_000001e2bb8131f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e2bb7c9860 .functor BUFZ 32, L_000001e2bb8133d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e2bb717b30_0 .net *"_ivl_0", 31 0, L_000001e2bb8131f0;  1 drivers
v000001e2bb717d10_0 .net *"_ivl_10", 6 0, L_000001e2bb812250;  1 drivers
L_000001e2bb7ca318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2bb6f48d0_0 .net *"_ivl_13", 1 0, L_000001e2bb7ca318;  1 drivers
v000001e2bb6f4f10_0 .net *"_ivl_2", 6 0, L_000001e2bb812750;  1 drivers
L_000001e2bb7ca2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2bb749c70_0 .net *"_ivl_5", 1 0, L_000001e2bb7ca2d0;  1 drivers
v000001e2bb74a3f0_0 .net *"_ivl_8", 31 0, L_000001e2bb8133d0;  1 drivers
v000001e2bb7496d0_0 .net "clk", 0 0, L_000001e2bb7c9320;  alias, 1 drivers
v000001e2bb74a030_0 .var/i "i", 31 0;
v000001e2bb749bd0_0 .net "readData1", 31 0, L_000001e2bb7c95c0;  alias, 1 drivers
v000001e2bb74a0d0_0 .net "readData2", 31 0, L_000001e2bb7c9860;  alias, 1 drivers
v000001e2bb7489b0_0 .net "readRegister1", 4 0, L_000001e2bb7c7540;  alias, 1 drivers
v000001e2bb748e10_0 .net "readRegister2", 4 0, L_000001e2bb8136f0;  alias, 1 drivers
v000001e2bb748910 .array "registers", 31 0, 31 0;
v000001e2bb7498b0_0 .net "rst", 0 0, v000001e2bb7c77c0_0;  alias, 1 drivers
v000001e2bb749090_0 .net "we", 0 0, v000001e2bb716690_0;  alias, 1 drivers
v000001e2bb749130_0 .net "writeData", 31 0, L_000001e2bb823cd0;  alias, 1 drivers
v000001e2bb748730_0 .net "writeRegister", 4 0, L_000001e2bb813650;  alias, 1 drivers
E_000001e2bb706d90/0 .event negedge, v000001e2bb7167d0_0;
E_000001e2bb706d90/1 .event posedge, v000001e2bb7496d0_0;
E_000001e2bb706d90 .event/or E_000001e2bb706d90/0, E_000001e2bb706d90/1;
L_000001e2bb8131f0 .array/port v000001e2bb748910, L_000001e2bb812750;
L_000001e2bb812750 .concat [ 5 2 0 0], L_000001e2bb7c7540, L_000001e2bb7ca2d0;
L_000001e2bb8133d0 .array/port v000001e2bb748910, L_000001e2bb812250;
L_000001e2bb812250 .concat [ 5 2 0 0], L_000001e2bb8136f0, L_000001e2bb7ca318;
S_000001e2bb786b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e2bb7869c0;
 .timescale 0 0;
v000001e2bb716a50_0 .var/i "i", 31 0;
S_000001e2bb6b2390 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e2bb706dd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e2bb7c8fa0 .functor NOT 1, v000001e2bb717810_0, C4<0>, C4<0>, C4<0>;
v000001e2bb74a170_0 .net *"_ivl_0", 0 0, L_000001e2bb7c8fa0;  1 drivers
v000001e2bb749ef0_0 .net "in1", 4 0, L_000001e2bb8136f0;  alias, 1 drivers
v000001e2bb748a50_0 .net "in2", 4 0, L_000001e2bb7c6dc0;  alias, 1 drivers
v000001e2bb748f50_0 .net "out", 4 0, L_000001e2bb813650;  alias, 1 drivers
v000001e2bb748c30_0 .net "s", 0 0, v000001e2bb717810_0;  alias, 1 drivers
L_000001e2bb813650 .functor MUXZ 5, L_000001e2bb7c6dc0, L_000001e2bb8136f0, L_000001e2bb7c8fa0, C4<>;
S_000001e2bb6b2520 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e2bb706690 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e2bb7c9710 .functor NOT 1, v000001e2bb715f10_0, C4<0>, C4<0>, C4<0>;
v000001e2bb74a210_0 .net *"_ivl_0", 0 0, L_000001e2bb7c9710;  1 drivers
v000001e2bb748870_0 .net "in1", 31 0, v000001e2bb749b30_0;  alias, 1 drivers
v000001e2bb7499f0_0 .net "in2", 31 0, v000001e2bb749a90_0;  alias, 1 drivers
v000001e2bb749950_0 .net "out", 31 0, L_000001e2bb823cd0;  alias, 1 drivers
v000001e2bb749f90_0 .net "s", 0 0, v000001e2bb715f10_0;  alias, 1 drivers
L_000001e2bb823cd0 .functor MUXZ 32, v000001e2bb749a90_0, v000001e2bb749b30_0, L_000001e2bb7c9710, C4<>;
S_000001e2bb69d520 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e2bb69d6b0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e2bb69d6e8 .param/l "AND" 0 9 12, C4<0010>;
P_000001e2bb69d720 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e2bb69d758 .param/l "OR" 0 9 12, C4<0011>;
P_000001e2bb69d790 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e2bb69d7c8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e2bb69d800 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e2bb69d838 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e2bb69d870 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e2bb69d8a8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e2bb69d8e0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e2bb69d918 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e2bb7ca798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2bb749810_0 .net/2u *"_ivl_0", 31 0, L_000001e2bb7ca798;  1 drivers
v000001e2bb748ff0_0 .net "opSel", 3 0, v000001e2bb717950_0;  alias, 1 drivers
v000001e2bb749e50_0 .net "operand1", 31 0, L_000001e2bb824bd0;  alias, 1 drivers
v000001e2bb749270_0 .net "operand2", 31 0, L_000001e2bb8246d0;  alias, 1 drivers
v000001e2bb749b30_0 .var "result", 31 0;
v000001e2bb748af0_0 .net "zero", 0 0, L_000001e2bb824130;  alias, 1 drivers
E_000001e2bb706310 .event anyedge, v000001e2bb717950_0, v000001e2bb749e50_0, v000001e2bb7171d0_0;
L_000001e2bb824130 .cmp/eq 32, v000001e2bb749b30_0, L_000001e2bb7ca798;
S_000001e2bb6e51f0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001e2bb7c0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001e2bb7c0688 .param/l "add" 0 4 5, C4<100000>;
P_000001e2bb7c06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e2bb7c06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001e2bb7c0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001e2bb7c0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001e2bb7c07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e2bb7c07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e2bb7c0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e2bb7c0848 .param/l "j" 0 4 12, C4<000010>;
P_000001e2bb7c0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001e2bb7c08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e2bb7c08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001e2bb7c0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e2bb7c0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001e2bb7c0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001e2bb7c09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e2bb7c0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001e2bb7c0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001e2bb7c0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001e2bb7c0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e2bb7c0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e2bb7c0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001e2bb7c0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001e2bb7c0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e2bb7c0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001e2bb74a2b0_0 .var "PCsrc", 0 0;
v000001e2bb7491d0_0 .net "funct", 5 0, L_000001e2bb813ab0;  alias, 1 drivers
v000001e2bb74a490_0 .net "opcode", 5 0, L_000001e2bb7c72c0;  alias, 1 drivers
v000001e2bb749590_0 .net "operand1", 31 0, L_000001e2bb7c95c0;  alias, 1 drivers
v000001e2bb748cd0_0 .net "operand2", 31 0, L_000001e2bb8246d0;  alias, 1 drivers
v000001e2bb749310_0 .net "rst", 0 0, v000001e2bb7c77c0_0;  alias, 1 drivers
E_000001e2bb706350/0 .event anyedge, v000001e2bb7167d0_0, v000001e2bb717bd0_0, v000001e2bb749bd0_0, v000001e2bb7171d0_0;
E_000001e2bb706350/1 .event anyedge, v000001e2bb717630_0;
E_000001e2bb706350 .event/or E_000001e2bb706350/0, E_000001e2bb706350/1;
S_000001e2bb6e5380 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e2bb748eb0 .array "DataMem", 0 1023, 31 0;
v000001e2bb749630_0 .net "address", 31 0, v000001e2bb749b30_0;  alias, 1 drivers
v000001e2bb7487d0_0 .net "clock", 0 0, L_000001e2bb7c9240;  1 drivers
v000001e2bb74a530_0 .net "data", 31 0, L_000001e2bb7c9860;  alias, 1 drivers
v000001e2bb74a350_0 .var/i "i", 31 0;
v000001e2bb749a90_0 .var "q", 31 0;
v000001e2bb748690_0 .net "rden", 0 0, v000001e2bb7169b0_0;  alias, 1 drivers
v000001e2bb748b90_0 .net "wren", 0 0, v000001e2bb717270_0;  alias, 1 drivers
E_000001e2bb706950 .event posedge, v000001e2bb7487d0_0;
S_000001e2bb6cd880 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001e2bb7230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e2bb706f50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e2bb749d10_0 .net "PCin", 31 0, L_000001e2bb812ed0;  alias, 1 drivers
v000001e2bb748d70_0 .var "PCout", 31 0;
v000001e2bb7493b0_0 .net "clk", 0 0, L_000001e2bb7c9320;  alias, 1 drivers
v000001e2bb749450_0 .net "rst", 0 0, v000001e2bb7c77c0_0;  alias, 1 drivers
    .scope S_000001e2bb6e51f0;
T_0 ;
    %wait E_000001e2bb706350;
    %load/vec4 v000001e2bb749310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2bb74a2b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e2bb74a490_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e2bb749590_0;
    %load/vec4 v000001e2bb748cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001e2bb74a490_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001e2bb749590_0;
    %load/vec4 v000001e2bb748cd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001e2bb74a490_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001e2bb74a490_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001e2bb74a490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001e2bb7491d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001e2bb74a2b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e2bb6cd880;
T_1 ;
    %wait E_000001e2bb706d90;
    %load/vec4 v000001e2bb749450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e2bb748d70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e2bb749d10_0;
    %assign/vec4 v000001e2bb748d70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e2bb6b3e70;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2bb7179f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e2bb7179f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e2bb7179f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %load/vec4 v000001e2bb7179f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2bb7179f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537985034, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 806486016, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 941096962, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 37787680, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 2390294528, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 2927034368, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 38903842, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 41945130, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 337707001, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 134217747, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb7164b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e2bb6b3ce0;
T_3 ;
    %wait E_000001e2bb706250;
    %load/vec4 v000001e2bb7167d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e2bb717310_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2bb716690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2bb717270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2bb715f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e2bb7169b0_0, 0;
    %assign/vec4 v000001e2bb717810_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e2bb717310_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e2bb717950_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e2bb717590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e2bb716690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e2bb717270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e2bb715f10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e2bb7169b0_0, 0, 1;
    %store/vec4 v000001e2bb717810_0, 0, 1;
    %load/vec4 v000001e2bb717bd0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717310_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb716690_0, 0;
    %load/vec4 v000001e2bb717630_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb716690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb716690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2bb717810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb716690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb716690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb716690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb716690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb7169b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb716690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb715f10_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2bb717590_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e2bb717950_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e2bb7869c0;
T_4 ;
    %wait E_000001e2bb706d90;
    %fork t_1, S_000001e2bb786b50;
    %jmp t_0;
    .scope S_000001e2bb786b50;
t_1 ;
    %load/vec4 v000001e2bb7498b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2bb716a50_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e2bb716a50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e2bb716a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748910, 0, 4;
    %load/vec4 v000001e2bb716a50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2bb716a50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e2bb749090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e2bb749130_0;
    %load/vec4 v000001e2bb748730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748910, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e2bb7869c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e2bb7869c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2bb74a030_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e2bb74a030_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e2bb74a030_0;
    %ix/getv/s 4, v000001e2bb74a030_0;
    %load/vec4a v000001e2bb748910, 4;
    %ix/getv/s 4, v000001e2bb74a030_0;
    %load/vec4a v000001e2bb748910, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e2bb74a030_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2bb74a030_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e2bb69d520;
T_6 ;
    %wait E_000001e2bb706310;
    %load/vec4 v000001e2bb748ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e2bb749e50_0;
    %load/vec4 v000001e2bb749270_0;
    %add;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e2bb749e50_0;
    %load/vec4 v000001e2bb749270_0;
    %sub;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e2bb749e50_0;
    %load/vec4 v000001e2bb749270_0;
    %and;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e2bb749e50_0;
    %load/vec4 v000001e2bb749270_0;
    %or;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e2bb749e50_0;
    %load/vec4 v000001e2bb749270_0;
    %xor;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e2bb749e50_0;
    %load/vec4 v000001e2bb749270_0;
    %or;
    %inv;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e2bb749e50_0;
    %load/vec4 v000001e2bb749270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e2bb749270_0;
    %load/vec4 v000001e2bb749e50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e2bb749e50_0;
    %ix/getv 4, v000001e2bb749270_0;
    %shiftl 4;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e2bb749e50_0;
    %ix/getv 4, v000001e2bb749270_0;
    %shiftr 4;
    %assign/vec4 v000001e2bb749b30_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e2bb6e5380;
T_7 ;
    %wait E_000001e2bb706950;
    %load/vec4 v000001e2bb748690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e2bb749630_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e2bb748eb0, 4;
    %assign/vec4 v000001e2bb749a90_0, 0;
T_7.0 ;
    %load/vec4 v000001e2bb748b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e2bb74a530_0;
    %ix/getv 3, v000001e2bb749630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e2bb6e5380;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2bb74a350_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001e2bb74a350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e2bb74a350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %load/vec4 v000001e2bb74a350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2bb74a350_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e2bb748eb0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001e2bb6e5380;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2bb74a350_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e2bb74a350_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e2bb74a350_0;
    %load/vec4a v000001e2bb748eb0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001e2bb74a350_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e2bb74a350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2bb74a350_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e2bb7230c0;
T_10 ;
    %wait E_000001e2bb706d90;
    %load/vec4 v000001e2bb7c8760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e2bb7c7040_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e2bb7c7040_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e2bb7c7040_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e2bb70ede0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2bb7c6d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2bb7c77c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e2bb70ede0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e2bb7c6d20_0;
    %inv;
    %assign/vec4 v000001e2bb7c6d20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e2bb70ede0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ScalarMultiplicationUsingAddition/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2bb7c77c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2bb7c77c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001e2bb7c7180_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
