<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/lpc17xx/chip/lpc178x_syscon.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_f299e5eb8b9bbd51d2a387363cb73f3e.html">lpc17xx</a></li><li class="navelem"><a class="el" href="dir_deafa996410cf83e77f8ff7ad6e62a03.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">lpc178x_syscon.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/lpc17xx/chip/lpc178x_syscon.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2013 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Authors: Rommel Marcelo</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *            Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_LPC17XX_CHIP_LPC178X_SYSCON_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_LPC17XX_CHIP_LPC178X_SYSCON_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;chip/lpc17_memorymap.h&quot;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* Register offsets *********************************************************************************/</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* Flash accelerator module */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_FLASHCFG_OFFSET     0x0000 </span><span class="comment">/* Flash Accelerator Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Memory Mapping Control register (MEMMAP - 0x400F C040) */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_MEMMAP_OFFSET       0x0040 </span><span class="comment">/* Memory Mapping Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Clocking and power control - Phase locked loops */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_PLL0CON_OFFSET      0x0080 </span><span class="comment">/* PLL0 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL0CFG_OFFSET      0x0084 </span><span class="comment">/* PLL0 Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL0STAT_OFFSET     0x0088 </span><span class="comment">/* PLL0 Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL0FEED_OFFSET     0x008c </span><span class="comment">/* PLL0 Feed Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_PLL1CON_OFFSET      0x00a0 </span><span class="comment">/* PLL1 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL1CFG_OFFSET      0x00a4 </span><span class="comment">/* PLL1 Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL1STAT_OFFSET     0x00a8 </span><span class="comment">/* PLL1 Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL1FEED_OFFSET     0x00ac </span><span class="comment">/* PLL1 Feed Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Clocking and power control - Peripheral power control registers */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_PCON_OFFSET         0x00c0 </span><span class="comment">/* Power Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PCONP_OFFSET        0x00c4 </span><span class="comment">/* Power Control for Peripherals Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Clocking and power control -- Clock dividers */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_EMCCLKSEL_OFFSET    0x0100 </span><span class="comment">/* EMC Clock Selection Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_CCLKSEL_OFFSET      0x0104 </span><span class="comment">/* CPU Clock Selection Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_USBCLKSEL_OFFSET    0x0108 </span><span class="comment">/* USB Clock Selection Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* 0x400f c110 - 0x400f c114: CAN Wake and Sleep Registers */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Clocking and power control -- Clock source selection */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_CLKSRCSEL_OFFSET    0x010c </span><span class="comment">/* Clock Source Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_CANSLEEPCLR_OFFSET  0x0110 </span><span class="comment">/* CAN Channel Sleep State Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_CANWAKEFLAGS_OFFSET 0x0114 </span><span class="comment">/* CAN Channel Wake-Up State Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* System control registers -- External Interrupts */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_EXTINT_OFFSET       0x0140 </span><span class="comment">/* External Interrupt Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_EXTMODE_OFFSET      0x0148 </span><span class="comment">/* External Interrupt Mode register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_EXTPOLAR_OFFSET     0x014c </span><span class="comment">/* External Interrupt Polarity Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* System control registers -- Reset */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_RSID_OFFSET         0x0180 </span><span class="comment">/* Reset Source Identification Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* System control registers -- Syscon Miscellaneous Registers */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_MATRIXARB_OFFSET    0x0188 </span><span class="comment">/* Matrix Arbitration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_SCS_OFFSET          0x01a0 </span><span class="comment">/* System Control and Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PCLKSEL_OFFSET      0x01a8 </span><span class="comment">/* Peripheral Clock Selection Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PBOOST_OFFSET       0x01b0 </span><span class="comment">/* Power Boost Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_SPIFICLKSEL_OFFSET  0x01b4 </span><span class="comment">/* SPIFI Clock Selection Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_LCDCFG_OFFSET       0x01b8 </span><span class="comment">/* LCD Clock Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Device Interrupt Registers (Might be a error in the User Manual, might be at 0x5000c1c0) */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_USBINTST_OFFSET     0x01c0 </span><span class="comment">/* USB Interrupt Status  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* DMA Request Select Register */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_DMAREQSEL_OFFSET    0x01c4 </span><span class="comment">/* Selects between UART and timer DMA requests */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* More clocking and power control -- Utility */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_CLKOUTCFG_OFFSET    0x01c8 </span><span class="comment">/* Clock Output Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Peripheral Reset Control */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_RSTCON0_OFFSET      0x01cc </span><span class="comment">/* Individual Peripheral Reset Control Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_RSTCON1_OFFSET      0x01d0 </span><span class="comment">/* Individual Peripheral Reset Control Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* EMC Clock Control and Calibration */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_EMCDLYCTL_OFFSET    0x01dc </span><span class="comment">/* Programmable Delays for SDRAM Operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_EMCCAL_OFFSET       0x01e0 </span><span class="comment">/* Calibration Counter for EMCDLYCTL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* Register addresses *******************************************************************************/</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Flash accelerator module */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_FLASHCFG            (LPC17_SYSCON_BASE+LPC17_SYSCON_FLASHCFG_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* Memory Mapping Control register (MEMMAP - 0x400F C040) */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_MEMMAP              (LPC17_SYSCON_BASE+LPC17_SYSCON_MEMMAP_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* Clocking and power control - Phase locked loops */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_PLL0CON             (LPC17_SYSCON_BASE+LPC17_SYSCON_PLL0CON_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL0CFG             (LPC17_SYSCON_BASE+LPC17_SYSCON_PLL0CFG_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL0STAT            (LPC17_SYSCON_BASE+LPC17_SYSCON_PLL0STAT_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL0FEED            (LPC17_SYSCON_BASE+LPC17_SYSCON_PLL0FEED_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_PLL1CON             (LPC17_SYSCON_BASE+LPC17_SYSCON_PLL1CON_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL1CFG             (LPC17_SYSCON_BASE+LPC17_SYSCON_PLL1CFG_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL1STAT            (LPC17_SYSCON_BASE+LPC17_SYSCON_PLL1STAT_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PLL1FEED            (LPC17_SYSCON_BASE+LPC17_SYSCON_PLL1FEED_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Clocking and power control - Peripheral power control registers */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_PCON                (LPC17_SYSCON_BASE+LPC17_SYSCON_PCON_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PCONP               (LPC17_SYSCON_BASE+LPC17_SYSCON_PCONP_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* Clocking and power control -- Clock dividers */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_EMCCLKSEL           (LPC17_SYSCON_BASE+LPC17_SYSCON_EMCCLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_CCLKSEL             (LPC17_SYSCON_BASE+LPC17_SYSCON_CCLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_USBCLKSEL           (LPC17_SYSCON_BASE+LPC17_SYSCON_USBCLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* 0x400f c110 - 0x400f c114: CAN Wake and Sleep Registers */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* Clocking and power control -- Clock source selection */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_CLKSRCSEL           (LPC17_SYSCON_BASE+LPC17_SYSCON_CLKSRCSEL_OFFSET)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_CANSLEEPCLR         (LPC17_SYSCON_BASE+LPC17_SYSCON_CANSLEEPCLR_OFFSET)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_CANWAKEFLAGS        (LPC17_SYSCON_BASE+LPC17_SYSCON_CANWAKEFLAGS_OFFSET)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* System control registers -- External Interrupts */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_EXTINT              (LPC17_SYSCON_BASE+LPC17_SYSCON_EXTINT_OFFSET)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_EXTMODE             (LPC17_SYSCON_BASE+LPC17_SYSCON_EXTMODE_OFFSET)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_EXTPOLAR            (LPC17_SYSCON_BASE+LPC17_SYSCON_EXTPOLAR_OFFSET)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* System control registers -- Reset */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_RSID                (LPC17_SYSCON_BASE+LPC17_SYSCON_RSID_OFFSET)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* System control registers -- Syscon Miscellaneous Registers */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_MATRIXARB           (LPC17_SYSCON_BASE+LPC17_SYSCON_MATRIXARB_OFFSET)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_SCS                 (LPC17_SYSCON_BASE+LPC17_SYSCON_SCS_OFFSET)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PCLKSEL             (LPC17_SYSCON_BASE+LPC17_SYSCON_PCLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_PBOOST              (LPC17_SYSCON_BASE+LPC17_SYSCON_PBOOST_OFFSET)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_SPIFICLKSEL         (LPC17_SYSCON_BASE+LPC17_SYSCON_SPIFICLKSEL_OFFSET)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_LCDCFG              (LPC17_SYSCON_BASE+LPC17_SYSCON_LCDCFG_OFFSET)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* Device Interrupt Registers (Might be a error in the User Manual, might be at 0x5000c1c0) */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_USBINTST            (LPC17_SYSCON_BASE+LPC17_SYSCON_USBINTST_OFFSET)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* DMA Request Select Register */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_DMAREQSEL           (LPC17_SYSCON_BASE+LPC17_SYSCON_DMAREQSEL_OFFSET)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* More clocking and power control -- Utility */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_CLKOUTCFG           (LPC17_SYSCON_BASE+LPC17_SYSCON_CLKOUTCFG_OFFSET)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* Peripheral Reset Control */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_RSTCON0             (LPC17_SYSCON_BASE+LPC17_SYSCON_RSTCON0_OFFSET)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_RSTCON1             (LPC17_SYSCON_BASE+LPC17_SYSCON_RSTCON1_OFFSET)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* EMC Clock Control and Calibration */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LPC17_SYSCON_EMCDLYCTL           (LPC17_SYSCON_BASE+LPC17_SYSCON_EMCDLYCTL_OFFSET)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC17_SYSCON_EMCCAL              (LPC17_SYSCON_BASE+LPC17_SYSCON_EMCCAL_OFFSET)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* Register bit definitions *************************************************************************/</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* Flash accelerator module */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                                      <span class="comment">/* Bits 0-11:  Reserved */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SYSCON_FLASHCFG_TIM_SHIFT        (12)         </span><span class="comment">/* Bits 12-15: FLASHTIM Flash access time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_FLASHCFG_TIM_MASK         (15 &lt;&lt; SYSCON_FLASHCFG_TIM_SHIFT)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_FLASHCFG_TIM_0          (0)                              </span><span class="comment">/* 1 CPU clock &lt;= 20 MHz CPU clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_FLASHCFG_TIM_1          (1 &lt;&lt; SYSCON_FLASHCFG_TIM_SHIFT) </span><span class="comment">/* 2 CPU clock &lt;= 40 MHz CPU clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_FLASHCFG_TIM_2          (2 &lt;&lt; SYSCON_FLASHCFG_TIM_SHIFT) </span><span class="comment">/* 3 CPU clock &lt;= 60 MHz CPU clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_FLASHCFG_TIM_3          (3 &lt;&lt; SYSCON_FLASHCFG_TIM_SHIFT) </span><span class="comment">/* 4 CPU clock &lt;= 80 MHz CPU clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_FLASHCFG_TIM_4          (4 &lt;&lt; SYSCON_FLASHCFG_TIM_SHIFT) </span><span class="comment">/* 5 CPU clock &lt;= 100 MHz CPU clock</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">                                                                           * (Up to 120 Mhz for LPC1788x) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_FLASHCFG_TIM_5          (5 &lt;&lt; SYSCON_FLASHCFG_TIM_SHIFT) </span><span class="comment">/* &quot;safe&quot; setting for any conditions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 16-31:  Reserved */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* Memory Mapping Control register (MEMMAP - 0x400F C040) */</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SYSCON_MEMMAP_MAP                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">                                                    * 0:Boot mode. A portion of the Boot ROM is mapped to address 0.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">                                                    * 1:User mode. The on-chip Flash memory is mapped to address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 1-31:  Reserved */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* Clocking and power control -- Clock source selection */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SYSCON_CLKSRCSEL_SHIFT           (0)       </span><span class="comment">/* Bits 0: Clock selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CLKSRCSEL_MASK            (1 &lt;&lt; SYSCON_CLKSRCSEL_SHIFT)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKSRCSEL_INTRC         (0 &lt;&lt; SYSCON_CLKSRCSEL_SHIFT) </span><span class="comment">/* PLL0 source = internal RC oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKSRCSEL_MAIN          (1 &lt;&lt; SYSCON_CLKSRCSEL_SHIFT) </span><span class="comment">/* PLL0 source = main oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 1-31:  Reserved */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* Clocking and power control - Phase locked loops */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* PLL0/1 Control register */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SYSCON_PLLCON_PLLE               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: PLL Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 1-31:  Reserved */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* PLL0/1 Configuration register */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SYSCON_PLLCFG_MSEL_SHIFT         (0)       </span><span class="comment">/* Bit 0-4: PLL Multiplier value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLCFG_MSEL_MASK          (0x1f &lt;&lt; SYSCON_PLLCFG_MSEL_SHIFT)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLCFG_PSEL_SHIFT         (5)       </span><span class="comment">/* Bit 5-6: PLL Pre-Divider value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLCFG_PSEL_MASK          (3 &lt;&lt; SYSCON_PLLCFG_PSEL_SHIFT)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* PLL0/1 Status register */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define SYSCON_PLLSTAT_MSEL_SHIFT        (0)       </span><span class="comment">/* Bit 0-4: PLLMultiplier value readback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLSTAT_MSEL_MASK         (0x1f &lt;&lt; SYSCON_PLLSTAT_MSEL_SHIFT)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLSTAT_PSEL_SHIFT        (5)       </span><span class="comment">/* Bit 5-6: PLL Pre-Divider value readback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLSTAT_PSEL_MASK         (3 &lt;&lt; SYSCON_PLLSTAT_PSEL_SHIFT)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bit 7:  Reserved */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define SYSCON_PLLSTAT_PLLE              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: PLL enable readback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLSTAT_PLLC              (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: PLL connect readback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLSTAT_PLOCK             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: PLL lock status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 11-31:  Reserved */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* PLL0/1 Feed register */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SYSCON_PLLFEED_SHIFT             (0)       </span><span class="comment">/* Bit 0-7: PLL0/1 feed sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLFEED_MASK              (0xff &lt;&lt; SYSCON_PLLFEED_SHIFT)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 8-31:  Reserved */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* Clocking and power control -- Clock dividers */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* EMC Clock Selection Register */</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SYSCON_EMCDIV                    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: EMC Clock rate relative to CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* 0: EMC uses same clock as CPU */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                                   <span class="comment">/* 1: EMC uses half the rate of CPU */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                                   <span class="comment">/* Bits 1-31: Reserved */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* EMC Clock Selection Register */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define SYSCON_EMCCLKSEL_CCLK_DIV2       (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: 1=EMC used CPU clock / 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCCLKSEL_CCLK_DIV1       (0)      </span><span class="comment">/*        0=EMC used CPU clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* CPU Clock Selection Register */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SYSCON_CCLKSEL_CCLKDIV_SHIFT     (0)       </span><span class="comment">/* 0-4: Divide value for CPU clock (CCLK) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CCLKSEL_CCLKDIV_MASK      (0x1f &lt;&lt; SYSCON_CCLKSEL_CCLKDIV_SHIFT)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CCLKSEL_CCLKDIV(n)      ((n-1) &lt;&lt; SYSCON_CCLKSEL_CCLKDIV_SHIFT) </span><span class="comment">/* n = 2 - 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 5-7:  Reserved */</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SYSCON_CCLKSEL_CCLKSEL           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Select input clock to CPU clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* 0: Sysclk used as input to CCLKDIV */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                                   <span class="comment">/* 1: Main PLL used as input to CCLKDIV */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                                   <span class="comment">/* Bits 9-31:  Reserved */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* USB Clock Selection register */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SYSCON_USBCLKSEL_USBDIV_SHIFT    (0)       </span><span class="comment">/* Bits 0-4: PLL0/1 divide value USB clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBCLKSEL_USBDIV_MASK     (0x1f &lt;&lt; SYSCON_USBCLKSEL_USBDIV_SHIFT)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_USBCLKSEL_USBDIV_DIV1   (1 &lt;&lt; SYSCON_USBCLKSEL_USBDIV_SHIFT) </span><span class="comment">/* PLL0/1 output must be 48MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_USBCLKSEL_USBDIV_DIV2   (2 &lt;&lt; SYSCON_USBCLKSEL_USBDIV_SHIFT) </span><span class="comment">/* PLL0/1 output must be 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_USBCLKSEL_USBDIV_DIV3   (3 &lt;&lt; SYSCON_USBCLKSEL_USBDIV_SHIFT) </span><span class="comment">/* PLL0/1 output must be 144MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 5-7:  Reserved */</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SYSCON_USBCLKSEL_USBSEL_SHIFT    (8)       </span><span class="comment">/* Bits 8-9: Input clock to USBDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBCLKSEL_USBSEL_MASK     (3 &lt;&lt; SYSCON_USBCLKSEL_USBSEL_SHIFT)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBCLKSEL_USBSEL_PLL0     (1 &lt;&lt; SYSCON_USBCLKSEL_USBSEL_SHIFT)  </span><span class="comment">/* 01: PLL0 is used as input clock to USBDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBCLKSEL_USBSEL_PLL1     (2 &lt;&lt; SYSCON_USBCLKSEL_USBSEL_SHIFT)  </span><span class="comment">/* 10: PLL1 is used as input clock to USBDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span>                                                                               <span class="comment">/* 11: unused */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                                   <span class="comment">/* Bits 10-31:  Reserved */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* CAN0/1 Sleep Clear Register */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                                   <span class="comment">/* Bit 0: Reserved */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SYSCON_CANSLEEPCLR_SHIFT         (1)       </span><span class="comment">/* Bits 1-2: CAN0/1 Sleep Status and Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CANSLEEPCLR_MASK          (3 &lt;&lt; SYSCON_CANSLEEPCLR_SHIFT) </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CANSLEEPCLR_CAN1          (1 &lt;&lt; SYSCON_CANSLEEPCLR_SHIFT) </span><span class="comment">/* CAN1 Sleep Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CANSLEEPCLR_CAN2          (2 &lt;&lt; SYSCON_CANSLEEPCLR_SHIFT) </span><span class="comment">/* CAN2 Sleep Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Read 1: CAN channel in sleep mode */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                                   <span class="comment">/* Write 1: CAN channel clocks restored */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                                   <span class="comment">/* Bits 3-31: Reserved */</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* CAN0/1 WakeUp Flags Register */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                                   <span class="comment">/* Bit 0: Reserved */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define SYSCON_CANWAKEFLAGS_SHIFT        (1)       </span><span class="comment">/* Bits 1-2: CAN0/1 WakeUp Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CANWAKEFLAGS_MASK         (3 &lt;&lt; SYSCON_CANWAKEFLAGS_SHIFT) </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CANWAKEFLAGS_CAN1         (1 &lt;&lt; SYSCON_CANWAKEFLAGS_SHIFT) </span><span class="comment">/* CAN1 WakeUp Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CANWAKEFLAGS_CAN2         (2 &lt;&lt; SYSCON_CANWAKEFLAGS_SHIFT) </span><span class="comment">/* CAN2 WakeUp Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Read 1: CAN channel falling edge occur on receive line */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                                   <span class="comment">/* Write 1: CAN channel clears wakeup flag bit */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                                   <span class="comment">/* Bits 3-31: Reserved */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/* Peripheral Clock Selection register */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* PCLK is common to all peripheral */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define SYSCON_PCLKSEL_PCLKDIV_SHIFT     (0)       </span><span class="comment">/* Bits 0-4: Clock divide value for all APB peripherals */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCLKSEL_PCLKDIV_MASK      (0x1f &lt;&lt; SYSCON_PCLKSEL_PCLKDIV_SHIFT)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_PCLKSEL_PCLKDIV(n)      ((n) &amp; SYSCON_PCLKSEL_PCLKDIV_MASK) </span><span class="comment">/* n = 1 - 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 5-31: Reserved */</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* Power Boost Control Register */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define SYSCON_PBOOST_BOOST_SHIFT        (0)       </span><span class="comment">/* Bits 0-1: Boost control bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PBOOST_BOOST_MASK         (3 &lt;&lt; SYSCON_PBOOST_BOOST_SHIFT)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PBOOST_BOOST_OFF          (0)       </span><span class="comment">/* Boost OFF, operation must be below 100MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PBOOST_BOOST_ON           (3)       </span><span class="comment">/* Boost ON, operation upto 120MHz allowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* SPIFI Clock Selection Register */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define SYSCON_SPIFICLKSEL_SPIFIDIV_SHIFT  (0)     </span><span class="comment">/* Bits 0-4: divide value for SPIFI clock  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SPIFICLKSEL_SPIFIDIV_MASK   (0x1f &lt;&lt; SYSCON_SPIFICLKSEL_SPIFIDIV_SHIFT)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define SYSCON_SPIFICLKSEL_SPIFIDIV(n)    ((n-1) &lt;&lt; SYSCON_SPIFICLKSEL_SPIFIDIV_SHIFT) </span><span class="comment">/* n = 2 - 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 5-7: Reserved */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define SYSCON_SPIFICLKSEL_SPIFISEL_SHIFT  (8)     </span><span class="comment">/* Bits 8-9: Selects input clock for SPIFI clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SPIFICLKSEL_SPIFISEL_MASK   (3 &lt;&lt; SYSCON_SPIFICLKSEL_SPIFISEL_SHIFT)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SPIFICLKSEL_SPIFISEL_SYSCLK (0)     </span><span class="comment">/* Sysclk used as input to SPIFIDIV  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SPIFICLKSEL_SPIFISEL_PLL0   (1 &lt;&lt; SYSCON_SPIFICLKSEL_SPIFISEL_SHIFT) </span><span class="comment">/* Main PLL used as input to SPIFIDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SPIFICLKSEL_SPIFISEL_PLL1   (2 &lt;&lt; SYSCON_SPIFICLKSEL_SPIFISEL_SHIFT) </span><span class="comment">/* Alt PLL used as input to SPIFIDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 10-31: Reserved */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* LCD Configuration Register  */</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define SYSCON_LCDCFG_CLKDIV_SHIFT       (0) </span><span class="comment">/* Bits 0-4: LCD Panel clock prescaler  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_LCDCFG_CLKDIV_MASK        (0x1f &lt;&lt; SYSCON_LCDCFG_CLKDIV_SHIFT)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_LCDCFG_CLKDIV(n)          ((n-1) &lt;&lt; SYSCON_LCDCFG_CLKDIV_SHIFT) </span><span class="comment">/* n = 1 - 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* Bits 5-31: Reserved */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* Clocking and power control - Peripheral power control registers */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* Power Control Register */</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define SYSCON_PCON_PM0                  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Power mode control bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCON_PM1                  (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Power mode control bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCON_BODRPM               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Brown-Out Reduced Power Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCON_BOGD                 (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Brown-Out Global Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCON_BORD                 (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Brown-Out Reset Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 5-7:  Reserved */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define SYSCON_PCON_SMFLAG               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Sleep Mode entry flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCON_DSFLAG               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Deep Sleep entry flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCON_PDFLAG               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Power-down entry flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCON_DPDFLAG              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11:  Deep Power-down entry flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 12-31:  Reserved */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* Power Control for Peripherals Register */</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define SYSCON_PCONP_PCLCD               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  LCD power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCTIM0              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Timer/Counter 0 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCTIM1              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Timer/Counter 1 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCUART0             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  UART0 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCUART1             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  UART1 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCPWM0              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  PWM0 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCPWM1              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  PWM1 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCI2C0              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  I2C0 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCSPI               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  SPI power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCRTC               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  RTC power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCSSP1              (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: SSP 1 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCEMC               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: External Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCADC               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: A/D converter (ADC) power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCCAN1              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: CAN Controller 1 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCCAN2              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: CAN Controller 2 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCGPIO              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: GPIOs power/clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCSPIFI             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: SPI Flash Interface power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCMCPWM             (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Motor Control PWM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCQEI               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Quadrature Encoder power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCI2C1              (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: I2C1 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCSSP2              (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: SSP2 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCSSP0              (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: SSP0 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCTIM2              (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Timer 2 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCTIM3              (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Timer 3 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCUART2             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: UART 2 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCUART3             (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: UART 3 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCI2C2              (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: I2C 2 power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCI2S               (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: I2S power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCSDC               (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: SD Card power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCGPDMA             (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: GPDMA function power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCENET              (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Ethernet block power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PCONP_PCUSB               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: USB power/clock control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* More clocking and power control -- Utility */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define SYSCON_CLKOUTCFG_SEL_SHIFT       (0)       </span><span class="comment">/* Bits 0-3: Selects clock source for CLKOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CLKOUTCFG_SEL_MASK        (15 &lt;&lt; SYSCON_CLKOUTCFG_SEL_SHIFT)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCFG_SEL_CPU       (0 &lt;&lt; SYSCON_CLKOUTCFG_SEL_SHIFT) </span><span class="comment">/* CLKOUT source=CPU clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCFG_SEL_MAIN      (1 &lt;&lt; SYSCON_CLKOUTCFG_SEL_SHIFT) </span><span class="comment">/* CLKOUT source=main osc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCFG_SEL_INTRC     (2 &lt;&lt; SYSCON_CLKOUTCFG_SEL_SHIFT) </span><span class="comment">/* CLKOUT source=internal RC osc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCFG_SEL_USB       (3 &lt;&lt; SYSCON_CLKOUTCFG_SEL_SHIFT) </span><span class="comment">/* CLKOUT source=USB clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCFG_SEL_RTC       (4 &lt;&lt; SYSCON_CLKOUTCFG_SEL_SHIFT) </span><span class="comment">/* CLKOUT source=RTC osc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCFG_SEL_SPIFI     (5 &lt;&lt; SYSCON_CLKOUTCFG_SEL_SHIFT) </span><span class="comment">/* CLKOUT source=SPIFI osc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CLKOUTCFG_DIV_SHIFT       (4)       </span><span class="comment">/* Bits 4-7:  CLKOUT divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CLKOUTCFG_DIV_MASK        (15 &lt;&lt; SYSCON_CLKOUTCFG_DIV_SHIFT)</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_CLKOUTCFG_DIV(n)        ((n-1) &lt;&lt; SYSCON_CLKOUTCFG_DIV_SHIFT) </span><span class="comment">/* n=1..16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CLKOUTCFG_EN              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  CLKOUT enable control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_CLKOUTCFG_ACT             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  CLKOUT activity indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 10-31: Reserved */</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* System control registers -- External Interrupts */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* External Interrupt Flag register */</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define SYSCON_EXTINT_EINT0              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  EINT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EXTINT_EINT1              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  EINT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EXTINT_EINT2              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  EINT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EXTINT_EINT3              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  EINT3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 4-31: Reserved */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* External Interrupt Mode register */</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define SYSCON_EXTMODE_EINT0             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  1=EINT0 edge sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EXTMODE_EINT1             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  1=EINT1 edge sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EXTMODE_EINT2             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  1=EINT2 edge sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EXTMODE_EINT3             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  1=EINT3 edge sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 4-31: Reserved */</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* External Interrupt Polarity register */</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define SYSCON_EXTPOLAR_EINT0            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  1=EINT0 high active/rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EXTPOLAR_EINT1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  1=EINT1 high active/rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EXTPOLAR_EINT2            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  1=EINT2 high active/rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EXTPOLAR_EINT3            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  1=EINT3 high active/rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 4-31: Reserved */</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* System control registers -- Reset */</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* Reset Source Identification Register */</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define SYSCON_RSID_POR                  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Power on reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSID_EXTR                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  external RESET signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSID_WDTR                 (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Watchdog Timer time out w/WDTRESET */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSID_BODR                 (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Brown out detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSID_SYSRESET             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  System Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSID_LOCKUP               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Lockup Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 6-31: Reserved */</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* System control registers -- Matrix Arbitration Priorities */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"># define SYSCON_MATRIXARB_PRI_LOWEST     (0)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define SYSCON_MATRIXARB_PRI_LOW        (1)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define SYSCON_MATRIXARB_PRI_HIGH       (2)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define SYSCON_MATRIXARB_PRI_HIGHEST    (3)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define SYSCON_MATRIXARB_PRI_ICODE_SHIFT (0)       </span><span class="comment">/* Bits 0-1:  I-Code bus priority (should be lower than D-Code) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_ICODE_MASK  (3 &lt;&lt; SYSCON_MATRIXARB_PRI_ICODE_SHIFT)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MATRIXARB_PRI_ICODE(n)  ((n) &lt;&lt; SYSCON_MATRIXARB_PRI_ICODE_SHIFT)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_DCODE_SHIFT (2)       </span><span class="comment">/* Bits 2-3:  D-Code bus priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_DCODE_MASK  (3 &lt;&lt; SYSCON_MATRIXARB_PRI_DCODE_SHIFT)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MATRIXARB_PRI_DCODE(n)  ((n) &lt;&lt; SYSCON_MATRIXARB_PRI_DCODE_SHIFT)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_SYS_SHIFT   (4)       </span><span class="comment">/* Bits 4-5:  System bus priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_SYS_MASK    (3 &lt;&lt; SYSCON_MATRIXARB_PRI_SYS_SHIFT)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MATRIXARB_PRI_SYS(n)    ((n) &lt;&lt; SYSCON_MATRIXARB_PRI_SYS_SHIFT)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_GPDMA_SHIFT (6)       </span><span class="comment">/* Bits 6-7:  General Purpose DMA priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_GPDMA_MASK  (3 &lt;&lt; SYSCON_MATRIXARB_PRI_GPDMA_SHIFT)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MATRIXARB_PRI_GPDMA(n)  ((n) &lt;&lt; SYSCON_MATRIXARB_PRI_GPDMA_SHIFT)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_ETH_SHIFT   (8)       </span><span class="comment">/* Bits 8-9:  Ethernet DMA priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_ETH_MASK    (3 &lt;&lt; SYSCON_MATRIXARB_PRI_ETH_SHIFT)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MATRIXARB_PRI_ETH(n)    ((n) &lt;&lt; SYSCON_MATRIXARB_PRI_ETH_SHIFT)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_LCD_SHIFT   (10)      </span><span class="comment">/* Bits 10-11:  LCD DMA priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_LCD_MASK    (3 &lt;&lt; SYSCON_MATRIXARB_PRI_LCD_SHIFT)</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MATRIXARB_PRI_LCD(n)    ((n) &lt;&lt; SYSCON_MATRIXARB_PRI_LCD_SHIFT)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_USB_SHIFT   (12)      </span><span class="comment">/* Bits 12-13:  USB DMA priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_PRI_USB_MASK    (3 &lt;&lt; SYSCON_MATRIXARB_PRI_USB_SHIFT)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_MATRIXARB_PRI_USB(n)    ((n) &lt;&lt; SYSCON_MATRIXARB_PRI_USB_SHIFT)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 14-15: Reserved */</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define SYSCON_MATRIXARB_ROM_LAT_SHIFT   (16)      </span><span class="comment">/* Bit 16:  ROM Latency select (should always be zero) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MATRIXARB_ROM_LAT         (1 &lt;&lt; SYSCON_MATRIXARB_ROM_LAT_SHIFT)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 17-31: Reserved */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define SYSCON_MATRIXARB_PRI_MASK        (0x00013fff)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* System control registers -- Syscon Miscellaneous Registers */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define SYSCON_SCS_EMCSC                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  EMC shift control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCS_EMCRD                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  EMC reset disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCS_EMCBC                 (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  EMC burst control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCS_MCIPWRAL              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  MCI power active level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCS_OSCRS                 (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Main oscillator range select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCS_OSCEN                 (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Main oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCS_OSCSTAT               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Main oscillator status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 7-31: Reserved */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/* Device Interrupt Registers */</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/* USB Interrupt Status register */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define SYSCON_USBINTST_REQLP            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Low priority interrupt line status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBINTST_REQHP            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  High priority interrupt line status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBINTST_REQDMA           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  DMA interrupt line status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBINTST_HOSTINT          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  USB host interrupt line status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBINTST_ATXINT           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  External ATX interrupt line status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBINTST_OTGINT           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  OTG interrupt line status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_USBINTST_I2CINT           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  I2C module interrupt line status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bit 7:  Reserved */</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define SYSCON_USBINTST_NEEDCLK          (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  USB need clock indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 9-30: Reserved */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define SYSCON_USBINTST_ENINTS           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Enable all USB interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/* DMA Request Select Register */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define SYSCON_DMAREQSEL_INP0            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Input 0 0=unused 1=Timer 0 match 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Input 1 0=SD 1=Timer 0 match 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP2            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Input 2 0=SSP0 TX 1=Timer 1 match 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP3            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Input 3 0=SSP0 RX 1=Timer 1 match 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP4            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Input 4 0=SSP1 TX 1=Timer 2 match 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP5            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Input 5 0=SSP1 RX 1=Timer 2 match 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP6            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Input 6 0=SSP2 TX 1=I2S0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP7            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Input 7 0=SSP2 RX 1=I2S1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 8-9: Reserved */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define SYSCON_DMAREQSEL_INP10           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10:  Input 10 0=UART0 TX 1=UART3 TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP11           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11:  Input 11 0=UART0 RX 1=UART3 RX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP12           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12:  Input 12 0=UART1 TX 1=UART4 TX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP13           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13:  Input 13 0=UART1 RX 1=UART4 RX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP14           (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14:  Input 14 0=UART2 TX 1=Timer 3 match 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DMAREQSEL_INP15           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15:  Input 15 0=UART2 RX 1=Timer 3 match 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 16-31: Reserved */</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/* Reset Control Register 0 */</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define SYSCON_RSTCON0_RSTLCD            (1 &lt;&lt; 0)  </span><span class="comment">/* LCD controller reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTTIM0           (1 &lt;&lt; 1)  </span><span class="comment">/* Timer/Counter 0 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTTIM1           (1 &lt;&lt; 2)  </span><span class="comment">/* Timer/Counter 1 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTUART0          (1 &lt;&lt; 3)  </span><span class="comment">/* UART0 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTUART1          (1 &lt;&lt; 4)  </span><span class="comment">/* UART1 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTPWM0           (1 &lt;&lt; 5)  </span><span class="comment">/* PWM0 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTPWM1           (1 &lt;&lt; 6)  </span><span class="comment">/* PWM1 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTI2C0           (1 &lt;&lt; 7)  </span><span class="comment">/* The I2C0 interface reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTUART4          (1 &lt;&lt; 8)  </span><span class="comment">/* UART4 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTRTC            (1 &lt;&lt; 9)  </span><span class="comment">/* RTC and Event Monitor/Recorder reset control bit. RTC reset is limited */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTSSP1           (1 &lt;&lt; 10) </span><span class="comment">/* The SSP 1 interface reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTEMC            (1 &lt;&lt; 11) </span><span class="comment">/* External Memory Controller reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTADC            (1 &lt;&lt; 12) </span><span class="comment">/* A/D converter (ADC) reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTCAN1           (1 &lt;&lt; 13) </span><span class="comment">/* CAN Controller 1 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Note: The CAN acceptance filter may be reset by 0</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">                                                    * a separate bit in the RSTCON1 register. */</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define SYSCON_RSTCON0_RSTCAN2           (1 &lt;&lt; 14) </span><span class="comment">/* CAN Controller 2 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Note: The CAN acceptance filter may be reset by 0</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">                                                    * a separate bit in the RSTCON1 register */</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define SYSCON_RSTCON0_RSTGPIO           (1 &lt;&lt; 15) </span><span class="comment">/* Reset control bit for GPIO, and GPIO interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Note: IOCON may be reset by a 0</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">                                                    * separate bit in the RSTCON1 register */</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define SYSCON_RSTCON0_RSTSPIFI          (1 &lt;&lt; 16) </span><span class="comment">/* SPI Flash Interface reset control bit (LPC1773 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTMCPWM          (1 &lt;&lt; 17) </span><span class="comment">/* Motor Control PWM reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTQEI            (1 &lt;&lt; 18) </span><span class="comment">/* Quadrature Encoder Interface reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTI2C1           (1 &lt;&lt; 19) </span><span class="comment">/* The I2C1 interface reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTSSP2           (1 &lt;&lt; 20) </span><span class="comment">/* The SSP2 interface reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTSSP0           (1 &lt;&lt; 21) </span><span class="comment">/* The SSP0 interface reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTTIM2           (1 &lt;&lt; 22) </span><span class="comment">/* Timer 2 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTTIM3           (1 &lt;&lt; 23) </span><span class="comment">/* Timer 3 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTUART2          (1 &lt;&lt; 24) </span><span class="comment">/* UART 2 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTUART3          (1 &lt;&lt; 25) </span><span class="comment">/* UART 3 reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTI2C2           (1 &lt;&lt; 26) </span><span class="comment">/* I2C2 interface reset control bit.*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTI2S            (1 &lt;&lt; 27) </span><span class="comment">/* I2S interface reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTSDC            (1 &lt;&lt; 28) </span><span class="comment">/* SD Card interface reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTGPDMA          (1 &lt;&lt; 29) </span><span class="comment">/* GPDMA function reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define SYSCON_RSTCON0_RSTENET           (1 &lt;&lt; 30) </span><span class="comment">/* Ethernet block reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON0_RSTUSB            (1 &lt;&lt; 31) </span><span class="comment">/* USB interface reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* Reset Control Register 1 */</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define SYSCON_RSTCON1_RSTIOCON          (1 &lt;&lt; 0) </span><span class="comment">/* Reset control bit for the IOCON registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON1_RSTDAC            (1 &lt;&lt; 1) </span><span class="comment">/* D/A converter (DAC) reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RSTCON1_RSTCANACC         (1 &lt;&lt; 2) </span><span class="comment">/* CAN acceptance filter reset control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 3-31: Reserved */</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/* Delay Control Register - EMC */</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                                  <span class="comment">/* Delay values multiplied by 250 picoseconds */</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define SYSCON_EMCDLYCTL_CMDDLY_SHIFT     (0)     </span><span class="comment">/* Bits 0-4: Delay value for EMC outputs in command delayed mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCDLYCTL_CMDDLY_MASK      (0x1f &lt;&lt; SYSCON_EMCDLYCTL_CMDDLY_SHIFT)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define SYSCON_EMCDLYCTL_CMDDLY(n)       ((n-1) &lt;&lt; SYSCON_EMCDLYCTL_CMDDLY_SHIFT) </span><span class="comment">/* n = 3 - 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 5-7: Reserved */</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define SYSCON_EMCDLYCTL_FBCLKDLY_SHIFT   (8)     </span><span class="comment">/* Bits 8-12: Delay value for the feedback clock that controls input data sampling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCDLYCTL_FBCLKDLY_MASK    (0x1f &lt;&lt; SYSCON_EMCDLYCTL_FBCLKDLY_SHIFT)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCDLYCTL_FBCLKDLY(n)      ((n-1)&lt;&lt; SYSCON_EMCDLYCTL_FBCLKDLY_SHIFT) </span><span class="comment">/* n = 3 - 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 13-15: Reserved */</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define SYSCON_EMCDLYCTL_CLKOUT0DLY_SHIFT (16)    </span><span class="comment">/* Bits 16-20: Delay value for the CLKOUT0 output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCDLYCTL_CLKOUT0DLY_MASK  (0x1f &lt;&lt; SYSCON_EMCDLYCTL_CLKOUT0DLY_SHIFT)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define SYSCON_EMCDLYCTL_CLKOUT0DLY(n)   ((n-1) &lt;&lt; SYSCON_EMCDLYCTL_CLKOUT0DLY_SHIFT) </span><span class="comment">/* n = 3 - 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 21-23: Reserved */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define SYSCON_EMCDLYCTL_CLKOUT1DLY_SHIFT (24)    </span><span class="comment">/* Bits 24-28: Delay value for the CLKOUT1 output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCDLYCTL_CLKOUT1DLY_MASK  (0x1f &lt;&lt; SYSCON_EMCDLYCTL_CLKOUT1DLY_SHIFT)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define SYSCON_EMCDLYCTL_CLKOUT1DLY(n)   ((n-1) &lt;&lt; SYSCON_EMCDLYCTL_CLKOUT1DLY_SHIFT) </span><span class="comment">/* n = 3 - 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 29-31: Reserved */</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* Calibration Register - EMC */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define SYSCON_EMCCAL_CALVALUE_SHIFT     (0)      </span><span class="comment">/* Bits 0-7: Ring oscillator count during 32 clocks of Internal RC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCCAL_CALVALUE_MASK      (0xff &lt;&lt; SYSCON_EMCCAL_CALVALUE_SHIFT)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 8-13: Reserved */</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define SYSCON_EMCCAL_START_SHIFT        (14)     </span><span class="comment">/* Bit 14: Start control bit for EMC calibration counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCCAL_START_MASK         (1 &lt;&lt; SYSCON_EMCCAL_START_SHIFT)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_EMCCAL_START            (1)      </span><span class="comment">/* Automatically cleared when measurement is done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCCAL_DONE_SHIFT         (15)     </span><span class="comment">/* Bit 15: Measurement completetion flag bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_EMCCAL_DONE_MASK          (1 &lt;&lt; SYSCON_EMCCAL_DONE_SHIFT)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Automatically cleared when START bit is set */</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                                                  <span class="comment">/* Bits 16-31: Reserved */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* Compatibility Definitions ************************************************************************/</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/* Need in lpc17_clockconfig.h for compatibility with the LPC176x family: */</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define SYSCON_PLLCON_PLLC               (0)                  </span><span class="comment">/* Bit does not exist in LPC178x family */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLL0STAT_PLLE             SYSCON_PLLSTAT_PLLE  </span><span class="comment">/* PLL enable readback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLL0STAT_PLLC             SYSCON_PLLSTAT_PLLC  </span><span class="comment">/* PLL connect readback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLL0STAT_PLOCK            SYSCON_PLLSTAT_PLOCK </span><span class="comment">/* PLL lock status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLL1STAT_PLLE             SYSCON_PLLSTAT_PLLE  </span><span class="comment">/* PLL enable readback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLL1STAT_PLLC             SYSCON_PLLSTAT_PLLC  </span><span class="comment">/* PLL connect readback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLL1STAT_PLOCK            SYSCON_PLLSTAT_PLOCK </span><span class="comment">/* PLL lock status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_LPC17XX_CHIP_LPC178X_SYSCON_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
