Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/dervieux/Projet_VGA_NIOS/ --output-directory=D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/ --report-file=bsf:D:/dervieux/Projet_VGA_NIOS/nios_ii.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/dervieux/Projet_VGA_NIOS/nios_ii.qsys
Progress: Loading Projet_VGA_NIOS/nios_ii.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 13.0]
Progress: Parameterizing module clk_100
Progress: Adding SRAM_DE2_0 [SRAM_DE2 1.0]
Progress: Parameterizing module SRAM_DE2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding in_bus [altera_avalon_pio 13.0.1]
Progress: Parameterizing module in_bus
Progress: Adding wr_en [altera_avalon_pio 13.0.1]
Progress: Parameterizing module wr_en
Progress: Adding color_out [altera_avalon_pio 13.0.1]
Progress: Parameterizing module color_out
Progress: Adding wr_address [altera_avalon_pio 13.0.1]
Progress: Parameterizing module wr_address
Progress: Adding seq_clap [altera_avalon_pio 13.0.1]
Progress: Parameterizing module seq_clap
Progress: Adding seq_kick [altera_avalon_pio 13.0.1]
Progress: Parameterizing module seq_kick
Progress: Adding timer_0 [altera_avalon_timer 13.0.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_r [altera_avalon_pio 13.0.1]
Progress: Parameterizing module led_r
Progress: Adding seq_snare [altera_avalon_pio 13.0.1]
Progress: Parameterizing module seq_snare
Progress: Adding seq_hh [altera_avalon_pio 13.0.1]
Progress: Parameterizing module seq_hh
Progress: Adding kb_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module kb_irq
Progress: Adding kb_data [altera_avalon_pio 13.0.1]
Progress: Parameterizing module kb_data
Progress: Adding kick_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module kick_irq
Progress: Adding snare_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module snare_irq
Progress: Adding hh_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module hh_irq
Progress: Adding clap_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module clap_irq
Progress: Adding dac_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module dac_irq
Progress: Adding AUDIO_DAC_FIFO_0 [AUDIO_DAC_FIFO 1.0]
Progress: Parameterizing module AUDIO_DAC_FIFO_0
Progress: Adding audio_sos [altera_avalon_pio 13.0.1]
Progress: Parameterizing module audio_sos
Progress: Adding timer_1 [altera_avalon_timer 13.0.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_ii.in_bus: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.kb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.kb_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.kick_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.snare_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.hh_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.clap_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.dac_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/dervieux/Projet_VGA_NIOS/ --output-directory=D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/dervieux/Projet_VGA_NIOS/nios_ii.sopcinfo --report-file=html:D:/dervieux/Projet_VGA_NIOS/nios_ii.html --report-file=qip:D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.qip --report-file=cmp:D:/dervieux/Projet_VGA_NIOS/nios_ii.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/dervieux/Projet_VGA_NIOS/nios_ii.qsys --language=VHDL
Progress: Loading Projet_VGA_NIOS/nios_ii.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 13.0]
Progress: Parameterizing module clk_100
Progress: Adding SRAM_DE2_0 [SRAM_DE2 1.0]
Progress: Parameterizing module SRAM_DE2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding in_bus [altera_avalon_pio 13.0.1]
Progress: Parameterizing module in_bus
Progress: Adding wr_en [altera_avalon_pio 13.0.1]
Progress: Parameterizing module wr_en
Progress: Adding color_out [altera_avalon_pio 13.0.1]
Progress: Parameterizing module color_out
Progress: Adding wr_address [altera_avalon_pio 13.0.1]
Progress: Parameterizing module wr_address
Progress: Adding seq_clap [altera_avalon_pio 13.0.1]
Progress: Parameterizing module seq_clap
Progress: Adding seq_kick [altera_avalon_pio 13.0.1]
Progress: Parameterizing module seq_kick
Progress: Adding timer_0 [altera_avalon_timer 13.0.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_r [altera_avalon_pio 13.0.1]
Progress: Parameterizing module led_r
Progress: Adding seq_snare [altera_avalon_pio 13.0.1]
Progress: Parameterizing module seq_snare
Progress: Adding seq_hh [altera_avalon_pio 13.0.1]
Progress: Parameterizing module seq_hh
Progress: Adding kb_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module kb_irq
Progress: Adding kb_data [altera_avalon_pio 13.0.1]
Progress: Parameterizing module kb_data
Progress: Adding kick_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module kick_irq
Progress: Adding snare_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module snare_irq
Progress: Adding hh_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module hh_irq
Progress: Adding clap_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module clap_irq
Progress: Adding dac_irq [altera_avalon_pio 13.0.1]
Progress: Parameterizing module dac_irq
Progress: Adding AUDIO_DAC_FIFO_0 [AUDIO_DAC_FIFO 1.0]
Progress: Parameterizing module AUDIO_DAC_FIFO_0
Progress: Adding audio_sos [altera_avalon_pio 13.0.1]
Progress: Parameterizing module audio_sos
Progress: Adding timer_1 [altera_avalon_timer 13.0.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_ii.in_bus: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.kb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.kb_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.kick_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.snare_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.hh_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.clap_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii.dac_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ii: Generating nios_ii "nios_ii" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 24 modules, 121 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 49 modules, 221 connections
Info: merlin_domain_transform: After transform: 98 modules, 541 connections
Info: merlin_router_transform: After transform: 123 modules, 641 connections
Info: merlin_traffic_limiter_transform: After transform: 125 modules, 651 connections
Info: merlin_burst_transform: After transform: 127 modules, 659 connections
Info: reset_adaptation_transform: After transform: 128 modules, 512 connections
Info: merlin_network_to_switch_transform: After transform: 177 modules, 648 connections
Info: merlin_width_transform: After transform: 181 modules, 660 connections
Info: limiter_update_transform: After transform: 181 modules, 662 connections
Info: merlin_mm_transform: After transform: 181 modules, 662 connections
Info: merlin_interrupt_mapper_transform: After transform: 182 modules, 665 connections
Info: SRAM_DE2_0: "nios_ii" instantiated SRAM_DE2 "SRAM_DE2_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_ii_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_ii_nios2_qsys_0 --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0002_nios2_qsys_0_gen//nios_ii_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*)     Testbench
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*)     Instruction decoding
Info: nios2_qsys_0: # 2017.11.13 16:17:29 (*)       Instruction fields
Info: nios2_qsys_0: # 2017.11.13 16:17:30 (*)       Instruction decodes
Info: nios2_qsys_0: # 2017.11.13 16:17:30 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2017.11.13 16:17:30 (*)       Instruction controls
Info: nios2_qsys_0: # 2017.11.13 16:17:30 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2017.11.13 16:17:30 (*)     Pipeline backend
Info: nios2_qsys_0: # 2017.11.13 16:17:32 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.11.13 16:17:35 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2017.11.13 16:17:36 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_ii_nios2_qsys_0'
Info: nios2_qsys_0: "nios_ii" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: in_bus: Starting RTL generation for module 'nios_ii_in_bus'
Info: in_bus:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_in_bus --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0003_in_bus_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0003_in_bus_gen//nios_ii_in_bus_component_configuration.pl  --do_build_sim=0  ]
Info: in_bus: Done RTL generation for module 'nios_ii_in_bus'
Info: in_bus: "nios_ii" instantiated altera_avalon_pio "in_bus"
Info: wr_en: Starting RTL generation for module 'nios_ii_wr_en'
Info: wr_en:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_wr_en --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0004_wr_en_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0004_wr_en_gen//nios_ii_wr_en_component_configuration.pl  --do_build_sim=0  ]
Info: wr_en: Done RTL generation for module 'nios_ii_wr_en'
Info: wr_en: "nios_ii" instantiated altera_avalon_pio "wr_en"
Info: color_out: Starting RTL generation for module 'nios_ii_color_out'
Info: color_out:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_color_out --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0005_color_out_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0005_color_out_gen//nios_ii_color_out_component_configuration.pl  --do_build_sim=0  ]
Info: color_out: Done RTL generation for module 'nios_ii_color_out'
Info: color_out: "nios_ii" instantiated altera_avalon_pio "color_out"
Info: wr_address: Starting RTL generation for module 'nios_ii_wr_address'
Info: wr_address:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_wr_address --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0006_wr_address_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0006_wr_address_gen//nios_ii_wr_address_component_configuration.pl  --do_build_sim=0  ]
Info: wr_address: Done RTL generation for module 'nios_ii_wr_address'
Info: wr_address: "nios_ii" instantiated altera_avalon_pio "wr_address"
Info: seq_clap: Starting RTL generation for module 'nios_ii_seq_clap'
Info: seq_clap:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_seq_clap --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0007_seq_clap_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0007_seq_clap_gen//nios_ii_seq_clap_component_configuration.pl  --do_build_sim=0  ]
Info: seq_clap: Done RTL generation for module 'nios_ii_seq_clap'
Info: seq_clap: "nios_ii" instantiated altera_avalon_pio "seq_clap"
Info: timer_0: Starting RTL generation for module 'nios_ii_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_ii_timer_0 --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0008_timer_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0008_timer_0_gen//nios_ii_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_ii_timer_0'
Info: timer_0: "nios_ii" instantiated altera_avalon_timer "timer_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_ii_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_ii_jtag_uart_0 --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0009_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0009_jtag_uart_0_gen//nios_ii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_ii_jtag_uart_0'
Info: jtag_uart_0: "nios_ii" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led_r: Starting RTL generation for module 'nios_ii_led_r'
Info: led_r:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_led_r --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0010_led_r_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0010_led_r_gen//nios_ii_led_r_component_configuration.pl  --do_build_sim=0  ]
Info: led_r: Done RTL generation for module 'nios_ii_led_r'
Info: led_r: "nios_ii" instantiated altera_avalon_pio "led_r"
Info: kb_irq: Starting RTL generation for module 'nios_ii_kb_irq'
Info: kb_irq:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_kb_irq --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0011_kb_irq_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0011_kb_irq_gen//nios_ii_kb_irq_component_configuration.pl  --do_build_sim=0  ]
Info: kb_irq: Done RTL generation for module 'nios_ii_kb_irq'
Info: kb_irq: "nios_ii" instantiated altera_avalon_pio "kb_irq"
Info: kb_data: Starting RTL generation for module 'nios_ii_kb_data'
Info: kb_data:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_kb_data --dir=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0012_kb_data_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm.SUPELEC.005/AppData/Local/Temp/alt7483_5803219462785972362.dir/0012_kb_data_gen//nios_ii_kb_data_component_configuration.pl  --do_build_sim=0  ]
Info: kb_data: Done RTL generation for module 'nios_ii_kb_data'
Info: kb_data: "nios_ii" instantiated altera_avalon_pio "kb_data"
Info: AUDIO_DAC_FIFO_0: "nios_ii" instantiated AUDIO_DAC_FIFO "AUDIO_DAC_FIFO_0"
Info: nios2_qsys_0_instruction_master_translator: "nios_ii" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios_ii" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_ii" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_ii" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_ii" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_ii" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_ii" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios_ii" instantiated altera_merlin_router "id_router"
Info: id_router_001: "nios_ii" instantiated altera_merlin_router "id_router_001"
Info: id_router_020: "nios_ii" instantiated altera_merlin_router "id_router_020"
Info: id_router_021: "nios_ii" instantiated altera_merlin_router "id_router_021"
Info: limiter: "nios_ii" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "nios_ii" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_ii" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_ii" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_ii" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_ii" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios_ii" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_020: "nios_ii" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_020"
Info: rsp_xbar_mux: "nios_ii" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_ii" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios_ii" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios_ii" instantiated altera_irq_mapper "irq_mapper"
Info: nios_ii: Done nios_ii" with 37 modules, 285 files, 5919856 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
