Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 21 06:06:05 2025


Cell Usage:
GTP_CLKBUFG                   1 use
GTP_DFF_C                   161 uses
GTP_DFF_CE                 1025 uses
GTP_DFF_E                   190 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                  252 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_IDDR_E1                   5 uses
GTP_INV                       3 uses
GTP_IOCLKBUF                  1 use
GTP_LUT1                     23 uses
GTP_LUT2                     25 uses
GTP_LUT3                     51 uses
GTP_LUT4                     75 uses
GTP_LUT5                    128 uses
GTP_LUT6                    446 uses
GTP_LUT6CARRY               750 uses
GTP_LUT6D                   256 uses
GTP_MUX2LUT7                 55 uses
GTP_MUX2LUT8                 16 uses
GTP_ODDR_E1                   5 uses

I/O ports: 14
GTP_INBUF                   7 uses
GTP_OUTBUF                  7 uses

Mapping Summary:
Total LUTs: 1754 of 17800 (9.85%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 1754
Total Registers: 1635 of 35600 (4.59%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 55 (0.91%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 14 of 150 (9.33%)


Overview of Control Sets:

Number of unique control sets : 73

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 4        | 0                 4
  [4, 6)      | 9        | 0                 9
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 19       | 0                 19
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 38       | 5                 33
--------------------------------------------------------------
  The maximum fanout: 168
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                168
  NO              YES               NO                 0
  YES             NO                NO                 190
  YES             NO                YES                1277
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file eth_udp_loop_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                        | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_udp_loop                            | 1754     | 1635     | 0                   | 0       | 0.5     | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 14     | 1         | 0          | 750           | 0            | 55           | 16           | 0         | 0            | 0        | 0        | 0          | 0             | 1        
| + async_fifo_2048x8b_inst               | 66       | 98       | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 36            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + U_ipm2l_fifo_async_fifo_2048x8b     | 66       | 98       | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 36            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_fifo_ctrl                 | 66       | 98       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 36            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_sdpram                    | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_arp                                 | 295      | 424      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 15           | 6            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_arp_rx                            | 127      | 278      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_arp_tx                            | 127      | 114      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 13           | 6            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_crc32_d8                          | 41       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_eth_ctrl                            | 20       | 27       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_gmii_to_rgmii                       | 1        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 1         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 1        
|   + u_rgmii_rx                          | 1        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 1         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 1        
|   + u_rgmii_tx                          | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_icmp                                | 797      | 628      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 425           | 0            | 23           | 8            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_crc32_d8                          | 40       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_icmp_rx                           | 259      | 284      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 132           | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_icmp_tx                           | 498      | 312      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 293           | 0            | 22           | 8            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_udp                                 | 575      | 458      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 289           | 0            | 17           | 2            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_crc32_d8                          | 42       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_udp_rx                            | 129      | 168      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 50            | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_udp_tx                            | 404      | 258      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 239           | 0            | 16           | 2            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 eth_rxc                  8.0000       {0.0000 4.0000}     Declared       1647           1  {eth_rxc} 
 sys_clk                  20.0000      {0.0000 10.0000}    Declared          0           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 eth_rxc                   125.0000 MHz    149.5663 MHz         8.0000         6.6860          1.314
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc                eth_rxc                      1.314       0.000              0           3142
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc                eth_rxc                      0.591       0.000              0           3142
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc                                             2.400       0.000              0           1647
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/CLK (GTP_IDDR_E1)
Endpoint    : u_icmp/u_icmp_rx/cnt[0]/D (GTP_DFF_CE)
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  5.726
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.332         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.094       2.426 r       u_gmii_to_rgmii/u_rgmii_rx/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=5)        3.300       5.726         u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
                                                                           r       u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/CLK (GTP_IDDR_E1)

                                   tco                   0.490       6.216 r       u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/Q1 (GTP_IDDR_E1)
                                   net (fanout=34)       0.648       6.864         gmii_rxd[5]      
                                                                                   u_arp/u_arp_rx/N447_1/I1 (GTP_LUT4)
                                   td                    0.183       7.047 r       u_arp/u_arp_rx/N447_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.437       7.484         _N5562           
                                                                                   u_icmp/u_icmp_rx/N195_54/I2 (GTP_LUT4)
                                   td                    0.108       7.592 r       u_icmp/u_icmp_rx/N195_54/Z (GTP_LUT4)
                                   net (fanout=3)        0.467       8.059         u_icmp/u_icmp_rx/N195
                                                                                   u_icmp/u_icmp_rx/N257_22/I0 (GTP_LUT5)
                                   td                    0.096       8.155 r       u_icmp/u_icmp_rx/N257_22/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       8.540         u_icmp/u_icmp_rx/_N5337
                                                                                   u_icmp/u_icmp_rx/N807_9/I1 (GTP_LUT3)
                                   td                    0.179       8.719 r       u_icmp/u_icmp_rx/N807_9/Z (GTP_LUT3)
                                   net (fanout=2)        0.437       9.156         u_icmp/u_icmp_rx/_N1183
                                                                                   u_icmp/u_icmp_rx/N807_13_or[0]_4/I1 (GTP_LUT3)
                                   td                    0.179       9.335 r       u_icmp/u_icmp_rx/N807_13_or[0]_4/Z (GTP_LUT3)
                                   net (fanout=4)        0.489       9.824         u_icmp/u_icmp_rx/_N5318
                                                                                   u_icmp/u_icmp_rx/N807_13_or[0]_1/I1 (GTP_LUT2)
                                   td                    0.224      10.048 r       u_icmp/u_icmp_rx/N807_13_or[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      10.048         u_icmp/u_icmp_rx/N807 [0]
                                                                           r       u_icmp/u_icmp_rx/cnt[0]/D (GTP_DFF_CE)

 Data arrival time                                                  10.048         Logic Levels: 6  
                                                                                   Logic: 1.459ns(33.758%), Route: 2.863ns(66.242%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320      10.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      10.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100      11.548         nt_eth_txc       
                                                                           r       u_icmp/u_icmp_rx/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.548                          
 clock uncertainty                                      -0.050      11.498                          

 Setup time                                             -0.136      11.362                          

 Data required time                                                 11.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.362                          
 Data arrival time                                                  10.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/CLK (GTP_IDDR_E1)
Endpoint    : u_icmp/u_icmp_rx/cnt[1]/D (GTP_DFF_CE)
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  5.726
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.332         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.094       2.426 r       u_gmii_to_rgmii/u_rgmii_rx/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=5)        3.300       5.726         u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
                                                                           r       u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/CLK (GTP_IDDR_E1)

                                   tco                   0.490       6.216 r       u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/Q1 (GTP_IDDR_E1)
                                   net (fanout=34)       0.648       6.864         gmii_rxd[5]      
                                                                                   u_arp/u_arp_rx/N447_1/I1 (GTP_LUT4)
                                   td                    0.183       7.047 r       u_arp/u_arp_rx/N447_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.437       7.484         _N5562           
                                                                                   u_icmp/u_icmp_rx/N195_54/I2 (GTP_LUT4)
                                   td                    0.108       7.592 r       u_icmp/u_icmp_rx/N195_54/Z (GTP_LUT4)
                                   net (fanout=3)        0.467       8.059         u_icmp/u_icmp_rx/N195
                                                                                   u_icmp/u_icmp_rx/N257_22/I0 (GTP_LUT5)
                                   td                    0.096       8.155 r       u_icmp/u_icmp_rx/N257_22/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       8.540         u_icmp/u_icmp_rx/_N5337
                                                                                   u_icmp/u_icmp_rx/N807_9/I1 (GTP_LUT3)
                                   td                    0.179       8.719 r       u_icmp/u_icmp_rx/N807_9/Z (GTP_LUT3)
                                   net (fanout=2)        0.437       9.156         u_icmp/u_icmp_rx/_N1183
                                                                                   u_icmp/u_icmp_rx/N807_13_or[0]_4/I1 (GTP_LUT3)
                                   td                    0.179       9.335 r       u_icmp/u_icmp_rx/N807_13_or[0]_4/Z (GTP_LUT3)
                                   net (fanout=4)        0.489       9.824         u_icmp/u_icmp_rx/_N5318
                                                                                   u_icmp/u_icmp_rx/N807_13_or[1]_1/I2 (GTP_LUT3)
                                   td                    0.179      10.003 r       u_icmp/u_icmp_rx/N807_13_or[1]_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.003         u_icmp/u_icmp_rx/N807 [1]
                                                                           r       u_icmp/u_icmp_rx/cnt[1]/D (GTP_DFF_CE)

 Data arrival time                                                  10.003         Logic Levels: 6  
                                                                                   Logic: 1.414ns(33.061%), Route: 2.863ns(66.939%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320      10.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      10.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100      11.548         nt_eth_txc       
                                                                           r       u_icmp/u_icmp_rx/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.548                          
 clock uncertainty                                      -0.050      11.498                          

 Setup time                                             -0.136      11.362                          

 Data required time                                                 11.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.362                          
 Data arrival time                                                  10.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/CLK (GTP_IDDR_E1)
Endpoint    : u_icmp/u_icmp_rx/cnt[2]/D (GTP_DFF_CE)
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  5.726
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.332         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.094       2.426 r       u_gmii_to_rgmii/u_rgmii_rx/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=5)        3.300       5.726         u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
                                                                           r       u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/CLK (GTP_IDDR_E1)

                                   tco                   0.490       6.216 r       u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/Q1 (GTP_IDDR_E1)
                                   net (fanout=34)       0.648       6.864         gmii_rxd[5]      
                                                                                   u_arp/u_arp_rx/N447_1/I1 (GTP_LUT4)
                                   td                    0.183       7.047 r       u_arp/u_arp_rx/N447_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.437       7.484         _N5562           
                                                                                   u_icmp/u_icmp_rx/N195_54/I2 (GTP_LUT4)
                                   td                    0.108       7.592 r       u_icmp/u_icmp_rx/N195_54/Z (GTP_LUT4)
                                   net (fanout=3)        0.467       8.059         u_icmp/u_icmp_rx/N195
                                                                                   u_icmp/u_icmp_rx/N257_22/I0 (GTP_LUT5)
                                   td                    0.096       8.155 r       u_icmp/u_icmp_rx/N257_22/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       8.540         u_icmp/u_icmp_rx/_N5337
                                                                                   u_icmp/u_icmp_rx/N807_9/I1 (GTP_LUT3)
                                   td                    0.179       8.719 r       u_icmp/u_icmp_rx/N807_9/Z (GTP_LUT3)
                                   net (fanout=2)        0.437       9.156         u_icmp/u_icmp_rx/_N1183
                                                                                   u_icmp/u_icmp_rx/N807_13_or[0]_4/I1 (GTP_LUT3)
                                   td                    0.179       9.335 r       u_icmp/u_icmp_rx/N807_13_or[0]_4/Z (GTP_LUT3)
                                   net (fanout=4)        0.489       9.824         u_icmp/u_icmp_rx/_N5318
                                                                                   u_icmp/u_icmp_rx/N807_13_or[2]_1/I3 (GTP_LUT4)
                                   td                    0.108       9.932 r       u_icmp/u_icmp_rx/N807_13_or[2]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.932         u_icmp/u_icmp_rx/N807 [2]
                                                                           r       u_icmp/u_icmp_rx/cnt[2]/D (GTP_DFF_CE)

 Data arrival time                                                   9.932         Logic Levels: 6  
                                                                                   Logic: 1.343ns(31.931%), Route: 2.863ns(68.069%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320      10.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      10.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100      11.548         nt_eth_txc       
                                                                           r       u_icmp/u_icmp_rx/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.548                          
 clock uncertainty                                      -0.050      11.498                          

 Setup time                                             -0.136      11.362                          

 Data required time                                                 11.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.362                          
 Data arrival time                                                   9.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_ctrl/gmii_txd[0]/CLK (GTP_DFF_C)
Endpoint    : u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].u_ODDR_inst_txdata/D0 (GTP_ODDR_E1)
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320       2.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       2.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100       3.548         nt_eth_txc       
                                                                           r       u_eth_ctrl/gmii_txd[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.733 f       u_eth_ctrl/gmii_txd[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       4.118         gmii_txd[0]      
                                                                           f       u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].u_ODDR_inst_txdata/D0 (GTP_ODDR_E1)

 Data arrival time                                                   4.118         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320       2.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       2.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100       3.548         nt_eth_txc       
                                                                           r       u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].u_ODDR_inst_txdata/CLK (GTP_ODDR_E1)
 clock pessimism                                         0.000       3.548                          
 clock uncertainty                                       0.000       3.548                          

 Hold time                                              -0.021       3.527                          

 Data required time                                                  3.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.527                          
 Data arrival time                                                   4.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_ctrl/gmii_txd[4]/CLK (GTP_DFF_C)
Endpoint    : u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].u_ODDR_inst_txdata/D1 (GTP_ODDR_E1)
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320       2.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       2.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100       3.548         nt_eth_txc       
                                                                           r       u_eth_ctrl/gmii_txd[4]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.733 f       u_eth_ctrl/gmii_txd[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       4.118         gmii_txd[4]      
                                                                           f       u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].u_ODDR_inst_txdata/D1 (GTP_ODDR_E1)

 Data arrival time                                                   4.118         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320       2.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       2.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100       3.548         nt_eth_txc       
                                                                           r       u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].u_ODDR_inst_txdata/CLK (GTP_ODDR_E1)
 clock pessimism                                         0.000       3.548                          
 clock uncertainty                                       0.000       3.548                          

 Hold time                                              -0.021       3.527                          

 Data required time                                                  3.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.527                          
 Data arrival time                                                   4.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_ctrl/gmii_txd[1]/CLK (GTP_DFF_C)
Endpoint    : u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[1].u_ODDR_inst_txdata/D0 (GTP_ODDR_E1)
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320       2.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       2.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100       3.548         nt_eth_txc       
                                                                           r       u_eth_ctrl/gmii_txd[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.733 f       u_eth_ctrl/gmii_txd[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       4.118         gmii_txd[1]      
                                                                           f       u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[1].u_ODDR_inst_txdata/D0 (GTP_ODDR_E1)

 Data arrival time                                                   4.118         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320       2.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       2.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100       3.548         nt_eth_txc       
                                                                           r       u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[1].u_ODDR_inst_txdata/CLK (GTP_ODDR_E1)
 clock pessimism                                         0.000       3.548                          
 clock uncertainty                                       0.000       3.548                          

 Hold time                                              -0.021       3.527                          

 Data required time                                                  3.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.527                          
 Data arrival time                                                   4.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : eth_rxc (port)
Endpoint    : eth_txc (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320       2.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       2.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     2.194       4.642         nt_eth_txc       
                                                                                   eth_txc_obuf/I (GTP_OUTBUF)
                                   td                    3.553       8.195 r       eth_txc_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.195         eth_txc          
 eth_txc                                                                   r       eth_txc (port)   

 Data arrival time                                                   8.195         Logic Levels: 3  
                                                                                   Logic: 4.681ns(57.120%), Route: 3.514ns(42.880%)
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_tx/u_ODDR_inst_tx_ctl/CLK (GTP_ODDR_E1)
Endpoint    : eth_tx_ctl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320       2.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       2.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100       3.548         nt_eth_txc       
                                                                           r       u_gmii_to_rgmii/u_rgmii_tx/u_ODDR_inst_tx_ctl/CLK (GTP_ODDR_E1)

                                   tco                   0.634       4.182 r       u_gmii_to_rgmii/u_rgmii_tx/u_ODDR_inst_tx_ctl/Q (GTP_ODDR_E1)
                                   net (fanout=1)        0.000       4.182         nt_eth_tx_ctl    
                                                                                   eth_tx_ctl_obuf/I (GTP_OUTBUF)
                                   td                    3.553       7.735 r       eth_tx_ctl_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.735         eth_tx_ctl       
 eth_tx_ctl                                                                r       eth_tx_ctl (port)

 Data arrival time                                                   7.735         Logic Levels: 1  
                                                                                   Logic: 4.187ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].u_ODDR_inst_txdata/CLK (GTP_ODDR_E1)
Endpoint    : eth_txd[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.320       2.280         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       2.448 r       u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1643)     1.100       3.548         nt_eth_txc       
                                                                           r       u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].u_ODDR_inst_txdata/CLK (GTP_ODDR_E1)

                                   tco                   0.634       4.182 r       u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].u_ODDR_inst_txdata/Q (GTP_ODDR_E1)
                                   net (fanout=1)        0.000       4.182         nt_eth_txd[0]    
                                                                                   eth_txd_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.735 r       eth_txd_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.735         eth_txd[0]       
 eth_txd[0]                                                                r       eth_txd[0] (port)

 Data arrival time                                                   7.735         Logic Levels: 1  
                                                                                   Logic: 4.187ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/D (GTP_IDDR_E1)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[0]                                              0.000       0.000 f       eth_rxd[0] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[0]       
                                                                                   eth_rxd_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       eth_rxd_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_eth_rxd[0]    
                                                                           f       u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/D (GTP_IDDR_E1)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/D (GTP_IDDR_E1)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[1]                                              0.000       0.000 f       eth_rxd[1] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[1]       
                                                                                   eth_rxd_ibuf[1]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       eth_rxd_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_eth_rxd[1]    
                                                                           f       u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/D (GTP_IDDR_E1)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[2] (port)
Endpoint    : u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/D (GTP_IDDR_E1)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[2]                                              0.000       0.000 f       eth_rxd[2] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[2]       
                                                                                   eth_rxd_ibuf[2]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       eth_rxd_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_eth_rxd[2]    
                                                                           f       u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/D (GTP_IDDR_E1)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{eth_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.400       4.000           1.600           High Pulse Width                          u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/CLK
 2.400       4.000           1.600           Low Pulse Width                           u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/CLK
 2.400       4.000           1.600           High Pulse Width                          u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                         
+---------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/compile/eth_udp_loop_comp.adf               
|            | E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/constraint/eth_udp_loop.fdc                         
| Output     | E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/synthesize/eth_udp_loop_syn.adf             
|            | E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/synthesize/eth_udp_loop_syn.vm              
|            | E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/synthesize/eth_udp_loop_controlsets.txt     
|            | E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/synthesize/snr.db                           
|            | E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/synthesize/eth_udp_loop.snr                 
+---------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 360 MB
Total CPU time to synthesize completion : 0h:0m:9s
Process Total CPU time to synthesize completion : 0h:0m:9s
Total real time to synthesize completion : 0h:0m:11s
