Initializing gui preferences from file  /home/ahesham/.synopsys_icc_prefs.tcl
##############################################
########### 1. DESIGN SETUP ##################
##############################################
set design sync_fpm
sync_fpm
sh rm -rf $design
set sc_dir "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12
set_app_var search_path "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM                        /home/ahesham/Desktop/Proj/rtl"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM     /home/ahesham/Desktop/Proj/rtl
set_app_var link_library "* NangateOpenCellLibrary_ss0p95vn40c.db"
* NangateOpenCellLibrary_ss0p95vn40c.db
set_app_var target_library "NangateOpenCellLibrary_ss0p95vn40c.db"
NangateOpenCellLibrary_ss0p95vn40c.db
create_mw_lib   ./${design}                 -technology $sc_dir/tech/techfile/milkyway/FreePDK45_10m.tf                 -mw_reference_library $sc_dir/lib/Back_End/mdb          -hier_separator {/}             -bus_naming_style {[%d]}                -open
Start to load technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf.
Warning: ContactCode 'VIA45' has undefined or zero enclosures. (line 1102). (TFCHK-073)
Warning: ContactCode 'VIA56' has undefined or zero enclosures. (line 1119). (TFCHK-073)
Warning: ContactCode 'VIA78' has undefined or zero enclosures. (line 1153). (TFCHK-073)
Warning: ContactCode 'VIA89' has undefined or zero enclosures. (line 1170). (TFCHK-073)
Warning: ContactCode 'VIA910' has undefined or zero enclosures. (line 1187). (TFCHK-073)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.13 or 0.165. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175 or 0.14. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.14 or 0.175. (TFCHK-049)
Warning: Layer 'metal4' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal5' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal6' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal7' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal8' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal9' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: Layer 'metal10' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf has been loaded successfully.
{sync_fpm}
set tlupmax "$sc_dir/tech/rcxt/FreePDK45_10m_Cmax.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
set tlupmin "$sc_dir/tech/rcxt/FreePDK45_10m_Cmin.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup
set tech2itf "$sc_dir/tech/rcxt/FreePDK45_10m.map"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m.map
set_tlu_plus_files -max_tluplus $tlupmax                    -min_tluplus $tlupmin                  -tech2itf_map $tech2itf
1
import_designs  ../syn/output/${design}.v                 -format verilog               -top ${design}          -cel ${design}
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'
Warning: Conflict unit found: MW tech file resistance unit is kOhm; Main Library resistance unit is MOhm. (IFS-007)
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'sync_fpm.CEL' now...
Total number of cell instances: 2465
Total number of nets: 3088
Total number of ports: 98 (include 0 PG ports)
Total number of hierarchical cell instances: 9

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
source  ../syn/cons/cons.tcl
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/standard.sldb'
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'sync_fpm'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               sync_fpm.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 105ms
1
set_propagated_clock [get_clocks clk]
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
save_mw_cel -as ${design}_1_imported
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpm_1_imported. (UIG-5)
1
##############################################
########### 2. Floorplan #####################
##############################################
create_floorplan -core_utilization 0.6  -start_first_row -flip_first_row        -left_io2core 2 -bottom_io2core 2 -right_io2core 2 -top_io2core 2
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (6000,6000), dimensions (14000, 14000)
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance inputRegister/out_reg_17_ is not completely placed inside top block sync_fpm (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 98.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name       Original Ports
sync_fpm               98
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.607
        Number Of Rows = 64
        Core Width = 90.44
        Core Height = 89.6
        Aspect Ratio = 0.991
        Double Back ON
        Flip First Row = YES
        Start From First Row = YES
Planner run through successfully.
1
#set_preferred_routing_direction -layers {metal1 metal3 metal5 metal7 metal9 } -direction vertical
#set_preferred_routing_direction -layers {metal2 metal4 metal6 metal8 metal10 } -direction horizontal
##################################################
########### 3. POWER NETWORK #####################
##################################################
set power                    "VDD"
VDD
set ground                   "VSS"
VSS
set powerPort                "VDD"
VDD
set groundPort               "VSS"
VSS
set mw_logic0_net            "VSS"
VSS
set mw_logic1_net            "VDD"
VDD
# DEFINING POWER/GROUND NETS AND PINS                    
derive_pg_connection     -power_net VDD                                  -ground_net VSS                                 -power_pin VDD                                  -ground_pin VSS        
Information: connected 2465 power ports and 2465 ground ports
1
##//CREATING POWER RECTANGULAR RING             
create_rectangular_rings  -nets  {VDD VSS}  -left_offset 0.5 -left_segment_layer metal5 -left_segment_width 0.5 -right_offset 0.5 -right_segment_layer metal5 -right_segment_width 0.5 -bottom_offset 0.5 -bottom_segment_layer metal6 -bottom_segment_width 0.5 -extend_bh -top_offset 0.5 -top_segment_layer metal6 -top_segment_width 0.5
2465 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
save_mw_cel -as ${design}_3_1_rings
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpm_3_1_rings. (UIG-5)
1
create_power_straps  -direction horizontal  -nets  {VDD}  -layer metal6 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5
2465 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
create_power_straps  -direction horizontal  -start_at 1.5 -nets  {VSS}  -layer metal6 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
create_power_straps  -direction vertical  -nets  {VDD}  -layer metal5 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
create_power_straps  -direction vertical  -start_at 1.5 -nets  {VSS}  -layer metal5 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
save_mw_cel -as ${design}_3_2_straps
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpm_3_2_straps. (UIG-5)
1
insert_stdcell_filler -cell_without_metal {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}   -connect_to_power VDD -connect_to_ground VSS
 VA selected:  
-->clean up DB before adding filler



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    2465 placeable cells
    0 cover cells
    100 IO cells/pins
    2565 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    2177 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
NOTE: the following cells are either overlapped, 
      placed not exactly on row, or placed out of filling area:
>> outRegister/U38
>> outRegister/U37
>> outRegister/U36
>> outRegister/U35
>> outRegister/U34
>> outRegister/U33
>> outRegister/U32
>> outRegister/U31
>> outRegister/U30
>> outRegister/U29
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 






Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!896
    896 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!64
    64 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!64
    64 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!64
    64 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    0 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                2176 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  2176 (MW-339)
preroute_standard_cells -nets VDD -connect horizontal
2465 cells out of bound
Prerouting standard cells horizontally: 
 [10.94%]  
 [23.44%]  
 [35.94%]  
 [48.44%]  
 [60.94%]  
 [73.44%]  
 [85.94%]  
 [98.44%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        1M
1
preroute_standard_cells -nets VSS -connect horizontal
Prerouting standard cells horizontally: 
 [12.50%]  
 [25.00%]  
 [37.50%]  
 [50.00%]  
 [62.50%]  
 [75.00%]  
 [87.50%]  
 [100.00%]  
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        1M
1
remove_cell [get_cells -all -filter {ref_name =~ "FILL*"}]
Removing cell 'xofiller!FILLCELL_X32!93'.
Removing cell 'xofiller!FILLCELL_X32!883'.
Removing cell 'xofiller!FILLCELL_X32!575'.
Removing cell 'xofiller!FILLCELL_X32!542'.
Removing cell 'xofiller!FILLCELL_X32!387'.
Removing cell 'xofiller!FILLCELL_X32!672'.
Removing cell 'xofiller!FILLCELL_X16!56'.
Removing cell 'xofiller!FILLCELL_X32!859'.
Removing cell 'xofiller!FILLCELL_X32!626'.
Removing cell 'xofiller!FILLCELL_X32!769'.
Removing cell 'xofiller!FILLCELL_X32!867'.
Removing cell 'xofiller!FILLCELL_X32!649'.
Removing cell 'xofiller!FILLCELL_X32!274'.
Removing cell 'xofiller!FILLCELL_X32!362'.
Removing cell 'xofiller!FILLCELL_X32!808'.
Removing cell 'xofiller!FILLCELL_X16!4'.
Removing cell 'xofiller!FILLCELL_X32!526'.
Removing cell 'xofiller!FILLCELL_X32!207'.
Removing cell 'xofiller!FILLCELL_X32!839'.
Removing cell 'xofiller!FILLCELL_X32!677'.
Removing cell 'xofiller!FILLCELL_X32!580'.
Removing cell 'xofiller!FILLCELL_X32!489'.
Removing cell 'xofiller!FILLCELL_X8!54'.
Removing cell 'xofiller!FILLCELL_X32!782'.
Removing cell 'xofiller!FILLCELL_X32!128'.
Removing cell 'xofiller!FILLCELL_X32!200'.
Removing cell 'xofiller!FILLCELL_X32!460'.
Removing cell 'xofiller!FILLCELL_X4!34'.
Removing cell 'xofiller!FILLCELL_X32!351'.
Removing cell 'xofiller!FILLCELL_X32!747'.
Removing cell 'xofiller!FILLCELL_X32!334'.
Removing cell 'xofiller!FILLCELL_X32!617'.
Removing cell 'xofiller!FILLCELL_X32!126'.
Removing cell 'xofiller!FILLCELL_X32!333'.
Removing cell 'xofiller!FILLCELL_X32!382'.
Removing cell 'xofiller!FILLCELL_X8!60'.
Removing cell 'xofiller!FILLCELL_X32!888'.
Removing cell 'xofiller!FILLCELL_X32!755'.
Removing cell 'xofiller!FILLCELL_X32!623'.
Removing cell 'xofiller!FILLCELL_X32!871'.
Removing cell 'xofiller!FILLCELL_X32!279'.
Removing cell 'xofiller!FILLCELL_X32!738'.
Removing cell 'xofiller!FILLCELL_X32!547'.
Removing cell 'xofiller!FILLCELL_X16!24'.
Removing cell 'xofiller!FILLCELL_X32!416'.
Removing cell 'xofiller!FILLCELL_X4!54'.
Removing cell 'xofiller!FILLCELL_X4!41'.
Removing cell 'xofiller!FILLCELL_X32!762'.
Removing cell 'xofiller!FILLCELL_X4!31'.
Removing cell 'xofiller!FILLCELL_X32!523'.
Removing cell 'xofiller!FILLCELL_X32!788'.
Removing cell 'xofiller!FILLCELL_X32!874'.
Removing cell 'xofiller!FILLCELL_X32!678'.
Removing cell 'xofiller!FILLCELL_X32!535'.
Removing cell 'xofiller!FILLCELL_X32!228'.
Removing cell 'xofiller!FILLCELL_X32!439'.
Removing cell 'xofiller!FILLCELL_X32!554'.
Removing cell 'xofiller!FILLCELL_X16!49'.
Removing cell 'xofiller!FILLCELL_X32!123'.
Removing cell 'xofiller!FILLCELL_X32!51'.
Removing cell 'xofiller!FILLCELL_X32!807'.
Removing cell 'xofiller!FILLCELL_X4!18'.
Removing cell 'xofiller!FILLCELL_X32!758'.
Removing cell 'xofiller!FILLCELL_X32!354'.
Removing cell 'xofiller!FILLCELL_X32!308'.
Removing cell 'xofiller!FILLCELL_X4!27'.
Removing cell 'xofiller!FILLCELL_X32!365'.
Removing cell 'xofiller!FILLCELL_X32!26'.
Removing cell 'xofiller!FILLCELL_X16!14'.
Removing cell 'xofiller!FILLCELL_X32!5'.
Removing cell 'xofiller!FILLCELL_X32!212'.
Removing cell 'xofiller!FILLCELL_X16!21'.
Removing cell 'xofiller!FILLCELL_X32!30'.
Removing cell 'xofiller!FILLCELL_X32!848'.
Removing cell 'xofiller!FILLCELL_X32!441'.
Removing cell 'xofiller!FILLCELL_X32!225'.
Removing cell 'xofiller!FILLCELL_X32!88'.
Removing cell 'xofiller!FILLCELL_X32!240'.
Removing cell 'xofiller!FILLCELL_X32!156'.
Removing cell 'xofiller!FILLCELL_X8!14'.
Removing cell 'xofiller!FILLCELL_X4!16'.
Removing cell 'xofiller!FILLCELL_X32!707'.
Removing cell 'xofiller!FILLCELL_X32!373'.
Removing cell 'xofiller!FILLCELL_X32!643'.
Removing cell 'xofiller!FILLCELL_X32!635'.
Removing cell 'xofiller!FILLCELL_X32!644'.
Removing cell 'xofiller!FILLCELL_X32!23'.
Removing cell 'xofiller!FILLCELL_X32!237'.
Removing cell 'xofiller!FILLCELL_X32!802'.
Removing cell 'xofiller!FILLCELL_X32!498'.
Removing cell 'xofiller!FILLCELL_X16!11'.
Removing cell 'xofiller!FILLCELL_X32!507'.
Removing cell 'xofiller!FILLCELL_X32!105'.
Removing cell 'xofiller!FILLCELL_X32!598'.
Removing cell 'xofiller!FILLCELL_X32!777'.
Removing cell 'xofiller!FILLCELL_X32!471'.
Removing cell 'xofiller!FILLCELL_X32!158'.
Removing cell 'xofiller!FILLCELL_X32!418'.
Removing cell 'xofiller!FILLCELL_X32!715'.
Removing cell 'xofiller!FILLCELL_X32!307'.
Removing cell 'xofiller!FILLCELL_X32!770'.
Removing cell 'xofiller!FILLCELL_X32!85'.
Removing cell 'xofiller!FILLCELL_X32!500'.
Removing cell 'xofiller!FILLCELL_X32!444'.
Removing cell 'xofiller!FILLCELL_X32!298'.
Removing cell 'xofiller!FILLCELL_X32!42'.
Removing cell 'xofiller!FILLCELL_X32!702'.
Removing cell 'xofiller!FILLCELL_X32!811'.
Removing cell 'xofiller!FILLCELL_X4!13'.
Removing cell 'xofiller!FILLCELL_X16!43'.
Removing cell 'xofiller!FILLCELL_X8!2'.
Removing cell 'xofiller!FILLCELL_X32!896'.
Removing cell 'xofiller!FILLCELL_X32!632'.
Removing cell 'xofiller!FILLCELL_X32!339'.
Removing cell 'xofiller!FILLCELL_X32!268'.
Removing cell 'xofiller!FILLCELL_X32!729'.
Removing cell 'xofiller!FILLCELL_X16!35'.
Removing cell 'xofiller!FILLCELL_X32!135'.
Removing cell 'xofiller!FILLCELL_X32!891'.
Removing cell 'xofiller!FILLCELL_X32!245'.
Removing cell 'xofiller!FILLCELL_X32!219'.
Removing cell 'xofiller!FILLCELL_X32!425'.
Removing cell 'xofiller!FILLCELL_X32!302'.
Removing cell 'xofiller!FILLCELL_X32!163'.
Removing cell 'xofiller!FILLCELL_X32!825'.
Removing cell 'xofiller!FILLCELL_X8!7'.
Removing cell 'xofiller!FILLCELL_X8!48'.
Removing cell 'xofiller!FILLCELL_X32!295'.
Removing cell 'xofiller!FILLCELL_X4!29'.
Removing cell 'xofiller!FILLCELL_X32!376'.
Removing cell 'xofiller!FILLCELL_X32!102'.
Removing cell 'xofiller!FILLCELL_X32!697'.
Removing cell 'xofiller!FILLCELL_X8!25'.
Removing cell 'xofiller!FILLCELL_X32!252'.
Removing cell 'xofiller!FILLCELL_X32!47'.
Removing cell 'xofiller!FILLCELL_X32!710'.
Removing cell 'xofiller!FILLCELL_X32!70'.
Removing cell 'xofiller!FILLCELL_X32!690'.
Removing cell 'xofiller!FILLCELL_X32!596'.
Removing cell 'xofiller!FILLCELL_X32!132'.
Removing cell 'xofiller!FILLCELL_X32!497'.
Removing cell 'xofiller!FILLCELL_X32!474'.
Removing cell 'xofiller!FILLCELL_X32!230'.
Removing cell 'xofiller!FILLCELL_X32!420'.
Removing cell 'xofiller!FILLCELL_X32!685'.
Removing cell 'xofiller!FILLCELL_X8!37'.
Removing cell 'xofiller!FILLCELL_X32!48'.
Removing cell 'xofiller!FILLCELL_X32!549'.
Removing cell 'xofiller!FILLCELL_X8!20'.
Removing cell 'xofiller!FILLCELL_X32!791'.
Removing cell 'xofiller!FILLCELL_X8!8'.
Removing cell 'xofiller!FILLCELL_X32!724'.
Removing cell 'xofiller!FILLCELL_X32!837'.
Removing cell 'xofiller!FILLCELL_X32!164'.
Removing cell 'xofiller!FILLCELL_X32!661'.
Removing cell 'xofiller!FILLCELL_X32!650'.
Removing cell 'xofiller!FILLCELL_X32!263'.
Removing cell 'xofiller!FILLCELL_X32!604'.
Removing cell 'xofiller!FILLCELL_X32!484'.
Removing cell 'xofiller!FILLCELL_X32!512'.
Removing cell 'xofiller!FILLCELL_X32!845'.
Removing cell 'xofiller!FILLCELL_X32!820'.
Removing cell 'xofiller!FILLCELL_X32!842'.
Removing cell 'xofiller!FILLCELL_X32!492'.
Removing cell 'xofiller!FILLCELL_X32!257'.
Removing cell 'xofiller!FILLCELL_X32!404'.
Removing cell 'xofiller!FILLCELL_X32!19'.
Removing cell 'xofiller!FILLCELL_X32!8'.
Removing cell 'xofiller!FILLCELL_X32!737'.
Removing cell 'xofiller!FILLCELL_X8!19'.
Removing cell 'xofiller!FILLCELL_X32!292'.
Removing cell 'xofiller!FILLCELL_X32!638'.
Removing cell 'xofiller!FILLCELL_X32!655'.
Removing cell 'xofiller!FILLCELL_X32!452'.
Removing cell 'xofiller!FILLCELL_X32!379'.
Removing cell 'xofiller!FILLCELL_X32!832'.
Removing cell 'xofiller!FILLCELL_X8!32'.
Removing cell 'xofiller!FILLCELL_X32!593'.
Removing cell 'xofiller!FILLCELL_X32!75'.
Removing cell 'xofiller!FILLCELL_X32!29'.
Removing cell 'xofiller!FILLCELL_X32!114'.
Removing cell 'xofiller!FILLCELL_X4!2'.
Removing cell 'xofiller!FILLCELL_X32!316'.
Removing cell 'xofiller!FILLCELL_X32!194'.
Removing cell 'xofiller!FILLCELL_X32!469'.
Removing cell 'xofiller!FILLCELL_X32!140'.
Removing cell 'xofiller!FILLCELL_X32!455'.
Removing cell 'xofiller!FILLCELL_X32!396'.
Removing cell 'xofiller!FILLCELL_X32!564'.
Removing cell 'xofiller!FILLCELL_X32!571'.
Removing cell 'xofiller!FILLCELL_X16!62'.
Removing cell 'xofiller!FILLCELL_X16!52'.
Removing cell 'xofiller!FILLCELL_X32!518'.
Removing cell 'xofiller!FILLCELL_X32!887'.
Removing cell 'xofiller!FILLCELL_X32!601'.
Removing cell 'xofiller!FILLCELL_X32!66'.
Removing cell 'xofiller!FILLCELL_X32!111'.
Removing cell 'xofiller!FILLCELL_X4!63'.
Removing cell 'xofiller!FILLCELL_X32!321'.
Removing cell 'xofiller!FILLCELL_X32!270'.
Removing cell 'xofiller!FILLCELL_X32!732'.
Removing cell 'xofiller!FILLCELL_X32!434'.
Removing cell 'xofiller!FILLCELL_X32!16'.
Removing cell 'xofiller!FILLCELL_X32!433'.
Removing cell 'xofiller!FILLCELL_X8!45'.
Removing cell 'xofiller!FILLCELL_X32!741'.
Removing cell 'xofiller!FILLCELL_X32!391'.
Removing cell 'xofiller!FILLCELL_X32!882'.
Removing cell 'xofiller!FILLCELL_X4!64'.
Removing cell 'xofiller!FILLCELL_X32!145'.
Removing cell 'xofiller!FILLCELL_X8!50'.
Removing cell 'xofiller!FILLCELL_X32!587'.
Removing cell 'xofiller!FILLCELL_X32!786'.
Removing cell 'xofiller!FILLCELL_X32!576'.
Removing cell 'xofiller!FILLCELL_X32!170'.
Removing cell 'xofiller!FILLCELL_X32!403'.
Removing cell 'xofiller!FILLCELL_X32!857'.
Removing cell 'xofiller!FILLCELL_X16!57'.
Removing cell 'xofiller!FILLCELL_X32!191'.
Removing cell 'xofiller!FILLCELL_X4!7'.
Removing cell 'xofiller!FILLCELL_X32!688'.
Removing cell 'xofiller!FILLCELL_X32!528'.
Removing cell 'xofiller!FILLCELL_X32!286'.
Removing cell 'xofiller!FILLCELL_X32!744'.
Removing cell 'xofiller!FILLCELL_X32!347'.
Removing cell 'xofiller!FILLCELL_X32!92'.
Removing cell 'xofiller!FILLCELL_X32!860'.
Removing cell 'xofiller!FILLCELL_X32!275'.
Removing cell 'xofiller!FILLCELL_X32!543'.
Removing cell 'xofiller!FILLCELL_X32!206'.
Removing cell 'xofiller!FILLCELL_X32!175'.
Removing cell 'xofiller!FILLCELL_X4!50'.
Removing cell 'xofiller!FILLCELL_X32!627'.
Removing cell 'xofiller!FILLCELL_X32!129'.
Removing cell 'xofiller!FILLCELL_X32!872'.
Removing cell 'xofiller!FILLCELL_X32!13'.
Removing cell 'xofiller!FILLCELL_X32!648'.
Removing cell 'xofiller!FILLCELL_X32!335'.
Removing cell 'xofiller!FILLCELL_X16!5'.
Removing cell 'xofiller!FILLCELL_X32!676'.
Removing cell 'xofiller!FILLCELL_X32!283'.
Removing cell 'xofiller!FILLCELL_X32!838'.
Removing cell 'xofiller!FILLCELL_X32!550'.
Removing cell 'xofiller!FILLCELL_X32!215'.
Removing cell 'xofiller!FILLCELL_X32!383'.
Removing cell 'xofiller!FILLCELL_X8!63'.
Removing cell 'xofiller!FILLCELL_X16!58'.
Removing cell 'xofiller!FILLCELL_X8!57'.
Removing cell 'xofiller!FILLCELL_X32!350'.
Removing cell 'xofiller!FILLCELL_X32!127'.
Removing cell 'xofiller!FILLCELL_X32!752'.
Removing cell 'xofiller!FILLCELL_X32!417'.
Removing cell 'xofiller!FILLCELL_X32!361'.
Removing cell 'xofiller!FILLCELL_X4!55'.
Removing cell 'xofiller!FILLCELL_X32!37'.
Removing cell 'xofiller!FILLCELL_X32!151'.
Removing cell 'xofiller!FILLCELL_X32!182'.
Removing cell 'xofiller!FILLCELL_X32!522'.
Removing cell 'xofiller!FILLCELL_X32!203'.
Removing cell 'xofiller!FILLCELL_X32!509'.
Removing cell 'xofiller!FILLCELL_X32!467'.
Removing cell 'xofiller!FILLCELL_X32!610'.
Removing cell 'xofiller!FILLCELL_X32!99'.
Removing cell 'xofiller!FILLCELL_X32!555'.
Removing cell 'xofiller!FILLCELL_X16!17'.
Removing cell 'xofiller!FILLCELL_X4!30'.
Removing cell 'xofiller!FILLCELL_X32!763'.
Removing cell 'xofiller!FILLCELL_X32!330'.
Removing cell 'xofiller!FILLCELL_X4!46'.
Removing cell 'xofiller!FILLCELL_X32!309'.
Removing cell 'xofiller!FILLCELL_X32!875'.
Removing cell 'xofiller!FILLCELL_X4!26'.
Removing cell 'xofiller!FILLCELL_X32!364'.
Removing cell 'xofiller!FILLCELL_X32!534'.
Removing cell 'xofiller!FILLCELL_X16!27'.
Removing cell 'xofiller!FILLCELL_X32!589'.
Removing cell 'xofiller!FILLCELL_X32!766'.
Removing cell 'xofiller!FILLCELL_X16!20'.
Removing cell 'xofiller!FILLCELL_X32!4'.
Removing cell 'xofiller!FILLCELL_X32!806'.
Removing cell 'xofiller!FILLCELL_X32!759'.
Removing cell 'xofiller!FILLCELL_X32!412'.
Removing cell 'xofiller!FILLCELL_X32!224'.
Removing cell 'xofiller!FILLCELL_X32!388'.
Removing cell 'xofiller!FILLCELL_X32!440'.
Removing cell 'xofiller!FILLCELL_X32!108'.
Removing cell 'xofiller!FILLCELL_X32!289'.
Removing cell 'xofiller!FILLCELL_X8!15'.
Removing cell 'xofiller!FILLCELL_X32!169'.
Removing cell 'xofiller!FILLCELL_X32!188'.
Removing cell 'xofiller!FILLCELL_X32!25'.
Removing cell 'xofiller!FILLCELL_X32!304'.
Removing cell 'xofiller!FILLCELL_X32!706'.
Removing cell 'xofiller!FILLCELL_X32!642'.
Removing cell 'xofiller!FILLCELL_X32!815'.
Removing cell 'xofiller!FILLCELL_X32!849'.
Removing cell 'xofiller!FILLCELL_X32!531'.
Removing cell 'xofiller!FILLCELL_X32!499'.
Removing cell 'xofiller!FILLCELL_X32!241'.
Removing cell 'xofiller!FILLCELL_X32!878'.
Removing cell 'xofiller!FILLCELL_X32!636'.
Removing cell 'xofiller!FILLCELL_X8!1'.
Removing cell 'xofiller!FILLCELL_X32!506'.
Removing cell 'xofiller!FILLCELL_X4!48'.
Removing cell 'xofiller!FILLCELL_X32!895'.
Removing cell 'xofiller!FILLCELL_X32!771'.
Removing cell 'xofiller!FILLCELL_X4!15'.
Removing cell 'xofiller!FILLCELL_X4!23'.
Removing cell 'xofiller!FILLCELL_X32!84'.
Removing cell 'xofiller!FILLCELL_X32!372'.
Removing cell 'xofiller!FILLCELL_X32!22'.
Removing cell 'xofiller!FILLCELL_X32!701'.
Removing cell 'xofiller!FILLCELL_X32!43'.
Removing cell 'xofiller!FILLCELL_X32!829'.
Removing cell 'xofiller!FILLCELL_X32!236'.
Removing cell 'xofiller!FILLCELL_X32!56'.
Removing cell 'xofiller!FILLCELL_X16!10'.
Removing cell 'xofiller!FILLCELL_X8!10'.
Removing cell 'xofiller!FILLCELL_X32!1'.
Removing cell 'xofiller!FILLCELL_X32!106'.
Removing cell 'xofiller!FILLCELL_X32!810'.
Removing cell 'xofiller!FILLCELL_X32!470'.
Removing cell 'xofiller!FILLCELL_X32!633'.
Removing cell 'xofiller!FILLCELL_X32!419'.
Removing cell 'xofiller!FILLCELL_X32!714'.
Removing cell 'xofiller!FILLCELL_X32!221'.
Removing cell 'xofiller!FILLCELL_X32!269'.
Removing cell 'xofiller!FILLCELL_X32!515'.
Removing cell 'xofiller!FILLCELL_X32!694'.
Removing cell 'xofiller!FILLCELL_X32!136'.
Removing cell 'xofiller!FILLCELL_X8!26'.
Removing cell 'xofiller!FILLCELL_X32!647'.
Removing cell 'xofiller!FILLCELL_X32!218'.
Removing cell 'xofiller!FILLCELL_X32!349'.
Removing cell 'xofiller!FILLCELL_X4!12'.
Removing cell 'xofiller!FILLCELL_X32!162'.
Removing cell 'xofiller!FILLCELL_X32!233'.
Removing cell 'xofiller!FILLCELL_X32!795'.
Removing cell 'xofiller!FILLCELL_X32!294'.
Removing cell 'xofiller!FILLCELL_X32!728'.
Removing cell 'xofiller!FILLCELL_X32!774'.
Removing cell 'xofiller!FILLCELL_X16!34'.
Removing cell 'xofiller!FILLCELL_X32!503'.
Removing cell 'xofiller!FILLCELL_X32!44'.
Removing cell 'xofiller!FILLCELL_X32!253'.
Removing cell 'xofiller!FILLCELL_X32!246'.
Removing cell 'xofiller!FILLCELL_X32!890'.
Removing cell 'xofiller!FILLCELL_X32!595'.
Removing cell 'xofiller!FILLCELL_X32!608'.
Removing cell 'xofiller!FILLCELL_X32!303'.
Removing cell 'xofiller!FILLCELL_X32!133'.
Removing cell 'xofiller!FILLCELL_X32!81'.
Removing cell 'xofiller!FILLCELL_X32!824'.
Removing cell 'xofiller!FILLCELL_X8!6'.
Removing cell 'xofiller!FILLCELL_X4!28'.
Removing cell 'xofiller!FILLCELL_X32!103'.
Removing cell 'xofiller!FILLCELL_X32!823'.
Removing cell 'xofiller!FILLCELL_X32!375'.
Removing cell 'xofiller!FILLCELL_X32!790'.
Removing cell 'xofiller!FILLCELL_X32!71'.
Removing cell 'xofiller!FILLCELL_X32!691'.
Removing cell 'xofiller!FILLCELL_X32!326'.
Removing cell 'xofiller!FILLCELL_X32!836'.
Removing cell 'xofiller!FILLCELL_X16!31'.
Removing cell 'xofiller!FILLCELL_X32!167'.
Removing cell 'xofiller!FILLCELL_X32!660'.
Removing cell 'xofiller!FILLCELL_X32!748'.
Removing cell 'xofiller!FILLCELL_X32!451'.
Removing cell 'xofiller!FILLCELL_X32!421'.
Removing cell 'xofiller!FILLCELL_X32!485'.
Removing cell 'xofiller!FILLCELL_X32!560'.
Removing cell 'xofiller!FILLCELL_X16!44'.
Removing cell 'xofiller!FILLCELL_X32!49'.
Removing cell 'xofiller!FILLCELL_X32!843'.
Removing cell 'xofiller!FILLCELL_X8!21'.
Removing cell 'xofiller!FILLCELL_X32!62'.
Removing cell 'xofiller!FILLCELL_X32!291'.
Removing cell 'xofiller!FILLCELL_X32!653'.
Removing cell 'xofiller!FILLCELL_X32!605'.
Removing cell 'xofiller!FILLCELL_X32!592'.
Removing cell 'xofiller!FILLCELL_X32!723'.
Removing cell 'xofiller!FILLCELL_X32!378'.
Removing cell 'xofiller!FILLCELL_X8!33'.
Removing cell 'xofiller!FILLCELL_X32!493'.
Removing cell 'xofiller!FILLCELL_X32!28'.
Removing cell 'xofiller!FILLCELL_X32!850'.
Removing cell 'xofiller!FILLCELL_X32!115'.
Removing cell 'xofiller!FILLCELL_X32!405'.
Removing cell 'xofiller!FILLCELL_X32!258'.
Removing cell 'xofiller!FILLCELL_X32!736'.
Removing cell 'xofiller!FILLCELL_X32!18'.
Removing cell 'xofiller!FILLCELL_X32!95'.
Removing cell 'xofiller!FILLCELL_X32!317'.
Removing cell 'xofiller!FILLCELL_X32!654'.
Removing cell 'xofiller!FILLCELL_X32!639'.
Removing cell 'xofiller!FILLCELL_X32!665'.
Removing cell 'xofiller!FILLCELL_X4!60'.
Removing cell 'xofiller!FILLCELL_X8!41'.
Removing cell 'xofiller!FILLCELL_X32!572'.
Removing cell 'xofiller!FILLCELL_X16!53'.
Removing cell 'xofiller!FILLCELL_X32!846'.
Removing cell 'xofiller!FILLCELL_X32!886'.
Removing cell 'xofiller!FILLCELL_X32!67'.
Removing cell 'xofiller!FILLCELL_X4!3'.
Removing cell 'xofiller!FILLCELL_X32!719'.
Removing cell 'xofiller!FILLCELL_X32!480'.
Removing cell 'xofiller!FILLCELL_X32!682'.
Removing cell 'xofiller!FILLCELL_X32!195'.
Removing cell 'xofiller!FILLCELL_X32!343'.
Removing cell 'xofiller!FILLCELL_X32!454'.
Removing cell 'xofiller!FILLCELL_X32!435'.
Removing cell 'xofiller!FILLCELL_X32!468'.
Removing cell 'xofiller!FILLCELL_X32!400'.
Removing cell 'xofiller!FILLCELL_X32!264'.
Removing cell 'xofiller!FILLCELL_X32!271'.
Removing cell 'xofiller!FILLCELL_X32!209'.
Removing cell 'xofiller!FILLCELL_X16!63'.
Removing cell 'xofiller!FILLCELL_X32!565'.
Removing cell 'xofiller!FILLCELL_X32!15'.
Removing cell 'xofiller!FILLCELL_X32!397'.
Removing cell 'xofiller!FILLCELL_X32!173'.
Removing cell 'xofiller!FILLCELL_X32!602'.
Removing cell 'xofiller!FILLCELL_X8!44'.
Removing cell 'xofiller!FILLCELL_X32!285'.
Removing cell 'xofiller!FILLCELL_X32!138'.
Removing cell 'xofiller!FILLCELL_X32!143'.
Removing cell 'xofiller!FILLCELL_X32!659'.
Removing cell 'xofiller!FILLCELL_X32!144'.
Removing cell 'xofiller!FILLCELL_X32!881'.
Removing cell 'xofiller!FILLCELL_X32!577'.
Removing cell 'xofiller!FILLCELL_X32!312'.
Removing cell 'xofiller!FILLCELL_X32!731'.
Removing cell 'xofiller!FILLCELL_X32!384'.
Removing cell 'xofiller!FILLCELL_X32!392'.
Removing cell 'xofiller!FILLCELL_X4!39'.
Removing cell 'xofiller!FILLCELL_X32!112'.
Removing cell 'xofiller!FILLCELL_X32!346'.
Removing cell 'xofiller!FILLCELL_X32!781'.
Removing cell 'xofiller!FILLCELL_X32!861'.
Removing cell 'xofiller!FILLCELL_X16!6'.
Removing cell 'xofiller!FILLCELL_X32!276'.
Removing cell 'xofiller!FILLCELL_X8!53'.
Removing cell 'xofiller!FILLCELL_X32!586'.
Removing cell 'xofiller!FILLCELL_X4!51'.
Removing cell 'xofiller!FILLCELL_X32!671'.
Removing cell 'xofiller!FILLCELL_X4!8'.
Removing cell 'xofiller!FILLCELL_X32!68'.
Removing cell 'xofiller!FILLCELL_X32!689'.
Removing cell 'xofiller!FILLCELL_X32!430'.
Removing cell 'xofiller!FILLCELL_X32!58'.
Removing cell 'xofiller!FILLCELL_X16!29'.
Removing cell 'xofiller!FILLCELL_X32!12'.
Removing cell 'xofiller!FILLCELL_X32!745'.
Removing cell 'xofiller!FILLCELL_X32!449'.
Removing cell 'xofiller!FILLCELL_X32!463'.
Removing cell 'xofiller!FILLCELL_X32!578'.
Removing cell 'xofiller!FILLCELL_X32!186'.
Removing cell 'xofiller!FILLCELL_X32!174'.
Removing cell 'xofiller!FILLCELL_X32!544'.
Removing cell 'xofiller!FILLCELL_X32!551'.
Removing cell 'xofiller!FILLCELL_X8!38'.
Removing cell 'xofiller!FILLCELL_X8!62'.
Removing cell 'xofiller!FILLCELL_X32!614'.
Removing cell 'xofiller!FILLCELL_X32!583'.
Removing cell 'xofiller!FILLCELL_X4!42'.
Removing cell 'xofiller!FILLCELL_X32!873'.
Removing cell 'xofiller!FILLCELL_X32!39'.
Removing cell 'xofiller!FILLCELL_X32!318'.
Removing cell 'xofiller!FILLCELL_X32!864'.
Removing cell 'xofiller!FILLCELL_X32!753'.
Removing cell 'xofiller!FILLCELL_X32!414'.
Removing cell 'xofiller!FILLCELL_X4!37'.
Removing cell 'xofiller!FILLCELL_X32!360'.
Removing cell 'xofiller!FILLCELL_X32!525'.
Removing cell 'xofiller!FILLCELL_X32!282'.
Removing cell 'xofiller!FILLCELL_X32!36'.
Removing cell 'xofiller!FILLCELL_X32!214'.
Removing cell 'xofiller!FILLCELL_X16!59'.
Removing cell 'xofiller!FILLCELL_X32!183'.
Removing cell 'xofiller!FILLCELL_X32!202'.
Removing cell 'xofiller!FILLCELL_X8!56'.
Removing cell 'xofiller!FILLCELL_X32!876'.
Removing cell 'xofiller!FILLCELL_X32!611'.
Removing cell 'xofiller!FILLCELL_X32!466'.
Removing cell 'xofiller!FILLCELL_X32!620'.
Removing cell 'xofiller!FILLCELL_X32!98'.
Removing cell 'xofiller!FILLCELL_X32!537'.
Removing cell 'xofiller!FILLCELL_X32!150'.
Removing cell 'xofiller!FILLCELL_X32!331'.
Removing cell 'xofiller!FILLCELL_X16!1'.
Removing cell 'xofiller!FILLCELL_X32!508'.
Removing cell 'xofiller!FILLCELL_X32!211'.
Removing cell 'xofiller!FILLCELL_X4!25'.
Removing cell 'xofiller!FILLCELL_X16!26'.
Removing cell 'xofiller!FILLCELL_X32!756'.
Removing cell 'xofiller!FILLCELL_X32!588'.
Removing cell 'xofiller!FILLCELL_X16!16'.
Removing cell 'xofiller!FILLCELL_X32!760'.
Removing cell 'xofiller!FILLCELL_X32!155'.
Removing cell 'xofiller!FILLCELL_X4!47'.
Removing cell 'xofiller!FILLCELL_X32!413'.
Removing cell 'xofiller!FILLCELL_X32!120'.
Removing cell 'xofiller!FILLCELL_X32!7'.
Removing cell 'xofiller!FILLCELL_X32!33'.
Removing cell 'xofiller!FILLCELL_X32!109'.
Removing cell 'xofiller!FILLCELL_X32!227'.
Removing cell 'xofiller!FILLCELL_X32!288'.
Removing cell 'xofiller!FILLCELL_X32!52'.
Removing cell 'xofiller!FILLCELL_X32!556'.
Removing cell 'xofiller!FILLCELL_X32!801'.
Removing cell 'xofiller!FILLCELL_X32!357'.
Removing cell 'xofiller!FILLCELL_X32!705'.
Removing cell 'xofiller!FILLCELL_X32!767'.
Removing cell 'xofiller!FILLCELL_X32!814'.
Removing cell 'xofiller!FILLCELL_X32!389'.
Removing cell 'xofiller!FILLCELL_X32!637'.
Removing cell 'xofiller!FILLCELL_X16!13'.
Removing cell 'xofiller!FILLCELL_X32!799'.
Removing cell 'xofiller!FILLCELL_X32!879'.
Removing cell 'xofiller!FILLCELL_X32!698'.
Removing cell 'xofiller!FILLCELL_X32!168'.
Removing cell 'xofiller!FILLCELL_X32!24'.
Removing cell 'xofiller!FILLCELL_X32!189'.
Removing cell 'xofiller!FILLCELL_X32!669'.
Removing cell 'xofiller!FILLCELL_X32!305'.
Removing cell 'xofiller!FILLCELL_X4!49'.
Removing cell 'xofiller!FILLCELL_X32!428'.
Removing cell 'xofiller!FILLCELL_X4!22'.
Removing cell 'xofiller!FILLCELL_X32!530'.
Removing cell 'xofiller!FILLCELL_X16!23'.
Removing cell 'xofiller!FILLCELL_X32!40'.
Removing cell 'xofiller!FILLCELL_X32!828'.
Removing cell 'xofiller!FILLCELL_X32!242'.
Removing cell 'xofiller!FILLCELL_X32!700'.
Removing cell 'xofiller!FILLCELL_X32!426'.
Removing cell 'xofiller!FILLCELL_X8!16'.
Removing cell 'xofiller!FILLCELL_X8!11'.
Removing cell 'xofiller!FILLCELL_X32!220'.
Removing cell 'xofiller!FILLCELL_X4!14'.
Removing cell 'xofiller!FILLCELL_X32!894'.
Removing cell 'xofiller!FILLCELL_X32!137'.
Removing cell 'xofiller!FILLCELL_X32!371'.
Removing cell 'xofiller!FILLCELL_X32!646'.
Removing cell 'xofiller!FILLCELL_X32!21'.
Removing cell 'xofiller!FILLCELL_X32!57'.
Removing cell 'xofiller!FILLCELL_X32!300'.
Removing cell 'xofiller!FILLCELL_X32!107'.
Removing cell 'xofiller!FILLCELL_X32!827'.
Removing cell 'xofiller!FILLCELL_X8!5'.
Removing cell 'xofiller!FILLCELL_X32!794'.
Removing cell 'xofiller!FILLCELL_X32!514'.
Removing cell 'xofiller!FILLCELL_X32!775'.
Removing cell 'xofiller!FILLCELL_X32!477'.
Removing cell 'xofiller!FILLCELL_X32!87'.
Removing cell 'xofiller!FILLCELL_X32!695'.
Removing cell 'xofiller!FILLCELL_X8!27'.
Removing cell 'xofiller!FILLCELL_X32!494'.
Removing cell 'xofiller!FILLCELL_X16!40'.
Removing cell 'xofiller!FILLCELL_X32!502'.
Removing cell 'xofiller!FILLCELL_X32!45'.
Removing cell 'xofiller!FILLCELL_X32!594'.
Removing cell 'xofiller!FILLCELL_X32!348'.
Removing cell 'xofiller!FILLCELL_X4!11'.
Removing cell 'xofiller!FILLCELL_X32!609'.
Removing cell 'xofiller!FILLCELL_X32!80'.
Removing cell 'xofiller!FILLCELL_X32!447'.
Removing cell 'xofiller!FILLCELL_X32!813'.
Removing cell 'xofiller!FILLCELL_X32!232'.
Removing cell 'xofiller!FILLCELL_X32!149'.
Removing cell 'xofiller!FILLCELL_X16!37'.
Removing cell 'xofiller!FILLCELL_X8!22'.
Removing cell 'xofiller!FILLCELL_X32!247'.
Removing cell 'xofiller!FILLCELL_X32!511'.
Removing cell 'xofiller!FILLCELL_X32!727'.
Removing cell 'xofiller!FILLCELL_X32!166'.
Removing cell 'xofiller!FILLCELL_X32!713'.
Removing cell 'xofiller!FILLCELL_X32!663'.
Removing cell 'xofiller!FILLCELL_X32!749'.
Removing cell 'xofiller!FILLCELL_X32!822'.
Removing cell 'xofiller!FILLCELL_X32!778'.
Removing cell 'xofiller!FILLCELL_X32!374'.
Removing cell 'xofiller!FILLCELL_X32!328'.
Removing cell 'xofiller!FILLCELL_X32!63'.
Removing cell 'xofiller!FILLCELL_X32!76'.
Removing cell 'xofiller!FILLCELL_X32!290'.
Removing cell 'xofiller!FILLCELL_X32!327'.
Removing cell 'xofiller!FILLCELL_X32!254'.
Removing cell 'xofiller!FILLCELL_X16!19'.
Removing cell 'xofiller!FILLCELL_X16!30'.
Removing cell 'xofiller!FILLCELL_X32!819'.
Removing cell 'xofiller!FILLCELL_X32!398'.
Removing cell 'xofiller!FILLCELL_X32!450'.
Removing cell 'xofiller!FILLCELL_X32!479'.
Removing cell 'xofiller!FILLCELL_X32!591'.
Removing cell 'xofiller!FILLCELL_X16!45'.
Removing cell 'xofiller!FILLCELL_X32!868'.
Removing cell 'xofiller!FILLCELL_X32!260'.
Removing cell 'xofiller!FILLCELL_X32!561'.
Removing cell 'xofiller!FILLCELL_X32!722'.
Removing cell 'xofiller!FILLCELL_X32!793'.
Removing cell 'xofiller!FILLCELL_X32!198'.
Removing cell 'xofiller!FILLCELL_X32!686'.
Removing cell 'xofiller!FILLCELL_X8!34'.
Removing cell 'xofiller!FILLCELL_X32!314'.
Removing cell 'xofiller!FILLCELL_X4!58'.
Removing cell 'xofiller!FILLCELL_X32!652'.
Removing cell 'xofiller!FILLCELL_X32!606'.
Removing cell 'xofiller!FILLCELL_X32!664'.
Removing cell 'xofiller!FILLCELL_X32!486'.
Removing cell 'xofiller!FILLCELL_X8!40'.
Removing cell 'xofiller!FILLCELL_X32!573'.
Removing cell 'xofiller!FILLCELL_X32!566'.
Removing cell 'xofiller!FILLCELL_X32!322'.
Removing cell 'xofiller!FILLCELL_X32!847'.
Removing cell 'xofiller!FILLCELL_X32!851'.
Removing cell 'xofiller!FILLCELL_X32!718'.
Removing cell 'xofiller!FILLCELL_X32!885'.
Removing cell 'xofiller!FILLCELL_X32!481'.
Removing cell 'xofiller!FILLCELL_X32!259'.
Removing cell 'xofiller!FILLCELL_X32!94'.
Removing cell 'xofiller!FILLCELL_X32!735'.
Removing cell 'xofiller!FILLCELL_X32!342'.
Removing cell 'xofiller!FILLCELL_X32!657'.
Removing cell 'xofiller!FILLCELL_X32!683'.
Removing cell 'xofiller!FILLCELL_X4!61'.
Removing cell 'xofiller!FILLCELL_X32!272'.
Removing cell 'xofiller!FILLCELL_X32!14'.
Removing cell 'xofiller!FILLCELL_X32!116'.
Removing cell 'xofiller!FILLCELL_X32!854'.
Removing cell 'xofiller!FILLCELL_X32!785'.
Removing cell 'xofiller!FILLCELL_X32!831'.
Removing cell 'xofiller!FILLCELL_X4!4'.
Removing cell 'xofiller!FILLCELL_X32!142'.
Removing cell 'xofiller!FILLCELL_X32!880'.
Removing cell 'xofiller!FILLCELL_X32!658'.
Removing cell 'xofiller!FILLCELL_X32!208'.
Removing cell 'xofiller!FILLCELL_X32!585'.
Removing cell 'xofiller!FILLCELL_X32!265'.
Removing cell 'xofiller!FILLCELL_X32!239'.
Removing cell 'xofiller!FILLCELL_X32!401'.
Removing cell 'xofiller!FILLCELL_X32!313'.
Removing cell 'xofiller!FILLCELL_X16!64'.
Removing cell 'xofiller!FILLCELL_X32!91'.
Removing cell 'xofiller!FILLCELL_X32!172'.
Removing cell 'xofiller!FILLCELL_X32!603'.
Removing cell 'xofiller!FILLCELL_X32!540'.
Removing cell 'xofiller!FILLCELL_X32!385'.
Removing cell 'xofiller!FILLCELL_X32!284'.
Removing cell 'xofiller!FILLCELL_X4!38'.
Removing cell 'xofiller!FILLCELL_X32!64'.
Removing cell 'xofiller!FILLCELL_X32!345'.
Removing cell 'xofiller!FILLCELL_X32!139'.
Removing cell 'xofiller!FILLCELL_X32!113'.
Removing cell 'xofiller!FILLCELL_X32!862'.
Removing cell 'xofiller!FILLCELL_X32!277'.
Removing cell 'xofiller!FILLCELL_X32!730'.
Removing cell 'xofiller!FILLCELL_X32!742'.
Removing cell 'xofiller!FILLCELL_X32!177'.
Removing cell 'xofiller!FILLCELL_X4!9'.
Removing cell 'xofiller!FILLCELL_X32!431'.
Removing cell 'xofiller!FILLCELL_X32!205'.
Removing cell 'xofiller!FILLCELL_X32!11'.
Removing cell 'xofiller!FILLCELL_X32!192'.
Removing cell 'xofiller!FILLCELL_X32!393'.
Removing cell 'xofiller!FILLCELL_X8!47'.
Removing cell 'xofiller!FILLCELL_X32!59'.
Removing cell 'xofiller!FILLCELL_X32!147'.
Removing cell 'xofiller!FILLCELL_X16!7'.
Removing cell 'xofiller!FILLCELL_X32!780'.
Removing cell 'xofiller!FILLCELL_X32!462'.
Removing cell 'xofiller!FILLCELL_X32!281'.
Removing cell 'xofiller!FILLCELL_X32!187'.
Removing cell 'xofiller!FILLCELL_X32!336'.
Removing cell 'xofiller!FILLCELL_X8!52'.
Removing cell 'xofiller!FILLCELL_X32!670'.
Removing cell 'xofiller!FILLCELL_X32!69'.
Removing cell 'xofiller!FILLCELL_X32!624'.
Removing cell 'xofiller!FILLCELL_X32!615'.
Removing cell 'xofiller!FILLCELL_X16!54'.
Removing cell 'xofiller!FILLCELL_X16!28'.
Removing cell 'xofiller!FILLCELL_X32!865'.
Removing cell 'xofiller!FILLCELL_X32!750'.
Removing cell 'xofiller!FILLCELL_X32!380'.
Removing cell 'xofiller!FILLCELL_X32!415'.
Removing cell 'xofiller!FILLCELL_X32!448'.
Removing cell 'xofiller!FILLCELL_X32!579'.
Removing cell 'xofiller!FILLCELL_X32!524'.
Removing cell 'xofiller!FILLCELL_X32!545'.
Removing cell 'xofiller!FILLCELL_X16!2'.
Removing cell 'xofiller!FILLCELL_X8!39'.
Removing cell 'xofiller!FILLCELL_X32!675'.
Removing cell 'xofiller!FILLCELL_X32!180'.
Removing cell 'xofiller!FILLCELL_X32!582'.
Removing cell 'xofiller!FILLCELL_X4!56'.
Removing cell 'xofiller!FILLCELL_X4!43'.
Removing cell 'xofiller!FILLCELL_X32!38'.
Removing cell 'xofiller!FILLCELL_X32!118'.
Removing cell 'xofiller!FILLCELL_X32!319'.
Removing cell 'xofiller!FILLCELL_X32!709'.
Removing cell 'xofiller!FILLCELL_X4!36'.
Removing cell 'xofiller!FILLCELL_X32!248'.
Removing cell 'xofiller!FILLCELL_X32!552'.
Removing cell 'xofiller!FILLCELL_X32!353'.
Removing cell 'xofiller!FILLCELL_X32!217'.
Removing cell 'xofiller!FILLCELL_X32!124'.
Removing cell 'xofiller!FILLCELL_X32!805'.
Removing cell 'xofiller!FILLCELL_X32!877'.
Removing cell 'xofiller!FILLCELL_X32!621'.
Removing cell 'xofiller!FILLCELL_X32!757'.
Removing cell 'xofiller!FILLCELL_X4!24'.
Removing cell 'xofiller!FILLCELL_X8!59'.
Removing cell 'xofiller!FILLCELL_X32!536'.
Removing cell 'xofiller!FILLCELL_X32!179'.
Removing cell 'xofiller!FILLCELL_X32!367'.
Removing cell 'xofiller!FILLCELL_X32!153'.
Removing cell 'xofiller!FILLCELL_X32!35'.
Removing cell 'xofiller!FILLCELL_X32!410'.
Removing cell 'xofiller!FILLCELL_X4!33'.
Removing cell 'xofiller!FILLCELL_X32!6'.
Removing cell 'xofiller!FILLCELL_X32!521'.
Removing cell 'xofiller!FILLCELL_X32!32'.
Removing cell 'xofiller!FILLCELL_X32!612'.
Removing cell 'xofiller!FILLCELL_X32!226'.
Removing cell 'xofiller!FILLCELL_X32!465'.
Removing cell 'xofiller!FILLCELL_X32!210'.
Removing cell 'xofiller!FILLCELL_X32!557'.
Removing cell 'xofiller!FILLCELL_X4!44'.
Removing cell 'xofiller!FILLCELL_X32!704'.
Removing cell 'xofiller!FILLCELL_X32!558'.
Removing cell 'xofiller!FILLCELL_X32!761'.
Removing cell 'xofiller!FILLCELL_X32!154'.
Removing cell 'xofiller!FILLCELL_X32!121'.
Removing cell 'xofiller!FILLCELL_X32!533'.
Removing cell 'xofiller!FILLCELL_X32!53'.
Removing cell 'xofiller!FILLCELL_X32!641'.
Removing cell 'xofiller!FILLCELL_X32!699'.
Removing cell 'xofiller!FILLCELL_X32!800'.
Removing cell 'xofiller!FILLCELL_X32!356'.
Removing cell 'xofiller!FILLCELL_X32!505'.
Removing cell 'xofiller!FILLCELL_X32!764'.
Removing cell 'xofiller!FILLCELL_X32!473'.
Removing cell 'xofiller!FILLCELL_X32!429'.
Removing cell 'xofiller!FILLCELL_X4!21'.
Removing cell 'xofiller!FILLCELL_X16!22'.
Removing cell 'xofiller!FILLCELL_X32!772'.
Removing cell 'xofiller!FILLCELL_X32!54'.
Removing cell 'xofiller!FILLCELL_X32!41'.
Removing cell 'xofiller!FILLCELL_X32!798'.
Removing cell 'xofiller!FILLCELL_X32!78'.
Removing cell 'xofiller!FILLCELL_X16!12'.
Removing cell 'xofiller!FILLCELL_X32!359'.
Removing cell 'xofiller!FILLCELL_X32!618'.
Removing cell 'xofiller!FILLCELL_X32!443'.
Removing cell 'xofiller!FILLCELL_X8!17'.
Removing cell 'xofiller!FILLCELL_X32!3'.
Removing cell 'xofiller!FILLCELL_X32!668'.
Removing cell 'xofiller!FILLCELL_X32!223'.
Removing cell 'xofiller!FILLCELL_X16!8'.
Removing cell 'xofiller!FILLCELL_X32!568'.
Removing cell 'xofiller!FILLCELL_X32!817'.
Removing cell 'xofiller!FILLCELL_X32!243'.
Removing cell 'xofiller!FILLCELL_X8!28'.
Removing cell 'xofiller!FILLCELL_X32!235'.
Removing cell 'xofiller!FILLCELL_X32!427'.
Removing cell 'xofiller!FILLCELL_X32!86'.
Removing cell 'xofiller!FILLCELL_X32!370'.
Removing cell 'xofiller!FILLCELL_X32!717'.
Removing cell 'xofiller!FILLCELL_X32!20'.
Removing cell 'xofiller!FILLCELL_X32!301'.
Removing cell 'xofiller!FILLCELL_X32!72'.
Removing cell 'xofiller!FILLCELL_X32!100'.
Removing cell 'xofiller!FILLCELL_X32!826'.
Removing cell 'xofiller!FILLCELL_X8!4'.
Removing cell 'xofiller!FILLCELL_X32!250'.
Removing cell 'xofiller!FILLCELL_X32!446'.
Removing cell 'xofiller!FILLCELL_X32!812'.
Removing cell 'xofiller!FILLCELL_X8!12'.
Removing cell 'xofiller!FILLCELL_X32!517'.
Removing cell 'xofiller!FILLCELL_X32!476'.
Removing cell 'xofiller!FILLCELL_X32!495'.
Removing cell 'xofiller!FILLCELL_X32!630'.
Removing cell 'xofiller!FILLCELL_X32!422'.
Removing cell 'xofiller!FILLCELL_X16!41'.
Removing cell 'xofiller!FILLCELL_X4!10'.
Removing cell 'xofiller!FILLCELL_X32!893'.
Removing cell 'xofiller!FILLCELL_X32!726'.
Removing cell 'xofiller!FILLCELL_X32!797'.
Removing cell 'xofiller!FILLCELL_X32!161'.
Removing cell 'xofiller!FILLCELL_X32!662'.
Removing cell 'xofiller!FILLCELL_X16!46'.
Removing cell 'xofiller!FILLCELL_X32!148'.
Removing cell 'xofiller!FILLCELL_X32!329'.
Removing cell 'xofiller!FILLCELL_X8!23'.
Removing cell 'xofiller!FILLCELL_X32!408'.
Removing cell 'xofiller!FILLCELL_X32!562'.
Removing cell 'xofiller!FILLCELL_X16!36'.
Removing cell 'xofiller!FILLCELL_X32!297'.
Removing cell 'xofiller!FILLCELL_X32!539'.
Removing cell 'xofiller!FILLCELL_X32!840'.
Removing cell 'xofiller!FILLCELL_X32!510'.
Removing cell 'xofiller!FILLCELL_X32!83'.
Removing cell 'xofiller!FILLCELL_X32!490'.
Removing cell 'xofiller!FILLCELL_X32!255'.
Removing cell 'xofiller!FILLCELL_X32!130'.
Removing cell 'xofiller!FILLCELL_X32!712'.
Removing cell 'xofiller!FILLCELL_X16!18'.
Removing cell 'xofiller!FILLCELL_X32!692'.
Removing cell 'xofiller!FILLCELL_X32!590'.
Removing cell 'xofiller!FILLCELL_X32!478'.
Removing cell 'xofiller!FILLCELL_X32!399'.
Removing cell 'xofiller!FILLCELL_X32!779'.
Removing cell 'xofiller!FILLCELL_X32!792'.
Removing cell 'xofiller!FILLCELL_X32!687'.
Removing cell 'xofiller!FILLCELL_X32!199'.
Removing cell 'xofiller!FILLCELL_X32!77'.
Removing cell 'xofiller!FILLCELL_X8!35'.
Removing cell 'xofiller!FILLCELL_X32!315'.
Removing cell 'xofiller!FILLCELL_X16!33'.
Removing cell 'xofiller!FILLCELL_X32!324'.
Removing cell 'xofiller!FILLCELL_X32!818'.
Removing cell 'xofiller!FILLCELL_X32!487'.
Removing cell 'xofiller!FILLCELL_X32!667'.
Removing cell 'xofiller!FILLCELL_X32!869'.
Removing cell 'xofiller!FILLCELL_X32!835'.
Removing cell 'xofiller!FILLCELL_X32!261'.
Removing cell 'xofiller!FILLCELL_X16!60'.
Removing cell 'xofiller!FILLCELL_X4!59'.
Removing cell 'xofiller!FILLCELL_X32!884'.
Removing cell 'xofiller!FILLCELL_X32!394'.
Removing cell 'xofiller!FILLCELL_X32!60'.
Removing cell 'xofiller!FILLCELL_X32!341'.
Removing cell 'xofiller!FILLCELL_X32!680'.
Removing cell 'xofiller!FILLCELL_X32!406'.
Removing cell 'xofiller!FILLCELL_X32!607'.
Removing cell 'xofiller!FILLCELL_X32!323'.
Removing cell 'xofiller!FILLCELL_X32!266'.
Removing cell 'xofiller!FILLCELL_X32!273'.
Removing cell 'xofiller!FILLCELL_X32!567'.
Removing cell 'xofiller!FILLCELL_X32!721'.
Removing cell 'xofiller!FILLCELL_X32!436'.
Removing cell 'xofiller!FILLCELL_X32!117'.
Removing cell 'xofiller!FILLCELL_X32!852'.
Removing cell 'xofiller!FILLCELL_X32!830'.
Removing cell 'xofiller!FILLCELL_X32!97'.
Removing cell 'xofiller!FILLCELL_X8!30'.
Removing cell 'xofiller!FILLCELL_X32!656'.
Removing cell 'xofiller!FILLCELL_X32!734'.
Removing cell 'xofiller!FILLCELL_X32!238'.
Removing cell 'xofiller!FILLCELL_X32!310'.
Removing cell 'xofiller!FILLCELL_X32!196'.
Removing cell 'xofiller!FILLCELL_X8!43'.
Removing cell 'xofiller!FILLCELL_X32!457'.
Removing cell 'xofiller!FILLCELL_X32!369'.
Removing cell 'xofiller!FILLCELL_X32!855'.
Removing cell 'xofiller!FILLCELL_X32!482'.
Removing cell 'xofiller!FILLCELL_X32!784'.
Removing cell 'xofiller!FILLCELL_X32!65'.
Removing cell 'xofiller!FILLCELL_X4!5'.
Removing cell 'xofiller!FILLCELL_X32!344'.
Removing cell 'xofiller!FILLCELL_X16!50'.
Removing cell 'xofiller!FILLCELL_X16!39'.
Removing cell 'xofiller!FILLCELL_X32!863'.
Removing cell 'xofiller!FILLCELL_X32!584'.
Removing cell 'xofiller!FILLCELL_X32!459'.
Removing cell 'xofiller!FILLCELL_X32!628'.
Removing cell 'xofiller!FILLCELL_X32!90'.
Removing cell 'xofiller!FILLCELL_X32!541'.
Removing cell 'xofiller!FILLCELL_X32!673'.
Removing cell 'xofiller!FILLCELL_X32!204'.
Removing cell 'xofiller!FILLCELL_X8!46'.
Removing cell 'xofiller!FILLCELL_X32!10'.
Removing cell 'xofiller!FILLCELL_X4!52'.
Removing cell 'xofiller!FILLCELL_X32!146'.
Removing cell 'xofiller!FILLCELL_X32!184'.
Removing cell 'xofiller!FILLCELL_X32!337'.
Removing cell 'xofiller!FILLCELL_X32!743'.
Removing cell 'xofiller!FILLCELL_X32!386'.
Removing cell 'xofiller!FILLCELL_X32!574'.
Removing cell 'xofiller!FILLCELL_X32!176'.
Removing cell 'xofiller!FILLCELL_X32!858'.
Removing cell 'xofiller!FILLCELL_X32!581'.
Removing cell 'xofiller!FILLCELL_X32!768'.
Removing cell 'xofiller!FILLCELL_X32!488'.
Removing cell 'xofiller!FILLCELL_X16!55'.
Removing cell 'xofiller!FILLCELL_X32!193'.
Removing cell 'xofiller!FILLCELL_X8!55'.
Removing cell 'xofiller!FILLCELL_X32!783'.
Removing cell 'xofiller!FILLCELL_X32!866'.
Removing cell 'xofiller!FILLCELL_X32!751'.
Removing cell 'xofiller!FILLCELL_X32!381'.
Removing cell 'xofiller!FILLCELL_X32!280'.
Removing cell 'xofiller!FILLCELL_X32!746'.
Removing cell 'xofiller!FILLCELL_X4!35'.
Removing cell 'xofiller!FILLCELL_X32!527'.
Removing cell 'xofiller!FILLCELL_X32!363'.
Removing cell 'xofiller!FILLCELL_X32!809'.
Removing cell 'xofiller!FILLCELL_X32!181'.
Removing cell 'xofiller!FILLCELL_X32!625'.
Removing cell 'xofiller!FILLCELL_X4!57'.
Removing cell 'xofiller!FILLCELL_X32!461'.
Removing cell 'xofiller!FILLCELL_X32!622'.
Removing cell 'xofiller!FILLCELL_X32!889'.
Removing cell 'xofiller!FILLCELL_X32!870'.
Removing cell 'xofiller!FILLCELL_X32!278'.
Removing cell 'xofiller!FILLCELL_X32!201'.
Removing cell 'xofiller!FILLCELL_X32!249'.
Removing cell 'xofiller!FILLCELL_X32!546'.
Removing cell 'xofiller!FILLCELL_X32!553'.
Removing cell 'xofiller!FILLCELL_X32!674'.
Removing cell 'xofiller!FILLCELL_X32!616'.
Removing cell 'xofiller!FILLCELL_X16!3'.
Removing cell 'xofiller!FILLCELL_X4!40'.
Removing cell 'xofiller!FILLCELL_X32!332'.
Removing cell 'xofiller!FILLCELL_X8!61'.
Removing cell 'xofiller!FILLCELL_X32!119'.
Removing cell 'xofiller!FILLCELL_X32!754'.
Removing cell 'xofiller!FILLCELL_X32!708'.
Removing cell 'xofiller!FILLCELL_X32!125'.
Removing cell 'xofiller!FILLCELL_X32!366'.
Removing cell 'xofiller!FILLCELL_X8!58'.
Removing cell 'xofiller!FILLCELL_X32!739'.
Removing cell 'xofiller!FILLCELL_X32!216'.
Removing cell 'xofiller!FILLCELL_X32!178'.
Removing cell 'xofiller!FILLCELL_X16!25'.
Removing cell 'xofiller!FILLCELL_X32!352'.
Removing cell 'xofiller!FILLCELL_X32!34'.
Removing cell 'xofiller!FILLCELL_X32!411'.
Removing cell 'xofiller!FILLCELL_X32!229'.
Removing cell 'xofiller!FILLCELL_X32!438'.
Removing cell 'xofiller!FILLCELL_X32!804'.
Removing cell 'xofiller!FILLCELL_X32!613'.
Removing cell 'xofiller!FILLCELL_X32!520'.
Removing cell 'xofiller!FILLCELL_X32!50'.
Removing cell 'xofiller!FILLCELL_X32!122'.
Removing cell 'xofiller!FILLCELL_X32!789'.
Removing cell 'xofiller!FILLCELL_X32!464'.
Removing cell 'xofiller!FILLCELL_X32!355'.
Removing cell 'xofiller!FILLCELL_X8!64'.
Removing cell 'xofiller!FILLCELL_X32!152'.
Removing cell 'xofiller!FILLCELL_X32!679'.
Removing cell 'xofiller!FILLCELL_X32!27'.
Removing cell 'xofiller!FILLCELL_X4!32'.
Removing cell 'xofiller!FILLCELL_X16!15'.
Removing cell 'xofiller!FILLCELL_X16!48'.
Removing cell 'xofiller!FILLCELL_X32!213'.
Removing cell 'xofiller!FILLCELL_X32!640'.
Removing cell 'xofiller!FILLCELL_X4!19'.
Removing cell 'xofiller!FILLCELL_X32!157'.
Removing cell 'xofiller!FILLCELL_X32!89'.
Removing cell 'xofiller!FILLCELL_X32!559'.
Removing cell 'xofiller!FILLCELL_X4!45'.
Removing cell 'xofiller!FILLCELL_X32!504'.
Removing cell 'xofiller!FILLCELL_X32!773'.
Removing cell 'xofiller!FILLCELL_X4!20'.
Removing cell 'xofiller!FILLCELL_X32!532'.
Removing cell 'xofiller!FILLCELL_X4!17'.
Removing cell 'xofiller!FILLCELL_X32!31'.
Removing cell 'xofiller!FILLCELL_X32!79'.
Removing cell 'xofiller!FILLCELL_X32!358'.
Removing cell 'xofiller!FILLCELL_X32!2'.
Removing cell 'xofiller!FILLCELL_X32!442'.
Removing cell 'xofiller!FILLCELL_X32!803'.
Removing cell 'xofiller!FILLCELL_X32!222'.
Removing cell 'xofiller!FILLCELL_X32!472'.
Removing cell 'xofiller!FILLCELL_X32!765'.
Removing cell 'xofiller!FILLCELL_X32!599'.
Removing cell 'xofiller!FILLCELL_X32!104'.
Removing cell 'xofiller!FILLCELL_X32!569'.
Removing cell 'xofiller!FILLCELL_X16!9'.
Removing cell 'xofiller!FILLCELL_X32!55'.
Removing cell 'xofiller!FILLCELL_X32!306'.
Removing cell 'xofiller!FILLCELL_X32!816'.
Removing cell 'xofiller!FILLCELL_X8!29'.
Removing cell 'xofiller!FILLCELL_X32!619'.
Removing cell 'xofiller!FILLCELL_X32!645'.
Removing cell 'xofiller!FILLCELL_X32!634'.
Removing cell 'xofiller!FILLCELL_X32!299'.
Removing cell 'xofiller!FILLCELL_X8!3'.
Removing cell 'xofiller!FILLCELL_X16!42'.
Removing cell 'xofiller!FILLCELL_X32!159'.
Removing cell 'xofiller!FILLCELL_X32!338'.
Removing cell 'xofiller!FILLCELL_X32!776'.
Removing cell 'xofiller!FILLCELL_X32!445'.
Removing cell 'xofiller!FILLCELL_X32!234'.
Removing cell 'xofiller!FILLCELL_X32!501'.
Removing cell 'xofiller!FILLCELL_X32!424'.
Removing cell 'xofiller!FILLCELL_X32!251'.
Removing cell 'xofiller!FILLCELL_X32!244'.
Removing cell 'xofiller!FILLCELL_X32!703'.
Removing cell 'xofiller!FILLCELL_X8!13'.
Removing cell 'xofiller!FILLCELL_X32!631'.
Removing cell 'xofiller!FILLCELL_X32!716'.
Removing cell 'xofiller!FILLCELL_X8!49'.
Removing cell 'xofiller!FILLCELL_X32!134'.
Removing cell 'xofiller!FILLCELL_X32!377'.
Removing cell 'xofiller!FILLCELL_X32!101'.
Removing cell 'xofiller!FILLCELL_X32!696'.
Removing cell 'xofiller!FILLCELL_X32!73'.
Removing cell 'xofiller!FILLCELL_X8!24'.
Removing cell 'xofiller!FILLCELL_X32!711'.
Removing cell 'xofiller!FILLCELL_X32!796'.
Removing cell 'xofiller!FILLCELL_X32!516'.
Removing cell 'xofiller!FILLCELL_X32!160'.
Removing cell 'xofiller!FILLCELL_X32!496'.
Removing cell 'xofiller!FILLCELL_X32!231'.
Removing cell 'xofiller!FILLCELL_X32!475'.
Removing cell 'xofiller!FILLCELL_X32!409'.
Removing cell 'xofiller!FILLCELL_X32!423'.
Removing cell 'xofiller!FILLCELL_X32!538'.
Removing cell 'xofiller!FILLCELL_X32!841'.
Removing cell 'xofiller!FILLCELL_X32!296'.
Removing cell 'xofiller!FILLCELL_X32!82'.
Removing cell 'xofiller!FILLCELL_X32!892'.
Removing cell 'xofiller!FILLCELL_X32!46'.
Removing cell 'xofiller!FILLCELL_X32!131'.
Removing cell 'xofiller!FILLCELL_X32!597'.
Removing cell 'xofiller!FILLCELL_X16!47'.
Removing cell 'xofiller!FILLCELL_X32!651'.
Removing cell 'xofiller!FILLCELL_X32!262'.
Removing cell 'xofiller!FILLCELL_X32!563'.
Removing cell 'xofiller!FILLCELL_X32!684'.
Removing cell 'xofiller!FILLCELL_X8!36'.
Removing cell 'xofiller!FILLCELL_X32!513'.
Removing cell 'xofiller!FILLCELL_X32!548'.
Removing cell 'xofiller!FILLCELL_X32!821'.
Removing cell 'xofiller!FILLCELL_X32!491'.
Removing cell 'xofiller!FILLCELL_X32!725'.
Removing cell 'xofiller!FILLCELL_X8!9'.
Removing cell 'xofiller!FILLCELL_X32!9'.
Removing cell 'xofiller!FILLCELL_X32!693'.
Removing cell 'xofiller!FILLCELL_X8!18'.
Removing cell 'xofiller!FILLCELL_X32!165'.
Removing cell 'xofiller!FILLCELL_X32!666'.
Removing cell 'xofiller!FILLCELL_X32!834'.
Removing cell 'xofiller!FILLCELL_X32!453'.
Removing cell 'xofiller!FILLCELL_X32!844'.
Removing cell 'xofiller!FILLCELL_X32!256'.
Removing cell 'xofiller!FILLCELL_X32!74'.
Removing cell 'xofiller!FILLCELL_X32!61'.
Removing cell 'xofiller!FILLCELL_X4!1'.
Removing cell 'xofiller!FILLCELL_X32!340'.
Removing cell 'xofiller!FILLCELL_X32!325'.
Removing cell 'xofiller!FILLCELL_X32!681'.
Removing cell 'xofiller!FILLCELL_X16!32'.
Removing cell 'xofiller!FILLCELL_X32!293'.
Removing cell 'xofiller!FILLCELL_X32!437'.
Removing cell 'xofiller!FILLCELL_X16!61'.
Removing cell 'xofiller!FILLCELL_X32!720'.
Removing cell 'xofiller!FILLCELL_X32!833'.
Removing cell 'xofiller!FILLCELL_X32!395'.
Removing cell 'xofiller!FILLCELL_X8!31'.
Removing cell 'xofiller!FILLCELL_X32!600'.
Removing cell 'xofiller!FILLCELL_X32!407'.
Removing cell 'xofiller!FILLCELL_X32!267'.
Removing cell 'xofiller!FILLCELL_X32!311'.
Removing cell 'xofiller!FILLCELL_X4!62'.
Removing cell 'xofiller!FILLCELL_X8!42'.
Removing cell 'xofiller!FILLCELL_X32!141'.
Removing cell 'xofiller!FILLCELL_X32!320'.
Removing cell 'xofiller!FILLCELL_X32!570'.
Removing cell 'xofiller!FILLCELL_X32!733'.
Removing cell 'xofiller!FILLCELL_X32!853'.
Removing cell 'xofiller!FILLCELL_X32!483'.
Removing cell 'xofiller!FILLCELL_X32!96'.
Removing cell 'xofiller!FILLCELL_X32!519'.
Removing cell 'xofiller!FILLCELL_X16!51'.
Removing cell 'xofiller!FILLCELL_X16!38'.
Removing cell 'xofiller!FILLCELL_X32!740'.
Removing cell 'xofiller!FILLCELL_X32!390'.
Removing cell 'xofiller!FILLCELL_X32!458'.
Removing cell 'xofiller!FILLCELL_X32!110'.
Removing cell 'xofiller!FILLCELL_X32!629'.
Removing cell 'xofiller!FILLCELL_X32!197'.
Removing cell 'xofiller!FILLCELL_X32!456'.
Removing cell 'xofiller!FILLCELL_X32!368'.
Removing cell 'xofiller!FILLCELL_X8!51'.
Removing cell 'xofiller!FILLCELL_X32!787'.
Removing cell 'xofiller!FILLCELL_X32!402'.
Removing cell 'xofiller!FILLCELL_X32!171'.
Removing cell 'xofiller!FILLCELL_X32!17'.
Removing cell 'xofiller!FILLCELL_X32!190'.
Removing cell 'xofiller!FILLCELL_X32!856'.
Removing cell 'xofiller!FILLCELL_X4!6'.
Removing cell 'xofiller!FILLCELL_X4!53'.
Removing cell 'xofiller!FILLCELL_X32!432'.
Removing cell 'xofiller!FILLCELL_X32!529'.
Removing cell 'xofiller!FILLCELL_X32!287'.
Removing cell 'xofiller!FILLCELL_X32!185'.
1
##############################################
########### 4. Placement #####################
##############################################
puts "start_place"
start_place
place_opt -effort high -congestion -continue_on_missing_scandef 
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'sync_fpm'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               sync_fpm.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 69ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'sync_fpm'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.
Memory usage for placement task 4 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Skipped NV clk driver clk
Found 107

 Processing Buffer Trees ... 

    [11]  10% ...
    [22]  20% ...
    [33]  30% ...
    [44]  40% ...
    [55]  50% ...
    [66]  60% ...
    [77]  70% ...
    [88]  80% ...
    [99]  90% ...
    [107] 100% Done ...


Information: Automatic high-fanout synthesis deletes 166 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 91 new cells. (PSYN-864)






  WNS: 3.96  TNS: 98.20  Number of Violating Paths: 30
  Nets with DRC Violations: 0
  Total moveable cell area: 4898.3
  Total fixed cell area: 0.0
  Total physical cell area: 4898.3
  Core area: (20000 20000 924400 916000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    4898.4      3.96      98.2       0.0                          

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    4898.4      3.96      98.2       0.0                          
    0:00:04    4955.6      3.29      78.7       0.0 outRegister/out_reg_30_/D
    0:00:05    5008.2      2.81      64.4       0.0 outRegister/out_reg_30_/D
    0:00:06    5060.4      2.44      53.4       0.0 outRegister/out_reg_30_/D
    0:00:06    5103.2      2.31      49.5       0.0 outRegister/out_reg_30_/D
    0:00:07    5149.5      2.07      42.4       0.0 outRegister/out_reg_30_/D
    0:00:08    5173.7      2.01      40.6       0.0 outRegister/out_reg_30_/D
    0:00:08    5205.1      1.96      39.0       0.0 outRegister/out_reg_30_/D
    0:00:09    5261.2      1.91      37.7       0.0 outRegister/out_reg_30_/D
    0:00:09    5298.5      1.82      36.4       0.0 outRegister/out_reg_30_/D
    0:00:10    5384.4      1.78      35.3       0.0 outRegister/out_reg_30_/D
    0:00:10    5495.0      1.74      34.2       0.0 outRegister/out_reg_30_/D
    0:00:10    5544.5      1.72      33.6       0.0 outRegister/out_reg_30_/D
    0:00:11    5611.3      1.70      33.0       0.0 outRegister/out_reg_30_/D
    0:00:11    5691.3      1.63      32.2       0.0 outRegister/out_reg_30_/D
    0:00:11    5755.7      1.60      31.4       0.0 outRegister/out_reg_30_/D
    0:00:12    5855.2      1.58      30.8       0.0 outRegister/out_reg_30_/D
    0:00:12    5930.2      1.56      30.4       0.0 outRegister/out_reg_30_/D
    0:00:12    6008.1      1.49      29.6       0.0 outRegister/out_reg_30_/D
    0:00:13    6072.8      1.47      29.2       0.0 outRegister/out_reg_30_/D
    0:00:13    6157.6      1.45      28.7       0.0 outRegister/out_reg_30_/D
    0:00:13    6260.8      1.44      28.4       0.0 outRegister/out_reg_30_/D
    0:00:14    6365.1      1.42      27.8       0.0 outRegister/out_reg_30_/D
    0:00:14    6452.6      1.41      27.5       0.0 outRegister/out_reg_30_/D
    0:00:14    6531.1      1.40      27.2       0.0 outRegister/out_reg_30_/D
    0:00:15    6602.9      1.38      26.7       0.0 outRegister/out_reg_30_/D
    0:00:15    6633.5      1.36      26.3       0.0 outRegister/out_reg_30_/D
    0:00:16    6656.4      1.29      25.9       0.0 outRegister/out_reg_30_/D
    0:00:16    6686.4      1.27      25.3       0.0 outRegister/out_reg_30_/D
    0:00:16    6775.6      1.25      24.5       0.0 outRegister/out_reg_30_/D
    0:00:17    6827.4      1.23      24.1       0.0 outRegister/out_reg_30_/D
    0:00:17    6842.1      1.20      23.2       0.0 outRegister/out_reg_30_/D
    0:00:18    6875.6      1.16      21.8       0.0 outRegister/out_reg_30_/D
    0:00:18    6900.8      1.14      21.2       0.0 outRegister/out_reg_30_/D
    0:00:19    6930.4      1.11      20.3       0.0 outRegister/out_reg_30_/D
    0:00:19    6976.1      1.06      19.8       0.0 outRegister/out_reg_30_/D
    0:00:19    7043.4      1.06      19.6       0.0 outRegister/out_reg_30_/D
    0:00:20    7126.4      1.05      19.4       0.0 outRegister/out_reg_30_/D
    0:00:20    7225.6      1.03      19.0       0.0 outRegister/out_reg_30_/D
    0:00:20    7314.5      1.02      18.6       0.0 outRegister/out_reg_30_/D
    0:00:21    7382.8      1.01      18.2       0.0 outRegister/out_reg_30_/D
    0:00:21    7396.7      1.00      18.0       0.0 outRegister/out_reg_30_/D
    0:00:22    7433.4      0.98      17.5       0.0 outRegister/out_reg_30_/D
    0:00:22    7472.7      0.97      17.1       0.0 outRegister/out_reg_30_/D
    0:00:22    7516.4      0.96      16.9       0.0 outRegister/out_reg_30_/D
    0:00:23    7544.0      0.95      16.7       0.0 outRegister/out_reg_30_/D
    0:00:23    7583.7      0.94      16.3       0.0 outRegister/out_reg_30_/D
    0:00:23    7617.4      0.93      16.1       0.0 outRegister/out_reg_30_/D
    0:00:24    7637.4      0.92      15.7       0.0 outRegister/out_reg_30_/D
    0:00:24    7664.0      0.88      14.6       0.0 outRegister/out_reg_30_/D
    0:00:25    7686.1      0.84      14.0       0.0 outRegister/out_reg_30_/D
    0:00:25    7695.6      0.83      13.5       0.0 outRegister/out_reg_30_/D
    0:00:26    7735.0      0.81      13.2       0.0 outRegister/out_reg_30_/D
    0:00:26    7746.7      0.79      12.9       0.0 outRegister/out_reg_30_/D
    0:00:27    7765.6      0.78      12.7       0.0 outRegister/out_reg_30_/D
    0:00:27    7780.2      0.77      12.6       0.0 outRegister/out_reg_30_/D
    0:00:27    7782.6      0.77      12.6       0.0 outRegister/out_reg_30_/D
    0:00:28    7785.0      0.77      12.5       0.0 outRegister/out_reg_30_/D
    0:00:28    7792.7      0.76      12.2       0.0 outRegister/out_reg_30_/D
    0:00:29    7797.5      0.75      11.9       0.0 outRegister/out_reg_30_/D
    0:00:29    7797.5      0.75      11.9       0.0 outRegister/out_reg_30_/D
    0:00:29    7800.4      0.75      11.8       0.0 outRegister/out_reg_30_/D
    0:00:29    7798.9      0.75      11.8       0.0 outRegister/out_reg_30_/D
    0:00:30    7801.2      0.75      11.8       0.0 outRegister/out_reg_30_/D
    0:00:30    7807.9      0.74      11.4       0.0 outRegister/out_reg_30_/D
    0:00:31    7824.7      0.73      11.4       0.0 outRegister/out_reg_30_/D
    0:00:31    7880.5      0.73      11.2       0.0 outRegister/out_reg_30_/D
    0:00:32    7882.9      0.73      11.1       0.0 outRegister/out_reg_30_/D
    0:00:32    7890.6      0.69      10.0       0.0 outRegister/out_reg_30_/D
    0:00:33    7912.2      0.67       9.4       0.0 outRegister/out_reg_30_/D
    0:00:33    7925.2      0.66       9.1       0.0 outRegister/out_reg_30_/D
    0:00:33    7930.5      0.65       9.0       0.0 outRegister/out_reg_30_/D
    0:00:34    7937.2      0.65       8.8       0.0 outRegister/out_reg_30_/D
    0:00:34    7946.5      0.64       8.6       0.0 outRegister/out_reg_30_/D
    0:00:34    7950.2      0.64       8.5       0.0 outRegister/out_reg_30_/D
    0:00:35    7954.7      0.63       8.3       0.0 outRegister/out_reg_30_/D
    0:00:35    7965.6      0.62       7.9       0.0 outRegister/out_reg_30_/D
    0:00:35    7985.6      0.61       7.9       0.0 outRegister/out_reg_30_/D
    0:00:36    8006.9      0.61       7.8       0.0 outRegister/out_reg_30_/D
    0:00:36    8007.7      0.61       7.8       0.0 outRegister/out_reg_30_/D
    0:00:36    8021.8      0.61       7.7       0.0 outRegister/out_reg_30_/D
    0:00:36    8023.4      0.61       7.7       0.0                          

  Optimization Complete
  ---------------------

  WNS: 0.61  TNS: 7.65  Number of Violating Paths: 29
  Nets with DRC Violations: 0
  Total moveable cell area: 8023.5
  Total fixed cell area: 0.0
  Total physical cell area: 8023.5
  Core area: (20000 20000 924400 916000)






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
Warning: Placement utilization is 99.01%. (PSYN-427)
...17%...33%...50%...67%...83%...100% done.
Memory usage for placement task 41 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------






  WNS: 0.56  TNS: 6.61  Number of Violating Paths: 29
  Nets with DRC Violations: 0
  Total moveable cell area: 8023.6
  Total fixed cell area: 0.0
  Total physical cell area: 8023.6
  Core area: (20000 20000 924400 916000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41    8023.4      0.56       6.6       0.0                          
Information: Skipping DRC Phases 1 and 2 due to high utilization (0.990119 > 0.98)
    0:00:42    7976.0      0.56       6.6       0.0                          
    0:00:42    7915.4      0.56       6.6       0.0                          
    0:00:42    7858.7      0.55       6.6       0.0                          
    0:00:42    7807.4      0.55       6.6       0.0                          
    0:00:42    7788.7      0.55       6.5       0.0                          
    0:00:43    7775.4      0.55       6.4       0.0                          
    0:00:43    7768.5      0.55       6.4       0.0                          
    0:00:43    7747.2      0.55       6.4       0.0                          
    0:00:43    7720.9      0.55       6.4       0.0                          
    0:00:44    7716.7      0.55       6.4       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:44    7710.5      0.55       6.4       0.0                          

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:47:28 2017
****************************************
Std cell utilization: 95.15%  (28987/(30464-0))
(Non-fixed + Fixed)
Std cell utilization: 95.15%  (28987/(30464-0))
(Non-fixed only)
Chip area:            30464    sites, bbox (2.00 2.00 92.44 91.60) um
Std cell area:        28987    sites, (non-fixed:28987  fixed:0)
                      6326     cells, (non-fixed:6326   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       49 
Avg. std cell width:  1.46 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 64)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:47:28 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 6326 illegal cells...
Starting legalizer.
Warning: Density is 95.2% (PSYN-1010)
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:47:28 2017
****************************************

avg cell displacement:    0.378 um ( 0.27 row height)
max cell displacement:    2.060 um ( 1.47 row height)
std deviation:            0.248 um ( 0.18 row height)
number of cell moved:      6326 cells (out of 6326 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.56  TNS: 6.66  Number of Violating Paths: 29
  Nets with DRC Violations: 0
  Total moveable cell area: 7710.8
  Total fixed cell area: 0.0
  Total physical cell area: 7710.8
  Core area: (20000 20000 924400 916000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(944400,936000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(944400,936000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
Memory usage for placement task 16 Mbytes -- main task 233 Mbytes.
50%...67%...83%...100% done.
Memory usage for placement task 16 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------






  WNS: 0.55  TNS: 6.50  Number of Violating Paths: 29
  Nets with DRC Violations: 0
  Total moveable cell area: 7710.8
  Total fixed cell area: 0.0
  Total physical cell area: 7710.8
  Core area: (20000 20000 924400 916000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49    7710.5      0.55       6.5       0.0                          
    0:00:50    7735.3      0.54       6.2       0.0 outRegister/out_reg_30_/D
    0:00:51    7812.4      0.53       6.0       0.0 outRegister/out_reg_30_/D
    0:00:51    7824.7      0.53       5.9       0.0 outRegister/out_reg_30_/D
    0:00:52    7880.5      0.52       5.7       0.0 outRegister/out_reg_30_/D
    0:00:52    7914.3      0.52       5.6       0.0 outRegister/out_reg_30_/D
    0:00:52    7928.7      0.52       5.5       0.0 outRegister/out_reg_30_/D
    0:00:53    7927.9      0.52       5.5       0.0 outRegister/out_reg_30_/D
    0:00:53    7968.6      0.51       5.4       0.0 outRegister/out_reg_30_/D
    0:00:54    7997.3      0.51       5.3       0.0 outRegister/out_reg_30_/D
    0:00:54    8006.6      0.51       5.3       0.0 outRegister/out_reg_30_/D
    0:00:55    8009.0      0.51       5.2       0.0 outRegister/out_reg_30_/D
    0:00:55    8011.4      0.50       5.2       0.0 outRegister/out_reg_30_/D
    0:00:55    8019.9      0.50       5.2       0.0 outRegister/out_reg_30_/D
    0:00:56    8020.4      0.50       5.1       0.0                          
    0:00:56    8021.2      0.50       5.1       0.0 outRegister/out_reg_30_/D
    0:00:57    8021.2      0.50       5.1       0.0                          
    0:00:57    8021.8      0.50       5.1       0.0 outRegister/out_reg_30_/D
    0:00:59    8021.8      0.50       5.0       0.0                          
Information: Skipping DRC Phases 1 and 2 due to high utilization (0.990021 > 0.98)
    0:01:00    8022.6      0.50       5.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:00    8022.6      0.50       5.0       0.0                          
    0:01:00    8022.6      0.50       5.0       0.0                          
    0:01:00    8014.0      0.52       5.6       0.0                          
    0:01:01    8014.0      0.52       5.6       0.0                          
    0:01:03    8018.0      0.50       4.9       0.0 outRegister/out_reg_30_/D
    0:01:04    8018.0      0.49       4.9       0.0                          
    0:01:04    8018.0      0.49       4.9       0.0                          
    0:01:05    7955.3      0.52       5.7       0.0                          
    0:01:05    7955.3      0.52       5.7       0.0                          
    0:01:06    7957.7      0.52       5.5       0.0 outRegister/out_reg_30_/D
    0:01:07    7957.9      0.51       5.5       0.0                          
    0:01:08    7957.9      0.51       5.5       0.0                          
    0:01:09    7960.0      0.51       5.5       0.0 outRegister/out_reg_30_/D
    0:01:10    7960.0      0.51       5.5       0.0                          
    0:01:11    7960.0      0.51       5.4       0.0                          
    0:01:12    7960.8      0.51       5.4       0.0                          
    0:01:13    7960.8      0.51       5.4       0.0                          
    0:01:14    7960.8      0.51       5.3       0.0                          
    0:01:15    7960.8      0.51       5.3       0.0                          
    0:01:16    7960.8      0.51       5.3       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
100% done.
Memory usage for placement task 26 Mbytes -- main task 233 Mbytes.
38%...50%...63%...75%...88%...100% done.
Memory usage for placement task 28 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:05 2017
****************************************
Std cell utilization: 98.24%  (29928/(30464-0))
(Non-fixed + Fixed)
Std cell utilization: 98.24%  (29928/(30464-0))
(Non-fixed only)
Chip area:            30464    sites, bbox (2.00 2.00 92.44 91.60) um
Std cell area:        29928    sites, (non-fixed:29928  fixed:0)
                      6676     cells, (non-fixed:6676   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  1.52 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 64)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:05 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 6676 illegal cells...
Starting legalizer.
Warning: Density is 98.2% (PSYN-1010)
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:05 2017
****************************************

avg cell displacement:    0.432 um ( 0.31 row height)
max cell displacement:    2.729 um ( 1.95 row height)
std deviation:            0.257 um ( 0.18 row height)
number of cell moved:      6676 cells (out of 6676 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.53  TNS: 5.73  Number of Violating Paths: 29
  Nets with DRC Violations: 0
  Total moveable cell area: 7961.1
  Total fixed cell area: 0.0
  Total physical cell area: 7961.1
  Core area: (20000 20000 924400 916000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22    7960.8      0.53       5.7       0.0                          
    0:01:22    7974.7      0.50       5.1       0.0 outRegister/out_reg_30_/D
    0:01:23    7994.4      0.49       4.8       0.0 outRegister/out_reg_30_/D
    0:01:23    8021.2      0.49       4.7       0.0 outRegister/out_reg_30_/D
Information: Skipping DRC Phases 1 and 2 due to high utilization (0.990119 > 0.98)
    0:01:23    7996.2      0.49       4.6       0.0                          
    0:01:24    7983.5      0.49       4.6       0.0                          
    0:01:24    7975.5      0.49       4.6       0.0                          
    0:01:24    7967.5      0.49       4.6       0.0                          
    0:01:24    7952.3      0.49       4.6       0.0                          
    0:01:24    7936.1      0.49       4.6       0.0                          
    0:01:24    7931.1      0.49       4.6       0.0                          
    0:01:25    7923.1      0.49       4.6       0.0                          
    0:01:25    7913.2      0.49       4.6       0.0                          
    0:01:25    7904.5      0.49       4.6       0.0                          
    0:01:25    7904.5      0.49       4.6       0.0                          
    0:01:25    7904.5      0.49       4.6       0.0                          
    0:01:25    7904.5      0.49       4.6       0.0                          
    0:01:25    7900.5      0.49       4.6       0.0                          
    0:01:25    7900.5      0.49       4.6       0.0                          
    0:01:25    7902.3      0.48       4.5       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:09 2017
****************************************
Std cell utilization: 97.52%  (29708/(30464-0))
(Non-fixed + Fixed)
Std cell utilization: 97.52%  (29708/(30464-0))
(Non-fixed only)
Chip area:            30464    sites, bbox (2.00 2.00 92.44 91.60) um
Std cell area:        29708    sites, (non-fixed:29708  fixed:0)
                      6722     cells, (non-fixed:6722   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       50 
Avg. std cell width:  1.50 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 64)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:09 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 254 illegal cells...
Starting legalizer.
Warning: Density is 97.5% (PSYN-1010)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:10 2017
****************************************

avg cell displacement:    0.363 um ( 0.26 row height)
max cell displacement:    2.857 um ( 2.04 row height)
std deviation:            0.288 um ( 0.21 row height)
number of cell moved:      1373 cells (out of 6722 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.49  TNS: 4.62  Number of Violating Paths: 29
  Nets with DRC Violations: 0
  Total moveable cell area: 7902.6
  Total fixed cell area: 0.0
  Total physical cell area: 7902.6
  Core area: (20000 20000 924400 916000)


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:26    7902.3      0.49       4.6       0.0                          
    0:01:27    7905.8      0.48       4.4       0.0 outRegister/out_reg_30_/D
    0:01:27    7932.1      0.46       3.9       0.0 outRegister/out_reg_30_/D
    0:01:28    7948.9      0.45       3.5       0.0 outRegister/out_reg_30_/D
    0:01:28    8020.2      0.43       3.1       0.0 outRegister/out_reg_30_/D
Information: Skipping DRC Phases 1 and 2 due to high utilization (0.990021 > 0.98)
    0:01:28    8010.1      0.43       3.1       0.0                          
    0:01:29    8004.7      0.43       3.1       0.0                          
    0:01:29    7997.0      0.43       3.1       0.0                          
    0:01:29    7989.3      0.43       3.0       0.0                          
    0:01:29    7983.7      0.43       3.0       0.0                          
    0:01:29    7972.8      0.43       3.0       0.0                          
    0:01:29    7971.8      0.43       3.0       0.0                          
    0:01:30    7971.5      0.43       3.0       0.0                          
    0:01:30    7970.7      0.43       3.0       0.0                          
    0:01:30    7970.7      0.43       3.0       0.0                          
    0:01:30    7971.0      0.43       3.0       0.0                          
    0:01:30    7971.0      0.43       3.0       0.0                          
    0:01:30    7954.5      0.43       3.0       0.0                          
    0:01:30    7954.5      0.43       3.0       0.0                          
    0:01:30    7954.5      0.43       3.0       0.0                          
    0:01:30    7954.5      0.43       3.0       0.0                          
    0:01:31    7955.3      0.43       3.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:15 2017
****************************************
Std cell utilization: 98.17%  (29907/(30464-0))
(Non-fixed + Fixed)
Std cell utilization: 98.17%  (29907/(30464-0))
(Non-fixed only)
Chip area:            30464    sites, bbox (2.00 2.00 92.44 91.60) um
Std cell area:        29907    sites, (non-fixed:29907  fixed:0)
                      6821     cells, (non-fixed:6821   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       54 
Avg. std cell width:  1.59 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 64)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:15 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 407 illegal cells...
Starting legalizer.
Warning: Density is 98.2% (PSYN-1010)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:15 2017
****************************************

avg cell displacement:    0.536 um ( 0.38 row height)
max cell displacement:    2.839 um ( 2.03 row height)
std deviation:            0.403 um ( 0.29 row height)
number of cell moved:      3098 cells (out of 6821 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.44  TNS: 3.18  Number of Violating Paths: 29
  Nets with DRC Violations: 1
  Total moveable cell area: 7955.6
  Total fixed cell area: 0.0
  Total physical cell area: 7955.6
  Core area: (20000 20000 924400 916000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(944400,936000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(944400,936000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  WNS: 0.44  TNS: 3.18  Number of Violating Paths: 29
  Nets with DRC Violations: 1
  Total moveable cell area: 7955.6
  Total fixed cell area: 0.0
  Total physical cell area: 7955.6
  Core area: (20000 20000 924400 916000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32    7955.3      0.44       3.2       0.2                          
    0:01:32    7959.5      0.44       3.2       0.2 outRegister/out_reg_30_/D
    0:01:33    7965.9      0.43       3.0       0.2 outRegister/out_reg_30_/D
    0:01:33    7987.4      0.43       2.9       0.2 outRegister/out_reg_30_/D
    0:01:33    7990.4      0.42       2.8       0.2 outRegister/out_reg_30_/D
    0:01:34    7993.8      0.42       2.7       0.2 outRegister/out_reg_30_/D
    0:01:34    7996.8      0.42       2.6       0.2 outRegister/out_reg_30_/D
    0:01:34    8018.3      0.41       2.6       0.2                          
    0:01:35    8018.8      0.41       2.6       0.2 outRegister/out_reg_30_/D
Information: Skipping DRC Phases 1 and 2 due to high utilization (0.990119 > 0.98)
    0:01:35    8011.4      0.41       2.5       0.2                          
    0:01:35    8002.3      0.41       2.5       0.2                          
    0:01:35    7999.7      0.41       2.5       0.2                          
    0:01:36    7995.4      0.41       2.5       0.2                          
    0:01:36    7989.6      0.41       2.5       0.2                          
    0:01:37    7988.2      0.41       2.5       0.2                          
    0:01:37    7985.9      0.41       2.5       0.2                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:01:37    7982.7      0.41       2.5       0.2                          

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
100% done.
Memory usage for placement task 31 Mbytes -- main task 233 Mbytes.
38%...50%...63%...75%...88%...100% done.
Memory usage for placement task 33 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:27 2017
****************************************
Std cell utilization: 98.51%  (30010/(30464-0))
(Non-fixed + Fixed)
Std cell utilization: 98.51%  (30010/(30464-0))
(Non-fixed only)
Chip area:            30464    sites, bbox (2.00 2.00 92.44 91.60) um
Std cell area:        30010    sites, (non-fixed:30010  fixed:0)
                      6863     cells, (non-fixed:6863   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  1.56 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 64)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:27 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 6863 illegal cells...
Starting legalizer.
Warning: Density is 98.5% (PSYN-1010)
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:27 2017
****************************************

avg cell displacement:    0.417 um ( 0.30 row height)
max cell displacement:    3.053 um ( 2.18 row height)
std deviation:            0.264 um ( 0.19 row height)
number of cell moved:      6863 cells (out of 6863 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.41  TNS: 2.46  Number of Violating Paths: 12
  Nets with DRC Violations: 0
  Total moveable cell area: 7983.0
  Total fixed cell area: 0.0
  Total physical cell area: 7983.0
  Core area: (20000 20000 924400 916000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:44    7982.7      0.41       2.5       0.0                          
    0:01:44    8011.4      0.40       2.4       0.0 outRegister/out_reg_30_/D
Information: Skipping DRC Phases 1 and 2 due to high utilization (0.990087 > 0.98)
    0:01:44    8012.5      0.40       2.4       0.0                          
    0:01:45    8005.5      0.40       2.4       0.0                          
    0:01:45    8002.3      0.40       2.4       0.0                          
    0:01:45    8000.7      0.40       2.4       0.0                          
    0:01:46    7993.6      0.40       2.4       0.0                          
    0:01:46    7993.0      0.40       2.4       0.0                          
    0:01:46    7988.2      0.40       2.4       0.0                          
    0:01:46    7988.2      0.40       2.4       0.0                          
    0:01:47    7993.6      0.40       2.4       0.0                          
    0:01:47    7993.6      0.40       2.4       0.0                          
    0:01:47    7984.8      0.41       2.5       0.0                          
    0:01:47    7984.8      0.41       2.5       0.0                          
    0:01:47    7984.8      0.41       2.5       0.0                          
    0:01:47    7984.8      0.41       2.5       0.0                          
    0:01:48    7989.6      0.40       2.4       0.0 outRegister/out_reg_30_/D
    0:01:49    7996.0      0.40       2.4       0.0 outRegister/out_reg_30_/D
    0:01:49    7996.0      0.40       2.4       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:34 2017
****************************************
Std cell utilization: 98.67%  (30060/(30464-0))
(Non-fixed + Fixed)
Std cell utilization: 98.67%  (30060/(30464-0))
(Non-fixed only)
Chip area:            30464    sites, bbox (2.00 2.00 92.44 91.60) um
Std cell area:        30060    sites, (non-fixed:30060  fixed:0)
                      6897     cells, (non-fixed:6897   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  1.56 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 64)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:34 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 194 illegal cells...
Starting legalizer.
Warning: Density is 98.7% (PSYN-1010)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:34 2017
****************************************

avg cell displacement:    0.344 um ( 0.25 row height)
max cell displacement:    2.826 um ( 2.02 row height)
std deviation:            0.279 um ( 0.20 row height)
number of cell moved:      1732 cells (out of 6897 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.41  TNS: 2.44  Number of Violating Paths: 12
  Nets with DRC Violations: 1
  Total moveable cell area: 7996.3
  Total fixed cell area: 0.0
  Total physical cell area: 7996.3
  Core area: (20000 20000 924400 916000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(944400,936000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(944400,936000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 101, MEM: 244523008


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             237.00
  Critical Path Length:          5.02
  Critical Path Slack:          -0.41
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -2.44
  No. of Violating Paths:       12.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:        614
  Leaf Cell Count:               6897
  Buf/Inv Cell Count:            1491
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6801
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         7561.32
  Noncombinational Area:       434.64
  Buf/Inv Area:                927.81
  Net Area:                      0.00
  Net XLength        :       17473.36
  Net YLength        :       19580.85
  -----------------------------------
  Cell Area:                  7995.96
  Design Area:                7995.96
  Net Length        :        37054.21


  Design Rules
  -----------------------------------
  Total Number of Nets:          7220
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               82.42
  -----------------------------------------
  Overall Compile Time:               82.47
  Overall Compile Wall Clock Time:    82.73



Information: Updating database...
1
check_legality

  Loading design 'sync_fpm'


[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(944400,936000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(944400,936000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 7996.3
  Total fixed cell area: 0.0
  Total physical cell area: 7996.3
  Core area: (20000 20000 924400 916000)
1
legalize_placement -effort high -incremental 

  Loading design 'sync_fpm'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:35 2017
****************************************
Std cell utilization: 98.67%  (30060/(30464-0))
(Non-fixed + Fixed)
Std cell utilization: 98.67%  (30060/(30464-0))
(Non-fixed only)
Chip area:            30464    sites, bbox (2.00 2.00 92.44 91.60) um
Std cell area:        30060    sites, (non-fixed:30060  fixed:0)
                      6897     cells, (non-fixed:6897   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  1.56 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 64)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:35 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 6897) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:35 2017
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(944400,936000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(944400,936000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
set_fix_multiple_port_nets -all -buffer_constants
1
save_mw_cel -as ${design}_4_palced
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpm_4_palced. (UIG-5)
1
puts "finish_place"
finish_place
##############################################
########### 5. CTS       #####################
##############################################
puts "start_cts"
start_cts
set_clock_tree_options -clock_trees clk                 -insert_boundary_cell true              -ocv_clustering true            -buffer_relocation true                 -buffer_sizing true             -gate_relocation true           -gate_sizing true 
clock: clk
Warning: Boundary cell insertion will be applied on all clocks. (CTS-589)
Warning: OCV-aware clustering will be applied on all clocks. (CTS-602)
Setting CTS options for clock tree 'clk' rooted from pin clk (net clk)...
1
set cts_use_debug_mode true
true
set cts_do_characterization true
true
#set_ignored_layers -min_routing_layer metal2 -max_routing_layer metal5
clock_opt -fix_hold_all_clocks -continue_on_missing_scandef
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'sync_fpm'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.14 0.13 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.6e-06 5.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.093 0.085 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.065 0.06 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.08 0.075 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Horizontal Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.089 0.082 (RCEX-011)
Information: Library Derived Vertical Res : 1.3e-06 1.3e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 3
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 4
LR: Layer 5 utilization is 0.95
LR: Layer 5 gcell size is 1
LR: Layer 6 utilization is 0.92
LR: Layer 6 gcell size is 2
LR: Layer 7 utilization is 0.08
LR: Layer 7 gcell size is 1
LR: Layer 8 utilization is 0.08
LR: Layer 8 gcell size is 0
LR: Layer 9 utilization is 0.53
LR: Layer 9 gcell size is 0
LR: Layer 10 utilization is 0.55
LR: Layer 10 gcell size is 1
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
OCV-aware clustering being initialized...

Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
current memory usage 0 bytes
CTS: #+++++++++ BEGIN UNIT INFO +++++++++++#
CTS:  derived scale factor to ns, pf, ohm, um: 
CTS: timeScale: 1ns  = 1.000e+00 libTimeUnit
CTS: capScale:  1pf  = 1.000e+03 libCapUnit
CTS: resScale:  1ohm = 1.000e-06 libResUnit
CTS: distScale: 1um  = 1.000e+04 libDistUnit
CTS: #+++++++++ END UNIT INFO +++++++++++#
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Skipping net <clk_BC_1> for sizing, It has already been synthesized
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  Info: will use target transition value for initial CTS stages

Pruning library cells (r/f, pwr)
    Min drive = 0.283761.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.283761.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598;   sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224);        sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126;   sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435);     sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS-Error: cannot insert more buffers since current utilization (99.1%) exceed the limit (99.0%)
CTS: BA: Cannot create a buffer instance, blockage map is incomplete
CTS: BA: Net 'clk_BC'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.034469
CTS: BA: Max skew at toplevel pins = 0.022386
CTS-Error: cannot insert more buffers since current utilization (99.1%) exceed the limit (99.0%)

CTS: Starting clock tree synthesis ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Global target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   fanout           = 32
CTS: Design infomation
CTS:  total gate levels = 3
CTS: Root clock net clk
CTS:  clock gate levels = 3 (gate levels excluding guide buffers = 1)
CTS:    clock sink pins = 96
CTS:    level  3: gates = 1 (no real gates, guide buffers only)
CTS:    level  2: gates = 1 (no real gates, guide buffers only)
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUF_X32
CTS:   BUF_X16
CTS:   INV_X32
CTS:   INV_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = clk_BC_1
CTS:        driving pin = INV_X32_BC_1/ZN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[600.000 600.000]
CTS:   fanout           = 32
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200
CTS: -----------------------------------------------

CTS: gate level 3 clock tree synthesis results
CTS:   clock net  : clk_BC_1
CTS:   driving pin: INV_X32_BC_1/ZN
CTS:   load pins  : 96 sink pins, 0 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.022]
CTS:   longest path delay  = worst[0.023](rise)
CTS:   shortest path delay = worst[0.001](rise)
CTS:   total capacitance   = worst[116.726 116.726]
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.012 0.010] worst[0.008 0.005]
CTS:      load 0: worst[0.020 0.019] worst[0.008 0.005]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[116.726 116.726]
CTS: drc violations: 0 0

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_BC
CTS:        driving pin = INV_X32_BC/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[600.000 600.000]
CTS:   fanout           = 32
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200
CTS: -----------------------------------------------
CTS: DI IMPROVE: delay_target CTS:   smallest CTS: 
CTS: DI IMPROVE: best buffer: NangateOpenCellLibrary_ss0p95vn40c/BUF_X32  worst[0.057]CTS: 
CTS: Starting clustering for BUF_X32 with target load = worst[300.000 300.000]
CTS-Error: cannot insert more buffers since current utilization (99.1%) exceed the limit (99.0%)
CTS: Starting clustering for BUF_X32 with target load = worst[300.000 300.000]
CTS: Starting clustering for BUF_X32 with target load = worst[300.000 300.000]
Error : Clock tree synthesis error, aborted. (CTS-1125)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: current memory usage 0 bytes
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell

Pruning library cells (r/f, pwr)
    Min drive = 0.283761.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.283761.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598;   sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224);        sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126;   sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435);     sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
CTS UnSuccessful, Aborting clock_opt !!
0
# DEFINING POWER/GROUND NETS AND PINS                    
derive_pg_connection -power_net VDD                                      -ground_net VSS                                 -power_pin VDD                                  -ground_pin VSS        
Information: connected 4970 power ports and 4970 ground ports
1
save_mw_cel -as ${design}_5_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpm_5_cts. (UIG-5)
1
puts "finish_cts"
finish_cts
##############################################
########### 6. Routing   #####################
##############################################
puts "start_route"
start_route
check_routeability

Create error cell sync_fpm.err ...

============================================
==        Check Pin-Spot Min-Grid         ==
============================================


============================================
==         Check Pin out of bound         ==
============================================


No out-of-bound error found

============================================
==             Check Min-Grid             ==
============================================

No min-grid error found

============================================
==        Check for blocked ports         ==
============================================

  Checked        1/4 SBoxes
Warning: Port at [3.770000,84.750000...4.230000,85.710000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/SUMB_9__18_) (RT-062)
Warning: Port at [4.095000,85.125000...4.675000,85.400000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n1178) (RT-062)
Warning: Port at [2.620000,84.750000...3.080000,85.710000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n1178) (RT-062)
Warning: Port at [6.375000,85.125000...6.500000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n97) (RT-062)
Warning: Port at [6.050000,85.125000...6.175000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n3721) (RT-062)
Warning: Port at [7.760000,85.125000...7.885000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/CARRYB_10__16_) (RT-062)
Warning: Port at [6.430000,83.900000...6.555000,84.075000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/CARRYB_9__18_) (RT-062)
Warning: Port at [6.755000,83.900000...6.880000,84.075000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/SUMB_9__19_) (RT-062)
Warning: Port at [7.000000,83.900000...7.125000,84.075000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/CARRYB_9__18_) (RT-062)
Warning: Port at [4.720000,83.350000...4.970000,84.450000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n1180) (RT-062)
Warning: Port at [4.530000,83.900000...4.655000,84.075000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/SUMB_8__19_) (RT-062)
Warning: Port at [4.855000,83.900000...4.980000,84.075000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/ab_9__18_) (RT-062)
Warning: Port at [5.480000,85.125000...5.605000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/CARRYB_8__18_) (RT-062)
Warning: Port at [4.910000,85.125000...5.035000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n2224) (RT-062)
Warning: Port at [5.235000,85.125000...5.360000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n2578) (RT-062)
Warning: Port at [3.200000,85.125000...3.325000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n977) (RT-062)
Warning: Port at [3.400000,83.350000...3.650000,84.450000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n774) (RT-062)
Warning: Port at [3.715000,83.900000...3.840000,84.075000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/SUMB_7__19_) (RT-062)
Warning: Port at [3.390000,83.900000...3.515000,84.075000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/CARRYB_7__18_) (RT-062)
Warning: Port at [7.515000,85.125000...7.640000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n230) (RT-062)
Warning: Port at [7.190000,85.125000...7.315000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n229) (RT-062)
Warning: Port at [6.620000,85.125000...6.745000,85.300000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/SUMB_9__19_) (RT-062)
Warning: Port at [7.895000,83.900000...8.020000,84.075000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n228) (RT-062)
Warning: Port at [7.570000,83.900000...7.695000,84.075000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/ab_10__18_) (RT-062)
Warning: Port at [8.135000,83.350000...8.230000,84.450000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n2180) (RT-062)
Warning: Port at [5.290000,83.900000...5.990000,84.180000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n1180) (RT-062)
Warning: Port at [5.640000,83.900000...5.775000,84.040000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n1179) (RT-062)
Warning: Port at [2.600000,83.900000...2.735000,84.040000], layer(metal1) is completely blocked by fixed obstructions (net FloatingPointMultiplier/mult_16/n774) (RT-062)
  Checked        2/4 SBoxes
  Checked        3/4 SBoxes
  Checked        4/4 SBoxes

Warning: The design cannot be cleanly routed because it has 28 completely blocked ports (RT-063)
[        CHECK DESIGN] CPU = 0:00:00, Elapsed = 0:00:00

[        CHECK DESIGN] Peak Memory =    232M Data =     15M

Update error cell ...
1
set_delay_calculation_options -arnoldi_effort low
1
set_net_routing_layer_constraints       -max_layer_name metal5 -min_layer_name metal1 {*}
1
set_si_options -route_xtalk_prevention true      -delta_delay true       -min_delta_delay true   -static_noise true      -max_transition_mode normal_slew        -timing_window true 
Information: Existing back annotation will be deleted.   (UID-1006)
1
set_route_options -groute_timing_driven true    -groute_incremental true        -track_assign_timing_driven true        -same_net_notch check_and_fix 
1
route_opt -effort high  -stage track    -xtalk_reduction        -incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : track
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

  Loading design 'sync_fpm'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: None of the nets in the design are routed. Estimation of all the nets will be performed. (RCEX-203)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
* Reached RCCALC-011 limit - remainder will be suppressed
Information: Total 7222 nets in the design, 7190 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : sync_fpm
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 18:48:38 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             237.00
  Critical Path Length:          5.03
  Critical Path Slack:          -0.41
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -2.48
  No. of Violating Paths:       13.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:         -2.30
  No. of Hold Violations:       32.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:        614
  Leaf Cell Count:               6899
  Buf/Inv Cell Count:            1493
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      6803
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7578.871979
  Noncombinational Area:   434.643984
  Buf/Inv Area:            945.364009
  Net Area:                  0.000000
  Net XLength        :       17474.64
  Net YLength        :       19582.22
  -----------------------------------
  Cell Area:              8013.515963
  Design Area:            8013.515963
  Net Length        :        37056.86


  Design Rules
  -----------------------------------
  Total Number of Nets:          7222
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               82.42
  -----------------------------------------
  Overall Compile Time:               82.47
  Overall Compile Wall Clock Time:    82.73

ROPT:    (SETUP) WNS: 0.4080 TNS: 2.4811  Number of Violating Path: 13
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Thu Dec 28 18:48:38 2017

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Dec 28 18:48:38 2017
Too few nets violating (0) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Dec 28 18:48:38 2017
 
****************************************
Report : qor
Design : sync_fpm
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 18:48:38 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             237.00
  Critical Path Length:          5.03
  Critical Path Slack:          -0.41
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -2.48
  No. of Violating Paths:       13.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:         -2.30
  No. of Hold Violations:       32.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:        614
  Leaf Cell Count:               6899
  Buf/Inv Cell Count:            1493
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      6803
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7578.871979
  Noncombinational Area:   434.643984
  Buf/Inv Area:            945.364009
  Net Area:                  0.000000
  Net XLength        :       17474.64
  Net YLength        :       19582.22
  -----------------------------------
  Cell Area:              8013.515963
  Design Area:            8013.515963
  Net Length        :        37056.86


  Design Rules
  -----------------------------------
  Total Number of Nets:          7222
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               82.42
  -----------------------------------------
  Overall Compile Time:               82.47
  Overall Compile Wall Clock Time:    82.73

ROPT:    (SETUP) WNS: 0.4080 TNS: 2.4811  Number of Violating Path: 13
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Dec 28 18:48:38 2017

  Loading design 'sync_fpm'

  Extracting RC for design 'sync_fpm'

Information: None of the nets in the design are routed. Estimation of all the nets will be performed. (RCEX-203)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.





Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  WNS: 0.41  TNS: 2.48  Number of Violating Paths: 13  (with Crosstalk delta delays)
  Nets with DRC Violations: 1
  Total moveable cell area: 7996.3
  Total fixed cell area: 17.6
  Total physical cell area: 8013.8
  Core area: (20000 20000 924400 916000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: ON, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    8012.5      0.41       2.5       0.3                          
    0:00:01    8011.4      0.41       2.5       0.3                          
    0:00:01    8010.9      0.41       2.5       0.3                          
    0:00:01    8010.1      0.41       2.5       0.3                          
    0:00:01    8009.0      0.41       2.5       0.3                          
    0:00:01    8008.5      0.41       2.5       0.3                          
    0:00:01    8007.9      0.41       2.5       0.3                          
    0:00:01    8007.7      0.41       2.5       0.3                          
    0:00:01    8007.4      0.41       2.5       0.3                          
    0:00:01    8006.9      0.41       2.5       0.3                          
    0:00:01    8006.3      0.41       2.5       0.3                          
    0:00:01    8005.8      0.41       2.5       0.3                          

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    8005.0      0.41       2.4       0.3 outRegister/out_reg_30_/D
    0:00:01    8003.7      0.40       2.4       0.3 outRegister/out_reg_30_/D
    0:00:01    8002.1      0.40       2.4       0.3 outRegister/out_reg_30_/D


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    8001.8      0.40       2.4       0.3                          

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:41 2017
****************************************
Std cell utilization: 98.75%  (30082/(30464-0))
(Non-fixed + Fixed)
Std cell utilization: 98.74%  (30016/(30464-66))
(Non-fixed only)
Chip area:            30464    sites, bbox (2.00 2.00 92.44 91.60) um
Std cell area:        30082    sites, (non-fixed:30016  fixed:66)
                      6899     cells, (non-fixed:6897   fixed:2)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      66       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  1.56 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 64)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:41 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 18 (out of 6897) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:41 2017
****************************************

avg cell displacement:    1.283 um ( 0.92 row height)
max cell displacement:    1.400 um ( 1.00 row height)
std deviation:            0.289 um ( 0.21 row height)
number of cell moved:        18 cells (out of 6897 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

Legalizing 40 illegal cells......100%
Legalize 39 illegal cells......100%
Legalizing 39 illegal cells...
Starting legalizer.
Warning: Density is 98.7% (PSYN-1010)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:41 2017
****************************************

avg cell displacement:    0.542 um ( 0.39 row height)
max cell displacement:    2.957 um ( 2.11 row height)
std deviation:            0.424 um ( 0.30 row height)
number of cell moved:       829 cells (out of 6897 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(944400,936000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(944400,936000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Main Optimization Done             Thu Dec 28 18:48:41 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Dec 28 18:48:41 2017
Successfully removed route by type
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   15  Proc  757 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,94.44,93.60)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   16  Alloctr   17  Proc  757 
Net statistics:
Total number of nets     = 7192
Number of nets to route  = 7190
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   18  Proc  757 
Average gCell capacity  0.86     on layer (1)    metal1
Average gCell capacity  5.88     on layer (2)    metal2
Average gCell capacity  3.16     on layer (3)    metal3
Average gCell capacity  2.60     on layer (4)    metal4
Average gCell capacity  0.12     on layer (5)    metal5
Average gCell capacity  0.14     on layer (6)    metal6
Average gCell capacity  0.91     on layer (7)    metal7
Average gCell capacity  0.92     on layer (8)    metal8
Average gCell capacity  0.45     on layer (9)    metal9
Average gCell capacity  0.45     on layer (10)   metal10
Average number of tracks per gCell 10.15         on layer (1)    metal1
Average number of tracks per gCell 7.55  on layer (2)    metal2
Average number of tracks per gCell 3.76  on layer (3)    metal3
Average number of tracks per gCell 3.77  on layer (4)    metal4
Average number of tracks per gCell 1.89  on layer (5)    metal5
Average number of tracks per gCell 1.91  on layer (6)    metal6
Average number of tracks per gCell 0.95  on layer (7)    metal7
Average number of tracks per gCell 0.95  on layer (8)    metal8
Average number of tracks per gCell 0.48  on layer (9)    metal9
Average number of tracks per gCell 0.50  on layer (10)   metal10
Number of gCells = 43560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   18  Alloctr   18  Proc  757 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   18  Alloctr   19  Proc  757 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   19  Alloctr   19  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used   21  Alloctr   22  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =  9050 Max = 9 GRCs =  4911 (54.70%)
Initial. H routing: Overflow =  4223 Max = 9 (GRCs =  3) GRCs =  2563 (57.10%)
Initial. V routing: Overflow =  4826 Max = 9 (GRCs =  1) GRCs =  2348 (52.31%)
Initial. metal1     Overflow =    64 Max = 2 (GRCs =  1) GRCs =    89 (1.98%)
Initial. metal2     Overflow =  4498 Max = 9 (GRCs =  1) GRCs =  2049 (45.64%)
Initial. metal3     Overflow =  4159 Max = 9 (GRCs =  3) GRCs =  2474 (55.11%)
Initial. metal4     Overflow =   327 Max = 3 (GRCs =  7) GRCs =   299 (6.66%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.8 2.02 0.83 1.17 0.25 0.78 0.07 0.00 0.00 0.00 0.28 0.00 0.00 0.73
metal2   1.52 2.92 3.37 3.19 3.49 7.46 6.96 10.0 13.3 0.00 13.6 4.80 7.78 21.5
metal3   2.46 0.02 1.35 3.97 0.00 3.63 13.2 4.34 0.16 0.00 25.4 0.00 3.44 41.9
metal4   24.8 0.11 8.13 11.0 0.00 18.6 7.12 2.89 0.00 0.00 20.8 0.00 0.05 6.34
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.4 0.58 1.55 2.21 0.43 3.46 3.12 1.96 1.53 0.00 6.84 0.55 1.28 8.01


Initial. Total Wire Length = 34986.07
Initial. Layer metal1 wire length = 815.56
Initial. Layer metal2 wire length = 14361.15
Initial. Layer metal3 wire length = 13651.73
Initial. Layer metal4 wire length = 6157.63
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 31290
Initial. Via VIA12 count = 18021
Initial. Via VIA23 count = 10786
Initial. Via VIA34 count = 2483
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   21  Alloctr   22  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =  8444 Max = 10 GRCs =  5216 (58.10%)
phase1. H routing: Overflow =  3625 Max = 6 (GRCs =  5) GRCs =  2739 (61.02%)
phase1. V routing: Overflow =  4819 Max = 10 (GRCs =  1) GRCs =  2477 (55.18%)
phase1. metal1     Overflow =    62 Max = 1 (GRCs = 27) GRCs =    97 (2.16%)
phase1. metal2     Overflow =  4435 Max = 10 (GRCs =  1) GRCs =  2097 (46.71%)
phase1. metal3     Overflow =  3562 Max = 6 (GRCs =  5) GRCs =  2642 (58.85%)
phase1. metal4     Overflow =   384 Max = 3 (GRCs =  2) GRCs =   380 (8.47%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.3 1.63 0.53 1.15 0.48 1.31 0.48 0.09 0.00 0.02 0.30 0.00 0.00 0.62
metal2   0.83 2.18 3.24 3.03 3.28 8.13 6.98 9.96 13.2 0.00 15.4 4.13 8.15 21.3
metal3   1.77 0.07 0.90 2.69 0.00 3.12 9.39 4.11 0.21 0.00 30.7 0.00 3.65 43.3
metal4   12.0 0.16 7.60 11.2 0.00 18.5 8.43 3.79 0.00 0.00 30.3 0.00 0.05 7.90
metal5   99.9 0.00 0.00 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.05 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.8 0.46 1.39 2.06 0.43 3.54 2.87 2.04 1.53 0.00 8.73 0.47 1.35 8.32


phase1. Total Wire Length = 36005.45
phase1. Layer metal1 wire length = 1130.76
phase1. Layer metal2 wire length = 14199.83
phase1. Layer metal3 wire length = 13188.57
phase1. Layer metal4 wire length = 7484.53
phase1. Layer metal5 wire length = 1.76
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 32043
phase1. Via VIA12 count = 18101
phase1. Via VIA23 count = 10818
phase1. Via VIA34 count = 3120
phase1. Via VIA45 count = 4
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   21  Alloctr   22  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =  5853 Max = 7 GRCs =  3795 (42.27%)
phase2. H routing: Overflow =  2849 Max = 5 (GRCs =  1) GRCs =  2011 (44.80%)
phase2. V routing: Overflow =  3003 Max = 7 (GRCs =  3) GRCs =  1784 (39.74%)
phase2. metal1     Overflow =    57 Max = 1 (GRCs = 23) GRCs =    89 (1.98%)
phase2. metal2     Overflow =  2846 Max = 7 (GRCs =  3) GRCs =  1628 (36.27%)
phase2. metal3     Overflow =  2792 Max = 5 (GRCs =  1) GRCs =  1922 (42.82%)
phase2. metal4     Overflow =   157 Max = 2 (GRCs =  1) GRCs =   156 (3.48%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.3 1.65 0.44 0.90 0.28 1.24 0.34 0.21 0.23 0.16 0.80 0.00 0.00 0.46
metal2   0.60 1.84 3.60 3.67 4.45 11.3 8.40 11.7 13.6 0.02 14.3 2.50 10.0 13.7
metal3   1.58 0.00 0.80 2.30 0.00 2.98 8.93 4.87 0.18 0.00 34.8 0.00 3.51 39.9
metal4   14.8 0.14 7.51 10.8 0.00 20.1 8.63 3.10 0.00 0.00 31.3 0.00 0.05 3.54
metal5   99.8 0.00 0.00 0.05 0.00 0.02 0.00 0.00 0.00 0.00 0.11 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.0 0.36 1.24 1.77 0.47 3.57 2.63 1.99 1.40 0.02 8.15 0.25 1.36 5.77


phase2. Total Wire Length = 36805.97
phase2. Layer metal1 wire length = 1515.16
phase2. Layer metal2 wire length = 15737.91
phase2. Layer metal3 wire length = 12627.68
phase2. Layer metal4 wire length = 6919.49
phase2. Layer metal5 wire length = 5.73
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 31614
phase2. Via VIA12 count = 18105
phase2. Via VIA23 count = 10770
phase2. Via VIA34 count = 2731
phase2. Via VIA45 count = 8
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   22  Alloctr   22  Proc  758 
phase3. Routing result:
phase3. Both Dirs: Overflow =  5998 Max = 7 GRCs =  4058 (45.20%)
phase3. H routing: Overflow =  2812 Max = 4 (GRCs = 15) GRCs =  2108 (46.96%)
phase3. V routing: Overflow =  3185 Max = 7 (GRCs =  3) GRCs =  1950 (43.44%)
phase3. metal1     Overflow =    67 Max = 2 (GRCs =  3) GRCs =    95 (2.12%)
phase3. metal2     Overflow =  2914 Max = 7 (GRCs =  3) GRCs =  1681 (37.45%)
phase3. metal3     Overflow =  2745 Max = 4 (GRCs = 15) GRCs =  2013 (44.84%)
phase3. metal4     Overflow =   271 Max = 2 (GRCs =  2) GRCs =   269 (5.99%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.1 1.74 0.39 0.92 0.30 1.06 0.41 0.23 0.23 0.23 0.80 0.07 0.00 0.48
metal2   0.53 1.97 3.76 3.60 4.41 10.6 8.38 11.3 13.0 0.02 15.7 2.89 9.73 13.9
metal3   1.70 0.05 0.62 2.59 0.00 3.24 8.93 4.73 0.11 0.00 32.4 0.00 4.52 41.0
metal4   14.5 0.16 6.68 10.1 0.00 20.4 8.24 3.35 0.00 0.00 30.2 0.00 0.09 6.08
metal5   99.7 0.00 0.00 0.05 0.00 0.07 0.00 0.00 0.00 0.00 0.16 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.9 0.39 1.15 1.73 0.47 3.55 2.60 1.97 1.34 0.03 7.94 0.30 1.43 6.15


phase3. Total Wire Length = 36898.07
phase3. Layer metal1 wire length = 1602.98
phase3. Layer metal2 wire length = 15775.41
phase3. Layer metal3 wire length = 12456.51
phase3. Layer metal4 wire length = 7054.65
phase3. Layer metal5 wire length = 8.52
phase3. Layer metal6 wire length = 0.00
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 31578
phase3. Via VIA12 count = 18124
phase3. Via VIA23 count = 10720
phase3. Via VIA34 count = 2722
phase3. Via VIA45 count = 12
phase3. Via VIA56 count = 0
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   22  Alloctr   22  Proc  758 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 63.16 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 67.82 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   21  Alloctr   22  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    6  Alloctr    7  Proc    0 
[GR: Done] Total (MB): Used   21  Alloctr   22  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Global Routing] Total (MB): Used   19  Alloctr   19  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   20  Alloctr   21  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 60689 of 66035


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   21  Alloctr   22  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   21  Alloctr   22  Proc  758 

Number of wires with overlap after iteration 1 = 33067 of 45027


Wire length and via report:
---------------------------
Number of metal1 wires: 1690              : 0
Number of metal2 wires: 28844            VIA12: 22389
Number of metal3 wires: 12207            VIA23: 17751
Number of metal4 wires: 2282             VIA34: 3147
Number of metal5 wires: 4                VIA45: 8
Number of metal6 wires: 0                VIA56: 0
Number of metal7 wires: 0                VIA67: 0
Number of metal8 wires: 0                VIA78: 0
Number of metal9 wires: 0                VIA89: 0
Number of metal10 wires: 0               VIA910: 0
Total number of wires: 45027             vias: 43295

Total metal1 wire length: 1345.2
Total metal2 wire length: 17780.6
Total metal3 wire length: 15047.8
Total metal4 wire length: 7064.3
Total metal5 wire length: 5.5
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 41243.4

Longest metal1 wire length: 25.1
Longest metal2 wire length: 45.6
Longest metal3 wire length: 40.1
Longest metal4 wire length: 53.6
Longest metal5 wire length: 1.5
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   20  Alloctr   22  Proc  758 
Updating the database ...
No data to save.
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Dec 28 18:48:46 2017

  Loading design 'sync_fpm'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 108 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 7222 nets in the design, 7190 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : sync_fpm
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 18:48:49 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             236.00
  Critical Path Length:          5.06
  Critical Path Slack:          -0.44
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -3.21
  No. of Violating Paths:       29.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:         -2.48
  No. of Hold Violations:       32.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:        614
  Leaf Cell Count:               6899
  Buf/Inv Cell Count:            1493
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      6803
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7567.167979
  Noncombinational Area:   434.643984
  Buf/Inv Area:            944.566009
  Net Area:                  0.000000
  Net XLength        :       18540.85
  Net YLength        :       24316.38
  -----------------------------------
  Cell Area:              8001.811963
  Design Area:            8001.811963
  Net Length        :        42857.24


  Design Rules
  -----------------------------------
  Total Number of Nets:          7222
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               84.17
  -----------------------------------------
  Overall Compile Time:               84.25
  Overall Compile Wall Clock Time:    84.51

ROPT:    (SETUP) WNS: 0.4354 TNS: 3.2140  Number of Violating Path: 29
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Dec 28 18:48:49 2017

  Loading design 'sync_fpm'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  WNS: 0.44  TNS: 3.21  Number of Violating Paths: 29  (with Crosstalk delta delays)
  Nets with DRC Violations: 1
  Total moveable cell area: 7984.6
  Total fixed cell area: 17.6
  Total physical cell area: 8002.1
  Core area: (20000 20000 924400 916000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: ON, Static-Noise: ON.


   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    8001.5      0.43       3.2       1.1 outRegister/out_reg_30_/D
    0:00:01    7998.1      0.43       3.2       1.1 outRegister/out_reg_30_/D
    0:00:01    7997.3      0.43       3.1       1.1 outRegister/out_reg_30_/D
    0:00:01    7996.8      0.43       3.1       1.1 outRegister/out_reg_30_/D
    0:00:01    7997.6      0.43       3.1       1.1 outRegister/out_reg_30_/D
    0:00:01    7997.8      0.43       3.1       1.1 outRegister/out_reg_30_/D
    0:00:01    7997.0      0.43       3.1       1.1 outRegister/out_reg_30_/D
    0:00:01    7996.0      0.43       3.1       1.1 outRegister/out_reg_30_/D
    0:00:01    7994.6      0.43       3.0       1.1 outRegister/out_reg_30_/D
    0:00:01    7994.4      0.43       3.0       1.1 outRegister/out_reg_30_/D
    0:00:01    7994.9      0.43       3.0       1.1 outRegister/out_reg_30_/D
    0:00:01    7994.6      0.43       3.0       1.1 outRegister/out_reg_30_/D
    0:00:01    7994.1      0.43       3.0       1.1 outRegister/out_reg_30_/D


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:53 2017
****************************************
Std cell utilization: 98.65%  (30053/(30464-0))
(Non-fixed + Fixed)
Std cell utilization: 98.65%  (29987/(30464-66))
(Non-fixed only)
Chip area:            30464    sites, bbox (2.00 2.00 92.44 91.60) um
Std cell area:        30053    sites, (non-fixed:29987  fixed:66)
                      6899     cells, (non-fixed:6897   fixed:2)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      66       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  1.56 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 64)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:53 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 6897) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpm
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 18:48:53 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(944400,936000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(944400,936000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Dec 28 18:48:53 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Dec 28 18:48:53 2017
Successfully removed route by type
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   14  Alloctr   17  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,94.44,93.60)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   16  Alloctr   17  Proc  758 
Net statistics:
Total number of nets     = 7192
Number of nets to route  = 7187
5 nets are fully connected,
 of which 5 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   18  Alloctr   18  Proc  758 
Average gCell capacity  0.86     on layer (1)    metal1
Average gCell capacity  5.88     on layer (2)    metal2
Average gCell capacity  3.16     on layer (3)    metal3
Average gCell capacity  2.60     on layer (4)    metal4
Average gCell capacity  0.12     on layer (5)    metal5
Average gCell capacity  0.14     on layer (6)    metal6
Average gCell capacity  0.91     on layer (7)    metal7
Average gCell capacity  0.92     on layer (8)    metal8
Average gCell capacity  0.45     on layer (9)    metal9
Average gCell capacity  0.45     on layer (10)   metal10
Average number of tracks per gCell 10.15         on layer (1)    metal1
Average number of tracks per gCell 7.55  on layer (2)    metal2
Average number of tracks per gCell 3.76  on layer (3)    metal3
Average number of tracks per gCell 3.77  on layer (4)    metal4
Average number of tracks per gCell 1.89  on layer (5)    metal5
Average number of tracks per gCell 1.91  on layer (6)    metal6
Average number of tracks per gCell 0.95  on layer (7)    metal7
Average number of tracks per gCell 0.95  on layer (8)    metal8
Average number of tracks per gCell 0.48  on layer (9)    metal9
Average number of tracks per gCell 0.50  on layer (10)   metal10
Number of gCells = 43560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   18  Alloctr   19  Proc  758 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   18  Alloctr   19  Proc  758 
Warning: The global router sees the pin (TOP A[12]) (0.000 29.325) of net A[12] as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (inputRegister/U23 A1) (2.060 30.700) of net A[12] as blocked and might route the net through the blockages. (ZRT-110)
1 nets with total of 2 blocked pins
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   19  Alloctr   19  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used   21  Alloctr   22  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =  9120 Max = 10 GRCs =  4939 (55.01%)
Initial. H routing: Overflow =  4273 Max = 10 (GRCs =  1) GRCs =  2580 (57.47%)
Initial. V routing: Overflow =  4846 Max = 9 (GRCs =  2) GRCs =  2359 (52.55%)
Initial. metal1     Overflow =    64 Max = 2 (GRCs =  1) GRCs =    92 (2.05%)
Initial. metal2     Overflow =  4475 Max = 9 (GRCs =  2) GRCs =  2034 (45.31%)
Initial. metal3     Overflow =  4209 Max = 10 (GRCs =  1) GRCs =  2488 (55.42%)
Initial. metal4     Overflow =   371 Max = 3 (GRCs = 10) GRCs =   325 (7.24%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.4 2.07 1.26 1.15 0.30 0.69 0.16 0.00 0.00 0.00 0.25 0.00 0.00 0.64
metal2   1.33 2.69 3.58 3.08 3.19 8.31 6.68 10.3 13.2 0.00 13.5 4.55 7.92 21.4
metal3   2.07 0.02 1.31 3.65 0.00 3.37 13.8 4.75 0.09 0.00 25.0 0.00 3.56 42.3
metal4   23.9 0.11 7.99 10.3 0.00 20.0 7.71 2.98 0.00 0.00 19.9 0.00 0.16 6.89
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.2 0.56 1.61 2.07 0.40 3.69 3.23 2.06 1.52 0.00 6.69 0.52 1.33 8.12


Initial. Total Wire Length = 34671.86
Initial. Layer metal1 wire length = 830.69
Initial. Layer metal2 wire length = 14289.75
Initial. Layer metal3 wire length = 13550.58
Initial. Layer metal4 wire length = 6000.84
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 31246
Initial. Via VIA12 count = 17938
Initial. Via VIA23 count = 10703
Initial. Via VIA34 count = 2605
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   21  Alloctr   22  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =  8426 Max = 9 GRCs =  5154 (57.41%)
phase1. H routing: Overflow =  3664 Max = 7 (GRCs =  1) GRCs =  2723 (60.66%)
phase1. V routing: Overflow =  4762 Max = 9 (GRCs =  2) GRCs =  2431 (54.15%)
phase1. metal1     Overflow =    61 Max = 1 (GRCs = 24) GRCs =    96 (2.14%)
phase1. metal2     Overflow =  4392 Max = 9 (GRCs =  2) GRCs =  2066 (46.02%)
phase1. metal3     Overflow =  3603 Max = 7 (GRCs =  1) GRCs =  2627 (58.52%)
phase1. metal4     Overflow =   369 Max = 3 (GRCs =  2) GRCs =   365 (8.13%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.3 1.74 0.55 1.12 0.28 1.42 0.34 0.18 0.09 0.00 0.34 0.00 0.00 0.55
metal2   0.80 2.25 3.21 3.24 3.63 8.03 6.68 10.5 13.2 0.00 14.4 4.45 8.63 20.8
metal3   1.61 0.02 0.99 2.94 0.00 3.10 9.25 4.32 0.16 0.00 30.4 0.00 3.49 43.6
metal4   11.8 0.07 7.16 10.4 0.00 18.6 8.86 3.37 0.00 0.00 32.1 0.00 0.14 7.39
metal5   99.9 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.6 0.47 1.36 2.02 0.44 3.55 2.86 2.10 1.53 0.00 8.82 0.51 1.40 8.25


phase1. Total Wire Length = 35570.21
phase1. Layer metal1 wire length = 1148.87
phase1. Layer metal2 wire length = 13974.55
phase1. Layer metal3 wire length = 13047.20
phase1. Layer metal4 wire length = 7398.89
phase1. Layer metal5 wire length = 0.71
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 31828
phase1. Via VIA12 count = 18001
phase1. Via VIA23 count = 10705
phase1. Via VIA34 count = 3120
phase1. Via VIA45 count = 2
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   22  Alloctr   22  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =  5816 Max = 7 GRCs =  3764 (41.92%)
phase2. H routing: Overflow =  2924 Max = 5 (GRCs =  2) GRCs =  2030 (45.22%)
phase2. V routing: Overflow =  2891 Max = 7 (GRCs =  2) GRCs =  1734 (38.63%)
phase2. metal1     Overflow =    63 Max = 2 (GRCs =  1) GRCs =    97 (2.16%)
phase2. metal2     Overflow =  2712 Max = 7 (GRCs =  2) GRCs =  1559 (34.73%)
phase2. metal3     Overflow =  2861 Max = 5 (GRCs =  2) GRCs =  1933 (43.06%)
phase2. metal4     Overflow =   179 Max = 2 (GRCs =  4) GRCs =   175 (3.90%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.0 1.88 0.53 1.08 0.21 1.19 0.51 0.23 0.23 0.09 0.51 0.02 0.00 0.53
metal2   0.71 2.13 3.21 3.51 4.78 11.8 7.85 12.8 12.9 0.00 15.4 2.27 9.00 13.3
metal3   1.26 0.02 0.90 2.85 0.00 3.10 9.04 4.55 0.23 0.00 34.2 0.00 3.67 40.1
metal4   13.9 0.11 8.01 11.7 0.00 20.6 8.31 2.69 0.00 0.00 30.4 0.00 0.05 3.97
metal5   99.9 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.07 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.8 0.42 1.26 1.92 0.50 3.68 2.57 2.03 1.34 0.01 8.07 0.23 1.27 5.80


phase2. Total Wire Length = 35907.25
phase2. Layer metal1 wire length = 1357.47
phase2. Layer metal2 wire length = 15279.93
phase2. Layer metal3 wire length = 12556.00
phase2. Layer metal4 wire length = 6711.75
phase2. Layer metal5 wire length = 2.11
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 31366
phase2. Via VIA12 count = 18004
phase2. Via VIA23 count = 10628
phase2. Via VIA34 count = 2730
phase2. Via VIA45 count = 4
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   22  Alloctr   22  Proc  758 
phase3. Routing result:
phase3. Both Dirs: Overflow =  6007 Max = 7 GRCs =  4030 (44.89%)
phase3. H routing: Overflow =  2929 Max = 5 (GRCs =  2) GRCs =  2143 (47.74%)
phase3. V routing: Overflow =  3078 Max = 7 (GRCs =  2) GRCs =  1887 (42.04%)
phase3. metal1     Overflow =    61 Max = 2 (GRCs =  1) GRCs =    96 (2.14%)
phase3. metal2     Overflow =  2822 Max = 7 (GRCs =  2) GRCs =  1638 (36.49%)
phase3. metal3     Overflow =  2867 Max = 5 (GRCs =  2) GRCs =  2047 (45.60%)
phase3. metal4     Overflow =   256 Max = 2 (GRCs =  7) GRCs =   249 (5.55%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.0 1.88 0.48 0.94 0.25 1.12 0.64 0.30 0.34 0.05 0.51 0.02 0.00 0.46
metal2   0.64 2.07 3.37 3.54 4.71 10.8 8.03 11.8 12.8 0.02 16.0 3.24 8.93 13.8
metal3   1.29 0.02 0.87 2.41 0.00 2.98 9.18 4.38 0.14 0.00 32.0 0.00 4.52 42.1
metal4   14.3 0.11 7.76 11.1 0.00 19.1 8.33 3.05 0.00 0.00 30.4 0.00 0.05 5.67
metal5   99.8 0.00 0.00 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.09 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.9 0.41 1.25 1.81 0.50 3.40 2.62 1.96 1.33 0.01 7.92 0.33 1.35 6.22


phase3. Total Wire Length = 36048.86
phase3. Layer metal1 wire length = 1423.76
phase3. Layer metal2 wire length = 15444.06
phase3. Layer metal3 wire length = 12460.61
phase3. Layer metal4 wire length = 6717.05
phase3. Layer metal5 wire length = 3.37
phase3. Layer metal6 wire length = 0.00
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 31359
phase3. Via VIA12 count = 18023
phase3. Via VIA23 count = 10606
phase3. Via VIA34 count = 2724
phase3. Via VIA45 count = 6
phase3. Via VIA56 count = 0
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   22  Alloctr   22  Proc  758 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 62.73 %
Peak    vertical track utilization   = 220.00 %
Average horizontal track utilization = 68.07 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   21  Alloctr   22  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    6  Alloctr    5  Proc    0 
[GR: Done] Total (MB): Used   21  Alloctr   22  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    4  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   19  Alloctr   20  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   20  Alloctr   21  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 60521 of 65757


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   21  Alloctr   22  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   21  Alloctr   22  Proc  758 

Number of wires with overlap after iteration 1 = 32650 of 44235


Wire length and via report:
---------------------------
Number of metal1 wires: 1677              : 0
Number of metal2 wires: 28354            VIA12: 22277
Number of metal3 wires: 12019            VIA23: 17636
Number of metal4 wires: 2182             VIA34: 3082
Number of metal5 wires: 3                VIA45: 6
Number of metal6 wires: 0                VIA56: 0
Number of metal7 wires: 0                VIA67: 0
Number of metal8 wires: 0                VIA78: 0
Number of metal9 wires: 0                VIA89: 0
Number of metal10 wires: 0               VIA910: 0
Total number of wires: 44235             vias: 43001

Total metal1 wire length: 1202.3
Total metal2 wire length: 17433.6
Total metal3 wire length: 15007.7
Total metal4 wire length: 6706.9
Total metal5 wire length: 3.8
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 40354.3

Longest metal1 wire length: 35.0
Longest metal2 wire length: 47.5
Longest metal3 wire length: 46.4
Longest metal4 wire length: 57.4
Longest metal5 wire length: 1.5
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   20  Alloctr   22  Proc  758 
Updating the database ...
No data to save.
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Dec 28 18:48:57 2017

  Loading design 'sync_fpm'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 110 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 7222 nets in the design, 7190 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : sync_fpm
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 18:49:00 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             211.00
  Critical Path Length:          5.05
  Critical Path Slack:          -0.43
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -3.14
  No. of Violating Paths:       29.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:         -2.48
  No. of Hold Violations:       32.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:        614
  Leaf Cell Count:               6899
  Buf/Inv Cell Count:            1493
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      6803
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7559.453978
  Noncombinational Area:   434.643984
  Buf/Inv Area:            941.374009
  Net Area:                  0.000000
  Net XLength        :       18576.66
  Net YLength        :       24033.77
  -----------------------------------
  Cell Area:              7994.097963
  Design Area:            7994.097963
  Net Length        :        42610.44


  Design Rules
  -----------------------------------
  Total Number of Nets:          7222
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               87.61
  -----------------------------------------
  Overall Compile Time:               87.72
  Overall Compile Wall Clock Time:    88.04

ROPT:    (SETUP) WNS: 0.4331 TNS: 3.1392  Number of Violating Path: 29
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
1
save_mw_cel -as ${design}_6_routed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpm_6_routed. (UIG-5)
1
puts "finish_route"
finish_route
##############################################
########### 7. Finishing #####################
##############################################
insert_zrt_redundant_vias 
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   18  Alloctr   16  Proc    0 
[Dr init] Total (MB): Used   19  Alloctr   21  Proc  758 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA12(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA23    ->  VIA23_1x2(r)  VIA23_1x2     VIA23_2x1(r)  VIA23_2x1   

       VIA23(r) ->  VIA23_1x2(r)  VIA23_1x2     VIA23_2x1(r)  VIA23_2x1   

       VIA34    ->  VIA34_2x1(r)  VIA34_2x1     VIA34_1x2(r)  VIA34_1x2   

       VIA34(r) ->  VIA34_2x1(r)  VIA34_2x1     VIA34_1x2(r)  VIA34_1x2   

       VIA45    ->  VIA45_1x2     VIA45_2x1   

       VIA56    ->  VIA56_2x1     VIA56_1x2   

       VIA67    ->  VIA67_1x2     VIA67_2x1   

       VIA78    ->  VIA78_2x1     VIA78_1x2   

       VIA89    ->  VIA89_1x2     VIA89_2x1   

      VIA910    -> VIA910_2x1    VIA910_1x2   



        There were 647 out of 21597 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   19  Alloctr   16  Proc    0 
[Technology Processing] Total (MB): Used   20  Alloctr   22  Proc  758 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    9647
Routed  2/4 Partitions, Violations =    16221
Routed  3/4 Partitions, Violations =    21374
Routed  4/4 Partitions, Violations =    25959

RedundantVia finished with 25959 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      25959
        Diff net spacing : 5851
        Same net spacing : 215
        Diff net via-cut spacing : 38
        Less than minimum width : 1418
        Less than minimum enclosed area : 6
        Short : 18430
        Internal-only types : 1


Total Wire Length =                    41127 micron
Total Number of Contacts =             40950
Total Number of Wires =                42881
Total Number of PtConns =              13098
Total Number of Routable Wires =       42881
Total Routable Wire Length =           40235 micron
        Layer         metal1 :       1345 micron
        Layer         metal2 :      17886 micron
        Layer         metal3 :      14899 micron
        Layer         metal4 :       6994 micron
        Layer         metal5 :          4 micron
        Layer         metal6 :          0 micron
        Layer         metal7 :          0 micron
        Layer         metal8 :          0 micron
        Layer         metal9 :          0 micron
        Layer        metal10 :          0 micron
        Via        VIA45_1x2 :          6
        Via            VIA34 :       1292
        Via       VIA34(rot) :         23
        Via        VIA34_1x2 :         84
        Via   VIA34(rot)_2x1 :       1219
        Via   VIA34(rot)_1x2 :         70
        Via        VIA34_2x1 :        385
        Via            VIA23 :       8451
        Via       VIA23(rot) :        474
        Via        VIA23_1x2 :       1176
        Via   VIA23(rot)_2x1 :        802
        Via   VIA23(rot)_1x2 :       5564
        Via        VIA23_2x1 :         72
        Via            VIA12 :       1162
        Via       VIA12(rot) :       9777
        Via        VIA12_1x2 :       2382
        Via   VIA12(rot)_2x1 :       2882
        Via   VIA12(rot)_1x2 :       4352
        Via        VIA12_2x1 :        777

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 48.28% (19771 / 40950 vias)
 
    Layer via1       = 48.72% (10393  / 21332   vias)
        Weight 1     = 48.72% (10393   vias)
        Un-optimized = 51.28% (10939   vias)
    Layer via2       = 46.04% (7614   / 16539   vias)
        Weight 1     = 46.04% (7614    vias)
        Un-optimized = 53.96% (8925    vias)
    Layer via3       = 57.21% (1758   / 3073    vias)
        Weight 1     = 57.21% (1758    vias)
        Un-optimized = 42.79% (1315    vias)
    Layer via4       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 48.28% (19771 / 40950 vias)
 
    Layer via1       = 48.72% (10393  / 21332   vias)
    Layer via2       = 46.04% (7614   / 16539   vias)
    Layer via3       = 57.21% (1758   / 3073    vias)
    Layer via4       = 100.00% (6      / 6       vias)
 

[RedundantVia] Elapsed real time: 0:00:08 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[RedundantVia] Stage (MB): Used   24  Alloctr   20  Proc   34 
[RedundantVia] Total (MB): Used   24  Alloctr   25  Proc  792 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:08 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Dr init] Stage (MB): Used   24  Alloctr   20  Proc   34 
[Dr init] Total (MB): Used   24  Alloctr   25  Proc  792 
Total number of nets = 7192, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/49 Partitions, Violations =   25536
Routed  2/49 Partitions, Violations =   25087
Routed  3/49 Partitions, Violations =   24591
Routed  4/49 Partitions, Violations =   24146
Routed  5/49 Partitions, Violations =   23693
Routed  6/49 Partitions, Violations =   23279
Routed  7/49 Partitions, Violations =   22855
Routed  8/49 Partitions, Violations =   22484
Routed  9/49 Partitions, Violations =   22052
Routed  10/49 Partitions, Violations =  21700
Routed  11/49 Partitions, Violations =  21262
Routed  12/49 Partitions, Violations =  20740
Routed  13/49 Partitions, Violations =  20158
Routed  14/49 Partitions, Violations =  19728
Routed  15/49 Partitions, Violations =  19389
Routed  16/49 Partitions, Violations =  18873
Routed  17/49 Partitions, Violations =  18460
Routed  18/49 Partitions, Violations =  17895
Routed  19/49 Partitions, Violations =  17441
Routed  20/49 Partitions, Violations =  16977
Routed  21/49 Partitions, Violations =  16611
Routed  22/49 Partitions, Violations =  16316
Routed  23/49 Partitions, Violations =  15991
Routed  24/49 Partitions, Violations =  15539
Routed  25/49 Partitions, Violations =  15127
Routed  26/49 Partitions, Violations =  14788
Routed  27/49 Partitions, Violations =  14444
Routed  28/49 Partitions, Violations =  14267
Routed  29/49 Partitions, Violations =  14164
Routed  30/49 Partitions, Violations =  13938
Routed  31/49 Partitions, Violations =  13852
Routed  32/49 Partitions, Violations =  13489
Routed  33/49 Partitions, Violations =  13183
Routed  34/49 Partitions, Violations =  13041
Routed  35/49 Partitions, Violations =  12930
Routed  36/49 Partitions, Violations =  12924
Routed  37/49 Partitions, Violations =  12469
Routed  38/49 Partitions, Violations =  12196
Routed  39/49 Partitions, Violations =  12152
Routed  40/49 Partitions, Violations =  11963
Routed  41/49 Partitions, Violations =  11810
Routed  42/49 Partitions, Violations =  11456
Routed  43/49 Partitions, Violations =  11312
Routed  44/49 Partitions, Violations =  11161
Routed  45/49 Partitions, Violations =  10699
Routed  46/49 Partitions, Violations =  10523
Routed  47/49 Partitions, Violations =  10337
Routed  48/49 Partitions, Violations =  10199
Routed  49/49 Partitions, Violations =  10105

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      10105
        Diff net spacing : 4371
        Same net spacing : 130
        Diff net via-cut spacing : 73
        Same net via-cut spacing : 2
        Less than minimum width : 150
        Less than minimum enclosed area : 3
        Short : 5238
        Internal-only types : 138

[Iter 1] Elapsed real time: 0:00:52 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:51 total=0:00:51
[Iter 1] Stage (MB): Used   25  Alloctr   22  Proc   34 
[Iter 1] Total (MB): Used   25  Alloctr   27  Proc  792 

End DR iteration 1 with 49 parts

Start DR iteration 2: uniform partition
Routed  1/49 Partitions, Violations =   10002
Routed  2/49 Partitions, Violations =   9969
Routed  3/49 Partitions, Violations =   9872
Routed  4/49 Partitions, Violations =   9790
Routed  5/49 Partitions, Violations =   9702
Routed  6/49 Partitions, Violations =   9610
Routed  7/49 Partitions, Violations =   9498
Routed  8/49 Partitions, Violations =   9393
Routed  9/49 Partitions, Violations =   9248
Routed  10/49 Partitions, Violations =  9092
Routed  11/49 Partitions, Violations =  9042
Routed  12/49 Partitions, Violations =  8906
Routed  13/49 Partitions, Violations =  8847
Routed  14/49 Partitions, Violations =  8765
Routed  15/49 Partitions, Violations =  8610
Routed  16/49 Partitions, Violations =  8442
Routed  17/49 Partitions, Violations =  8294
Routed  18/49 Partitions, Violations =  8122
Routed  19/49 Partitions, Violations =  8014
Routed  20/49 Partitions, Violations =  7895
Routed  21/49 Partitions, Violations =  7883
Routed  22/49 Partitions, Violations =  7842
Routed  23/49 Partitions, Violations =  7726
Routed  24/49 Partitions, Violations =  7628
Routed  25/49 Partitions, Violations =  7557
Routed  26/49 Partitions, Violations =  7330
Routed  27/49 Partitions, Violations =  7228
Routed  28/49 Partitions, Violations =  7171
Routed  29/49 Partitions, Violations =  7161
Routed  30/49 Partitions, Violations =  6970
Routed  31/49 Partitions, Violations =  6766
Routed  32/49 Partitions, Violations =  6724
Routed  33/49 Partitions, Violations =  6657
Routed  34/49 Partitions, Violations =  6645
Routed  35/49 Partitions, Violations =  6622
Routed  36/49 Partitions, Violations =  6226
Routed  37/49 Partitions, Violations =  6026
Routed  38/49 Partitions, Violations =  5907
Routed  39/49 Partitions, Violations =  5846
Routed  40/49 Partitions, Violations =  5681
Routed  41/49 Partitions, Violations =  5500
Routed  42/49 Partitions, Violations =  5399
Routed  43/49 Partitions, Violations =  5304
Routed  44/49 Partitions, Violations =  5199
Routed  45/49 Partitions, Violations =  5154
Routed  46/49 Partitions, Violations =  5066
Routed  47/49 Partitions, Violations =  4948
Routed  48/49 Partitions, Violations =  4909
Routed  49/49 Partitions, Violations =  4864

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4864
        Diff net spacing : 2463
        Same net spacing : 65
        Diff net via-cut spacing : 19
        Less than minimum width : 70
        Short : 2104
        Internal-only types : 143

[Iter 2] Elapsed real time: 0:01:18 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:18 total=0:01:18
[Iter 2] Stage (MB): Used   25  Alloctr   21  Proc   34 
[Iter 2] Total (MB): Used   25  Alloctr   26  Proc  792 

End DR iteration 2 with 49 parts

Start DR iteration 3: uniform partition
Routed  1/49 Partitions, Violations =   4897
Routed  2/49 Partitions, Violations =   4874
Routed  3/49 Partitions, Violations =   4896
Routed  4/49 Partitions, Violations =   4876
Routed  5/49 Partitions, Violations =   4859
Routed  6/49 Partitions, Violations =   4840
Routed  7/49 Partitions, Violations =   4826
Routed  8/49 Partitions, Violations =   4827
Routed  9/49 Partitions, Violations =   4815
Routed  10/49 Partitions, Violations =  4790
Routed  11/49 Partitions, Violations =  4726
Routed  12/49 Partitions, Violations =  4732
Routed  13/49 Partitions, Violations =  4722
Routed  14/49 Partitions, Violations =  4706
Routed  15/49 Partitions, Violations =  4700
Routed  16/49 Partitions, Violations =  4671
Routed  17/49 Partitions, Violations =  4644
Routed  18/49 Partitions, Violations =  4611
Routed  19/49 Partitions, Violations =  4586
Routed  20/49 Partitions, Violations =  4564
Routed  21/49 Partitions, Violations =  4538
Routed  22/49 Partitions, Violations =  4514
Routed  23/49 Partitions, Violations =  4495
Routed  24/49 Partitions, Violations =  4477
Routed  25/49 Partitions, Violations =  4468
Routed  26/49 Partitions, Violations =  4452
Routed  27/49 Partitions, Violations =  4421
Routed  28/49 Partitions, Violations =  4389
Routed  29/49 Partitions, Violations =  4386
Routed  30/49 Partitions, Violations =  4365
Routed  31/49 Partitions, Violations =  4270
Routed  32/49 Partitions, Violations =  4193
Routed  33/49 Partitions, Violations =  4136
Routed  34/49 Partitions, Violations =  4125
Routed  35/49 Partitions, Violations =  4122
Routed  36/49 Partitions, Violations =  3965
Routed  37/49 Partitions, Violations =  3827
Routed  38/49 Partitions, Violations =  3797
Routed  39/49 Partitions, Violations =  3775
Routed  40/49 Partitions, Violations =  3698
Routed  41/49 Partitions, Violations =  3638
Routed  42/49 Partitions, Violations =  3603
Routed  43/49 Partitions, Violations =  3599
Routed  44/49 Partitions, Violations =  3516
Routed  45/49 Partitions, Violations =  3400
Routed  46/49 Partitions, Violations =  3360
Routed  47/49 Partitions, Violations =  3323
Routed  48/49 Partitions, Violations =  3238
Routed  49/49 Partitions, Violations =  3223

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3223
        Diff net spacing : 1730
        Same net spacing : 75
        Diff net via-cut spacing : 4
        Same net via-cut spacing : 1
        Less than minimum width : 17
        Short : 1367
        Internal-only types : 29

[Iter 3] Elapsed real time: 0:01:38 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:01:37 total=0:01:38
[Iter 3] Stage (MB): Used   24  Alloctr   21  Proc   34 
[Iter 3] Total (MB): Used   25  Alloctr   26  Proc  792 

End DR iteration 3 with 49 parts

Start DR iteration 4: uniform partition
Routed  1/49 Partitions, Violations =   3173
Routed  2/49 Partitions, Violations =   3164
Routed  3/49 Partitions, Violations =   3131
Routed  4/49 Partitions, Violations =   3125
Routed  5/49 Partitions, Violations =   3125
Routed  6/49 Partitions, Violations =   3092
Routed  7/49 Partitions, Violations =   3079
Routed  8/49 Partitions, Violations =   3081
Routed  9/49 Partitions, Violations =   3064
Routed  10/49 Partitions, Violations =  3067
Routed  11/49 Partitions, Violations =  3072
Routed  12/49 Partitions, Violations =  3055
Routed  13/49 Partitions, Violations =  3041
Routed  14/49 Partitions, Violations =  3032
Routed  15/49 Partitions, Violations =  2999
Routed  16/49 Partitions, Violations =  3007
Routed  17/49 Partitions, Violations =  2993
Routed  18/49 Partitions, Violations =  2983
Routed  19/49 Partitions, Violations =  2976
Routed  20/49 Partitions, Violations =  2972
Routed  21/49 Partitions, Violations =  2954
Routed  22/49 Partitions, Violations =  2954
Routed  23/49 Partitions, Violations =  2943
Routed  24/49 Partitions, Violations =  2946
Routed  25/49 Partitions, Violations =  2946
Routed  26/49 Partitions, Violations =  2928
Routed  27/49 Partitions, Violations =  2936
Routed  28/49 Partitions, Violations =  2936
Routed  29/49 Partitions, Violations =  2903
Routed  30/49 Partitions, Violations =  2890
Routed  31/49 Partitions, Violations =  2864
Routed  32/49 Partitions, Violations =  2873
Routed  33/49 Partitions, Violations =  2867
Routed  34/49 Partitions, Violations =  2859
Routed  35/49 Partitions, Violations =  2860
Routed  36/49 Partitions, Violations =  2746
Routed  37/49 Partitions, Violations =  2746
Routed  38/49 Partitions, Violations =  2753
Routed  39/49 Partitions, Violations =  2752
Routed  40/49 Partitions, Violations =  2751
Routed  41/49 Partitions, Violations =  2729
Routed  42/49 Partitions, Violations =  2709
Routed  43/49 Partitions, Violations =  2694
Routed  44/49 Partitions, Violations =  2685
Routed  45/49 Partitions, Violations =  2692
Routed  46/49 Partitions, Violations =  2634
Routed  47/49 Partitions, Violations =  2615
Routed  48/49 Partitions, Violations =  2566
Routed  49/49 Partitions, Violations =  2544

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2544
        Diff net spacing : 1310
        Same net spacing : 61
        Diff net via-cut spacing : 3
        Less than minimum width : 8
        Less than minimum area : 1
        Short : 1146
        Internal-only types : 15

[Iter 4] Elapsed real time: 0:01:49 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:01:48 total=0:01:49
[Iter 4] Stage (MB): Used   24  Alloctr   21  Proc   34 
[Iter 4] Total (MB): Used   25  Alloctr   26  Proc  792 

End DR iteration 4 with 49 parts

Start DR iteration 5: non-uniform partition
Routed  1/70 Partitions, Violations =   2505
Routed  2/70 Partitions, Violations =   2520
Routed  3/70 Partitions, Violations =   2541
Routed  4/70 Partitions, Violations =   2568
Routed  5/70 Partitions, Violations =   2564
Routed  6/70 Partitions, Violations =   2494
Routed  7/70 Partitions, Violations =   2494
Routed  8/70 Partitions, Violations =   2498
Routed  9/70 Partitions, Violations =   2502
Routed  10/70 Partitions, Violations =  2484
Routed  11/70 Partitions, Violations =  2490
Routed  12/70 Partitions, Violations =  2479
Routed  13/70 Partitions, Violations =  2475
Routed  14/70 Partitions, Violations =  2452
Routed  15/70 Partitions, Violations =  2450
Routed  16/70 Partitions, Violations =  2434
Routed  17/70 Partitions, Violations =  2419
Routed  18/70 Partitions, Violations =  2398
Routed  19/70 Partitions, Violations =  2396
Routed  20/70 Partitions, Violations =  2362
Routed  21/70 Partitions, Violations =  2355
Routed  22/70 Partitions, Violations =  2368
Routed  23/70 Partitions, Violations =  2372
Routed  24/70 Partitions, Violations =  2352
Routed  25/70 Partitions, Violations =  2359
Routed  26/70 Partitions, Violations =  2337
Routed  27/70 Partitions, Violations =  2311
Routed  28/70 Partitions, Violations =  2310
Routed  29/70 Partitions, Violations =  2322
Routed  30/70 Partitions, Violations =  2348
Routed  31/70 Partitions, Violations =  2314
Routed  32/70 Partitions, Violations =  2305
Routed  33/70 Partitions, Violations =  2306
Routed  34/70 Partitions, Violations =  2291
Routed  35/70 Partitions, Violations =  2293
Routed  36/70 Partitions, Violations =  2287
Routed  37/70 Partitions, Violations =  2274
Routed  38/70 Partitions, Violations =  2272
Routed  39/70 Partitions, Violations =  2298
Routed  40/70 Partitions, Violations =  2289
Routed  41/70 Partitions, Violations =  2278
Routed  42/70 Partitions, Violations =  2272
Routed  43/70 Partitions, Violations =  2282
Routed  44/70 Partitions, Violations =  2286
Routed  45/70 Partitions, Violations =  2281
Routed  46/70 Partitions, Violations =  2272
Routed  47/70 Partitions, Violations =  2248
Routed  48/70 Partitions, Violations =  2258
Routed  49/70 Partitions, Violations =  2256
Routed  50/70 Partitions, Violations =  2261
Routed  51/70 Partitions, Violations =  2257
Routed  52/70 Partitions, Violations =  2250
Routed  53/70 Partitions, Violations =  2246
Routed  54/70 Partitions, Violations =  2242
Routed  55/70 Partitions, Violations =  2244
Routed  56/70 Partitions, Violations =  2238
Routed  57/70 Partitions, Violations =  2236
Routed  58/70 Partitions, Violations =  2237
Routed  59/70 Partitions, Violations =  2234
Routed  60/70 Partitions, Violations =  2236
Routed  61/70 Partitions, Violations =  2233
Routed  62/70 Partitions, Violations =  2221
Routed  63/70 Partitions, Violations =  2218
Routed  64/70 Partitions, Violations =  2207
Routed  65/70 Partitions, Violations =  2211
Routed  66/70 Partitions, Violations =  2205
Routed  67/70 Partitions, Violations =  2234
Routed  68/70 Partitions, Violations =  2234
Routed  69/70 Partitions, Violations =  2242
Routed  70/70 Partitions, Violations =  2241

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2241
        Diff net spacing : 1200
        Same net spacing : 39
        Diff net via-cut spacing : 3
        Same net via-cut spacing : 2
        Less than minimum width : 14
        Short : 951
        Internal-only types : 32

[Iter 5] Elapsed real time: 0:02:00 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:02:00 total=0:02:00
[Iter 5] Stage (MB): Used   24  Alloctr   21  Proc   34 
[Iter 5] Total (MB): Used   25  Alloctr   26  Proc  792 

End DR iteration 5 with 70 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Begin revisit internal-only type DRCs ...

Checked 1/7 Partitions, Violations =    2226
Checked 2/7 Partitions, Violations =    2223
Checked 3/7 Partitions, Violations =    2219
Checked 4/7 Partitions, Violations =    2218
Checked 5/7 Partitions, Violations =    2217
Checked 6/7 Partitions, Violations =    2216
Checked 7/7 Partitions, Violations =    2215

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2215

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   25  Alloctr   26  Proc  792 
[DR] Elapsed real time: 0:02:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:02:00 total=0:02:00
[DR] Stage (MB): Used   23  Alloctr   20  Proc   34 
[DR] Total (MB): Used   24  Alloctr   25  Proc  792 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 1335 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 880 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      880
        Diff net spacing : 394
        Same net spacing : 22
        Diff net via-cut spacing : 3
        Same net via-cut spacing : 2
        Less than minimum width : 7
        Short : 452



Total Wire Length =                    44911 micron
Total Number of Contacts =             41672
Total Number of Wires =                58370
Total Number of PtConns =              23028
Total Number of Routable Wires =       58370
Total Routable Wire Length =           43755 micron
        Layer         metal1 :       1265 micron
        Layer         metal2 :      17989 micron
        Layer         metal3 :      14333 micron
        Layer         metal4 :       9037 micron
        Layer         metal5 :       1558 micron
        Layer         metal6 :        393 micron
        Layer         metal7 :        238 micron
        Layer         metal8 :         87 micron
        Layer         metal9 :          2 micron
        Layer        metal10 :          9 micron
        Via           VIA910 :          2
        Via            VIA89 :          2
        Via            VIA78 :          8
        Via        VIA78_2x1 :          9
        Via            VIA67 :         27
        Via        VIA67_1x2 :         31
        Via        VIA67_2x1 :          2
        Via            VIA56 :        118
        Via        VIA56_2x1 :        142
        Via            VIA45 :        510
        Via        VIA45_2x1 :          9
        Via        VIA45_1x2 :        354
        Via            VIA34 :       2354
        Via       VIA34(rot) :         16
        Via        VIA34_1x2 :         98
        Via   VIA34(rot)_2x1 :       2023
        Via   VIA34(rot)_1x2 :        227
        Via        VIA34_2x1 :        228
        Via            VIA23 :       6146
        Via       VIA23(rot) :        695
        Via        VIA23_1x2 :       1472
        Via   VIA23(rot)_2x1 :        374
        Via   VIA23(rot)_1x2 :       5610
        Via        VIA23_2x1 :         65
        Via            VIA12 :       3676
        Via       VIA12(rot) :       9308
        Via        VIA12_1x2 :       1457
        Via   VIA12(rot)_2x1 :       2229
        Via   VIA12(rot)_1x2 :       3535
        Via        VIA12_2x1 :        945

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 45.14% (18810 / 41672 vias)
 
    Layer via1       = 38.61% (8166   / 21150   vias)
        Weight 1     = 38.61% (8166    vias)
        Un-optimized = 61.39% (12984   vias)
    Layer via2       = 52.37% (7521   / 14362   vias)
        Weight 1     = 52.37% (7521    vias)
        Un-optimized = 47.63% (6841    vias)
    Layer via3       = 52.08% (2576   / 4946    vias)
        Weight 1     = 52.08% (2576    vias)
        Un-optimized = 47.92% (2370    vias)
    Layer via4       = 41.58% (363    / 873     vias)
        Weight 1     = 41.58% (363     vias)
        Un-optimized = 58.42% (510     vias)
    Layer via5       = 54.62% (142    / 260     vias)
        Weight 1     = 54.62% (142     vias)
        Un-optimized = 45.38% (118     vias)
    Layer via6       = 55.00% (33     / 60      vias)
        Weight 1     = 55.00% (33      vias)
        Un-optimized = 45.00% (27      vias)
    Layer via7       = 52.94% (9      / 17      vias)
        Weight 1     = 52.94% (9       vias)
        Un-optimized = 47.06% (8       vias)
    Layer via8       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
    Layer via9       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
  Total double via conversion rate    = 45.14% (18810 / 41672 vias)
 
    Layer via1       = 38.61% (8166   / 21150   vias)
    Layer via2       = 52.37% (7521   / 14362   vias)
    Layer via3       = 52.08% (2576   / 4946    vias)
    Layer via4       = 41.58% (363    / 873     vias)
    Layer via5       = 54.62% (142    / 260     vias)
    Layer via6       = 55.00% (33     / 60      vias)
    Layer via7       = 52.94% (9      / 17      vias)
    Layer via8       =  0.00% (0      / 2       vias)
    Layer via9       =  0.00% (0      / 2       vias)
 

Total number of nets = 7192
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 880
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
insert_stdcell_filler -cell_without_metal {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}   -connect_to_power VDD -connect_to_ground VSS
 VA selected:  
-->clean up DB before adding filler



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    6899 placeable cells
    0 cover cells
    100 IO cells/pins
    6999 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 64 horizontal rows
    129 pre-routes for placement blockage/checking
    10562 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 






Filling cell with master <FILLCELL_X32> and connecting PG nets...
    0 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!1
    1 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!2
    2 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!25
    25 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!279
    279 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                614 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  614 (MW-339)
save_mw_cel -as ${design}_7_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)
Information: Loading local_link_library attribute {NangateOpenCellLibrary_ss0p95vn40c.db}. (MWDC-290)

  Linking design 'sync_fpm'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               sync_fpm.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library)
                              /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Load global CTS reference options from NID to stack
# GUI Debug: Building dc for netlist invalid. -- Time: 470ms
Information: Saved design named sync_fpm_7_finished. (UIG-5)
1
##############################################
########### 8. Checks and Outputs ############
##############################################
verify_pg_nets  -pad_pin_connection all
Cell sync_fpm.err existed already. Delete it ...
Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
verify_lvs -ignore_floating_port -ignore_floating_net            -check_open_locator -check_short_locator
Create error cell sync_fpm_lvs.err ...

-- LVS START : --
        FloatingPointMultiplier/mult_16/FS_1/n132 (288261).
        FloatingPointMultiplier/mult_16/FS_1/n154 (288282).
Short at [(53.740,54.328),(53.748,54.392)] in metal1.
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n47 (287752).
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n48 (287753).
Short at [(55.133,87.927),(55.175,87.993)] in metal1.
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n55 (287760).
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n65 (287770).
Short at [(55.703,80.927),(55.748,80.993)] in metal1.
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n44 (287749).
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n13 (287247).
Short at [(47.153,84.007),(47.185,84.073)] in metal1.
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n18 (287251).
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n21 (287254).
Short at [(44.492,82.328),(44.500,82.392)] in metal1.
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n12 (287246).
        FloatingPointMultiplier/sub_0_root_sub_17_root_sub_37_I48_aco/n22 (287255).
Short at [(46.773,83.868),(46.780,83.933)] in metal1.
        FloatingPointMultiplier/mult_16/n3751 (286732).
        FloatingPointMultiplier/mult_16/n3754 (286735).
Short at [(33.220,57.127),(33.227,57.193)] in metal1.
        FloatingPointMultiplier/mult_16/n3686 (285723).
        FloatingPointMultiplier/mult_16/n3689 (285726).
Short at [(31.573,69.868),(31.580,69.933)] in metal1.
        FloatingPointMultiplier/mult_16/n3584 (284934).
        FloatingPointMultiplier/mult_16/n3585 (284935).
Short at [(18.590,18.067),(18.598,18.133)] in metal1.
        FloatingPointMultiplier/mult_16/n3593 (284943).
        FloatingPointMultiplier/mult_16/n3594 (284944).
Short at [(43.045,72.808),(43.108,72.873)] in metal1.
        FloatingPointMultiplier/mult_16/n3574 (284196).
        FloatingPointMultiplier/mult_16/n3575 (284197).
Short at [(54.373,11.068),(54.380,11.133)] in metal1.
        FloatingPointMultiplier/mult_16/n3505 (283911).
        FloatingPointMultiplier/mult_16/n3512 (283918).
Short at [(30.940,40.328),(30.948,40.392)] in metal1.
        FloatingPointMultiplier/mult_16/n3660 (285697).
        FloatingPointMultiplier/mult_16/n3522 (283928).
Short at [(32.142,30.808),(32.150,30.872)] in metal1.
        FloatingPointMultiplier/mult_16/n3419 (282881).
        FloatingPointMultiplier/mult_16/n3420 (282882).
Short at [(89.332,22.407),(89.340,22.473)] in metal1.
        FloatingPointMultiplier/mult_16/n3431 (282893).
        FloatingPointMultiplier/mult_16/n3438 (282900).
Short at [(26.000,26.328),(26.008,26.392)] in metal1.
        FloatingPointMultiplier/mult_16/n3450 (282912).
        FloatingPointMultiplier/mult_16/n3451 (282913).
Short at [(38.222,81.207),(38.230,81.272)] in metal1.
        FloatingPointMultiplier/mult_16/n3379 (282369).
        FloatingPointMultiplier/mult_16/n3380 (282370).
Short at [(44.620,83.900),(44.627,83.933)] in metal1.
        FloatingPointMultiplier/mult_16/n3651 (285216).
        FloatingPointMultiplier/mult_16/n3395 (282385).
Short at [(48.672,26.328),(48.680,26.392)] in metal1.
        FloatingPointMultiplier/mult_16/n3650 (285215).
        FloatingPointMultiplier/mult_16/n3363 (281881).
Short at [(47.153,26.328),(47.160,26.392)] in metal1.
        FloatingPointMultiplier/mult_16/n3365 (281883).
        FloatingPointMultiplier/mult_16/n3366 (281884).
Short at [(28.090,57.267),(28.098,57.333)] in metal1.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : area  [(29.008,12.225), (29.148,12.295)]        0.0098 um sqr.
ERROR : area  [(63.205,12.325), (63.345,12.395)]        0.0098 um sqr.
ERROR : area  [(24.387,15.265), (24.527,15.335)]        0.0098 um sqr.
ERROR : area  [(59.212,14.125), (59.352,14.195)]        0.0098 um sqr.
ERROR : area  [(44.585,16.665), (44.725,16.735)]        0.0098 um sqr.
ERROR : area  [(29.328,17.925), (29.468,17.995)]        0.0098 um sqr.
ERROR : area  [(71.755,17.925), (71.895,17.995)]        0.0098 um sqr.
ERROR : area  [(39.778,26.325), (39.917,26.395)]        0.0098 um sqr.
ERROR : area  [(91.515,34.865), (91.655,34.935)]        0.0098 um sqr.
ERROR : area  [(36.602,68.465), (36.742,68.535)]        0.0098 um sqr.
ERROR : area  [(46.523,85.185), (46.663,85.255)]        0.0098 um sqr.
ERROR : area  [(39.398,86.705), (39.538,86.775)]        0.0098 um sqr.
Total area error in layer 2 is 12.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : area  [(54.975,1.230), (55.045,1.370)]  0.0098 um sqr.
ERROR : area  [(80.435,1.650), (80.505,1.790)]  0.0098 um sqr.
ERROR : area  [(24.288,13.410), (24.358,13.550)]        0.0098 um sqr.
ERROR : area  [(23.815,13.970), (23.885,14.110)]        0.0098 um sqr.
ERROR : area  [(59.535,15.650), (59.605,15.790)]        0.0098 um sqr.
ERROR : area  [(18.875,20.550), (18.945,20.690)]        0.0098 um sqr.
ERROR : area  [(18.495,22.070), (18.565,22.210)]        0.0098 um sqr.
ERROR : area  [(36.735,26.250), (36.805,26.390)]        0.0098 um sqr.
ERROR : area  [(72.835,27.390), (72.905,27.530)]        0.0098 um sqr.
ERROR : area  [(36.735,29.650), (36.805,29.790)]        0.0098 um sqr.
ERROR : area  [(46.995,33.470), (47.065,33.610)]        0.0098 um sqr.
ERROR : area  [(32.555,34.610), (32.625,34.750)]        0.0098 um sqr.
ERROR : area  [(33.695,36.130), (33.765,36.270)]        0.0098 um sqr.
ERROR : area  [(45.475,40.710), (45.545,40.850)]        0.0098 um sqr.
ERROR : area  [(41.295,42.970), (41.365,43.110)]        0.0098 um sqr.
ERROR : area  [(63.715,42.970), (63.785,43.110)]        0.0098 um sqr.
ERROR : area  [(58.015,60.070), (58.085,60.210)]        0.0098 um sqr.
ERROR : area  [(27.995,72.610), (28.065,72.750)]        0.0098 um sqr.
ERROR : area  [(29.515,73.750), (29.585,73.890)]        0.0098 um sqr.
ERROR : area  [(69.795,77.810), (69.865,77.950)]        0.0098 um sqr.
ERROR : There are more errors than default Max Error Number 20.
Total area error in layer 3 is 20.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
set_write_stream_options -map_layer $sc_dir/tech/strmout/FreePDK45_10m_gdsout.map                          -output_filling fill                          -child_depth 20                         -output_outdated_fill                           -output_pin  {text geometry}
1
write_stream -lib $design                   -format gds           -cells $design                  ./output/${design}.gds
The layer map file </home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/strmout/FreePDK45_10m_gdsout.map> specified through -map_layer is used during stream out!
Outputting Cell FILLCELL_X16.CEL
Outputting Cell HA_X1.CEL
Outputting Cell DFF_X1.CEL
Outputting Cell DFF_X2.CEL
Outputting Cell AND2_X1.CEL
Outputting Cell AND2_X2.CEL
Outputting Cell AND3_X2.CEL
Outputting Cell AND2_X4.CEL
Outputting Cell AND3_X4.CEL
Outputting Cell INV_X1.CEL
Outputting Cell INV_X2.CEL
Outputting Cell INV_X4.CEL
Outputting Cell INV_X8.CEL
Outputting Cell OR2_X1.CEL
Outputting Cell OR3_X1.CEL
Outputting Cell OR2_X2.CEL
Outputting Cell OR2_X4.CEL
Outputting Cell AOI21_X1.CEL
Outputting Cell AOI22_X1.CEL
Outputting Cell AOI21_X2.CEL
Outputting Cell AOI22_X2.CEL
Outputting Cell AOI21_X4.CEL
Outputting Cell AOI22_X4.CEL
Outputting Cell INV_X32.CEL
Outputting Cell INV_X16.CEL
Outputting Cell AOI221_X1.CEL
Outputting Cell AOI222_X1.CEL
Outputting Cell NOR2_X1.CEL
Outputting Cell AOI221_X2.CEL
Outputting Cell NOR3_X1.CEL
Outputting Cell NOR2_X2.CEL
Outputting Cell AOI222_X2.CEL
Outputting Cell NOR4_X1.CEL
Outputting Cell NOR3_X2.CEL
Outputting Cell NOR2_X4.CEL
Outputting Cell NOR3_X4.CEL
Outputting Cell OAI21_X1.CEL
Outputting Cell OAI22_X1.CEL
Outputting Cell OAI21_X2.CEL
Outputting Cell OAI22_X2.CEL
Outputting Cell OAI22_X4.CEL
Outputting Cell NAND2_X1.CEL
Outputting Cell NAND3_X1.CEL
Outputting Cell NAND2_X2.CEL
Outputting Cell NAND3_X2.CEL
Outputting Cell NAND2_X4.CEL
Won't output sync_fpm's fill cell, since FILL view is non-existent.
Outputting Cell sync_fpm.CEL
Warning: Please close or open the cell (sync_fpm) in read-only mode. (MWSTRM-023)
Outputting Cell XOR2_X1.CEL
Outputting Cell XOR2_X2.CEL
Outputting Cell OAI222_X1.CEL
Outputting Cell OAI222_X4.CEL
Outputting Cell XNOR2_X1.CEL
Outputting Cell XNOR2_X2.CEL
Outputting Cell FILLCELL_X2.CEL
Outputting Cell FILLCELL_X4.CEL
Outputting Cell FILLCELL_X8.CEL
Outputting Cell FA_X1.CEL
====> TOTAL CELLS OUTPUT: 57 <====
Outputting Contact $$VIA12
Outputting Contact $$VIA23
Outputting Contact $$VIA34
Outputting Contact $$VIA45
Outputting Contact $$VIA56
Outputting Contact $$VIA67
Outputting Contact $$VIA78
Outputting Contact $$VIA89
Outputting Contact $$VIA910
Outputting Contact $$VIA56_3000_3000_2_2
Outputting Contact $$VIA34_1550_1550_3_1
Outputting Contact $$VIA23_1550_1550_3_1
Outputting Contact $$VIA12_1400_1400_3_1
Outputting Contact $$VIA67_3000_3000_2_1
Outputting Contact $$VIA78_8400_8400_2_1
Outputting Contact $$VIA45_3000_3000_2_1
Outputting Contact $$VIA67_3000_3000_1_2
Outputting Contact $$VIA34_1550_1550_2_1
Outputting Contact $$VIA12_1400_1400_1_2
Outputting Contact $$VIA12_1400_1400_2_1
Outputting Contact $$VIA23_1550_1550_2_1
Outputting Contact $$VIA23_1550_1550_1_2
Outputting Contact $$VIA34_1550_1550_1_2
Outputting Contact $$VIA45_3000_3000_1_2
Outputting Contact $$VIA56_3000_3000_2_1
write_gds completed successfully!
1
extract_rc

  Loading design 'sync_fpm'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 107 Mbytes -- main task 414 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
write_parasitics -output ./output/${design}.spef
Information: design is either fully routed or in placement stage.
Writing SPEF to ./output/sync_fpm.spef.max ...
Writing SPEF to ./output/sync_fpm.spef.min ...
1
write_verilog -pg -no_physical_only_cells ./output/${design}_icc.v
Generating description for top level cell.
Processing module Register32bit
Processing module fpm_DW01_add_0
Processing module fpm_DW02_mult_0
Processing module fpm_DW01_add_1
Processing module fpm_DW01_sub_1
Processing module fpm_DW01_inc_0
Processing module fpm
Processing module Register64bit
Processing module sync_fpm
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
write_verilog -no_physical_only_cells ./output/${design}_icc_nopg.v
Generating description for top level cell.
Processing module Register32bit
Processing module fpm_DW01_add_0
Processing module fpm_DW02_mult_0
Processing module fpm_DW01_add_1
Processing module fpm_DW01_sub_1
Processing module fpm_DW01_inc_0
Processing module fpm
Processing module Register64bit
Processing module sync_fpm
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
save_mw_cel -as ${design}_complete
Information: Saved design named sync_fpm_complete. (UIG-5)
1
save_mw_cel
Information: Saved design named sync_fpm. (UIG-5)
1
close_mw_cel
Removing physical design 'sync_fpm'
1
close_mw_lib
1
exit

Memory usage for main task 414 Mbytes.
Memory usage for this session 414 Mbytes.
CPU usage for this session 252 seconds ( 0.07 hours ).

Thank you...

