<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>avf_register.h source code [master/drivers/net/avf/base/avf_register.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/avf/base/avf_register.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>master</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>avf</a>/<a href='./'>base</a>/<a href='avf_register.h.html'>avf_register.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2013 - 2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_AVF_REGISTER_H_">_AVF_REGISTER_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_AVF_REGISTER_H_" data-ref="_M/_AVF_REGISTER_H_">_AVF_REGISTER_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_PBA1" data-ref="_M/AVFMSIX_PBA1">AVFMSIX_PBA1</dfn>(_i)          (0x00002000 + ((_i) * 4)) /* _i=0...19 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_PBA1_MAX_INDEX" data-ref="_M/AVFMSIX_PBA1_MAX_INDEX">AVFMSIX_PBA1_MAX_INDEX</dfn>    19</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_PBA1_PENBIT_SHIFT" data-ref="_M/AVFMSIX_PBA1_PENBIT_SHIFT">AVFMSIX_PBA1_PENBIT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_PBA1_PENBIT_MASK" data-ref="_M/AVFMSIX_PBA1_PENBIT_MASK">AVFMSIX_PBA1_PENBIT_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFMSIX_PBA1_PENBIT_SHIFT)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD1" data-ref="_M/AVFMSIX_TADD1">AVFMSIX_TADD1</dfn>(_i)              (0x00002100 + ((_i) * 16)) /* _i=0...639 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD1_MAX_INDEX" data-ref="_M/AVFMSIX_TADD1_MAX_INDEX">AVFMSIX_TADD1_MAX_INDEX</dfn>        639</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD1_MSIXTADD10_SHIFT" data-ref="_M/AVFMSIX_TADD1_MSIXTADD10_SHIFT">AVFMSIX_TADD1_MSIXTADD10_SHIFT</dfn> 0</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD1_MSIXTADD10_MASK" data-ref="_M/AVFMSIX_TADD1_MSIXTADD10_MASK">AVFMSIX_TADD1_MSIXTADD10_MASK</dfn>  AVF_MASK(0x3, AVFMSIX_TADD1_MSIXTADD10_SHIFT)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD1_MSIXTADD_SHIFT" data-ref="_M/AVFMSIX_TADD1_MSIXTADD_SHIFT">AVFMSIX_TADD1_MSIXTADD_SHIFT</dfn>   2</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD1_MSIXTADD_MASK" data-ref="_M/AVFMSIX_TADD1_MSIXTADD_MASK">AVFMSIX_TADD1_MSIXTADD_MASK</dfn>    AVF_MASK(0x3FFFFFFF, AVFMSIX_TADD1_MSIXTADD_SHIFT)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TMSG1" data-ref="_M/AVFMSIX_TMSG1">AVFMSIX_TMSG1</dfn>(_i)            (0x00002108 + ((_i) * 16)) /* _i=0...639 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TMSG1_MAX_INDEX" data-ref="_M/AVFMSIX_TMSG1_MAX_INDEX">AVFMSIX_TMSG1_MAX_INDEX</dfn>      639</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TMSG1_MSIXTMSG_SHIFT" data-ref="_M/AVFMSIX_TMSG1_MSIXTMSG_SHIFT">AVFMSIX_TMSG1_MSIXTMSG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TMSG1_MSIXTMSG_MASK" data-ref="_M/AVFMSIX_TMSG1_MSIXTMSG_MASK">AVFMSIX_TMSG1_MSIXTMSG_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFMSIX_TMSG1_MSIXTMSG_SHIFT)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TUADD1" data-ref="_M/AVFMSIX_TUADD1">AVFMSIX_TUADD1</dfn>(_i)             (0x00002104 + ((_i) * 16)) /* _i=0...639 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TUADD1_MAX_INDEX" data-ref="_M/AVFMSIX_TUADD1_MAX_INDEX">AVFMSIX_TUADD1_MAX_INDEX</dfn>       639</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TUADD1_MSIXTUADD_SHIFT" data-ref="_M/AVFMSIX_TUADD1_MSIXTUADD_SHIFT">AVFMSIX_TUADD1_MSIXTUADD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TUADD1_MSIXTUADD_MASK" data-ref="_M/AVFMSIX_TUADD1_MSIXTUADD_MASK">AVFMSIX_TUADD1_MSIXTUADD_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFMSIX_TUADD1_MSIXTUADD_SHIFT)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TVCTRL1" data-ref="_M/AVFMSIX_TVCTRL1">AVFMSIX_TVCTRL1</dfn>(_i)        (0x0000210C + ((_i) * 16)) /* _i=0...639 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TVCTRL1_MAX_INDEX" data-ref="_M/AVFMSIX_TVCTRL1_MAX_INDEX">AVFMSIX_TVCTRL1_MAX_INDEX</dfn>  639</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TVCTRL1_MASK_SHIFT" data-ref="_M/AVFMSIX_TVCTRL1_MASK_SHIFT">AVFMSIX_TVCTRL1_MASK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TVCTRL1_MASK_MASK" data-ref="_M/AVFMSIX_TVCTRL1_MASK_MASK">AVFMSIX_TVCTRL1_MASK_MASK</dfn>  AVF_MASK(0x1, AVFMSIX_TVCTRL1_MASK_SHIFT)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQBAH1" data-ref="_M/AVF_ARQBAH1">AVF_ARQBAH1</dfn>              0x00006000 /* Reset: EMPR */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQBAH1_ARQBAH_SHIFT" data-ref="_M/AVF_ARQBAH1_ARQBAH_SHIFT">AVF_ARQBAH1_ARQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQBAH1_ARQBAH_MASK" data-ref="_M/AVF_ARQBAH1_ARQBAH_MASK">AVF_ARQBAH1_ARQBAH_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVF_ARQBAH1_ARQBAH_SHIFT)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQBAL1" data-ref="_M/AVF_ARQBAL1">AVF_ARQBAL1</dfn>              0x00006C00 /* Reset: EMPR */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQBAL1_ARQBAL_SHIFT" data-ref="_M/AVF_ARQBAL1_ARQBAL_SHIFT">AVF_ARQBAL1_ARQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQBAL1_ARQBAL_MASK" data-ref="_M/AVF_ARQBAL1_ARQBAL_MASK">AVF_ARQBAL1_ARQBAL_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVF_ARQBAL1_ARQBAL_SHIFT)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQH1" data-ref="_M/AVF_ARQH1">AVF_ARQH1</dfn>            0x00007400 /* Reset: EMPR */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQH1_ARQH_SHIFT" data-ref="_M/AVF_ARQH1_ARQH_SHIFT">AVF_ARQH1_ARQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQH1_ARQH_MASK" data-ref="_M/AVF_ARQH1_ARQH_MASK">AVF_ARQH1_ARQH_MASK</dfn>  AVF_MASK(0x3FF, AVF_ARQH1_ARQH_SHIFT)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1" data-ref="_M/AVF_ARQLEN1">AVF_ARQLEN1</dfn>                 0x00008000 /* Reset: EMPR */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQLEN_SHIFT" data-ref="_M/AVF_ARQLEN1_ARQLEN_SHIFT">AVF_ARQLEN1_ARQLEN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQLEN_MASK" data-ref="_M/AVF_ARQLEN1_ARQLEN_MASK">AVF_ARQLEN1_ARQLEN_MASK</dfn>     AVF_MASK(0x3FF, AVF_ARQLEN1_ARQLEN_SHIFT)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQVFE_SHIFT" data-ref="_M/AVF_ARQLEN1_ARQVFE_SHIFT">AVF_ARQLEN1_ARQVFE_SHIFT</dfn>    28</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQVFE_MASK" data-ref="_M/AVF_ARQLEN1_ARQVFE_MASK">AVF_ARQLEN1_ARQVFE_MASK</dfn>     AVF_MASK(0x1, AVF_ARQLEN1_ARQVFE_SHIFT)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQOVFL_SHIFT" data-ref="_M/AVF_ARQLEN1_ARQOVFL_SHIFT">AVF_ARQLEN1_ARQOVFL_SHIFT</dfn>   29</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQOVFL_MASK" data-ref="_M/AVF_ARQLEN1_ARQOVFL_MASK">AVF_ARQLEN1_ARQOVFL_MASK</dfn>    AVF_MASK(0x1, AVF_ARQLEN1_ARQOVFL_SHIFT)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQCRIT_SHIFT" data-ref="_M/AVF_ARQLEN1_ARQCRIT_SHIFT">AVF_ARQLEN1_ARQCRIT_SHIFT</dfn>   30</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQCRIT_MASK" data-ref="_M/AVF_ARQLEN1_ARQCRIT_MASK">AVF_ARQLEN1_ARQCRIT_MASK</dfn>    AVF_MASK(0x1, AVF_ARQLEN1_ARQCRIT_SHIFT)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQENABLE_SHIFT" data-ref="_M/AVF_ARQLEN1_ARQENABLE_SHIFT">AVF_ARQLEN1_ARQENABLE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQLEN1_ARQENABLE_MASK" data-ref="_M/AVF_ARQLEN1_ARQENABLE_MASK">AVF_ARQLEN1_ARQENABLE_MASK</dfn>  AVF_MASK(0x1, AVF_ARQLEN1_ARQENABLE_SHIFT)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQT1" data-ref="_M/AVF_ARQT1">AVF_ARQT1</dfn>            0x00007000 /* Reset: EMPR */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQT1_ARQT_SHIFT" data-ref="_M/AVF_ARQT1_ARQT_SHIFT">AVF_ARQT1_ARQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AVF_ARQT1_ARQT_MASK" data-ref="_M/AVF_ARQT1_ARQT_MASK">AVF_ARQT1_ARQT_MASK</dfn>  AVF_MASK(0x3FF, AVF_ARQT1_ARQT_SHIFT)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQBAH1" data-ref="_M/AVF_ATQBAH1">AVF_ATQBAH1</dfn>              0x00007800 /* Reset: EMPR */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQBAH1_ATQBAH_SHIFT" data-ref="_M/AVF_ATQBAH1_ATQBAH_SHIFT">AVF_ATQBAH1_ATQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQBAH1_ATQBAH_MASK" data-ref="_M/AVF_ATQBAH1_ATQBAH_MASK">AVF_ATQBAH1_ATQBAH_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVF_ATQBAH1_ATQBAH_SHIFT)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQBAL1" data-ref="_M/AVF_ATQBAL1">AVF_ATQBAL1</dfn>              0x00007C00 /* Reset: EMPR */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQBAL1_ATQBAL_SHIFT" data-ref="_M/AVF_ATQBAL1_ATQBAL_SHIFT">AVF_ATQBAL1_ATQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQBAL1_ATQBAL_MASK" data-ref="_M/AVF_ATQBAL1_ATQBAL_MASK">AVF_ATQBAL1_ATQBAL_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVF_ATQBAL1_ATQBAL_SHIFT)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQH1" data-ref="_M/AVF_ATQH1">AVF_ATQH1</dfn>            0x00006400 /* Reset: EMPR */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQH1_ATQH_SHIFT" data-ref="_M/AVF_ATQH1_ATQH_SHIFT">AVF_ATQH1_ATQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQH1_ATQH_MASK" data-ref="_M/AVF_ATQH1_ATQH_MASK">AVF_ATQH1_ATQH_MASK</dfn>  AVF_MASK(0x3FF, AVF_ATQH1_ATQH_SHIFT)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1" data-ref="_M/AVF_ATQLEN1">AVF_ATQLEN1</dfn>                 0x00006800 /* Reset: EMPR */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQLEN_SHIFT" data-ref="_M/AVF_ATQLEN1_ATQLEN_SHIFT">AVF_ATQLEN1_ATQLEN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQLEN_MASK" data-ref="_M/AVF_ATQLEN1_ATQLEN_MASK">AVF_ATQLEN1_ATQLEN_MASK</dfn>     AVF_MASK(0x3FF, AVF_ATQLEN1_ATQLEN_SHIFT)</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQVFE_SHIFT" data-ref="_M/AVF_ATQLEN1_ATQVFE_SHIFT">AVF_ATQLEN1_ATQVFE_SHIFT</dfn>    28</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQVFE_MASK" data-ref="_M/AVF_ATQLEN1_ATQVFE_MASK">AVF_ATQLEN1_ATQVFE_MASK</dfn>     AVF_MASK(0x1, AVF_ATQLEN1_ATQVFE_SHIFT)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQOVFL_SHIFT" data-ref="_M/AVF_ATQLEN1_ATQOVFL_SHIFT">AVF_ATQLEN1_ATQOVFL_SHIFT</dfn>   29</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQOVFL_MASK" data-ref="_M/AVF_ATQLEN1_ATQOVFL_MASK">AVF_ATQLEN1_ATQOVFL_MASK</dfn>    AVF_MASK(0x1, AVF_ATQLEN1_ATQOVFL_SHIFT)</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQCRIT_SHIFT" data-ref="_M/AVF_ATQLEN1_ATQCRIT_SHIFT">AVF_ATQLEN1_ATQCRIT_SHIFT</dfn>   30</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQCRIT_MASK" data-ref="_M/AVF_ATQLEN1_ATQCRIT_MASK">AVF_ATQLEN1_ATQCRIT_MASK</dfn>    AVF_MASK(0x1, AVF_ATQLEN1_ATQCRIT_SHIFT)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQENABLE_SHIFT" data-ref="_M/AVF_ATQLEN1_ATQENABLE_SHIFT">AVF_ATQLEN1_ATQENABLE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQLEN1_ATQENABLE_MASK" data-ref="_M/AVF_ATQLEN1_ATQENABLE_MASK">AVF_ATQLEN1_ATQENABLE_MASK</dfn>  AVF_MASK(0x1, AVF_ATQLEN1_ATQENABLE_SHIFT)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQT1" data-ref="_M/AVF_ATQT1">AVF_ATQT1</dfn>            0x00008400 /* Reset: EMPR */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQT1_ATQT_SHIFT" data-ref="_M/AVF_ATQT1_ATQT_SHIFT">AVF_ATQT1_ATQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/AVF_ATQT1_ATQT_MASK" data-ref="_M/AVF_ATQT1_ATQT_MASK">AVF_ATQT1_ATQT_MASK</dfn>  AVF_MASK(0x3FF, AVF_ATQT1_ATQT_SHIFT)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/AVFGEN_RSTAT" data-ref="_M/AVFGEN_RSTAT">AVFGEN_RSTAT</dfn>                 0x00008800 /* Reset: VFR */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AVFGEN_RSTAT_VFR_STATE_SHIFT" data-ref="_M/AVFGEN_RSTAT_VFR_STATE_SHIFT">AVFGEN_RSTAT_VFR_STATE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/AVFGEN_RSTAT_VFR_STATE_MASK" data-ref="_M/AVFGEN_RSTAT_VFR_STATE_MASK">AVFGEN_RSTAT_VFR_STATE_MASK</dfn>  AVF_MASK(0x3, AVFGEN_RSTAT_VFR_STATE_SHIFT)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01" data-ref="_M/AVFINT_DYN_CTL01">AVFINT_DYN_CTL01</dfn>                       0x00005C00 /* Reset: VFR */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_INTENA_SHIFT" data-ref="_M/AVFINT_DYN_CTL01_INTENA_SHIFT">AVFINT_DYN_CTL01_INTENA_SHIFT</dfn>          0</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_INTENA_MASK" data-ref="_M/AVFINT_DYN_CTL01_INTENA_MASK">AVFINT_DYN_CTL01_INTENA_MASK</dfn>           AVF_MASK(0x1, AVFINT_DYN_CTL01_INTENA_SHIFT)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_CLEARPBA_SHIFT" data-ref="_M/AVFINT_DYN_CTL01_CLEARPBA_SHIFT">AVFINT_DYN_CTL01_CLEARPBA_SHIFT</dfn>        1</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_CLEARPBA_MASK" data-ref="_M/AVFINT_DYN_CTL01_CLEARPBA_MASK">AVFINT_DYN_CTL01_CLEARPBA_MASK</dfn>         AVF_MASK(0x1, AVFINT_DYN_CTL01_CLEARPBA_SHIFT)</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_SWINT_TRIG_SHIFT" data-ref="_M/AVFINT_DYN_CTL01_SWINT_TRIG_SHIFT">AVFINT_DYN_CTL01_SWINT_TRIG_SHIFT</dfn>      2</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_SWINT_TRIG_MASK" data-ref="_M/AVFINT_DYN_CTL01_SWINT_TRIG_MASK">AVFINT_DYN_CTL01_SWINT_TRIG_MASK</dfn>       AVF_MASK(0x1, AVFINT_DYN_CTL01_SWINT_TRIG_SHIFT)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_ITR_INDX_SHIFT" data-ref="_M/AVFINT_DYN_CTL01_ITR_INDX_SHIFT">AVFINT_DYN_CTL01_ITR_INDX_SHIFT</dfn>        3</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_ITR_INDX_MASK" data-ref="_M/AVFINT_DYN_CTL01_ITR_INDX_MASK">AVFINT_DYN_CTL01_ITR_INDX_MASK</dfn>         AVF_MASK(0x3, AVFINT_DYN_CTL01_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_INTERVAL_SHIFT" data-ref="_M/AVFINT_DYN_CTL01_INTERVAL_SHIFT">AVFINT_DYN_CTL01_INTERVAL_SHIFT</dfn>        5</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_INTERVAL_MASK" data-ref="_M/AVFINT_DYN_CTL01_INTERVAL_MASK">AVFINT_DYN_CTL01_INTERVAL_MASK</dfn>         AVF_MASK(0xFFF, AVFINT_DYN_CTL01_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_SW_ITR_INDX_ENA_SHIFT" data-ref="_M/AVFINT_DYN_CTL01_SW_ITR_INDX_ENA_SHIFT">AVFINT_DYN_CTL01_SW_ITR_INDX_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_SW_ITR_INDX_ENA_MASK" data-ref="_M/AVFINT_DYN_CTL01_SW_ITR_INDX_ENA_MASK">AVFINT_DYN_CTL01_SW_ITR_INDX_ENA_MASK</dfn>  AVF_MASK(0x1, AVFINT_DYN_CTL01_SW_ITR_INDX_ENA_SHIFT)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_SW_ITR_INDX_SHIFT" data-ref="_M/AVFINT_DYN_CTL01_SW_ITR_INDX_SHIFT">AVFINT_DYN_CTL01_SW_ITR_INDX_SHIFT</dfn>     25</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_SW_ITR_INDX_MASK" data-ref="_M/AVFINT_DYN_CTL01_SW_ITR_INDX_MASK">AVFINT_DYN_CTL01_SW_ITR_INDX_MASK</dfn>      AVF_MASK(0x3, AVFINT_DYN_CTL01_SW_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_INTENA_MSK_SHIFT" data-ref="_M/AVFINT_DYN_CTL01_INTENA_MSK_SHIFT">AVFINT_DYN_CTL01_INTENA_MSK_SHIFT</dfn>      31</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_INTENA_MSK_MASK" data-ref="_M/AVFINT_DYN_CTL01_INTENA_MSK_MASK">AVFINT_DYN_CTL01_INTENA_MSK_MASK</dfn>       AVF_MASK(0x1, AVFINT_DYN_CTL01_INTENA_MSK_SHIFT)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1" data-ref="_M/AVFINT_DYN_CTLN1">AVFINT_DYN_CTLN1</dfn>(_INTVF)               (0x00003800 + ((_INTVF) * 4)) /* _i=0...15 */ /* Reset: VFR */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_MAX_INDEX" data-ref="_M/AVFINT_DYN_CTLN1_MAX_INDEX">AVFINT_DYN_CTLN1_MAX_INDEX</dfn>             15</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_INTENA_SHIFT" data-ref="_M/AVFINT_DYN_CTLN1_INTENA_SHIFT">AVFINT_DYN_CTLN1_INTENA_SHIFT</dfn>          0</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_INTENA_MASK" data-ref="_M/AVFINT_DYN_CTLN1_INTENA_MASK">AVFINT_DYN_CTLN1_INTENA_MASK</dfn>           AVF_MASK(0x1, AVFINT_DYN_CTLN1_INTENA_SHIFT)</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_CLEARPBA_SHIFT" data-ref="_M/AVFINT_DYN_CTLN1_CLEARPBA_SHIFT">AVFINT_DYN_CTLN1_CLEARPBA_SHIFT</dfn>        1</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_CLEARPBA_MASK" data-ref="_M/AVFINT_DYN_CTLN1_CLEARPBA_MASK">AVFINT_DYN_CTLN1_CLEARPBA_MASK</dfn>         AVF_MASK(0x1, AVFINT_DYN_CTLN1_CLEARPBA_SHIFT)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_SWINT_TRIG_SHIFT" data-ref="_M/AVFINT_DYN_CTLN1_SWINT_TRIG_SHIFT">AVFINT_DYN_CTLN1_SWINT_TRIG_SHIFT</dfn>      2</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_SWINT_TRIG_MASK" data-ref="_M/AVFINT_DYN_CTLN1_SWINT_TRIG_MASK">AVFINT_DYN_CTLN1_SWINT_TRIG_MASK</dfn>       AVF_MASK(0x1, AVFINT_DYN_CTLN1_SWINT_TRIG_SHIFT)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_ITR_INDX_SHIFT" data-ref="_M/AVFINT_DYN_CTLN1_ITR_INDX_SHIFT">AVFINT_DYN_CTLN1_ITR_INDX_SHIFT</dfn>        3</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_ITR_INDX_MASK" data-ref="_M/AVFINT_DYN_CTLN1_ITR_INDX_MASK">AVFINT_DYN_CTLN1_ITR_INDX_MASK</dfn>         AVF_MASK(0x3, AVFINT_DYN_CTLN1_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_INTERVAL_SHIFT" data-ref="_M/AVFINT_DYN_CTLN1_INTERVAL_SHIFT">AVFINT_DYN_CTLN1_INTERVAL_SHIFT</dfn>        5</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_INTERVAL_MASK" data-ref="_M/AVFINT_DYN_CTLN1_INTERVAL_MASK">AVFINT_DYN_CTLN1_INTERVAL_MASK</dfn>         AVF_MASK(0xFFF, AVFINT_DYN_CTLN1_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT" data-ref="_M/AVFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT">AVFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_SW_ITR_INDX_ENA_MASK" data-ref="_M/AVFINT_DYN_CTLN1_SW_ITR_INDX_ENA_MASK">AVFINT_DYN_CTLN1_SW_ITR_INDX_ENA_MASK</dfn>  AVF_MASK(0x1, AVFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_SW_ITR_INDX_SHIFT" data-ref="_M/AVFINT_DYN_CTLN1_SW_ITR_INDX_SHIFT">AVFINT_DYN_CTLN1_SW_ITR_INDX_SHIFT</dfn>     25</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_SW_ITR_INDX_MASK" data-ref="_M/AVFINT_DYN_CTLN1_SW_ITR_INDX_MASK">AVFINT_DYN_CTLN1_SW_ITR_INDX_MASK</dfn>      AVF_MASK(0x3, AVFINT_DYN_CTLN1_SW_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_INTENA_MSK_SHIFT" data-ref="_M/AVFINT_DYN_CTLN1_INTENA_MSK_SHIFT">AVFINT_DYN_CTLN1_INTENA_MSK_SHIFT</dfn>      31</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_INTENA_MSK_MASK" data-ref="_M/AVFINT_DYN_CTLN1_INTENA_MSK_MASK">AVFINT_DYN_CTLN1_INTENA_MSK_MASK</dfn>       AVF_MASK(0x1, AVFINT_DYN_CTLN1_INTENA_MSK_SHIFT)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR0_ENA1" data-ref="_M/AVFINT_ICR0_ENA1">AVFINT_ICR0_ENA1</dfn>                        0x00005000 /* Reset: CORER */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR0_ENA1_LINK_STAT_CHANGE_SHIFT" data-ref="_M/AVFINT_ICR0_ENA1_LINK_STAT_CHANGE_SHIFT">AVFINT_ICR0_ENA1_LINK_STAT_CHANGE_SHIFT</dfn> 25</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR0_ENA1_LINK_STAT_CHANGE_MASK" data-ref="_M/AVFINT_ICR0_ENA1_LINK_STAT_CHANGE_MASK">AVFINT_ICR0_ENA1_LINK_STAT_CHANGE_MASK</dfn>  AVF_MASK(0x1, AVFINT_ICR0_ENA1_LINK_STAT_CHANGE_SHIFT)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR0_ENA1_ADMINQ_SHIFT" data-ref="_M/AVFINT_ICR0_ENA1_ADMINQ_SHIFT">AVFINT_ICR0_ENA1_ADMINQ_SHIFT</dfn>           30</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR0_ENA1_ADMINQ_MASK" data-ref="_M/AVFINT_ICR0_ENA1_ADMINQ_MASK">AVFINT_ICR0_ENA1_ADMINQ_MASK</dfn>            AVF_MASK(0x1, AVFINT_ICR0_ENA1_ADMINQ_SHIFT)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR0_ENA1_RSVD_SHIFT" data-ref="_M/AVFINT_ICR0_ENA1_RSVD_SHIFT">AVFINT_ICR0_ENA1_RSVD_SHIFT</dfn>             31</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR0_ENA1_RSVD_MASK" data-ref="_M/AVFINT_ICR0_ENA1_RSVD_MASK">AVFINT_ICR0_ENA1_RSVD_MASK</dfn>              AVF_MASK(0x1, AVFINT_ICR0_ENA1_RSVD_SHIFT)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01" data-ref="_M/AVFINT_ICR01">AVFINT_ICR01</dfn>                        0x00004800 /* Reset: CORER */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_INTEVENT_SHIFT" data-ref="_M/AVFINT_ICR01_INTEVENT_SHIFT">AVFINT_ICR01_INTEVENT_SHIFT</dfn>         0</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_INTEVENT_MASK" data-ref="_M/AVFINT_ICR01_INTEVENT_MASK">AVFINT_ICR01_INTEVENT_MASK</dfn>          AVF_MASK(0x1, AVFINT_ICR01_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_QUEUE_0_SHIFT" data-ref="_M/AVFINT_ICR01_QUEUE_0_SHIFT">AVFINT_ICR01_QUEUE_0_SHIFT</dfn>          1</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_QUEUE_0_MASK" data-ref="_M/AVFINT_ICR01_QUEUE_0_MASK">AVFINT_ICR01_QUEUE_0_MASK</dfn>           AVF_MASK(0x1, AVFINT_ICR01_QUEUE_0_SHIFT)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_QUEUE_1_SHIFT" data-ref="_M/AVFINT_ICR01_QUEUE_1_SHIFT">AVFINT_ICR01_QUEUE_1_SHIFT</dfn>          2</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_QUEUE_1_MASK" data-ref="_M/AVFINT_ICR01_QUEUE_1_MASK">AVFINT_ICR01_QUEUE_1_MASK</dfn>           AVF_MASK(0x1, AVFINT_ICR01_QUEUE_1_SHIFT)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_QUEUE_2_SHIFT" data-ref="_M/AVFINT_ICR01_QUEUE_2_SHIFT">AVFINT_ICR01_QUEUE_2_SHIFT</dfn>          3</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_QUEUE_2_MASK" data-ref="_M/AVFINT_ICR01_QUEUE_2_MASK">AVFINT_ICR01_QUEUE_2_MASK</dfn>           AVF_MASK(0x1, AVFINT_ICR01_QUEUE_2_SHIFT)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_QUEUE_3_SHIFT" data-ref="_M/AVFINT_ICR01_QUEUE_3_SHIFT">AVFINT_ICR01_QUEUE_3_SHIFT</dfn>          4</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_QUEUE_3_MASK" data-ref="_M/AVFINT_ICR01_QUEUE_3_MASK">AVFINT_ICR01_QUEUE_3_MASK</dfn>           AVF_MASK(0x1, AVFINT_ICR01_QUEUE_3_SHIFT)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_LINK_STAT_CHANGE_SHIFT" data-ref="_M/AVFINT_ICR01_LINK_STAT_CHANGE_SHIFT">AVFINT_ICR01_LINK_STAT_CHANGE_SHIFT</dfn> 25</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_LINK_STAT_CHANGE_MASK" data-ref="_M/AVFINT_ICR01_LINK_STAT_CHANGE_MASK">AVFINT_ICR01_LINK_STAT_CHANGE_MASK</dfn>  AVF_MASK(0x1, AVFINT_ICR01_LINK_STAT_CHANGE_SHIFT)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_ADMINQ_SHIFT" data-ref="_M/AVFINT_ICR01_ADMINQ_SHIFT">AVFINT_ICR01_ADMINQ_SHIFT</dfn>           30</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_ADMINQ_MASK" data-ref="_M/AVFINT_ICR01_ADMINQ_MASK">AVFINT_ICR01_ADMINQ_MASK</dfn>            AVF_MASK(0x1, AVFINT_ICR01_ADMINQ_SHIFT)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_SWINT_SHIFT" data-ref="_M/AVFINT_ICR01_SWINT_SHIFT">AVFINT_ICR01_SWINT_SHIFT</dfn>            31</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ICR01_SWINT_MASK" data-ref="_M/AVFINT_ICR01_SWINT_MASK">AVFINT_ICR01_SWINT_MASK</dfn>             AVF_MASK(0x1, AVFINT_ICR01_SWINT_SHIFT)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ITR01" data-ref="_M/AVFINT_ITR01">AVFINT_ITR01</dfn>(_i)            (0x00004C00 + ((_i) * 4)) /* _i=0...2 */ /* Reset: VFR */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ITR01_MAX_INDEX" data-ref="_M/AVFINT_ITR01_MAX_INDEX">AVFINT_ITR01_MAX_INDEX</dfn>      2</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ITR01_INTERVAL_SHIFT" data-ref="_M/AVFINT_ITR01_INTERVAL_SHIFT">AVFINT_ITR01_INTERVAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ITR01_INTERVAL_MASK" data-ref="_M/AVFINT_ITR01_INTERVAL_MASK">AVFINT_ITR01_INTERVAL_MASK</dfn>  AVF_MASK(0xFFF, AVFINT_ITR01_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ITRN1" data-ref="_M/AVFINT_ITRN1">AVFINT_ITRN1</dfn>(_i, _INTVF)     (0x00002800 + ((_i) * 64 + (_INTVF) * 4)) /* _i=0...2, _INTVF=0...15 */ /* Reset: VFR */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ITRN1_MAX_INDEX" data-ref="_M/AVFINT_ITRN1_MAX_INDEX">AVFINT_ITRN1_MAX_INDEX</dfn>      2</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ITRN1_INTERVAL_SHIFT" data-ref="_M/AVFINT_ITRN1_INTERVAL_SHIFT">AVFINT_ITRN1_INTERVAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/AVFINT_ITRN1_INTERVAL_MASK" data-ref="_M/AVFINT_ITRN1_INTERVAL_MASK">AVFINT_ITRN1_INTERVAL_MASK</dfn>  AVF_MASK(0xFFF, AVFINT_ITRN1_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/AVFINT_STAT_CTL01" data-ref="_M/AVFINT_STAT_CTL01">AVFINT_STAT_CTL01</dfn>                      0x00005400 /* Reset: CORER */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/AVFINT_STAT_CTL01_OTHER_ITR_INDX_SHIFT" data-ref="_M/AVFINT_STAT_CTL01_OTHER_ITR_INDX_SHIFT">AVFINT_STAT_CTL01_OTHER_ITR_INDX_SHIFT</dfn> 2</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/AVFINT_STAT_CTL01_OTHER_ITR_INDX_MASK" data-ref="_M/AVFINT_STAT_CTL01_OTHER_ITR_INDX_MASK">AVFINT_STAT_CTL01_OTHER_ITR_INDX_MASK</dfn>  AVF_MASK(0x3, AVFINT_STAT_CTL01_OTHER_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AVF_QRX_TAIL1" data-ref="_M/AVF_QRX_TAIL1">AVF_QRX_TAIL1</dfn>(_Q)        (0x00002000 + ((_Q) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/AVF_QRX_TAIL1_MAX_INDEX" data-ref="_M/AVF_QRX_TAIL1_MAX_INDEX">AVF_QRX_TAIL1_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/AVF_QRX_TAIL1_TAIL_SHIFT" data-ref="_M/AVF_QRX_TAIL1_TAIL_SHIFT">AVF_QRX_TAIL1_TAIL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/AVF_QRX_TAIL1_TAIL_MASK" data-ref="_M/AVF_QRX_TAIL1_TAIL_MASK">AVF_QRX_TAIL1_TAIL_MASK</dfn>  AVF_MASK(0x1FFF, AVF_QRX_TAIL1_TAIL_SHIFT)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/AVF_QTX_TAIL1" data-ref="_M/AVF_QTX_TAIL1">AVF_QTX_TAIL1</dfn>(_Q)        (0x00000000 + ((_Q) * 4)) /* _i=0...15 */ /* Reset: PFR */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AVF_QTX_TAIL1_MAX_INDEX" data-ref="_M/AVF_QTX_TAIL1_MAX_INDEX">AVF_QTX_TAIL1_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/AVF_QTX_TAIL1_TAIL_SHIFT" data-ref="_M/AVF_QTX_TAIL1_TAIL_SHIFT">AVF_QTX_TAIL1_TAIL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AVF_QTX_TAIL1_TAIL_MASK" data-ref="_M/AVF_QTX_TAIL1_TAIL_MASK">AVF_QTX_TAIL1_TAIL_MASK</dfn>  AVF_MASK(0x1FFF, AVF_QTX_TAIL1_TAIL_SHIFT)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_PBA" data-ref="_M/AVFMSIX_PBA">AVFMSIX_PBA</dfn>              0x00002000 /* Reset: VFLR */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_PBA_PENBIT_SHIFT" data-ref="_M/AVFMSIX_PBA_PENBIT_SHIFT">AVFMSIX_PBA_PENBIT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_PBA_PENBIT_MASK" data-ref="_M/AVFMSIX_PBA_PENBIT_MASK">AVFMSIX_PBA_PENBIT_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFMSIX_PBA_PENBIT_SHIFT)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD" data-ref="_M/AVFMSIX_TADD">AVFMSIX_TADD</dfn>(_i)              (0x00000000 + ((_i) * 16)) /* _i=0...16 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD_MAX_INDEX" data-ref="_M/AVFMSIX_TADD_MAX_INDEX">AVFMSIX_TADD_MAX_INDEX</dfn>        16</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD_MSIXTADD10_SHIFT" data-ref="_M/AVFMSIX_TADD_MSIXTADD10_SHIFT">AVFMSIX_TADD_MSIXTADD10_SHIFT</dfn> 0</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD_MSIXTADD10_MASK" data-ref="_M/AVFMSIX_TADD_MSIXTADD10_MASK">AVFMSIX_TADD_MSIXTADD10_MASK</dfn>  AVF_MASK(0x3, AVFMSIX_TADD_MSIXTADD10_SHIFT)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD_MSIXTADD_SHIFT" data-ref="_M/AVFMSIX_TADD_MSIXTADD_SHIFT">AVFMSIX_TADD_MSIXTADD_SHIFT</dfn>   2</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TADD_MSIXTADD_MASK" data-ref="_M/AVFMSIX_TADD_MSIXTADD_MASK">AVFMSIX_TADD_MSIXTADD_MASK</dfn>    AVF_MASK(0x3FFFFFFF, AVFMSIX_TADD_MSIXTADD_SHIFT)</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TMSG" data-ref="_M/AVFMSIX_TMSG">AVFMSIX_TMSG</dfn>(_i)            (0x00000008 + ((_i) * 16)) /* _i=0...16 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TMSG_MAX_INDEX" data-ref="_M/AVFMSIX_TMSG_MAX_INDEX">AVFMSIX_TMSG_MAX_INDEX</dfn>      16</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TMSG_MSIXTMSG_SHIFT" data-ref="_M/AVFMSIX_TMSG_MSIXTMSG_SHIFT">AVFMSIX_TMSG_MSIXTMSG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TMSG_MSIXTMSG_MASK" data-ref="_M/AVFMSIX_TMSG_MSIXTMSG_MASK">AVFMSIX_TMSG_MSIXTMSG_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFMSIX_TMSG_MSIXTMSG_SHIFT)</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TUADD" data-ref="_M/AVFMSIX_TUADD">AVFMSIX_TUADD</dfn>(_i)             (0x00000004 + ((_i) * 16)) /* _i=0...16 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TUADD_MAX_INDEX" data-ref="_M/AVFMSIX_TUADD_MAX_INDEX">AVFMSIX_TUADD_MAX_INDEX</dfn>       16</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TUADD_MSIXTUADD_SHIFT" data-ref="_M/AVFMSIX_TUADD_MSIXTUADD_SHIFT">AVFMSIX_TUADD_MSIXTUADD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TUADD_MSIXTUADD_MASK" data-ref="_M/AVFMSIX_TUADD_MSIXTUADD_MASK">AVFMSIX_TUADD_MSIXTUADD_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFMSIX_TUADD_MSIXTUADD_SHIFT)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TVCTRL" data-ref="_M/AVFMSIX_TVCTRL">AVFMSIX_TVCTRL</dfn>(_i)        (0x0000000C + ((_i) * 16)) /* _i=0...16 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TVCTRL_MAX_INDEX" data-ref="_M/AVFMSIX_TVCTRL_MAX_INDEX">AVFMSIX_TVCTRL_MAX_INDEX</dfn>  16</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TVCTRL_MASK_SHIFT" data-ref="_M/AVFMSIX_TVCTRL_MASK_SHIFT">AVFMSIX_TVCTRL_MASK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/AVFMSIX_TVCTRL_MASK_MASK" data-ref="_M/AVFMSIX_TVCTRL_MASK_MASK">AVFMSIX_TVCTRL_MASK_MASK</dfn>  AVF_MASK(0x1, AVFMSIX_TVCTRL_MASK_SHIFT)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRDATA" data-ref="_M/AVFCM_PE_ERRDATA">AVFCM_PE_ERRDATA</dfn>                  0x0000DC00 /* Reset: VFR */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRDATA_ERROR_CODE_SHIFT" data-ref="_M/AVFCM_PE_ERRDATA_ERROR_CODE_SHIFT">AVFCM_PE_ERRDATA_ERROR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRDATA_ERROR_CODE_MASK" data-ref="_M/AVFCM_PE_ERRDATA_ERROR_CODE_MASK">AVFCM_PE_ERRDATA_ERROR_CODE_MASK</dfn>  AVF_MASK(0xF, AVFCM_PE_ERRDATA_ERROR_CODE_SHIFT)</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRDATA_Q_TYPE_SHIFT" data-ref="_M/AVFCM_PE_ERRDATA_Q_TYPE_SHIFT">AVFCM_PE_ERRDATA_Q_TYPE_SHIFT</dfn>     4</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRDATA_Q_TYPE_MASK" data-ref="_M/AVFCM_PE_ERRDATA_Q_TYPE_MASK">AVFCM_PE_ERRDATA_Q_TYPE_MASK</dfn>      AVF_MASK(0x7, AVFCM_PE_ERRDATA_Q_TYPE_SHIFT)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRDATA_Q_NUM_SHIFT" data-ref="_M/AVFCM_PE_ERRDATA_Q_NUM_SHIFT">AVFCM_PE_ERRDATA_Q_NUM_SHIFT</dfn>      8</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRDATA_Q_NUM_MASK" data-ref="_M/AVFCM_PE_ERRDATA_Q_NUM_MASK">AVFCM_PE_ERRDATA_Q_NUM_MASK</dfn>       AVF_MASK(0x3FFFF, AVFCM_PE_ERRDATA_Q_NUM_SHIFT)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO" data-ref="_M/AVFCM_PE_ERRINFO">AVFCM_PE_ERRINFO</dfn>                     0x0000D800 /* Reset: VFR */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_ERROR_VALID_SHIFT" data-ref="_M/AVFCM_PE_ERRINFO_ERROR_VALID_SHIFT">AVFCM_PE_ERRINFO_ERROR_VALID_SHIFT</dfn>   0</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_ERROR_VALID_MASK" data-ref="_M/AVFCM_PE_ERRINFO_ERROR_VALID_MASK">AVFCM_PE_ERRINFO_ERROR_VALID_MASK</dfn>    AVF_MASK(0x1, AVFCM_PE_ERRINFO_ERROR_VALID_SHIFT)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_ERROR_INST_SHIFT" data-ref="_M/AVFCM_PE_ERRINFO_ERROR_INST_SHIFT">AVFCM_PE_ERRINFO_ERROR_INST_SHIFT</dfn>    4</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_ERROR_INST_MASK" data-ref="_M/AVFCM_PE_ERRINFO_ERROR_INST_MASK">AVFCM_PE_ERRINFO_ERROR_INST_MASK</dfn>     AVF_MASK(0x7, AVFCM_PE_ERRINFO_ERROR_INST_SHIFT)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT" data-ref="_M/AVFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT">AVFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK" data-ref="_M/AVFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK">AVFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK</dfn>  AVF_MASK(0xFF, AVFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT" data-ref="_M/AVFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT">AVFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK" data-ref="_M/AVFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK">AVFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK</dfn>  AVF_MASK(0xFF, AVFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT" data-ref="_M/AVFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT">AVFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT</dfn> 24</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/AVFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK" data-ref="_M/AVFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK">AVFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK</dfn>  AVF_MASK(0xFF, AVFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HENA" data-ref="_M/AVFQF_HENA">AVFQF_HENA</dfn>(_i)             (0x0000C400 + ((_i) * 4)) /* _i=0...1 */ /* Reset: CORER */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HENA_MAX_INDEX" data-ref="_M/AVFQF_HENA_MAX_INDEX">AVFQF_HENA_MAX_INDEX</dfn>       1</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HENA_PTYPE_ENA_SHIFT" data-ref="_M/AVFQF_HENA_PTYPE_ENA_SHIFT">AVFQF_HENA_PTYPE_ENA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HENA_PTYPE_ENA_MASK" data-ref="_M/AVFQF_HENA_PTYPE_ENA_MASK">AVFQF_HENA_PTYPE_ENA_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFQF_HENA_PTYPE_ENA_SHIFT)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY" data-ref="_M/AVFQF_HKEY">AVFQF_HKEY</dfn>(_i)         (0x0000CC00 + ((_i) * 4)) /* _i=0...12 */ /* Reset: CORER */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY_MAX_INDEX" data-ref="_M/AVFQF_HKEY_MAX_INDEX">AVFQF_HKEY_MAX_INDEX</dfn>   12</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY_KEY_0_SHIFT" data-ref="_M/AVFQF_HKEY_KEY_0_SHIFT">AVFQF_HKEY_KEY_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY_KEY_0_MASK" data-ref="_M/AVFQF_HKEY_KEY_0_MASK">AVFQF_HKEY_KEY_0_MASK</dfn>  AVF_MASK(0xFF, AVFQF_HKEY_KEY_0_SHIFT)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY_KEY_1_SHIFT" data-ref="_M/AVFQF_HKEY_KEY_1_SHIFT">AVFQF_HKEY_KEY_1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY_KEY_1_MASK" data-ref="_M/AVFQF_HKEY_KEY_1_MASK">AVFQF_HKEY_KEY_1_MASK</dfn>  AVF_MASK(0xFF, AVFQF_HKEY_KEY_1_SHIFT)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY_KEY_2_SHIFT" data-ref="_M/AVFQF_HKEY_KEY_2_SHIFT">AVFQF_HKEY_KEY_2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY_KEY_2_MASK" data-ref="_M/AVFQF_HKEY_KEY_2_MASK">AVFQF_HKEY_KEY_2_MASK</dfn>  AVF_MASK(0xFF, AVFQF_HKEY_KEY_2_SHIFT)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY_KEY_3_SHIFT" data-ref="_M/AVFQF_HKEY_KEY_3_SHIFT">AVFQF_HKEY_KEY_3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HKEY_KEY_3_MASK" data-ref="_M/AVFQF_HKEY_KEY_3_MASK">AVFQF_HKEY_KEY_3_MASK</dfn>  AVF_MASK(0xFF, AVFQF_HKEY_KEY_3_SHIFT)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT" data-ref="_M/AVFQF_HLUT">AVFQF_HLUT</dfn>(_i)        (0x0000D000 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT_MAX_INDEX" data-ref="_M/AVFQF_HLUT_MAX_INDEX">AVFQF_HLUT_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT_LUT0_SHIFT" data-ref="_M/AVFQF_HLUT_LUT0_SHIFT">AVFQF_HLUT_LUT0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT_LUT0_MASK" data-ref="_M/AVFQF_HLUT_LUT0_MASK">AVFQF_HLUT_LUT0_MASK</dfn>  AVF_MASK(0xF, AVFQF_HLUT_LUT0_SHIFT)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT_LUT1_SHIFT" data-ref="_M/AVFQF_HLUT_LUT1_SHIFT">AVFQF_HLUT_LUT1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT_LUT1_MASK" data-ref="_M/AVFQF_HLUT_LUT1_MASK">AVFQF_HLUT_LUT1_MASK</dfn>  AVF_MASK(0xF, AVFQF_HLUT_LUT1_SHIFT)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT_LUT2_SHIFT" data-ref="_M/AVFQF_HLUT_LUT2_SHIFT">AVFQF_HLUT_LUT2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT_LUT2_MASK" data-ref="_M/AVFQF_HLUT_LUT2_MASK">AVFQF_HLUT_LUT2_MASK</dfn>  AVF_MASK(0xF, AVFQF_HLUT_LUT2_SHIFT)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT_LUT3_SHIFT" data-ref="_M/AVFQF_HLUT_LUT3_SHIFT">AVFQF_HLUT_LUT3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HLUT_LUT3_MASK" data-ref="_M/AVFQF_HLUT_LUT3_MASK">AVFQF_HLUT_LUT3_MASK</dfn>  AVF_MASK(0xF, AVFQF_HLUT_LUT3_SHIFT)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION" data-ref="_M/AVFQF_HREGION">AVFQF_HREGION</dfn>(_i)                  (0x0000D400 + ((_i) * 4)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_MAX_INDEX" data-ref="_M/AVFQF_HREGION_MAX_INDEX">AVFQF_HREGION_MAX_INDEX</dfn>            7</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_0_SHIFT" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_0_SHIFT">AVFQF_HREGION_OVERRIDE_ENA_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_0_MASK" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_0_MASK">AVFQF_HREGION_OVERRIDE_ENA_0_MASK</dfn>  AVF_MASK(0x1, AVFQF_HREGION_OVERRIDE_ENA_0_SHIFT)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_0_SHIFT" data-ref="_M/AVFQF_HREGION_REGION_0_SHIFT">AVFQF_HREGION_REGION_0_SHIFT</dfn>       1</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_0_MASK" data-ref="_M/AVFQF_HREGION_REGION_0_MASK">AVFQF_HREGION_REGION_0_MASK</dfn>        AVF_MASK(0x7, AVFQF_HREGION_REGION_0_SHIFT)</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_1_SHIFT" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_1_SHIFT">AVFQF_HREGION_OVERRIDE_ENA_1_SHIFT</dfn> 4</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_1_MASK" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_1_MASK">AVFQF_HREGION_OVERRIDE_ENA_1_MASK</dfn>  AVF_MASK(0x1, AVFQF_HREGION_OVERRIDE_ENA_1_SHIFT)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_1_SHIFT" data-ref="_M/AVFQF_HREGION_REGION_1_SHIFT">AVFQF_HREGION_REGION_1_SHIFT</dfn>       5</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_1_MASK" data-ref="_M/AVFQF_HREGION_REGION_1_MASK">AVFQF_HREGION_REGION_1_MASK</dfn>        AVF_MASK(0x7, AVFQF_HREGION_REGION_1_SHIFT)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_2_SHIFT" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_2_SHIFT">AVFQF_HREGION_OVERRIDE_ENA_2_SHIFT</dfn> 8</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_2_MASK" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_2_MASK">AVFQF_HREGION_OVERRIDE_ENA_2_MASK</dfn>  AVF_MASK(0x1, AVFQF_HREGION_OVERRIDE_ENA_2_SHIFT)</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_2_SHIFT" data-ref="_M/AVFQF_HREGION_REGION_2_SHIFT">AVFQF_HREGION_REGION_2_SHIFT</dfn>       9</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_2_MASK" data-ref="_M/AVFQF_HREGION_REGION_2_MASK">AVFQF_HREGION_REGION_2_MASK</dfn>        AVF_MASK(0x7, AVFQF_HREGION_REGION_2_SHIFT)</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_3_SHIFT" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_3_SHIFT">AVFQF_HREGION_OVERRIDE_ENA_3_SHIFT</dfn> 12</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_3_MASK" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_3_MASK">AVFQF_HREGION_OVERRIDE_ENA_3_MASK</dfn>  AVF_MASK(0x1, AVFQF_HREGION_OVERRIDE_ENA_3_SHIFT)</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_3_SHIFT" data-ref="_M/AVFQF_HREGION_REGION_3_SHIFT">AVFQF_HREGION_REGION_3_SHIFT</dfn>       13</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_3_MASK" data-ref="_M/AVFQF_HREGION_REGION_3_MASK">AVFQF_HREGION_REGION_3_MASK</dfn>        AVF_MASK(0x7, AVFQF_HREGION_REGION_3_SHIFT)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_4_SHIFT" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_4_SHIFT">AVFQF_HREGION_OVERRIDE_ENA_4_SHIFT</dfn> 16</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_4_MASK" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_4_MASK">AVFQF_HREGION_OVERRIDE_ENA_4_MASK</dfn>  AVF_MASK(0x1, AVFQF_HREGION_OVERRIDE_ENA_4_SHIFT)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_4_SHIFT" data-ref="_M/AVFQF_HREGION_REGION_4_SHIFT">AVFQF_HREGION_REGION_4_SHIFT</dfn>       17</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_4_MASK" data-ref="_M/AVFQF_HREGION_REGION_4_MASK">AVFQF_HREGION_REGION_4_MASK</dfn>        AVF_MASK(0x7, AVFQF_HREGION_REGION_4_SHIFT)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_5_SHIFT" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_5_SHIFT">AVFQF_HREGION_OVERRIDE_ENA_5_SHIFT</dfn> 20</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_5_MASK" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_5_MASK">AVFQF_HREGION_OVERRIDE_ENA_5_MASK</dfn>  AVF_MASK(0x1, AVFQF_HREGION_OVERRIDE_ENA_5_SHIFT)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_5_SHIFT" data-ref="_M/AVFQF_HREGION_REGION_5_SHIFT">AVFQF_HREGION_REGION_5_SHIFT</dfn>       21</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_5_MASK" data-ref="_M/AVFQF_HREGION_REGION_5_MASK">AVFQF_HREGION_REGION_5_MASK</dfn>        AVF_MASK(0x7, AVFQF_HREGION_REGION_5_SHIFT)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_6_SHIFT" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_6_SHIFT">AVFQF_HREGION_OVERRIDE_ENA_6_SHIFT</dfn> 24</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_6_MASK" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_6_MASK">AVFQF_HREGION_OVERRIDE_ENA_6_MASK</dfn>  AVF_MASK(0x1, AVFQF_HREGION_OVERRIDE_ENA_6_SHIFT)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_6_SHIFT" data-ref="_M/AVFQF_HREGION_REGION_6_SHIFT">AVFQF_HREGION_REGION_6_SHIFT</dfn>       25</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_6_MASK" data-ref="_M/AVFQF_HREGION_REGION_6_MASK">AVFQF_HREGION_REGION_6_MASK</dfn>        AVF_MASK(0x7, AVFQF_HREGION_REGION_6_SHIFT)</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_7_SHIFT" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_7_SHIFT">AVFQF_HREGION_OVERRIDE_ENA_7_SHIFT</dfn> 28</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_OVERRIDE_ENA_7_MASK" data-ref="_M/AVFQF_HREGION_OVERRIDE_ENA_7_MASK">AVFQF_HREGION_OVERRIDE_ENA_7_MASK</dfn>  AVF_MASK(0x1, AVFQF_HREGION_OVERRIDE_ENA_7_SHIFT)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_7_SHIFT" data-ref="_M/AVFQF_HREGION_REGION_7_SHIFT">AVFQF_HREGION_REGION_7_SHIFT</dfn>       29</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/AVFQF_HREGION_REGION_7_MASK" data-ref="_M/AVFQF_HREGION_REGION_7_MASK">AVFQF_HREGION_REGION_7_MASK</dfn>        AVF_MASK(0x7, AVFQF_HREGION_REGION_7_SHIFT)</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_WB_ON_ITR_SHIFT" data-ref="_M/AVFINT_DYN_CTL01_WB_ON_ITR_SHIFT">AVFINT_DYN_CTL01_WB_ON_ITR_SHIFT</dfn>       30</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTL01_WB_ON_ITR_MASK" data-ref="_M/AVFINT_DYN_CTL01_WB_ON_ITR_MASK">AVFINT_DYN_CTL01_WB_ON_ITR_MASK</dfn>        AVF_MASK(0x1, AVFINT_DYN_CTL01_WB_ON_ITR_SHIFT)</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_WB_ON_ITR_SHIFT" data-ref="_M/AVFINT_DYN_CTLN1_WB_ON_ITR_SHIFT">AVFINT_DYN_CTLN1_WB_ON_ITR_SHIFT</dfn>       30</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/AVFINT_DYN_CTLN1_WB_ON_ITR_MASK" data-ref="_M/AVFINT_DYN_CTLN1_WB_ON_ITR_MASK">AVFINT_DYN_CTLN1_WB_ON_ITR_MASK</dfn>        AVF_MASK(0x1, AVFINT_DYN_CTLN1_WB_ON_ITR_SHIFT)</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/AVFPE_AEQALLOC1" data-ref="_M/AVFPE_AEQALLOC1">AVFPE_AEQALLOC1</dfn>               0x0000A400 /* Reset: VFR */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/AVFPE_AEQALLOC1_AECOUNT_SHIFT" data-ref="_M/AVFPE_AEQALLOC1_AECOUNT_SHIFT">AVFPE_AEQALLOC1_AECOUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/AVFPE_AEQALLOC1_AECOUNT_MASK" data-ref="_M/AVFPE_AEQALLOC1_AECOUNT_MASK">AVFPE_AEQALLOC1_AECOUNT_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFPE_AEQALLOC1_AECOUNT_SHIFT)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPHIGH1" data-ref="_M/AVFPE_CCQPHIGH1">AVFPE_CCQPHIGH1</dfn>                  0x00009800 /* Reset: VFR */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPHIGH1_PECCQPHIGH_SHIFT" data-ref="_M/AVFPE_CCQPHIGH1_PECCQPHIGH_SHIFT">AVFPE_CCQPHIGH1_PECCQPHIGH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPHIGH1_PECCQPHIGH_MASK" data-ref="_M/AVFPE_CCQPHIGH1_PECCQPHIGH_MASK">AVFPE_CCQPHIGH1_PECCQPHIGH_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFPE_CCQPHIGH1_PECCQPHIGH_SHIFT)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPLOW1" data-ref="_M/AVFPE_CCQPLOW1">AVFPE_CCQPLOW1</dfn>                 0x0000AC00 /* Reset: VFR */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPLOW1_PECCQPLOW_SHIFT" data-ref="_M/AVFPE_CCQPLOW1_PECCQPLOW_SHIFT">AVFPE_CCQPLOW1_PECCQPLOW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPLOW1_PECCQPLOW_MASK" data-ref="_M/AVFPE_CCQPLOW1_PECCQPLOW_MASK">AVFPE_CCQPLOW1_PECCQPLOW_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFPE_CCQPLOW1_PECCQPLOW_SHIFT)</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPSTATUS1" data-ref="_M/AVFPE_CCQPSTATUS1">AVFPE_CCQPSTATUS1</dfn>                   0x0000B800 /* Reset: VFR */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPSTATUS1_CCQP_DONE_SHIFT" data-ref="_M/AVFPE_CCQPSTATUS1_CCQP_DONE_SHIFT">AVFPE_CCQPSTATUS1_CCQP_DONE_SHIFT</dfn>   0</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPSTATUS1_CCQP_DONE_MASK" data-ref="_M/AVFPE_CCQPSTATUS1_CCQP_DONE_MASK">AVFPE_CCQPSTATUS1_CCQP_DONE_MASK</dfn>    AVF_MASK(0x1, AVFPE_CCQPSTATUS1_CCQP_DONE_SHIFT)</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPSTATUS1_HMC_PROFILE_SHIFT" data-ref="_M/AVFPE_CCQPSTATUS1_HMC_PROFILE_SHIFT">AVFPE_CCQPSTATUS1_HMC_PROFILE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPSTATUS1_HMC_PROFILE_MASK" data-ref="_M/AVFPE_CCQPSTATUS1_HMC_PROFILE_MASK">AVFPE_CCQPSTATUS1_HMC_PROFILE_MASK</dfn>  AVF_MASK(0x7, AVFPE_CCQPSTATUS1_HMC_PROFILE_SHIFT)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPSTATUS1_RDMA_EN_VFS_SHIFT" data-ref="_M/AVFPE_CCQPSTATUS1_RDMA_EN_VFS_SHIFT">AVFPE_CCQPSTATUS1_RDMA_EN_VFS_SHIFT</dfn> 16</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPSTATUS1_RDMA_EN_VFS_MASK" data-ref="_M/AVFPE_CCQPSTATUS1_RDMA_EN_VFS_MASK">AVFPE_CCQPSTATUS1_RDMA_EN_VFS_MASK</dfn>  AVF_MASK(0x3F, AVFPE_CCQPSTATUS1_RDMA_EN_VFS_SHIFT)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPSTATUS1_CCQP_ERR_SHIFT" data-ref="_M/AVFPE_CCQPSTATUS1_CCQP_ERR_SHIFT">AVFPE_CCQPSTATUS1_CCQP_ERR_SHIFT</dfn>    31</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CCQPSTATUS1_CCQP_ERR_MASK" data-ref="_M/AVFPE_CCQPSTATUS1_CCQP_ERR_MASK">AVFPE_CCQPSTATUS1_CCQP_ERR_MASK</dfn>     AVF_MASK(0x1, AVFPE_CCQPSTATUS1_CCQP_ERR_SHIFT)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQACK1" data-ref="_M/AVFPE_CQACK1">AVFPE_CQACK1</dfn>              0x0000B000 /* Reset: VFR */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQACK1_PECQID_SHIFT" data-ref="_M/AVFPE_CQACK1_PECQID_SHIFT">AVFPE_CQACK1_PECQID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQACK1_PECQID_MASK" data-ref="_M/AVFPE_CQACK1_PECQID_MASK">AVFPE_CQACK1_PECQID_MASK</dfn>  AVF_MASK(0x1FFFF, AVFPE_CQACK1_PECQID_SHIFT)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQARM1" data-ref="_M/AVFPE_CQARM1">AVFPE_CQARM1</dfn>              0x0000B400 /* Reset: VFR */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQARM1_PECQID_SHIFT" data-ref="_M/AVFPE_CQARM1_PECQID_SHIFT">AVFPE_CQARM1_PECQID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQARM1_PECQID_MASK" data-ref="_M/AVFPE_CQARM1_PECQID_MASK">AVFPE_CQARM1_PECQID_MASK</dfn>  AVF_MASK(0x1FFFF, AVFPE_CQARM1_PECQID_SHIFT)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPDB1" data-ref="_M/AVFPE_CQPDB1">AVFPE_CQPDB1</dfn>              0x0000BC00 /* Reset: VFR */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPDB1_WQHEAD_SHIFT" data-ref="_M/AVFPE_CQPDB1_WQHEAD_SHIFT">AVFPE_CQPDB1_WQHEAD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPDB1_WQHEAD_MASK" data-ref="_M/AVFPE_CQPDB1_WQHEAD_MASK">AVFPE_CQPDB1_WQHEAD_MASK</dfn>  AVF_MASK(0x7FF, AVFPE_CQPDB1_WQHEAD_SHIFT)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPERRCODES1" data-ref="_M/AVFPE_CQPERRCODES1">AVFPE_CQPERRCODES1</dfn>                      0x00009C00 /* Reset: VFR */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPERRCODES1_CQP_MINOR_CODE_SHIFT" data-ref="_M/AVFPE_CQPERRCODES1_CQP_MINOR_CODE_SHIFT">AVFPE_CQPERRCODES1_CQP_MINOR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPERRCODES1_CQP_MINOR_CODE_MASK" data-ref="_M/AVFPE_CQPERRCODES1_CQP_MINOR_CODE_MASK">AVFPE_CQPERRCODES1_CQP_MINOR_CODE_MASK</dfn>  AVF_MASK(0xFFFF, AVFPE_CQPERRCODES1_CQP_MINOR_CODE_SHIFT)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPERRCODES1_CQP_MAJOR_CODE_SHIFT" data-ref="_M/AVFPE_CQPERRCODES1_CQP_MAJOR_CODE_SHIFT">AVFPE_CQPERRCODES1_CQP_MAJOR_CODE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPERRCODES1_CQP_MAJOR_CODE_MASK" data-ref="_M/AVFPE_CQPERRCODES1_CQP_MAJOR_CODE_MASK">AVFPE_CQPERRCODES1_CQP_MAJOR_CODE_MASK</dfn>  AVF_MASK(0xFFFF, AVFPE_CQPERRCODES1_CQP_MAJOR_CODE_SHIFT)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPTAIL1" data-ref="_M/AVFPE_CQPTAIL1">AVFPE_CQPTAIL1</dfn>                  0x0000A000 /* Reset: VFR */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPTAIL1_WQTAIL_SHIFT" data-ref="_M/AVFPE_CQPTAIL1_WQTAIL_SHIFT">AVFPE_CQPTAIL1_WQTAIL_SHIFT</dfn>     0</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPTAIL1_WQTAIL_MASK" data-ref="_M/AVFPE_CQPTAIL1_WQTAIL_MASK">AVFPE_CQPTAIL1_WQTAIL_MASK</dfn>      AVF_MASK(0x7FF, AVFPE_CQPTAIL1_WQTAIL_SHIFT)</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPTAIL1_CQP_OP_ERR_SHIFT" data-ref="_M/AVFPE_CQPTAIL1_CQP_OP_ERR_SHIFT">AVFPE_CQPTAIL1_CQP_OP_ERR_SHIFT</dfn> 31</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/AVFPE_CQPTAIL1_CQP_OP_ERR_MASK" data-ref="_M/AVFPE_CQPTAIL1_CQP_OP_ERR_MASK">AVFPE_CQPTAIL1_CQP_OP_ERR_MASK</dfn>  AVF_MASK(0x1, AVFPE_CQPTAIL1_CQP_OP_ERR_SHIFT)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/AVFPE_IPCONFIG01" data-ref="_M/AVFPE_IPCONFIG01">AVFPE_IPCONFIG01</dfn>                        0x00008C00 /* Reset: VFR */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/AVFPE_IPCONFIG01_PEIPID_SHIFT" data-ref="_M/AVFPE_IPCONFIG01_PEIPID_SHIFT">AVFPE_IPCONFIG01_PEIPID_SHIFT</dfn>           0</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/AVFPE_IPCONFIG01_PEIPID_MASK" data-ref="_M/AVFPE_IPCONFIG01_PEIPID_MASK">AVFPE_IPCONFIG01_PEIPID_MASK</dfn>            AVF_MASK(0xFFFF, AVFPE_IPCONFIG01_PEIPID_SHIFT)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/AVFPE_IPCONFIG01_USEENTIREIDRANGE_SHIFT" data-ref="_M/AVFPE_IPCONFIG01_USEENTIREIDRANGE_SHIFT">AVFPE_IPCONFIG01_USEENTIREIDRANGE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/AVFPE_IPCONFIG01_USEENTIREIDRANGE_MASK" data-ref="_M/AVFPE_IPCONFIG01_USEENTIREIDRANGE_MASK">AVFPE_IPCONFIG01_USEENTIREIDRANGE_MASK</dfn>  AVF_MASK(0x1, AVFPE_IPCONFIG01_USEENTIREIDRANGE_SHIFT)</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/AVFPE_MRTEIDXMASK1" data-ref="_M/AVFPE_MRTEIDXMASK1">AVFPE_MRTEIDXMASK1</dfn>                       0x00009000 /* Reset: VFR */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/AVFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_SHIFT" data-ref="_M/AVFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_SHIFT">AVFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/AVFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_MASK" data-ref="_M/AVFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_MASK">AVFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_MASK</dfn>  AVF_MASK(0x1F, AVFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_SHIFT)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/AVFPE_RCVUNEXPECTEDERROR1" data-ref="_M/AVFPE_RCVUNEXPECTEDERROR1">AVFPE_RCVUNEXPECTEDERROR1</dfn>                        0x00009400 /* Reset: VFR */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/AVFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_SHIFT" data-ref="_M/AVFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_SHIFT">AVFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/AVFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_MASK" data-ref="_M/AVFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_MASK">AVFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_MASK</dfn>  AVF_MASK(0xFFFFFF, AVFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_SHIFT)</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/AVFPE_TCPNOWTIMER1" data-ref="_M/AVFPE_TCPNOWTIMER1">AVFPE_TCPNOWTIMER1</dfn>               0x0000A800 /* Reset: VFR */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/AVFPE_TCPNOWTIMER1_TCP_NOW_SHIFT" data-ref="_M/AVFPE_TCPNOWTIMER1_TCP_NOW_SHIFT">AVFPE_TCPNOWTIMER1_TCP_NOW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/AVFPE_TCPNOWTIMER1_TCP_NOW_MASK" data-ref="_M/AVFPE_TCPNOWTIMER1_TCP_NOW_MASK">AVFPE_TCPNOWTIMER1_TCP_NOW_MASK</dfn>  AVF_MASK(0xFFFFFFFF, AVFPE_TCPNOWTIMER1_TCP_NOW_SHIFT)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/AVFPE_WQEALLOC1" data-ref="_M/AVFPE_WQEALLOC1">AVFPE_WQEALLOC1</dfn>                      0x0000C000 /* Reset: VFR */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/AVFPE_WQEALLOC1_PEQPID_SHIFT" data-ref="_M/AVFPE_WQEALLOC1_PEQPID_SHIFT">AVFPE_WQEALLOC1_PEQPID_SHIFT</dfn>         0</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/AVFPE_WQEALLOC1_PEQPID_MASK" data-ref="_M/AVFPE_WQEALLOC1_PEQPID_MASK">AVFPE_WQEALLOC1_PEQPID_MASK</dfn>          AVF_MASK(0x3FFFF, AVFPE_WQEALLOC1_PEQPID_SHIFT)</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/AVFPE_WQEALLOC1_WQE_DESC_INDEX_SHIFT" data-ref="_M/AVFPE_WQEALLOC1_WQE_DESC_INDEX_SHIFT">AVFPE_WQEALLOC1_WQE_DESC_INDEX_SHIFT</dfn> 20</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/AVFPE_WQEALLOC1_WQE_DESC_INDEX_MASK" data-ref="_M/AVFPE_WQEALLOC1_WQE_DESC_INDEX_MASK">AVFPE_WQEALLOC1_WQE_DESC_INDEX_MASK</dfn>  AVF_MASK(0xFFF, AVFPE_WQEALLOC1_WQE_DESC_INDEX_SHIFT)</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#<span data-ppcond="34">endif</span> /* _AVF_REGISTER_H_ */</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../avf_ethdev.c.html'>master/drivers/net/avf/avf_ethdev.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
