0.6
2018.3
Dec  7 2018
00:33:28
D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.sim/sim_1/behav/xsim/glbl.v,1652958630,verilog,,,,glbl,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sources_1/ip/blk_mem/sim/blk_mem.v,1653026558,verilog,,D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1649923696,verilog,,D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.v,,blk_mem_gen_0,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.v,1652580083,verilog,,D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/mem_wrap.v,,cache,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/driver.sv,1652958631,systemVerilog,,,,driver,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/mem_wrap.v,1652451775,verilog,,,,mem_wrap,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/testbench.v,1652958631,verilog,,,,testbench,,,,,,,,
