<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: include/tvm/tir/transform.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b4c7d8e826c599ba55146c099a14beb5.html">tvm</a></li><li class="navelem"><a class="el" href="dir_72c2f11201cd7636dc7624de0754daa5.html">tir</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">transform.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>TIR specific transformation passes.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="ir_2transform_8h_source.html">tvm/ir/transform.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="target_8h_source.html">tvm/target/target.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2expr_8h_source.html">tvm/tir/expr.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2function_8h_source.html">tvm/tir/function.h</a>&gt;</code><br />
<code>#include &lt;string&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for transform.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="tir_2transform_8h__incl.svg" width="4502" height="1366"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="tir_2transform_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacetvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm.html">tvm</a></td></tr>
<tr class="memdesc:namespacetvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">runtime implementation for LibTorch/TorchScript. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html">tvm::tir</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir_1_1transform"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html">tvm::tir::transform</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a6b1492ac3cab5f661e4fb05d26a19200"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a6b1492ac3cab5f661e4fb05d26a19200">tvm::tir::transform::CreatePrimFuncPass</a> (const runtime::TypedPackedFunc&lt; PrimFunc(PrimFunc, IRModule, PassContext)&gt; &amp;pass_func, int opt_level, String name, <a class="el" href="classtvm_1_1runtime_1_1Array.html">tvm::Array</a>&lt; String &gt; required)</td></tr>
<tr class="separator:a6b1492ac3cab5f661e4fb05d26a19200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20aa23d8985679d2e09685729c644f0f"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a20aa23d8985679d2e09685729c644f0f">tvm::tir::transform::InjectPrefetch</a> ()</td></tr>
<tr class="memdesc:a20aa23d8985679d2e09685729c644f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject prefetch instructions into stmt.  <a href="namespacetvm_1_1tir_1_1transform.html#a20aa23d8985679d2e09685729c644f0f">More...</a><br /></td></tr>
<tr class="separator:a20aa23d8985679d2e09685729c644f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778d3e1efecdff97e7bcf0e6a5406e61"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a778d3e1efecdff97e7bcf0e6a5406e61">tvm::tir::transform::StorageFlatten</a> (int cache_line_size, bool create_bound_attribute=false)</td></tr>
<tr class="memdesc:a778d3e1efecdff97e7bcf0e6a5406e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flatten the multi-dimensional read/write to single dimensional Load/Store.  <a href="namespacetvm_1_1tir_1_1transform.html#a778d3e1efecdff97e7bcf0e6a5406e61">More...</a><br /></td></tr>
<tr class="separator:a778d3e1efecdff97e7bcf0e6a5406e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70d9af70526908167101609baaf4142"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ae70d9af70526908167101609baaf4142">tvm::tir::transform::InjectCopyIntrin</a> (String pragma_key, runtime::PackedFunc fintrin)</td></tr>
<tr class="memdesc:ae70d9af70526908167101609baaf4142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject copy intrinsics with optional pad.  <a href="namespacetvm_1_1tir_1_1transform.html#ae70d9af70526908167101609baaf4142">More...</a><br /></td></tr>
<tr class="separator:ae70d9af70526908167101609baaf4142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa234deedbe456bf561a1b90f2ed94206"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#aa234deedbe456bf561a1b90f2ed94206">tvm::tir::transform::CoProcSync</a> ()</td></tr>
<tr class="memdesc:aa234deedbe456bf561a1b90f2ed94206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect and insert sync points to co-processor.  <a href="namespacetvm_1_1tir_1_1transform.html#aa234deedbe456bf561a1b90f2ed94206">More...</a><br /></td></tr>
<tr class="separator:aa234deedbe456bf561a1b90f2ed94206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6050dba3ac8efbb922ce0477198ab3"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a1a6050dba3ac8efbb922ce0477198ab3">tvm::tir::transform::LiftAttrScope</a> (String attr_key)</td></tr>
<tr class="memdesc:a1a6050dba3ac8efbb922ce0477198ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lift common attrs with attr_key to outer scope.  <a href="namespacetvm_1_1tir_1_1transform.html#a1a6050dba3ac8efbb922ce0477198ab3">More...</a><br /></td></tr>
<tr class="separator:a1a6050dba3ac8efbb922ce0477198ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b0910c03b6f2d462448fa2725c1f5e"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a17b0910c03b6f2d462448fa2725c1f5e">tvm::tir::transform::LoopPartition</a> ()</td></tr>
<tr class="memdesc:a17b0910c03b6f2d462448fa2725c1f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">partition loops in the stmt.  <a href="namespacetvm_1_1tir_1_1transform.html#a17b0910c03b6f2d462448fa2725c1f5e">More...</a><br /></td></tr>
<tr class="separator:a17b0910c03b6f2d462448fa2725c1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cecb50a8b8fc8021f6a87bc27587da"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#af3cecb50a8b8fc8021f6a87bc27587da">tvm::tir::transform::VectorizeLoop</a> (bool enable_vectorize=true)</td></tr>
<tr class="memdesc:af3cecb50a8b8fc8021f6a87bc27587da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower vectorization loops.  <a href="namespacetvm_1_1tir_1_1transform.html#af3cecb50a8b8fc8021f6a87bc27587da">More...</a><br /></td></tr>
<tr class="separator:af3cecb50a8b8fc8021f6a87bc27587da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ade618ab7572f92bd37f69049966c7"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a37ade618ab7572f92bd37f69049966c7">tvm::tir::transform::InjectVirtualThread</a> ()</td></tr>
<tr class="memdesc:a37ade618ab7572f92bd37f69049966c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject virtual thread loops.  <a href="namespacetvm_1_1tir_1_1transform.html#a37ade618ab7572f92bd37f69049966c7">More...</a><br /></td></tr>
<tr class="separator:a37ade618ab7572f92bd37f69049966c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f70a1b3cfc63c52b462fba772b8370"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a55f70a1b3cfc63c52b462fba772b8370">tvm::tir::transform::InjectDoubleBuffer</a> ()</td></tr>
<tr class="memdesc:a55f70a1b3cfc63c52b462fba772b8370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject double buffer statements.  <a href="namespacetvm_1_1tir_1_1transform.html#a55f70a1b3cfc63c52b462fba772b8370">More...</a><br /></td></tr>
<tr class="separator:a55f70a1b3cfc63c52b462fba772b8370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe87b271e2c20e0ad901697f33c01d2c"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#abe87b271e2c20e0ad901697f33c01d2c">tvm::tir::transform::StorageRewrite</a> ()</td></tr>
<tr class="memdesc:abe87b271e2c20e0ad901697f33c01d2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite storage allocation pattern. Moves the allocation to outer most possible scope. Trying to share space between allocations to make a static allocation plan when possible.  <a href="namespacetvm_1_1tir_1_1transform.html#abe87b271e2c20e0ad901697f33c01d2c">More...</a><br /></td></tr>
<tr class="separator:abe87b271e2c20e0ad901697f33c01d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f279e91071fa96a1edb24fa004ea6a"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ab2f279e91071fa96a1edb24fa004ea6a">tvm::tir::transform::UnrollLoop</a> ()</td></tr>
<tr class="memdesc:ab2f279e91071fa96a1edb24fa004ea6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">unroll the constant loop marked by unroll. This pass also automatically attach pragma unroll tag to loops which meets the standard.  <a href="namespacetvm_1_1tir_1_1transform.html#ab2f279e91071fa96a1edb24fa004ea6a">More...</a><br /></td></tr>
<tr class="separator:ab2f279e91071fa96a1edb24fa004ea6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aad1159425e29be796562b2ec629b10"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a8aad1159425e29be796562b2ec629b10">tvm::tir::transform::RemoveNoOp</a> ()</td></tr>
<tr class="memdesc:a8aad1159425e29be796562b2ec629b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove No <a class="el" href="classtvm_1_1Op.html" title="Managed reference class to OpNode. ">Op</a> from the <a class="el" href="classtvm_1_1tir_1_1Stmt.html" title="Container of all statements. ">Stmt</a>.  <a href="namespacetvm_1_1tir_1_1transform.html#a8aad1159425e29be796562b2ec629b10">More...</a><br /></td></tr>
<tr class="separator:a8aad1159425e29be796562b2ec629b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe43327c4454dd05b6e925577443f49"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a4fe43327c4454dd05b6e925577443f49">tvm::tir::transform::RewriteUnsafeSelect</a> ()</td></tr>
<tr class="memdesc:a4fe43327c4454dd05b6e925577443f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect and rewrite unsafe select that contains memory access.  <a href="namespacetvm_1_1tir_1_1transform.html#a4fe43327c4454dd05b6e925577443f49">More...</a><br /></td></tr>
<tr class="separator:a4fe43327c4454dd05b6e925577443f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817801e8c9488f712804d2d0b821acf0"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a817801e8c9488f712804d2d0b821acf0">tvm::tir::transform::Simplify</a> ()</td></tr>
<tr class="memdesc:a817801e8c9488f712804d2d0b821acf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run arithmetic simplifications on the statements and expressions.  <a href="namespacetvm_1_1tir_1_1transform.html#a817801e8c9488f712804d2d0b821acf0">More...</a><br /></td></tr>
<tr class="separator:a817801e8c9488f712804d2d0b821acf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c492c5e21f3cd636bc27493153dcbbe"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a8c492c5e21f3cd636bc27493153dcbbe">tvm::tir::transform::InstrumentBoundCheckers</a> ()</td></tr>
<tr class="memdesc:a8c492c5e21f3cd636bc27493153dcbbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruments bound checkers.  <a href="namespacetvm_1_1tir_1_1transform.html#a8c492c5e21f3cd636bc27493153dcbbe">More...</a><br /></td></tr>
<tr class="separator:a8c492c5e21f3cd636bc27493153dcbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38be3df8947fea34192c61bfed1c6eec"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a38be3df8947fea34192c61bfed1c6eec">tvm::tir::transform::MakePackedAPI</a> ()</td></tr>
<tr class="memdesc:a38be3df8947fea34192c61bfed1c6eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transform the high-level <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html" title="Managed reference to PrimFuncNode. ">PrimFunc</a> to a low-level version that can be used as an API function.  <a href="namespacetvm_1_1tir_1_1transform.html#a38be3df8947fea34192c61bfed1c6eec">More...</a><br /></td></tr>
<tr class="separator:a38be3df8947fea34192c61bfed1c6eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1903620176fa71b005fd7c58656d7139"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a1903620176fa71b005fd7c58656d7139">tvm::tir::transform::MakeUnpackedAPI</a> ()</td></tr>
<tr class="memdesc:a1903620176fa71b005fd7c58656d7139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transform the high-level <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html" title="Managed reference to PrimFuncNode. ">PrimFunc</a> to a C signature that can be used to call the operator directly.  <a href="namespacetvm_1_1tir_1_1transform.html#a1903620176fa71b005fd7c58656d7139">More...</a><br /></td></tr>
<tr class="separator:a1903620176fa71b005fd7c58656d7139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b5de58d543c6786325d87eaad83692"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a25b5de58d543c6786325d87eaad83692">tvm::tir::transform::RemapThreadAxis</a> (Map&lt; String, IterVar &gt; axis_map)</td></tr>
<tr class="memdesc:a25b5de58d543c6786325d87eaad83692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remap the thread axis.  <a href="namespacetvm_1_1tir_1_1transform.html#a25b5de58d543c6786325d87eaad83692">More...</a><br /></td></tr>
<tr class="separator:a25b5de58d543c6786325d87eaad83692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6b2682a93ca4136ed4fa6d8fa7bc2f"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a0d6b2682a93ca4136ed4fa6d8fa7bc2f">tvm::tir::transform::LowerCustomDatatypes</a> ()</td></tr>
<tr class="memdesc:a0d6b2682a93ca4136ed4fa6d8fa7bc2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower custom datatypes.  <a href="namespacetvm_1_1tir_1_1transform.html#a0d6b2682a93ca4136ed4fa6d8fa7bc2f">More...</a><br /></td></tr>
<tr class="separator:a0d6b2682a93ca4136ed4fa6d8fa7bc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6648d0a1c613e7e0f5e231059c3c22c6"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a6648d0a1c613e7e0f5e231059c3c22c6">tvm::tir::transform::DecorateDeviceScope</a> ()</td></tr>
<tr class="memdesc:a6648d0a1c613e7e0f5e231059c3c22c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decorate all the function's body as device function.  <a href="namespacetvm_1_1tir_1_1transform.html#a6648d0a1c613e7e0f5e231059c3c22c6">More...</a><br /></td></tr>
<tr class="separator:a6648d0a1c613e7e0f5e231059c3c22c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec5dffb2a177bfd7548be4d974cba71"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a4ec5dffb2a177bfd7548be4d974cba71">tvm::tir::transform::SplitHostDevice</a> ()</td></tr>
<tr class="memdesc:a4ec5dffb2a177bfd7548be4d974cba71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split the function into a host function and device functions.  <a href="namespacetvm_1_1tir_1_1transform.html#a4ec5dffb2a177bfd7548be4d974cba71">More...</a><br /></td></tr>
<tr class="separator:a4ec5dffb2a177bfd7548be4d974cba71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fdd5910b00af823071dcdddd21cd2d3"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a6fdd5910b00af823071dcdddd21cd2d3">tvm::tir::transform::SkipAssert</a> ()</td></tr>
<tr class="memdesc:a6fdd5910b00af823071dcdddd21cd2d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">skip assert stmt.  <a href="namespacetvm_1_1tir_1_1transform.html#a6fdd5910b00af823071dcdddd21cd2d3">More...</a><br /></td></tr>
<tr class="separator:a6fdd5910b00af823071dcdddd21cd2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0010cbc20ee308819046d77ad58b62cf"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a0010cbc20ee308819046d77ad58b62cf">tvm::tir::transform::ThreadSync</a> (String storage_scope)</td></tr>
<tr class="memdesc:a0010cbc20ee308819046d77ad58b62cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert sync between parallel read/write of shared buffers.  <a href="namespacetvm_1_1tir_1_1transform.html#a0010cbc20ee308819046d77ad58b62cf">More...</a><br /></td></tr>
<tr class="separator:a0010cbc20ee308819046d77ad58b62cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d42050efec51126d5b90eb2f60171f"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a16d42050efec51126d5b90eb2f60171f">tvm::tir::transform::LowerThreadAllreduce</a> ()</td></tr>
<tr class="memdesc:a16d42050efec51126d5b90eb2f60171f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower cross thread alleduce.  <a href="namespacetvm_1_1tir_1_1transform.html#a16d42050efec51126d5b90eb2f60171f">More...</a><br /></td></tr>
<tr class="separator:a16d42050efec51126d5b90eb2f60171f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae10fc2ab38a0cdfe79cb7f718549f532"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ae10fc2ab38a0cdfe79cb7f718549f532">tvm::tir::transform::InferFragment</a> ()</td></tr>
<tr class="memdesc:ae10fc2ab38a0cdfe79cb7f718549f532"><td class="mdescLeft">&#160;</td><td class="mdescRight">Infer the TensorCore fragment infomation using tensor intrinsics.  <a href="namespacetvm_1_1tir_1_1transform.html#ae10fc2ab38a0cdfe79cb7f718549f532">More...</a><br /></td></tr>
<tr class="separator:ae10fc2ab38a0cdfe79cb7f718549f532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8e7806d1a6e21b66123b3a4e255caf"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a8b8e7806d1a6e21b66123b3a4e255caf">tvm::tir::transform::LowerTVMBuiltin</a> ()</td></tr>
<tr class="memdesc:a8b8e7806d1a6e21b66123b3a4e255caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower builtin intrinsics.  <a href="namespacetvm_1_1tir_1_1transform.html#a8b8e7806d1a6e21b66123b3a4e255caf">More...</a><br /></td></tr>
<tr class="separator:a8b8e7806d1a6e21b66123b3a4e255caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0979c9d3bf0e64205f16aa00d331c6b5"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a0979c9d3bf0e64205f16aa00d331c6b5">tvm::tir::transform::LowerIntrin</a> ()</td></tr>
<tr class="memdesc:a0979c9d3bf0e64205f16aa00d331c6b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower the target specific function intrinsics in each of the function.  <a href="namespacetvm_1_1tir_1_1transform.html#a0979c9d3bf0e64205f16aa00d331c6b5">More...</a><br /></td></tr>
<tr class="separator:a0979c9d3bf0e64205f16aa00d331c6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a726d95328c4e85c0c717c52aff4f2"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ad5a726d95328c4e85c0c717c52aff4f2">tvm::tir::transform::LowerWarpMemory</a> ()</td></tr>
<tr class="memdesc:ad5a726d95328c4e85c0c717c52aff4f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower warp memory access to low-level device related function calls.  <a href="namespacetvm_1_1tir_1_1transform.html#ad5a726d95328c4e85c0c717c52aff4f2">More...</a><br /></td></tr>
<tr class="separator:ad5a726d95328c4e85c0c717c52aff4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b7a3b7552ad5fa7b49e90470aff02b"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a53b7a3b7552ad5fa7b49e90470aff02b">tvm::tir::transform::LowerDeviceStorageAccessInfo</a> ()</td></tr>
<tr class="memdesc:a53b7a3b7552ad5fa7b49e90470aff02b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower attached storage access information on device.  <a href="namespacetvm_1_1tir_1_1transform.html#a53b7a3b7552ad5fa7b49e90470aff02b">More...</a><br /></td></tr>
<tr class="separator:a53b7a3b7552ad5fa7b49e90470aff02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00a9c2f441a8056f9abe65e72b41b36"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#af00a9c2f441a8056f9abe65e72b41b36">tvm::tir::transform::CombineContextCall</a> ()</td></tr>
<tr class="memdesc:af00a9c2f441a8056f9abe65e72b41b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine context calls in the host function.  <a href="namespacetvm_1_1tir_1_1transform.html#af00a9c2f441a8056f9abe65e72b41b36">More...</a><br /></td></tr>
<tr class="separator:af00a9c2f441a8056f9abe65e72b41b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97b7253e13e662adc5f9ad3367746a8"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#aa97b7253e13e662adc5f9ad3367746a8">tvm::tir::transform::NarrowDataType</a> (int target_bits)</td></tr>
<tr class="memdesc:aa97b7253e13e662adc5f9ad3367746a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Narrow down <a class="el" href="classtvm_1_1PrimExpr.html" title="Reference to PrimExprNode. ">PrimExpr</a> datatype in stmt to target_bits.  <a href="namespacetvm_1_1tir_1_1transform.html#aa97b7253e13e662adc5f9ad3367746a8">More...</a><br /></td></tr>
<tr class="separator:aa97b7253e13e662adc5f9ad3367746a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d253fffbff469622fa63c52dff89352"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a2d253fffbff469622fa63c52dff89352">tvm::tir::transform::BF16Legalize</a> ()</td></tr>
<tr class="memdesc:a2d253fffbff469622fa63c52dff89352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize bf16 typed Ops. <a class="el" href="classtvm_1_1tir_1_1Add.html" title="Managed reference to AddNode. ">Add</a> a cast to fp32 before Ops, then add a cast back to bf16.  <a href="namespacetvm_1_1tir_1_1transform.html#a2d253fffbff469622fa63c52dff89352">More...</a><br /></td></tr>
<tr class="separator:a2d253fffbff469622fa63c52dff89352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36268b8988766d94b09daaa433a2e1aa"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a36268b8988766d94b09daaa433a2e1aa">tvm::tir::transform::PointerValueTypeRewrite</a> ()</td></tr>
<tr class="memdesc:a36268b8988766d94b09daaa433a2e1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite the pointer content type of arguments, as well as Alloc internal to the function to use the most frequently accessed type for load/store to avoid pointer casting in backend when possible.  <a href="namespacetvm_1_1tir_1_1transform.html#a36268b8988766d94b09daaa433a2e1aa">More...</a><br /></td></tr>
<tr class="separator:a36268b8988766d94b09daaa433a2e1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2b8fdd84785388630e2d52a6e3cc54"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#acd2b8fdd84785388630e2d52a6e3cc54">tvm::tir::transform::HoistIfThenElse</a> ()</td></tr>
<tr class="memdesc:acd2b8fdd84785388630e2d52a6e3cc54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hoist loop-invariant <a class="el" href="classtvm_1_1tir_1_1IfThenElse.html" title="Managed reference to IfThenElseNode. ">IfThenElse</a> nodes to outside the elligible loops.  <a href="namespacetvm_1_1tir_1_1transform.html#acd2b8fdd84785388630e2d52a6e3cc54">More...</a><br /></td></tr>
<tr class="separator:acd2b8fdd84785388630e2d52a6e3cc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd207977177c1d1dc097445cc44339b"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#aabd207977177c1d1dc097445cc44339b">tvm::tir::transform::HoistExpression</a> ()</td></tr>
<tr class="memdesc:aabd207977177c1d1dc097445cc44339b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hoist loop-invariant expressions nodes to outside the elligible loops.  <a href="namespacetvm_1_1tir_1_1transform.html#aabd207977177c1d1dc097445cc44339b">More...</a><br /></td></tr>
<tr class="separator:aabd207977177c1d1dc097445cc44339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641a33aa6ac3ec146be1196a091af5d5"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a641a33aa6ac3ec146be1196a091af5d5">tvm::tir::transform::LowerCrossThreadReduction</a> ()</td></tr>
<tr class="memdesc:a641a33aa6ac3ec146be1196a091af5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower cross-thread reduction from thread bindings to intrinsic function calls.  <a href="namespacetvm_1_1tir_1_1transform.html#a641a33aa6ac3ec146be1196a091af5d5">More...</a><br /></td></tr>
<tr class="separator:a641a33aa6ac3ec146be1196a091af5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa9c663bdf10c5c596d81f8d5b6f1ed"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#aeaa9c663bdf10c5c596d81f8d5b6f1ed">tvm::tir::transform::LowerInitBlock</a> ()</td></tr>
<tr class="memdesc:aeaa9c663bdf10c5c596d81f8d5b6f1ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower block init stmt into <a class="el" href="classtvm_1_1tir_1_1IfThenElse.html" title="Managed reference to IfThenElseNode. ">IfThenElse</a> stmts.  <a href="namespacetvm_1_1tir_1_1transform.html#aeaa9c663bdf10c5c596d81f8d5b6f1ed">More...</a><br /></td></tr>
<tr class="separator:aeaa9c663bdf10c5c596d81f8d5b6f1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffa51908f8a4c9f7eb4321d8b92c234"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a5ffa51908f8a4c9f7eb4321d8b92c234">tvm::tir::transform::PlanAndUpdateBufferAllocationLocation</a> ()</td></tr>
<tr class="memdesc:a5ffa51908f8a4c9f7eb4321d8b92c234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Locate the buffer allocation to the exact position (usually is the lca of buffer access). This pass will inject opaque block with alloc_buffers at the allocation site.  <a href="namespacetvm_1_1tir_1_1transform.html#a5ffa51908f8a4c9f7eb4321d8b92c234">More...</a><br /></td></tr>
<tr class="separator:a5ffa51908f8a4c9f7eb4321d8b92c234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14f476f006bd24ef62f7c170aded18d"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ae14f476f006bd24ef62f7c170aded18d">tvm::tir::transform::ConvertBlocksToOpaque</a> ()</td></tr>
<tr class="memdesc:ae14f476f006bd24ef62f7c170aded18d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Substitute all the block vars with the PrimExprs they are bound to, indicated by the corresponding iter_values in <a class="el" href="classtvm_1_1tir_1_1BlockRealize.html" title="Managed reference to BlockRealizeNode. ">BlockRealize</a>, for opaque blocks by removing all . the iter_values in <a class="el" href="classtvm_1_1tir_1_1BlockRealize.html" title="Managed reference to BlockRealizeNode. ">BlockRealize</a> and iter_vars in <a class="el" href="classtvm_1_1tir_1_1Block.html" title="Managed reference to BlockNode. ">Block</a>.  <a href="namespacetvm_1_1tir_1_1transform.html#ae14f476f006bd24ef62f7c170aded18d">More...</a><br /></td></tr>
<tr class="separator:ae14f476f006bd24ef62f7c170aded18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6dbf3a491d01da405c1ce6d5944ee85"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ac6dbf3a491d01da405c1ce6d5944ee85">tvm::tir::transform::CompactBufferAllocation</a> ()</td></tr>
<tr class="memdesc:ac6dbf3a491d01da405c1ce6d5944ee85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compact the buffer access region by removing the buffer regions that are not accessed, i.e. narrowing the buffer shape and adjust the access region if necessary.  <a href="namespacetvm_1_1tir_1_1transform.html#ac6dbf3a491d01da405c1ce6d5944ee85">More...</a><br /></td></tr>
<tr class="separator:ac6dbf3a491d01da405c1ce6d5944ee85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc84aad38c2cacfae333c8970ece933d"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#acc84aad38c2cacfae333c8970ece933d">tvm::tir::transform::LegalizePackedCalls</a> ()</td></tr>
<tr class="separator:acc84aad38c2cacfae333c8970ece933d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7277fb8101861053cc697a9d3aba1e"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#aaf7277fb8101861053cc697a9d3aba1e">tvm::tir::transform::LowerMatchBuffer</a> ()</td></tr>
<tr class="memdesc:aaf7277fb8101861053cc697a9d3aba1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove match buffers inside the block. Also, it will validate the binding.  <a href="namespacetvm_1_1tir_1_1transform.html#aaf7277fb8101861053cc697a9d3aba1e">More...</a><br /></td></tr>
<tr class="separator:aaf7277fb8101861053cc697a9d3aba1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0c80e759e67633f417edf99e2cc9f4"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a5a0c80e759e67633f417edf99e2cc9f4">tvm::tir::transform::LowerOpaqueBlock</a> ()</td></tr>
<tr class="memdesc:a5a0c80e759e67633f417edf99e2cc9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove the block to ensure that the TIR can not be scheduled again.  <a href="namespacetvm_1_1tir_1_1transform.html#a5a0c80e759e67633f417edf99e2cc9f4">More...</a><br /></td></tr>
<tr class="separator:a5a0c80e759e67633f417edf99e2cc9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acf607d0e759472ac47845b7206f276"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a3acf607d0e759472ac47845b7206f276">tvm::tir::transform::FlattenBuffer</a> ()</td></tr>
<tr class="memdesc:a3acf607d0e759472ac47845b7206f276"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flatten the multi-dimensional <a class="el" href="classtvm_1_1tir_1_1BufferLoad.html" title="Managed reference to BufferLoadNode. ">BufferLoad</a> and <a class="el" href="classtvm_1_1tir_1_1BufferStore.html" title="Managed reference to BufferStoreNode. ">BufferStore</a> to single dimensional BufferLoad/BufferStore for the TIR not contains opaque block.  <a href="namespacetvm_1_1tir_1_1transform.html#a3acf607d0e759472ac47845b7206f276">More...</a><br /></td></tr>
<tr class="separator:a3acf607d0e759472ac47845b7206f276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19311e5b5ae82ad85ec3fdd7ea4556e"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ab19311e5b5ae82ad85ec3fdd7ea4556e">tvm::tir::transform::TextureFlatten</a> ()</td></tr>
<tr class="separator:ab19311e5b5ae82ad85ec3fdd7ea4556e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ede8aa0409b3812b88c83a6e55e32c"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a12ede8aa0409b3812b88c83a6e55e32c">tvm::tir::transform::LowerVtcmAlloc</a> ()</td></tr>
<tr class="separator:a12ede8aa0409b3812b88c83a6e55e32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77f0ca4f873cb6220bba4504e347705"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#af77f0ca4f873cb6220bba4504e347705">tvm::tir::transform::LowerAsyncDMA</a> ()</td></tr>
<tr class="memdesc:af77f0ca4f873cb6220bba4504e347705"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower Async TIR primitives to DMA copy and wait builtins.  <a href="namespacetvm_1_1tir_1_1transform.html#af77f0ca4f873cb6220bba4504e347705">More...</a><br /></td></tr>
<tr class="separator:af77f0ca4f873cb6220bba4504e347705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c5b1caff09436701fb9b9e7f672571"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a82c5b1caff09436701fb9b9e7f672571">tvm::tir::transform::CommonSubexprElimTIR</a> (bool enable_cse_tir=true, bool identify_equiv_terms=false)</td></tr>
<tr class="memdesc:a82c5b1caff09436701fb9b9e7f672571"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implements a Common Subexpression Elimination (CSE) for TIR which introduces let-in bindings for duplicated sub-expressions.  <a href="namespacetvm_1_1tir_1_1transform.html#a82c5b1caff09436701fb9b9e7f672571">More...</a><br /></td></tr>
<tr class="separator:a82c5b1caff09436701fb9b9e7f672571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d80850081bc06c1735ee1889b4db3e"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ad9d80850081bc06c1735ee1889b4db3e">tvm::tir::transform::InstallDebugSpans</a> ()</td></tr>
<tr class="memdesc:ad9d80850081bc06c1735ee1889b4db3e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Add.html" title="Managed reference to AddNode. ">Add</a> TIR-printer output as debug information to all ops in the module.  <a href="namespacetvm_1_1tir_1_1transform.html#ad9d80850081bc06c1735ee1889b4db3e">More...</a><br /></td></tr>
<tr class="separator:ad9d80850081bc06c1735ee1889b4db3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b45a049536f7786b7821a5c1c32f0b3"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a8b45a049536f7786b7821a5c1c32f0b3">tvm::tir::transform::UnifyThreadBinding</a> ()</td></tr>
<tr class="memdesc:a8b45a049536f7786b7821a5c1c32f0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unify all the thread bindings for "blockIdx.x/y/z", "threadIdx.x/y/z", and "vthread.x/y/z". Before the unification, two vars that are bound to a thread axis (e.g., "threadIdx.x") use different IterVars and variables in their AttrStmts. After the unification, we use a consolidated <a class="el" href="classtvm_1_1tir_1_1IterVar.html" title="Iteration Variable, represents an iteration over an integer interval. ">IterVar</a> and a variable for them.  <a href="namespacetvm_1_1tir_1_1transform.html#a8b45a049536f7786b7821a5c1c32f0b3">More...</a><br /></td></tr>
<tr class="separator:a8b45a049536f7786b7821a5c1c32f0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070137dbab05c63d4af6b77c25868a66"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a070137dbab05c63d4af6b77c25868a66">tvm::tir::transform::MergeDynamicSharedMemoryAllocations</a> ()</td></tr>
<tr class="separator:a070137dbab05c63d4af6b77c25868a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106e04ba8c560e24a4b6c8c414184ec4"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a106e04ba8c560e24a4b6c8c414184ec4">tvm::tir::transform::ConvertForLoopsToSerial</a> ()</td></tr>
<tr class="memdesc:a106e04ba8c560e24a4b6c8c414184ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass is post-scheduling pass to convert all Parallel <a class="el" href="classtvm_1_1tir_1_1For.html" title="Managed reference to ForNode. ">For</a> loops to Serial ones. This is run to attain lesser memory and/or executor/backend does not support parallel launch of <a class="el" href="classtvm_1_1tir_1_1For.html" title="Managed reference to ForNode. ">For</a> loops.  <a href="namespacetvm_1_1tir_1_1transform.html#a106e04ba8c560e24a4b6c8c414184ec4">More...</a><br /></td></tr>
<tr class="separator:a106e04ba8c560e24a4b6c8c414184ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca44076eb1085d664877596a8b8587d4"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#aca44076eb1085d664877596a8b8587d4">tvm::tir::transform::UnifiedStaticMemoryPlanner</a> ()</td></tr>
<tr class="memdesc:aca44076eb1085d664877596a8b8587d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the unified static memory planner pass that will plan for memory intra- and inter- PrimFuncs together. The pass requires all the function to be PrimFuncs including the main.  <a href="namespacetvm_1_1tir_1_1transform.html#aca44076eb1085d664877596a8b8587d4">More...</a><br /></td></tr>
<tr class="separator:aca44076eb1085d664877596a8b8587d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b90f3ff7f983452fb3a4f7181043ae8"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a1b90f3ff7f983452fb3a4f7181043ae8">tvm::tir::transform::InjectSoftwarePipeline</a> ()</td></tr>
<tr class="memdesc:a1b90f3ff7f983452fb3a4f7181043ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass transforms annotated loops into pipelined ones where producers and consumers are overlapped with the information provided in loop annotations, which enables optimization techniques like prefetching and pipeline parallelism.  <a href="namespacetvm_1_1tir_1_1transform.html#a1b90f3ff7f983452fb3a4f7181043ae8">More...</a><br /></td></tr>
<tr class="separator:a1b90f3ff7f983452fb3a4f7181043ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2d8ff162a7043149cfc55f5ea8ba7f"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#abf2d8ff162a7043149cfc55f5ea8ba7f">tvm::tir::transform::BindParams</a> (const Array&lt; runtime::NDArray &gt; &amp;constants)</td></tr>
<tr class="separator:abf2d8ff162a7043149cfc55f5ea8ba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac148d43765be86c3778bd32a112698fd"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ac148d43765be86c3778bd32a112698fd">tvm::tir::transform::ExtractPrimFuncConstants</a> ()</td></tr>
<tr class="memdesc:ac148d43765be86c3778bd32a112698fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass to collect tir non-scalar constants into module's 'Constants' attribute.  <a href="namespacetvm_1_1tir_1_1transform.html#ac148d43765be86c3778bd32a112698fd">More...</a><br /></td></tr>
<tr class="separator:ac148d43765be86c3778bd32a112698fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47710621db083ca74f38702fdd66a316"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a47710621db083ca74f38702fdd66a316">tvm::tir::transform::LowerAutoCopy</a> ()</td></tr>
<tr class="memdesc:a47710621db083ca74f38702fdd66a316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatically do memory optimizations for auto copy blocks.  <a href="namespacetvm_1_1tir_1_1transform.html#a47710621db083ca74f38702fdd66a316">More...</a><br /></td></tr>
<tr class="separator:a47710621db083ca74f38702fdd66a316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c670c9efcd740f2f168b62e624c8c57"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a5c670c9efcd740f2f168b62e624c8c57">tvm::tir::transform::RenormalizeSplitPattern</a> ()</td></tr>
<tr class="memdesc:a5c670c9efcd740f2f168b62e624c8c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Renormalize the split pattern from floordiv(floormod()) to floormod(floordiv())  <a href="namespacetvm_1_1tir_1_1transform.html#a5c670c9efcd740f2f168b62e624c8c57">More...</a><br /></td></tr>
<tr class="separator:a5c670c9efcd740f2f168b62e624c8c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae976049e464f05cbd3ddfdbfcf8cd1d6"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ae976049e464f05cbd3ddfdbfcf8cd1d6">tvm::tir::transform::BindTarget</a> (Target target)</td></tr>
<tr class="memdesc:ae976049e464f05cbd3ddfdbfcf8cd1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Annotate a <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html" title="Managed reference to PrimFuncNode. ">PrimFunc</a> with a given target.  <a href="namespacetvm_1_1tir_1_1transform.html#ae976049e464f05cbd3ddfdbfcf8cd1d6">More...</a><br /></td></tr>
<tr class="separator:ae976049e464f05cbd3ddfdbfcf8cd1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776c657ccb30ff327c5dd0d6940a836a"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a776c657ccb30ff327c5dd0d6940a836a">tvm::tir::transform::AnnotateEntryFunc</a> ()</td></tr>
<tr class="memdesc:a776c657ccb30ff327c5dd0d6940a836a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html" title="Managed reference to PrimFuncNode. ">PrimFunc</a> as the entry point if it is only function in <a class="el" href="classtvm_1_1IRModule.html" title="Managed reference class to IRModuleNode. ">IRModule</a>.  <a href="namespacetvm_1_1tir_1_1transform.html#a776c657ccb30ff327c5dd0d6940a836a">More...</a><br /></td></tr>
<tr class="separator:a776c657ccb30ff327c5dd0d6940a836a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70bda35bb43e9420c8115bb1ec977811"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a70bda35bb43e9420c8115bb1ec977811">tvm::tir::transform::Filter</a> (runtime::TypedPackedFunc&lt; bool(PrimFunc)&gt; fcond)</td></tr>
<tr class="memdesc:a70bda35bb43e9420c8115bb1ec977811"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter PrimFuncs with a given condition.  <a href="namespacetvm_1_1tir_1_1transform.html#a70bda35bb43e9420c8115bb1ec977811">More...</a><br /></td></tr>
<tr class="separator:a70bda35bb43e9420c8115bb1ec977811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac804d5f6bd95449af8d09f26b804db4a"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ac804d5f6bd95449af8d09f26b804db4a">tvm::tir::transform::InjectPTXAsyncCopy</a> ()</td></tr>
<tr class="memdesc:ac804d5f6bd95449af8d09f26b804db4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass to rewrite global to shared memory copy on CUDA with asyncronous copy.  <a href="namespacetvm_1_1tir_1_1transform.html#ac804d5f6bd95449af8d09f26b804db4a">More...</a><br /></td></tr>
<tr class="separator:ac804d5f6bd95449af8d09f26b804db4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28008376f9c4ba325c3c7e1a3b0d0bf"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ac28008376f9c4ba325c3c7e1a3b0d0bf">tvm::tir::transform::InjectPTXLDG32</a> (bool enable_ptx_ldg32=true)</td></tr>
<tr class="memdesc:ac28008376f9c4ba325c3c7e1a3b0d0bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass to rewrite global to local memory copy on CUDA with ldg32 instruction.  <a href="namespacetvm_1_1tir_1_1transform.html#ac28008376f9c4ba325c3c7e1a3b0d0bf">More...</a><br /></td></tr>
<tr class="separator:ac28008376f9c4ba325c3c7e1a3b0d0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889dbda25befe68a8e8999f3e8ea8dc4"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a889dbda25befe68a8e8999f3e8ea8dc4">tvm::tir::transform::RemoveWeightLayoutRewriteBlock</a> (bool skip_ndarray_rewrite=false)</td></tr>
<tr class="memdesc:a889dbda25befe68a8e8999f3e8ea8dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove the weight layout rewrite block.  <a href="namespacetvm_1_1tir_1_1transform.html#a889dbda25befe68a8e8999f3e8ea8dc4">More...</a><br /></td></tr>
<tr class="separator:a889dbda25befe68a8e8999f3e8ea8dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cdafede0174363f10db49d9a61fbe3"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#af2cdafede0174363f10db49d9a61fbe3">tvm::tir::transform::ManifestSharedMemoryLocalStage</a> ()</td></tr>
<tr class="memdesc:af2cdafede0174363f10db49d9a61fbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Add.html" title="Managed reference to AddNode. ">Add</a> the explicit local stage for the shared memory access on GPU.  <a href="namespacetvm_1_1tir_1_1transform.html#af2cdafede0174363f10db49d9a61fbe3">More...</a><br /></td></tr>
<tr class="separator:af2cdafede0174363f10db49d9a61fbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac039d4db9a6821d8a3e0b0191e7e20"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a2ac039d4db9a6821d8a3e0b0191e7e20">tvm::tir::transform::InstrumentProfileIntrinsics</a> ()</td></tr>
<tr class="memdesc:a2ac039d4db9a6821d8a3e0b0191e7e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert intrinsic calls to instrument function and loop level profiling.  <a href="namespacetvm_1_1tir_1_1transform.html#a2ac039d4db9a6821d8a3e0b0191e7e20">More...</a><br /></td></tr>
<tr class="separator:a2ac039d4db9a6821d8a3e0b0191e7e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TIR specific transformation passes. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
