<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
   <export preferredWidth="296" />
   <name preferredWidth="195" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="311" />
   <clocksource preferredWidth="310" />
   <frequency preferredWidth="292" />
  </columns>
 </clocktable>
 <window width="1700" height="979" x="0" y="0" />
 <library expandedCategories="Project,Library" />
 <generation simulation="NONE" synthesis="VHDL" />
</preferences>
