// Seed: 2076292187
program module_0 (
    output tri0 id_0,
    input supply1 id_1
);
  supply0 id_3[1 'b0 : 1], id_4, id_5, id_6, id_7;
  assign id_4 = 1;
endprogram
module module_1 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    output tri id_3
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd59
);
  logic _id_1;
  ;
  wire [-1 : id_1  !=  1] id_2;
endmodule
module module_3 #(
    parameter id_1 = 32'd4
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5[id_1 :-1'b0],
    id_6,
    id_7,
    id_8#(
        .id_9 (""),
        .id_10(-1'h0),
        .id_11(1),
        .id_12(-1'b0),
        .id_13(-1'b0),
        .id_14(1),
        .id_15({1}),
        .id_16(""),
        .id_17(1),
        .id_18(-1),
        .id_19(1),
        .id_20(1)
    ),
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  module_2 modCall_1 ();
  output logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire _id_1;
  logic [-1 : -1] id_25;
endmodule
