

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1'
================================================================
* Date:           Tue Feb 24 22:02:06 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.485 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_124_1  |        ?|        ?|         8|          5|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     354|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      34|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|     231|    -|
|Register         |        -|    -|     343|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     343|     619|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U117  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_32_1_1_U118  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  34|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln124_fu_288_p2          |         +|   0|  0|  38|          31|           1|
    |add_ln126_fu_262_p2          |         +|   0|  0|  22|          15|          15|
    |add_ln128_fu_276_p2          |         +|   0|  0|  22|          15|          15|
    |add_ln133_fu_282_p2          |         +|   0|  0|  22|          15|          15|
    |sub_ln130_fu_385_p2          |         -|   0|  0|  40|           1|          33|
    |and_ln130_fu_372_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_246_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln127_fu_327_p2         |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln129_fu_361_p2         |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln130_1_fu_394_p2       |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln130_fu_367_p2         |      icmp|   0|  0|  39|          32|          32|
    |ap_predicate_pred283_state8  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred311_state8  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred338_state8  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred365_state8  |        or|   0|  0|   2|           1|           1|
    |or_ln130_fu_377_p2           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 354|         245|         186|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |M_e_0_address0_local         |  25|          6|   15|         90|
    |M_e_0_d0_local               |  13|          3|   32|         96|
    |M_e_1_address0_local         |  25|          6|   15|         90|
    |M_e_1_d0_local               |  13|          3|   32|         96|
    |M_e_2_address0_local         |  25|          6|   15|         90|
    |M_e_2_d0_local               |  13|          3|   32|         96|
    |M_e_3_address0_local         |  25|          6|   15|         90|
    |M_e_3_d0_local               |  13|          3|   32|         96|
    |ap_NS_fsm                    |  25|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_2         |   9|          2|   31|         62|
    |c_fu_74                      |   9|          2|   31|         62|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 231|         54|  255|        882|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |M_e_0_addr_1_reg_479             |  15|   0|   15|          0|
    |M_e_0_addr_reg_443               |  15|   0|   15|          0|
    |M_e_1_addr_1_reg_484             |  15|   0|   15|          0|
    |M_e_1_addr_reg_458               |  15|   0|   15|          0|
    |M_e_2_addr_1_reg_489             |  15|   0|   15|          0|
    |M_e_2_addr_reg_463               |  15|   0|   15|          0|
    |M_e_3_addr_1_reg_494             |  15|   0|   15|          0|
    |M_e_3_addr_reg_468               |  15|   0|   15|          0|
    |add_ln128_reg_448                |  15|   0|   15|          0|
    |add_ln133_reg_453                |  15|   0|   15|          0|
    |add_ln133_reg_453_pp0_iter1_reg  |  15|   0|   15|          0|
    |and_ln130_reg_522                |   1|   0|    1|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_predicate_pred283_state8      |   1|   0|    1|          0|
    |ap_predicate_pred311_state8      |   1|   0|    1|          0|
    |ap_predicate_pred338_state8      |   1|   0|    1|          0|
    |ap_predicate_pred365_state8      |   1|   0|    1|          0|
    |c_2_reg_433                      |  31|   0|   31|          0|
    |c_fu_74                          |  31|   0|   31|          0|
    |e1_reg_499                       |  32|   0|   32|          0|
    |e1_reg_499_pp0_iter1_reg         |  32|   0|   32|          0|
    |e2_reg_513                       |  32|   0|   32|          0|
    |icmp_ln124_reg_439               |   1|   0|    1|          0|
    |icmp_ln127_reg_509               |   1|   0|    1|          0|
    |icmp_ln129_reg_518               |   1|   0|    1|          0|
    |icmp_ln130_1_reg_530             |   1|   0|    1|          0|
    |or_ln130_reg_526                 |   1|   0|    1|          0|
    |trunc_ln124_reg_473              |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 343|   0|  343|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1|  return value|
|new_col         |   in|   32|     ap_none|                                            new_col|        scalar|
|mul_ln121       |   in|   15|     ap_none|                                          mul_ln121|        scalar|
|mul_ln122       |   in|   15|     ap_none|                                          mul_ln122|        scalar|
|mul_ln133       |   in|   15|     ap_none|                                          mul_ln133|        scalar|
|icmp_ln122      |   in|    1|     ap_none|                                         icmp_ln122|        scalar|
|cmp34_i         |   in|    1|     ap_none|                                            cmp34_i|        scalar|
|M_e_0_address0  |  out|   15|   ap_memory|                                              M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|                                              M_e_0|         array|
|M_e_0_we0       |  out|    1|   ap_memory|                                              M_e_0|         array|
|M_e_0_d0        |  out|   32|   ap_memory|                                              M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|                                              M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|                                              M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|                                              M_e_1|         array|
|M_e_1_we0       |  out|    1|   ap_memory|                                              M_e_1|         array|
|M_e_1_d0        |  out|   32|   ap_memory|                                              M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|                                              M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|                                              M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|                                              M_e_2|         array|
|M_e_2_we0       |  out|    1|   ap_memory|                                              M_e_2|         array|
|M_e_2_d0        |  out|   32|   ap_memory|                                              M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|                                              M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|                                              M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|                                              M_e_3|         array|
|M_e_3_we0       |  out|    1|   ap_memory|                                              M_e_3|         array|
|M_e_3_d0        |  out|   32|   ap_memory|                                              M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|                                              M_e_3|         array|
+----------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.90>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [gp.cpp:124->gp.cpp:237]   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp34_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_i"   --->   Operation 16 'read' 'cmp34_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%icmp_ln122_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln122"   --->   Operation 17 'read' 'icmp_ln122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul_ln133_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln133"   --->   Operation 18 'read' 'mul_ln133_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mul_ln122_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln122"   --->   Operation 19 'read' 'mul_ln122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_ln121_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln121"   --->   Operation 20 'read' 'mul_ln121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%new_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %new_col"   --->   Operation 21 'read' 'new_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln124 = store i31 0, i31 %c" [gp.cpp:124->gp.cpp:237]   --->   Operation 22 'store' 'store_ln124' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_2 = load i31 %c" [gp.cpp:124->gp.cpp:237]   --->   Operation 24 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i31 %c_2" [gp.cpp:124->gp.cpp:237]   --->   Operation 25 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.70ns)   --->   "%icmp_ln124 = icmp_slt  i32 %zext_ln124, i32 %new_col_read" [gp.cpp:124->gp.cpp:237]   --->   Operation 26 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %for.cond.cleanup.i.exitStub, void %for.body.i.split" [gp.cpp:124->gp.cpp:237]   --->   Operation 27 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %c_2, i32 2, i32 16" [gp.cpp:124->gp.cpp:237]   --->   Operation 28 'partselect' 'lshr_ln2' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.14ns)   --->   "%add_ln126 = add i15 %mul_ln121_read, i15 %lshr_ln2" [gp.cpp:126->gp.cpp:237]   --->   Operation 29 'add' 'add_ln126' <Predicate = (icmp_ln124)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i15 %add_ln126" [gp.cpp:126->gp.cpp:237]   --->   Operation 30 'zext' 'zext_ln126' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln126" [gp.cpp:126->gp.cpp:237]   --->   Operation 31 'getelementptr' 'M_e_0_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.14ns)   --->   "%add_ln128 = add i15 %mul_ln122_read, i15 %lshr_ln2" [gp.cpp:128->gp.cpp:237]   --->   Operation 32 'add' 'add_ln128' <Predicate = (icmp_ln124)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.14ns)   --->   "%add_ln133 = add i15 %mul_ln133_read, i15 %lshr_ln2" [gp.cpp:133->gp.cpp:237]   --->   Operation 33 'add' 'add_ln133' <Predicate = (icmp_ln124)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln126" [gp.cpp:126->gp.cpp:237]   --->   Operation 34 'getelementptr' 'M_e_1_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln126" [gp.cpp:126->gp.cpp:237]   --->   Operation 35 'getelementptr' 'M_e_2_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln126" [gp.cpp:126->gp.cpp:237]   --->   Operation 36 'getelementptr' 'M_e_3_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:126->gp.cpp:237]   --->   Operation 37 'load' 'M_e_0_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 38 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:126->gp.cpp:237]   --->   Operation 38 'load' 'M_e_1_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 39 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:126->gp.cpp:237]   --->   Operation 39 'load' 'M_e_2_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 40 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:126->gp.cpp:237]   --->   Operation 40 'load' 'M_e_3_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 2 <SV = 1> <Delay = 6.52>
ST_2 : Operation 41 [1/1] (2.66ns)   --->   "%add_ln124 = add i31 %c_2, i31 1" [gp.cpp:124->gp.cpp:237]   --->   Operation 41 'add' 'add_ln124' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i31 %c_2" [gp.cpp:124->gp.cpp:237]   --->   Operation 42 'trunc' 'trunc_ln124' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i15 %add_ln128" [gp.cpp:128->gp.cpp:237]   --->   Operation 43 'zext' 'zext_ln128' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%M_e_0_addr_1 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln128" [gp.cpp:128->gp.cpp:237]   --->   Operation 44 'getelementptr' 'M_e_0_addr_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%M_e_1_addr_1 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln128" [gp.cpp:128->gp.cpp:237]   --->   Operation 45 'getelementptr' 'M_e_1_addr_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%M_e_2_addr_1 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln128" [gp.cpp:128->gp.cpp:237]   --->   Operation 46 'getelementptr' 'M_e_2_addr_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%M_e_3_addr_1 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln128" [gp.cpp:128->gp.cpp:237]   --->   Operation 47 'getelementptr' 'M_e_3_addr_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:126->gp.cpp:237]   --->   Operation 48 'load' 'M_e_0_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 49 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:126->gp.cpp:237]   --->   Operation 49 'load' 'M_e_1_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 50 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:126->gp.cpp:237]   --->   Operation 50 'load' 'M_e_2_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 51 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:126->gp.cpp:237]   --->   Operation 51 'load' 'M_e_3_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 52 [1/1] (1.67ns)   --->   "%e1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln124" [gp.cpp:126->gp.cpp:237]   --->   Operation 52 'sparsemux' 'e1' <Predicate = (icmp_ln124)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.70ns)   --->   "%icmp_ln127 = icmp_eq  i32 %e1, i32 0" [gp.cpp:127->gp.cpp:237]   --->   Operation 53 'icmp' 'icmp_ln127' <Predicate = (icmp_ln124)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %if.end23.i, void %cleanup56.i" [gp.cpp:127->gp.cpp:237]   --->   Operation 54 'br' 'br_ln127' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.15ns)   --->   "%M_e_0_load_1 = load i15 %M_e_0_addr_1" [gp.cpp:128->gp.cpp:237]   --->   Operation 55 'load' 'M_e_0_load_1' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 56 [2/2] (2.15ns)   --->   "%M_e_1_load_1 = load i15 %M_e_1_addr_1" [gp.cpp:128->gp.cpp:237]   --->   Operation 56 'load' 'M_e_1_load_1' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 57 [2/2] (2.15ns)   --->   "%M_e_2_load_1 = load i15 %M_e_2_addr_1" [gp.cpp:128->gp.cpp:237]   --->   Operation 57 'load' 'M_e_2_load_1' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 58 [2/2] (2.15ns)   --->   "%M_e_3_load_1 = load i15 %M_e_3_addr_1" [gp.cpp:128->gp.cpp:237]   --->   Operation 58 'load' 'M_e_3_load_1' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 59 [1/1] (1.61ns)   --->   "%store_ln124 = store i31 %add_ln124, i31 %c" [gp.cpp:124->gp.cpp:237]   --->   Operation 59 'store' 'store_ln124' <Predicate = (icmp_ln124)> <Delay = 1.61>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln124 = br void %for.body.i" [gp.cpp:124->gp.cpp:237]   --->   Operation 60 'br' 'br_ln124' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.48>
ST_3 : Operation 61 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load_1 = load i15 %M_e_0_addr_1" [gp.cpp:128->gp.cpp:237]   --->   Operation 61 'load' 'M_e_0_load_1' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 62 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load_1 = load i15 %M_e_1_addr_1" [gp.cpp:128->gp.cpp:237]   --->   Operation 62 'load' 'M_e_1_load_1' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 63 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load_1 = load i15 %M_e_2_addr_1" [gp.cpp:128->gp.cpp:237]   --->   Operation 63 'load' 'M_e_2_load_1' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 64 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load_1 = load i15 %M_e_3_addr_1" [gp.cpp:128->gp.cpp:237]   --->   Operation 64 'load' 'M_e_3_load_1' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 65 [1/1] (1.67ns)   --->   "%e2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load_1, i2 1, i32 %M_e_1_load_1, i2 2, i32 %M_e_2_load_1, i2 3, i32 %M_e_3_load_1, i32 0, i2 %trunc_ln124" [gp.cpp:128->gp.cpp:237]   --->   Operation 65 'sparsemux' 'e2' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (2.70ns)   --->   "%icmp_ln129 = icmp_eq  i32 %e2, i32 0" [gp.cpp:129->gp.cpp:237]   --->   Operation 66 'icmp' 'icmp_ln129' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %if.end31.i, void %cleanup56.i" [gp.cpp:129->gp.cpp:237]   --->   Operation 67 'br' 'br_ln129' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.70ns)   --->   "%icmp_ln130 = icmp_eq  i32 %e1, i32 %e2" [gp.cpp:130->gp.cpp:237]   --->   Operation 68 'icmp' 'icmp_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln130 = and i1 %icmp_ln122_read, i1 %icmp_ln130" [gp.cpp:130->gp.cpp:237]   --->   Operation 69 'and' 'and_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln130 = or i1 %and_ln130, i1 %cmp34_i_read" [gp.cpp:130->gp.cpp:237]   --->   Operation 70 'or' 'or_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %or_ln130, void %land.rhs.i, void %lor.end.i" [gp.cpp:130->gp.cpp:237]   --->   Operation 71 'br' 'br_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %and_ln130, void %if.end55.i, void %if.then37.i" [gp.cpp:130->gp.cpp:237]   --->   Operation 72 'br' 'br_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln135 = br void %cleanup56.i" [gp.cpp:135->gp.cpp:237]   --->   Operation 73 'br' 'br_ln135' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (!icmp_ln124)> <Delay = 1.61>

State 4 <SV = 3> <Delay = 7.57>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i32 %e2" [gp.cpp:130->gp.cpp:237]   --->   Operation 74 'sext' 'sext_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.70ns)   --->   "%sub_ln130 = sub i33 0, i33 %sext_ln130" [gp.cpp:130->gp.cpp:237]   --->   Operation 75 'sub' 'sub_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln130_1 = sext i32 %e1" [gp.cpp:130->gp.cpp:237]   --->   Operation 76 'sext' 'sext_ln130_1' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.72ns)   --->   "%icmp_ln130_1 = icmp_eq  i33 %sext_ln130_1, i33 %sub_ln130" [gp.cpp:130->gp.cpp:237]   --->   Operation 77 'icmp' 'icmp_ln130_1' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 2.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130_1, void %if.end55.i, void %if.then37.i" [gp.cpp:130->gp.cpp:237]   --->   Operation 78 'br' 'br_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.58ns)   --->   "%switch_ln131 = switch i2 %trunc_ln124, void %arrayidx5415.i.case.3, i2 0, void %arrayidx5415.i.case.0, i2 1, void %arrayidx5415.i.case.1, i2 2, void %arrayidx5415.i.case.2" [gp.cpp:131->gp.cpp:237]   --->   Operation 79 'switch' 'switch_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1)> <Delay = 1.58>
ST_4 : Operation 80 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln131 = store i32 0, i15 %M_e_2_addr" [gp.cpp:131->gp.cpp:237]   --->   Operation 80 'store' 'store_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 2) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 81 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln131 = store i32 0, i15 %M_e_1_addr" [gp.cpp:131->gp.cpp:237]   --->   Operation 81 'store' 'store_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 1) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 82 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln131 = store i32 0, i15 %M_e_0_addr" [gp.cpp:131->gp.cpp:237]   --->   Operation 82 'store' 'store_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 0) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 83 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln131 = store i32 0, i15 %M_e_3_addr" [gp.cpp:131->gp.cpp:237]   --->   Operation 83 'store' 'store_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 3) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln134 = br void %if.end55.i" [gp.cpp:134->gp.cpp:237]   --->   Operation 84 'br' 'br_ln134' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 85 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln132 = store i32 0, i15 %M_e_2_addr_1" [gp.cpp:132->gp.cpp:237]   --->   Operation 85 'store' 'store_ln132' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 2) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 86 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln132 = store i32 0, i15 %M_e_1_addr_1" [gp.cpp:132->gp.cpp:237]   --->   Operation 86 'store' 'store_ln132' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 1) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 87 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln132 = store i32 0, i15 %M_e_0_addr_1" [gp.cpp:132->gp.cpp:237]   --->   Operation 87 'store' 'store_ln132' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 0) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 88 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln132 = store i32 0, i15 %M_e_3_addr_1" [gp.cpp:132->gp.cpp:237]   --->   Operation 88 'store' 'store_ln132' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 3) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:124->gp.cpp:237]   --->   Operation 89 'specpipeline' 'specpipeline_ln124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [gp.cpp:124->gp.cpp:237]   --->   Operation 90 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i15 %add_ln133" [gp.cpp:133->gp.cpp:237]   --->   Operation 91 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%M_e_0_addr_2 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln133" [gp.cpp:133->gp.cpp:237]   --->   Operation 92 'getelementptr' 'M_e_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%M_e_1_addr_2 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln133" [gp.cpp:133->gp.cpp:237]   --->   Operation 93 'getelementptr' 'M_e_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%M_e_2_addr_2 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln133" [gp.cpp:133->gp.cpp:237]   --->   Operation 94 'getelementptr' 'M_e_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%M_e_3_addr_2 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln133" [gp.cpp:133->gp.cpp:237]   --->   Operation 95 'getelementptr' 'M_e_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln133 = store i32 %e1, i15 %M_e_2_addr_2" [gp.cpp:133->gp.cpp:237]   --->   Operation 96 'store' 'store_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 2) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx5415.i.exit" [gp.cpp:133->gp.cpp:237]   --->   Operation 97 'br' 'br_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 2) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 2)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln133 = store i32 %e1, i15 %M_e_1_addr_2" [gp.cpp:133->gp.cpp:237]   --->   Operation 98 'store' 'store_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 1) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx5415.i.exit" [gp.cpp:133->gp.cpp:237]   --->   Operation 99 'br' 'br_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 1) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 1)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln133 = store i32 %e1, i15 %M_e_0_addr_2" [gp.cpp:133->gp.cpp:237]   --->   Operation 100 'store' 'store_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 0) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx5415.i.exit" [gp.cpp:133->gp.cpp:237]   --->   Operation 101 'br' 'br_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 0) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 0)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln133 = store i32 %e1, i15 %M_e_3_addr_2" [gp.cpp:133->gp.cpp:237]   --->   Operation 102 'store' 'store_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 3) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx5415.i.exit" [gp.cpp:133->gp.cpp:237]   --->   Operation 103 'br' 'br_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 3) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_1 & trunc_ln124 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ new_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln121]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln122]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln133]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln122]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                  (alloca       ) [ 011000000]
specmemcore_ln0    (specmemcore  ) [ 000000000]
specmemcore_ln0    (specmemcore  ) [ 000000000]
specmemcore_ln0    (specmemcore  ) [ 000000000]
specmemcore_ln0    (specmemcore  ) [ 000000000]
cmp34_i_read       (read         ) [ 001100000]
icmp_ln122_read    (read         ) [ 001100000]
mul_ln133_read     (read         ) [ 000000000]
mul_ln122_read     (read         ) [ 000000000]
mul_ln121_read     (read         ) [ 000000000]
new_col_read       (read         ) [ 000000000]
store_ln124        (store        ) [ 000000000]
br_ln0             (br           ) [ 000000000]
c_2                (load         ) [ 001000000]
zext_ln124         (zext         ) [ 000000000]
icmp_ln124         (icmp         ) [ 011111000]
br_ln124           (br           ) [ 000000000]
lshr_ln2           (partselect   ) [ 000000000]
add_ln126          (add          ) [ 000000000]
zext_ln126         (zext         ) [ 000000000]
M_e_0_addr         (getelementptr) [ 001110000]
add_ln128          (add          ) [ 001000000]
add_ln133          (add          ) [ 011111111]
M_e_1_addr         (getelementptr) [ 001110000]
M_e_2_addr         (getelementptr) [ 001110000]
M_e_3_addr         (getelementptr) [ 001110000]
add_ln124          (add          ) [ 000000000]
trunc_ln124        (trunc        ) [ 011111111]
zext_ln128         (zext         ) [ 000000000]
M_e_0_addr_1       (getelementptr) [ 000111000]
M_e_1_addr_1       (getelementptr) [ 000111000]
M_e_2_addr_1       (getelementptr) [ 000111000]
M_e_3_addr_1       (getelementptr) [ 000111000]
M_e_0_load         (load         ) [ 000000000]
M_e_1_load         (load         ) [ 000000000]
M_e_2_load         (load         ) [ 000000000]
M_e_3_load         (load         ) [ 000000000]
e1                 (sparsemux    ) [ 011111111]
icmp_ln127         (icmp         ) [ 011111111]
br_ln127           (br           ) [ 000000000]
store_ln124        (store        ) [ 000000000]
br_ln124           (br           ) [ 000000000]
M_e_0_load_1       (load         ) [ 000000000]
M_e_1_load_1       (load         ) [ 000000000]
M_e_2_load_1       (load         ) [ 000000000]
M_e_3_load_1       (load         ) [ 000000000]
e2                 (sparsemux    ) [ 000010000]
icmp_ln129         (icmp         ) [ 011111111]
br_ln129           (br           ) [ 000000000]
icmp_ln130         (icmp         ) [ 000000000]
and_ln130          (and          ) [ 011111111]
or_ln130           (or           ) [ 011111111]
br_ln130           (br           ) [ 000000000]
br_ln130           (br           ) [ 000000000]
br_ln135           (br           ) [ 000000000]
sext_ln130         (sext         ) [ 000000000]
sub_ln130          (sub          ) [ 000000000]
sext_ln130_1       (sext         ) [ 000000000]
icmp_ln130_1       (icmp         ) [ 011111111]
br_ln130           (br           ) [ 000000000]
switch_ln131       (switch       ) [ 000000000]
store_ln131        (store        ) [ 000000000]
store_ln131        (store        ) [ 000000000]
store_ln131        (store        ) [ 000000000]
store_ln131        (store        ) [ 000000000]
br_ln134           (br           ) [ 000000000]
store_ln132        (store        ) [ 000000000]
store_ln132        (store        ) [ 000000000]
store_ln132        (store        ) [ 000000000]
store_ln132        (store        ) [ 000000000]
specpipeline_ln124 (specpipeline ) [ 000000000]
specloopname_ln124 (specloopname ) [ 000000000]
zext_ln133         (zext         ) [ 000000000]
M_e_0_addr_2       (getelementptr) [ 000000000]
M_e_1_addr_2       (getelementptr) [ 000000000]
M_e_2_addr_2       (getelementptr) [ 000000000]
M_e_3_addr_2       (getelementptr) [ 000000000]
store_ln133        (store        ) [ 000000000]
br_ln133           (br           ) [ 000000000]
store_ln133        (store        ) [ 000000000]
br_ln133           (br           ) [ 000000000]
store_ln133        (store        ) [ 000000000]
br_ln133           (br           ) [ 000000000]
store_ln133        (store        ) [ 000000000]
br_ln133           (br           ) [ 000000000]
ret_ln0            (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="new_col">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_col"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln121">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln121"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln122">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln133">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="icmp_ln122">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp34_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_e_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_e_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_e_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="cmp34_i_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_i_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln122_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln122_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mul_ln133_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="15" slack="0"/>
<pin id="92" dir="0" index="1" bw="15" slack="0"/>
<pin id="93" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln133_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mul_ln122_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="15" slack="0"/>
<pin id="98" dir="0" index="1" bw="15" slack="0"/>
<pin id="99" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln122_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mul_ln121_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="15" slack="0"/>
<pin id="104" dir="0" index="1" bw="15" slack="0"/>
<pin id="105" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln121_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="new_col_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="new_col_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="M_e_0_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="15" slack="0"/>
<pin id="118" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="M_e_1_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="15" slack="0"/>
<pin id="125" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="M_e_2_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="15" slack="0"/>
<pin id="132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="M_e_3_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="15" slack="0"/>
<pin id="139" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="M_e_0_load/1 M_e_0_load_1/2 store_ln131/4 store_ln132/5 store_ln133/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="M_e_1_load/1 M_e_1_load_1/2 store_ln131/4 store_ln132/5 store_ln133/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="M_e_2_load/1 M_e_2_load_1/2 store_ln131/4 store_ln132/5 store_ln133/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="M_e_3_load/1 M_e_3_load_1/2 store_ln131/4 store_ln132/5 store_ln133/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="M_e_0_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="15" slack="0"/>
<pin id="170" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="M_e_1_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="15" slack="0"/>
<pin id="177" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="M_e_2_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="15" slack="0"/>
<pin id="184" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="M_e_3_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="15" slack="0"/>
<pin id="191" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="M_e_0_addr_2_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="15" slack="0"/>
<pin id="206" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr_2/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="M_e_1_addr_2_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="15" slack="0"/>
<pin id="213" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr_2/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="M_e_2_addr_2_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="15" slack="0"/>
<pin id="220" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr_2/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="M_e_3_addr_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="15" slack="0"/>
<pin id="227" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr_2/8 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln124_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="c_2_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln124_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln124_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="lshr_ln2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="15" slack="0"/>
<pin id="254" dir="0" index="1" bw="31" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln126_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="15" slack="0"/>
<pin id="264" dir="0" index="1" bw="15" slack="0"/>
<pin id="265" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln126_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="15" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln128_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="15" slack="0"/>
<pin id="278" dir="0" index="1" bw="15" slack="0"/>
<pin id="279" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln133_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="15" slack="0"/>
<pin id="284" dir="0" index="1" bw="15" slack="0"/>
<pin id="285" dir="1" index="2" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln124_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln124_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="31" slack="1"/>
<pin id="295" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln128_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="e1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="2" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="0" index="3" bw="2" slack="0"/>
<pin id="308" dir="0" index="4" bw="32" slack="0"/>
<pin id="309" dir="0" index="5" bw="2" slack="0"/>
<pin id="310" dir="0" index="6" bw="32" slack="0"/>
<pin id="311" dir="0" index="7" bw="2" slack="0"/>
<pin id="312" dir="0" index="8" bw="32" slack="0"/>
<pin id="313" dir="0" index="9" bw="32" slack="0"/>
<pin id="314" dir="0" index="10" bw="2" slack="0"/>
<pin id="315" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="e1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln127_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln124_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="0" index="1" bw="31" slack="1"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="e2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="0" index="3" bw="2" slack="0"/>
<pin id="343" dir="0" index="4" bw="32" slack="0"/>
<pin id="344" dir="0" index="5" bw="2" slack="0"/>
<pin id="345" dir="0" index="6" bw="32" slack="0"/>
<pin id="346" dir="0" index="7" bw="2" slack="0"/>
<pin id="347" dir="0" index="8" bw="32" slack="0"/>
<pin id="348" dir="0" index="9" bw="32" slack="0"/>
<pin id="349" dir="0" index="10" bw="2" slack="1"/>
<pin id="350" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="e2/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln129_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln130_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln130_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="2"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln130_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="2"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln130_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sub_ln130_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln130_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="2"/>
<pin id="393" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130_1/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln130_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="33" slack="0"/>
<pin id="396" dir="0" index="1" bw="33" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_1/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="switch_ln131_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="2"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="0" index="3" bw="2" slack="0"/>
<pin id="405" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln131/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln133_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="15" slack="7"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="416" class="1005" name="c_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="0"/>
<pin id="418" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="423" class="1005" name="cmp34_i_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="2"/>
<pin id="425" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp34_i_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="icmp_ln122_read_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="2"/>
<pin id="430" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln122_read "/>
</bind>
</comp>

<comp id="433" class="1005" name="c_2_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="1"/>
<pin id="435" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln124_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="443" class="1005" name="M_e_0_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="1"/>
<pin id="445" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln128_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="1"/>
<pin id="450" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln128 "/>
</bind>
</comp>

<comp id="453" class="1005" name="add_ln133_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="15" slack="7"/>
<pin id="455" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="458" class="1005" name="M_e_1_addr_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="15" slack="1"/>
<pin id="460" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr "/>
</bind>
</comp>

<comp id="463" class="1005" name="M_e_2_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="15" slack="1"/>
<pin id="465" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="M_e_3_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="15" slack="1"/>
<pin id="470" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="trunc_ln124_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="1"/>
<pin id="475" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="479" class="1005" name="M_e_0_addr_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="15" slack="1"/>
<pin id="481" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="M_e_1_addr_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="1"/>
<pin id="486" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="M_e_2_addr_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="15" slack="1"/>
<pin id="491" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="M_e_3_addr_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="15" slack="1"/>
<pin id="496" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="e1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="icmp_ln127_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln127 "/>
</bind>
</comp>

<comp id="513" class="1005" name="e2_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e2 "/>
</bind>
</comp>

<comp id="518" class="1005" name="icmp_ln129_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="522" class="1005" name="and_ln130_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln130 "/>
</bind>
</comp>

<comp id="526" class="1005" name="or_ln130_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln130 "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln130_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln130_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="114" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="121" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="128" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="135" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="166" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="195"><net_src comp="173" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="196"><net_src comp="180" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="197"><net_src comp="187" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="216" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="231"><net_src comp="209" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="232"><net_src comp="202" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="233"><net_src comp="223" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="108" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="239" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="266"><net_src comp="102" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="252" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="280"><net_src comp="96" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="252" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="90" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="252" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="318"><net_src comp="142" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="320"><net_src comp="148" pin="3"/><net_sink comp="303" pin=4"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="303" pin=5"/></net>

<net id="322"><net_src comp="154" pin="3"/><net_sink comp="303" pin=6"/></net>

<net id="323"><net_src comp="56" pin="0"/><net_sink comp="303" pin=7"/></net>

<net id="324"><net_src comp="160" pin="3"/><net_sink comp="303" pin=8"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="303" pin=9"/></net>

<net id="326"><net_src comp="293" pin="1"/><net_sink comp="303" pin=10"/></net>

<net id="331"><net_src comp="303" pin="11"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="288" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="352"><net_src comp="50" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="353"><net_src comp="142" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="355"><net_src comp="148" pin="3"/><net_sink comp="338" pin=4"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="338" pin=5"/></net>

<net id="357"><net_src comp="154" pin="3"/><net_sink comp="338" pin=6"/></net>

<net id="358"><net_src comp="56" pin="0"/><net_sink comp="338" pin=7"/></net>

<net id="359"><net_src comp="160" pin="3"/><net_sink comp="338" pin=8"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="338" pin=9"/></net>

<net id="365"><net_src comp="338" pin="11"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="338" pin="11"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="385" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="412"><net_src comp="409" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="419"><net_src comp="74" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="426"><net_src comp="78" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="431"><net_src comp="84" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="436"><net_src comp="239" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="442"><net_src comp="246" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="114" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="451"><net_src comp="276" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="456"><net_src comp="282" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="461"><net_src comp="121" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="466"><net_src comp="128" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="471"><net_src comp="135" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="476"><net_src comp="293" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="338" pin=10"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="482"><net_src comp="166" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="487"><net_src comp="173" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="492"><net_src comp="180" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="497"><net_src comp="187" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="502"><net_src comp="303" pin="11"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="508"><net_src comp="499" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="512"><net_src comp="327" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="338" pin="11"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="521"><net_src comp="361" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="372" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="377" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="394" pin="2"/><net_sink comp="530" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e_0 | {4 5 8 }
	Port: M_e_1 | {4 5 8 }
	Port: M_e_2 | {4 5 8 }
	Port: M_e_3 | {4 5 8 }
 - Input state : 
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : new_col | {1 }
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : mul_ln121 | {1 }
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : mul_ln122 | {1 }
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : mul_ln133 | {1 }
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : icmp_ln122 | {1 }
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : cmp34_i | {1 }
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : M_e_0 | {1 2 3 }
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : M_e_1 | {1 2 3 }
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : M_e_2 | {1 2 3 }
	Port: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 : M_e_3 | {1 2 3 }
  - Chain level:
	State 1
		store_ln124 : 1
		c_2 : 1
		zext_ln124 : 2
		icmp_ln124 : 3
		br_ln124 : 4
		lshr_ln2 : 2
		add_ln126 : 3
		zext_ln126 : 4
		M_e_0_addr : 5
		add_ln128 : 3
		add_ln133 : 3
		M_e_1_addr : 5
		M_e_2_addr : 5
		M_e_3_addr : 5
		M_e_0_load : 6
		M_e_1_load : 6
		M_e_2_load : 6
		M_e_3_load : 6
	State 2
		M_e_0_addr_1 : 1
		M_e_1_addr_1 : 1
		M_e_2_addr_1 : 1
		M_e_3_addr_1 : 1
		e1 : 1
		icmp_ln127 : 2
		br_ln127 : 3
		M_e_0_load_1 : 2
		M_e_1_load_1 : 2
		M_e_2_load_1 : 2
		M_e_3_load_1 : 2
		store_ln124 : 1
	State 3
		e2 : 1
		icmp_ln129 : 2
		br_ln129 : 3
		icmp_ln130 : 2
		and_ln130 : 3
		or_ln130 : 3
		br_ln130 : 3
		br_ln130 : 3
	State 4
		sub_ln130 : 1
		icmp_ln130_1 : 2
		br_ln130 : 3
	State 5
	State 6
	State 7
	State 8
		M_e_0_addr_2 : 1
		M_e_1_addr_2 : 1
		M_e_2_addr_2 : 1
		M_e_3_addr_2 : 1
		store_ln133 : 2
		store_ln133 : 2
		store_ln133 : 2
		store_ln133 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln124_fu_246     |    0    |    39   |
|          |      icmp_ln127_fu_327     |    0    |    39   |
|   icmp   |      icmp_ln129_fu_361     |    0    |    39   |
|          |      icmp_ln130_fu_367     |    0    |    39   |
|          |     icmp_ln130_1_fu_394    |    0    |    40   |
|----------|----------------------------|---------|---------|
|          |      add_ln126_fu_262      |    0    |    22   |
|    add   |      add_ln128_fu_276      |    0    |    22   |
|          |      add_ln133_fu_282      |    0    |    22   |
|          |      add_ln124_fu_288      |    0    |    38   |
|----------|----------------------------|---------|---------|
|    sub   |      sub_ln130_fu_385      |    0    |    39   |
|----------|----------------------------|---------|---------|
| sparsemux|          e1_fu_303         |    0    |    17   |
|          |          e2_fu_338         |    0    |    17   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln130_fu_372      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln130_fu_377      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |   cmp34_i_read_read_fu_78  |    0    |    0    |
|          | icmp_ln122_read_read_fu_84 |    0    |    0    |
|   read   |  mul_ln133_read_read_fu_90 |    0    |    0    |
|          |  mul_ln122_read_read_fu_96 |    0    |    0    |
|          | mul_ln121_read_read_fu_102 |    0    |    0    |
|          |  new_col_read_read_fu_108  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln124_fu_242     |    0    |    0    |
|   zext   |      zext_ln126_fu_268     |    0    |    0    |
|          |      zext_ln128_fu_296     |    0    |    0    |
|          |      zext_ln133_fu_409     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln2_fu_252      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln124_fu_293     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln130_fu_382     |    0    |    0    |
|          |     sext_ln130_1_fu_391    |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |     switch_ln131_fu_400    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   377   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  M_e_0_addr_1_reg_479 |   15   |
|   M_e_0_addr_reg_443  |   15   |
|  M_e_1_addr_1_reg_484 |   15   |
|   M_e_1_addr_reg_458  |   15   |
|  M_e_2_addr_1_reg_489 |   15   |
|   M_e_2_addr_reg_463  |   15   |
|  M_e_3_addr_1_reg_494 |   15   |
|   M_e_3_addr_reg_468  |   15   |
|   add_ln128_reg_448   |   15   |
|   add_ln133_reg_453   |   15   |
|   and_ln130_reg_522   |    1   |
|      c_2_reg_433      |   31   |
|       c_reg_416       |   31   |
|  cmp34_i_read_reg_423 |    1   |
|       e1_reg_499      |   32   |
|       e2_reg_513      |   32   |
|icmp_ln122_read_reg_428|    1   |
|   icmp_ln124_reg_439  |    1   |
|   icmp_ln127_reg_509  |    1   |
|   icmp_ln129_reg_518  |    1   |
|  icmp_ln130_1_reg_530 |    1   |
|    or_ln130_reg_526   |    1   |
|  trunc_ln124_reg_473  |    2   |
+-----------------------+--------+
|         Total         |   286  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_142 |  p0  |   5  |  15  |   75   ||    0    ||    21   |
| grp_access_fu_142 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_access_fu_148 |  p0  |   5  |  15  |   75   ||    0    ||    21   |
| grp_access_fu_148 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_access_fu_154 |  p0  |   5  |  15  |   75   ||    0    ||    21   |
| grp_access_fu_154 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   5  |  15  |   75   ||    0    ||    21   |
| grp_access_fu_160 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   556  || 13.2691 ||    0    ||   120   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   377  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   13   |    0   |   120  |
|  Register |    -   |   286  |    -   |
+-----------+--------+--------+--------+
|   Total   |   13   |   286  |   497  |
+-----------+--------+--------+--------+
