TimeQuest Timing Analyzer report for sdram
Fri Mar 13 18:04:17 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. MTBF Summary
 27. Synchronizer Summary
 28. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 29. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. MTBF Summary
 51. Synchronizer Summary
 52. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 55. Fast 1200mV 0C Model Setup Summary
 56. Fast 1200mV 0C Model Hold Summary
 57. Fast 1200mV 0C Model Recovery Summary
 58. Fast 1200mV 0C Model Removal Summary
 59. Fast 1200mV 0C Model Minimum Pulse Width Summary
 60. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. MTBF Summary
 74. Synchronizer Summary
 75. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 78. Multicorner Timing Analysis Summary
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Board Trace Model Assignments
 84. Input Transition Times
 85. Slow Corner Signal Integrity Metrics
 86. Fast Corner Signal Integrity Metrics
 87. Setup Transfers
 88. Hold Transfers
 89. Recovery Transfers
 90. Removal Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths
 94. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sdram                                                             ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; sdram.out.sdc ; OK     ; Fri Mar 13 18:04:15 2020 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                      ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; altera_reserved_tck ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { inclk0 } ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 97.12 MHz ; 97.12 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------+
; Slow 1200mV 85C Model Setup Summary         ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 9.703 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.254 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 16.436 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.908 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+-------+---------------------+
; Clock               ; Slack ; End Point TNS       ;
+---------------------+-------+---------------------+
; altera_reserved_tck ; 9.557 ; 0.000               ;
+---------------------+-------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 9.703  ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 10.257     ;
; 9.944  ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 10.016     ;
; 9.952  ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 10.008     ;
; 10.104 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.065     ; 9.846      ;
; 10.147 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 9.813      ;
; 10.195 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 9.765      ;
; 10.212 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 9.741      ;
; 10.318 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.615      ;
; 10.345 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.065     ; 9.605      ;
; 10.353 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.065     ; 9.597      ;
; 10.355 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.601      ;
; 10.365 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.568      ;
; 10.388 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 9.572      ;
; 10.396 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 9.564      ;
; 10.400 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.078     ; 9.537      ;
; 10.424 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.512      ;
; 10.433 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.523      ;
; 10.436 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 9.524      ;
; 10.443 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.065     ; 9.507      ;
; 10.444 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 9.516      ;
; 10.446 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.490      ;
; 10.481 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.360      ;
; 10.482 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[17]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.454      ;
; 10.494 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.347      ;
; 10.507 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[17]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.429      ;
; 10.535 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[25]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.401      ;
; 10.545 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.080     ; 9.295      ;
; 10.548 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.408      ;
; 10.559 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.374      ;
; 10.567 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.366      ;
; 10.589 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[24]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.347      ;
; 10.596 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.360      ;
; 10.600 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.356      ;
; 10.604 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.352      ;
; 10.606 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.327      ;
; 10.613 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                                                                                                                                           ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 9.330      ;
; 10.614 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.319      ;
; 10.622 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[2]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.311      ;
; 10.641 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.078     ; 9.296      ;
; 10.649 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.078     ; 9.288      ;
; 10.656 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                                                                                                                                            ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 9.297      ;
; 10.662 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.294      ;
; 10.663 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.178      ;
; 10.665 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.271      ;
; 10.673 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.263      ;
; 10.674 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.282      ;
; 10.676 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.165      ;
; 10.682 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.274      ;
; 10.684 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.065     ; 9.266      ;
; 10.687 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.249      ;
; 10.692 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.065     ; 9.258      ;
; 10.695 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.241      ;
; 10.704 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                                                                                                                                           ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 9.249      ;
; 10.714 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.127      ;
; 10.723 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[17]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.213      ;
; 10.724 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.061     ; 9.230      ;
; 10.727 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.080     ; 9.113      ;
; 10.731 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[17]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.205      ;
; 10.733 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[8]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.223      ;
; 10.739 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.102      ;
; 10.748 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[17]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.188      ;
; 10.756 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[17]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.180      ;
; 10.769 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.072      ;
; 10.776 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[25]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.160      ;
; 10.780 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.061      ;
; 10.784 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[25]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.152      ;
; 10.789 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.167      ;
; 10.796 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[6]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.137      ;
; 10.797 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.159      ;
; 10.814 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[41]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.080     ; 9.026      ;
; 10.826 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[19]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.110      ;
; 10.827 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[4]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.106      ;
; 10.827 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.089     ; 9.099      ;
; 10.827 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[41]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.080     ; 9.013      ;
; 10.830 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[24]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.106      ;
; 10.830 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.080     ; 9.010      ;
; 10.831 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[13]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.078     ; 9.106      ;
; 10.838 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[24]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.098      ;
; 10.841 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.115      ;
; 10.843 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.080     ; 8.997      ;
; 10.849 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.107      ;
; 10.863 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[2]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.070      ;
; 10.864 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                                                                                                                                           ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 9.085      ;
; 10.871 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[2]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 9.062      ;
; 10.874 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.089     ; 9.052      ;
; 10.882 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[41]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 8.957      ;
; 10.896 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 8.945      ;
; 10.898 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 8.941      ;
; 10.903 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.053      ;
; 10.908 ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.054     ; 9.053      ;
; 10.909 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.085     ; 9.021      ;
; 10.911 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 9.045      ;
; 10.918 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[18]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 9.018      ;
; 10.921 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 8.920      ;
; 10.933 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                                                                                                                                           ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.086     ; 8.996      ;
; 10.934 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.080     ; 8.906      ;
; 10.935 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 9.014      ;
; 10.936 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.080     ; 8.904      ;
; 10.937 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.080     ; 8.903      ;
; 10.942 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                                                                                                                                            ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 9.007      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.254 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[4]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.375      ; 0.816      ;
; 0.274 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[2]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.375      ; 0.836      ;
; 0.276 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.375      ; 0.838      ;
; 0.283 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[1]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.375      ; 0.845      ;
; 0.307 ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[30]                                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 0.874      ;
; 0.312 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[4]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 0.876      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_writedata[11]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 0.879      ;
; 0.313 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[4]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 0.880      ;
; 0.322 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_byteenable[1]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.397      ; 0.906      ;
; 0.333 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[3]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 0.897      ;
; 0.335 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[0]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 0.899      ;
; 0.335 ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[27]                                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 0.902      ;
; 0.336 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 0.899      ;
; 0.340 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 0.904      ;
; 0.340 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_byteenable[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.399      ; 0.926      ;
; 0.340 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[0]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.375      ; 0.902      ;
; 0.342 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_byteenable[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.397      ; 0.926      ;
; 0.349 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_byteenable[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 0.916      ;
; 0.351 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[2]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 0.915      ;
; 0.351 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[5]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 0.918      ;
; 0.352 ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[28]                                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 0.919      ;
; 0.353 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[5]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 0.917      ;
; 0.356 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[1]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 0.920      ;
; 0.358 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|write                                                                                                                                                                                                        ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|write                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|read                                                                                                                                                                                                         ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|read                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                             ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]      ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                   ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.010                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.010                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[1]                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                        ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|jtag_rd                                                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|jtag_rd                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|MonDReg[24]                                                                                                                                              ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|MonDReg[24]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|jtag_ram_rd                                                                                                                                              ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|jtag_ram_rd                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                                                                  ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_nios2:nios2|i_read                                                                                                                                                                                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|i_read                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                    ; DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                           ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]          ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_align_cycle[1]                                                                                                                                                                                                                                       ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_align_cycle[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]            ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]            ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]  ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                       ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]          ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                                                               ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_waiting_for_data                                                                                                                                                                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_waiting_for_data                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                       ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]             ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]             ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_read                                                                                                                                                                                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|d_read                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                   ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 16.436 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.177     ; 3.299      ;
; 16.436 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[10]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.177     ; 3.299      ;
; 16.436 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[13]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.177     ; 3.299      ;
; 16.436 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[12]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.177     ; 3.299      ;
; 16.436 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[14]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.177     ; 3.299      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.179     ; 3.296      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[11]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.177     ; 3.298      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.179     ; 3.296      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.179     ; 3.296      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[8]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.177     ; 3.298      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.177     ; 3.298      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[7]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.178     ; 3.297      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.179     ; 3.296      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.179     ; 3.296      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[15]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.179     ; 3.296      ;
; 16.437 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.179     ; 3.296      ;
; 16.443 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.395      ;
; 16.443 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 3.396      ;
; 16.443 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 3.396      ;
; 16.443 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[12]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 3.396      ;
; 16.443 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[13]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 3.396      ;
; 16.443 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[14]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 3.396      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.394      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.394      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.394      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.394      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.394      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 3.395      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 3.395      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[11]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 3.395      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[15]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.394      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[11]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[12]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_bank[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 3.393      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_bank[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.394      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.394      ;
; 16.444 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 3.395      ;
; 16.635 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.094     ; 3.171      ;
; 16.635 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.094     ; 3.171      ;
; 16.635 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.094     ; 3.171      ;
; 16.635 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.094     ; 3.171      ;
; 16.635 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.094     ; 3.171      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.096     ; 3.168      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.096     ; 3.168      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.096     ; 3.168      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.096     ; 3.168      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.096     ; 3.168      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.096     ; 3.168      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.096     ; 3.168      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.095     ; 3.169      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.094     ; 3.170      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.094     ; 3.170      ;
; 16.636 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.094     ; 3.170      ;
; 16.665 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.173      ;
; 16.665 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.173      ;
; 16.666 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.172      ;
; 16.666 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.082     ; 3.172      ;
; 16.733 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.207      ; 3.423      ;
; 16.733 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.207      ; 3.423      ;
; 16.733 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.207      ; 3.423      ;
; 16.733 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.207      ; 3.423      ;
; 16.733 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.207      ; 3.423      ;
; 16.733 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.207      ; 3.423      ;
; 16.733 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.207      ; 3.423      ;
; 16.733 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.207      ; 3.423      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.843 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.103     ; 3.069      ;
; 16.853 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.093     ; 3.069      ;
; 16.853 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.091     ; 3.071      ;
; 16.853 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_align_cycle[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.091     ; 3.071      ;
; 16.853 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 3.072      ;
; 16.853 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.093     ; 3.069      ;
; 16.853 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.093     ; 3.069      ;
; 16.853 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.093     ; 3.069      ;
; 16.853 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[13]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 3.072      ;
; 16.853 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[14]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 3.072      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.908 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.127      ;
; 0.908 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.127      ;
; 1.141 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetrequest                                    ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.360      ;
; 1.141 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetrequest                                    ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.360      ;
; 1.141 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetrequest                                    ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.360      ;
; 1.306 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.524      ;
; 1.365 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.579      ;
; 1.365 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.579      ;
; 1.365 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.579      ;
; 1.584 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.800      ;
; 1.584 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.800      ;
; 1.584 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.800      ;
; 1.584 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.800      ;
; 1.636 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|packet_in_progress                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.855      ;
; 1.766 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.988      ;
; 1.766 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.988      ;
; 1.766 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.988      ;
; 1.831 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.831 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[6]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.831 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.831 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.831 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.831 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.831 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 1.831 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.058      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_004|packet_in_progress                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.882      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte0_data[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte0_data[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte0_data[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte0_data[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte0_data[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte0_data[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte0_data[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[8]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.875      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.882      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.882      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.882      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.882      ;
; 2.651 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.882      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.877      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.877      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.884      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|read1                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.884      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|read2                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.884      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.877      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.877      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_005|packet_in_progress                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.872      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.872      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.872      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.884      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.884      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.875      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.875      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_005|saved_grant[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.875      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.872      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[12]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.878      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.878      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator|altera_merlin_master_translator:nios2_instruction_master_translator|read_accepted                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.872      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.880      ;
; 2.652 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.877      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.557 ; 9.787        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_address_reg0                                             ;
; 9.557 ; 9.787        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_bytena_reg0                                              ;
; 9.557 ; 9.787        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_datain_reg0                                              ;
; 9.557 ; 9.787        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_we_reg                                                   ;
; 9.558 ; 9.788        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_address_reg0                                             ;
; 9.558 ; 9.788        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_bytena_reg0                                              ;
; 9.558 ; 9.788        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_datain_reg0                                              ;
; 9.558 ; 9.788        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_we_reg                                                   ;
; 9.560 ; 9.790        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.561 ; 9.791        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.561 ; 9.791        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_address_reg0                                             ;
; 9.561 ; 9.791        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_bytena_reg0                                              ;
; 9.561 ; 9.791        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_datain_reg0                                              ;
; 9.561 ; 9.791        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_we_reg                                                   ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_address_reg0                                             ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_bytena_reg0                                              ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_datain_reg0                                              ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_we_reg                                                   ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_address_reg0                                             ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_bytena_reg0                                              ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_datain_reg0                                              ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_we_reg                                                   ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_address_reg0                                             ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_bytena_reg0                                              ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_datain_reg0                                              ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_we_reg                                                   ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a6~porta_address_reg0                                              ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a6~porta_bytena_reg0                                               ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a6~porta_datain_reg0                                               ;
; 9.562 ; 9.792        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a6~porta_we_reg                                                    ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_address_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_bytena_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_datain_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_we_reg                                                    ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a1~porta_address_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a1~porta_bytena_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a1~porta_datain_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a1~porta_we_reg                                                    ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a22~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a22~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a22~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a22~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a24~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a24~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a24~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a24~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_address_reg0                                             ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_bytena_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_datain_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_we_reg                                                   ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a4~porta_address_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a4~porta_bytena_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a4~porta_datain_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a4~porta_we_reg                                                    ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a7~porta_address_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a7~porta_bytena_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a7~porta_datain_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a7~porta_we_reg                                                    ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a8~porta_address_reg0                                              ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a8~porta_bytena_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a8~porta_datain_reg0                                               ;
; 9.563 ; 9.793        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a8~porta_we_reg                                                    ;
+-------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 1.207 ; 1.369 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 1.185 ; 1.347 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 1.197 ; 1.359 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 1.207 ; 1.369 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 1.186 ; 1.348 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 1.205 ; 1.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 1.205 ; 1.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 1.205 ; 1.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 1.195 ; 1.357 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 1.195 ; 1.357 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 1.205 ; 1.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 1.185 ; 1.347 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+--------------------+---------------------+--------+--------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+--------+--------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; -0.637 ; -0.799 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; -0.637 ; -0.799 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; -0.639 ; -0.801 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; -0.649 ; -0.811 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; -0.639 ; -0.801 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; -0.639 ; -0.801 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; -0.639 ; -0.801 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; -0.659 ; -0.821 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; -0.639 ; -0.801 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; -0.657 ; -0.819 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; -0.657 ; -0.819 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; -0.657 ; -0.819 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; -0.647 ; -0.809 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; -0.647 ; -0.809 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; -0.657 ; -0.819 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; -0.637 ; -0.799 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; -0.639 ; -0.801 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; c1                   ; altera_reserved_tck ; 2.145 ; 2.263 ; Rise       ; altera_reserved_tck ;
; led_export[*]        ; altera_reserved_tck ; 5.345 ; 5.522 ; Rise       ; altera_reserved_tck ;
;  led_export[0]       ; altera_reserved_tck ; 4.109 ; 4.170 ; Rise       ; altera_reserved_tck ;
;  led_export[1]       ; altera_reserved_tck ; 3.903 ; 3.984 ; Rise       ; altera_reserved_tck ;
;  led_export[2]       ; altera_reserved_tck ; 5.345 ; 5.522 ; Rise       ; altera_reserved_tck ;
;  led_export[3]       ; altera_reserved_tck ; 4.289 ; 4.341 ; Rise       ; altera_reserved_tck ;
;  led_export[4]       ; altera_reserved_tck ; 4.437 ; 4.497 ; Rise       ; altera_reserved_tck ;
;  led_export[5]       ; altera_reserved_tck ; 4.422 ; 4.491 ; Rise       ; altera_reserved_tck ;
;  led_export[6]       ; altera_reserved_tck ; 4.661 ; 4.751 ; Rise       ; altera_reserved_tck ;
;  led_export[7]       ; altera_reserved_tck ; 4.704 ; 4.781 ; Rise       ; altera_reserved_tck ;
; sdram_wire_addr[*]   ; altera_reserved_tck ; 2.778 ; 2.706 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[0]  ; altera_reserved_tck ; 2.758 ; 2.686 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[1]  ; altera_reserved_tck ; 2.778 ; 2.706 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[2]  ; altera_reserved_tck ; 2.778 ; 2.706 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[3]  ; altera_reserved_tck ; 2.758 ; 2.686 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[4]  ; altera_reserved_tck ; 2.777 ; 2.705 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[5]  ; altera_reserved_tck ; 2.747 ; 2.675 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[6]  ; altera_reserved_tck ; 2.767 ; 2.695 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[7]  ; altera_reserved_tck ; 2.777 ; 2.705 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[8]  ; altera_reserved_tck ; 2.747 ; 2.675 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[9]  ; altera_reserved_tck ; 2.767 ; 2.695 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[10] ; altera_reserved_tck ; 2.777 ; 2.705 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[11] ; altera_reserved_tck ; 2.757 ; 2.685 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[12] ; altera_reserved_tck ; 2.747 ; 2.675 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ba[*]     ; altera_reserved_tck ; 2.767 ; 2.695 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[0]    ; altera_reserved_tck ; 2.767 ; 2.695 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[1]    ; altera_reserved_tck ; 2.767 ; 2.695 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cas_n     ; altera_reserved_tck ; 2.737 ; 2.665 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cs_n      ; altera_reserved_tck ; 2.728 ; 2.656 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dq[*]     ; altera_reserved_tck ; 4.024 ; 4.072 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]    ; altera_reserved_tck ; 2.739 ; 2.667 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]    ; altera_reserved_tck ; 2.737 ; 2.665 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]    ; altera_reserved_tck ; 2.747 ; 2.675 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]    ; altera_reserved_tck ; 4.024 ; 4.072 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]    ; altera_reserved_tck ; 2.737 ; 2.665 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]    ; altera_reserved_tck ; 2.737 ; 2.665 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]    ; altera_reserved_tck ; 2.757 ; 2.685 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]    ; altera_reserved_tck ; 2.737 ; 2.665 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]    ; altera_reserved_tck ; 2.759 ; 2.687 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]    ; altera_reserved_tck ; 2.759 ; 2.687 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10]   ; altera_reserved_tck ; 2.759 ; 2.687 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11]   ; altera_reserved_tck ; 2.749 ; 2.677 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12]   ; altera_reserved_tck ; 2.749 ; 2.677 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13]   ; altera_reserved_tck ; 2.759 ; 2.687 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14]   ; altera_reserved_tck ; 2.739 ; 2.667 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15]   ; altera_reserved_tck ; 2.737 ; 2.665 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dqm[*]    ; altera_reserved_tck ; 2.759 ; 2.687 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[0]   ; altera_reserved_tck ; 2.748 ; 2.676 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[1]   ; altera_reserved_tck ; 2.759 ; 2.687 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ras_n     ; altera_reserved_tck ; 2.738 ; 2.666 ; Rise       ; altera_reserved_tck ;
; sdram_wire_we_n      ; altera_reserved_tck ; 4.025 ; 4.073 ; Rise       ; altera_reserved_tck ;
; c1                   ; altera_reserved_tck ; 2.145 ; 2.263 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; c1                   ; altera_reserved_tck ; 1.773 ; 1.894 ; Rise       ; altera_reserved_tck ;
; led_export[*]        ; altera_reserved_tck ; 3.458 ; 3.536 ; Rise       ; altera_reserved_tck ;
;  led_export[0]       ; altera_reserved_tck ; 3.655 ; 3.713 ; Rise       ; altera_reserved_tck ;
;  led_export[1]       ; altera_reserved_tck ; 3.458 ; 3.536 ; Rise       ; altera_reserved_tck ;
;  led_export[2]       ; altera_reserved_tck ; 4.891 ; 5.065 ; Rise       ; altera_reserved_tck ;
;  led_export[3]       ; altera_reserved_tck ; 3.829 ; 3.878 ; Rise       ; altera_reserved_tck ;
;  led_export[4]       ; altera_reserved_tck ; 3.971 ; 4.029 ; Rise       ; altera_reserved_tck ;
;  led_export[5]       ; altera_reserved_tck ; 3.957 ; 4.022 ; Rise       ; altera_reserved_tck ;
;  led_export[6]       ; altera_reserved_tck ; 4.187 ; 4.273 ; Rise       ; altera_reserved_tck ;
;  led_export[7]       ; altera_reserved_tck ; 4.228 ; 4.302 ; Rise       ; altera_reserved_tck ;
; sdram_wire_addr[*]   ; altera_reserved_tck ; 2.337 ; 2.265 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[0]  ; altera_reserved_tck ; 2.348 ; 2.276 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[1]  ; altera_reserved_tck ; 2.368 ; 2.296 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[2]  ; altera_reserved_tck ; 2.368 ; 2.296 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[3]  ; altera_reserved_tck ; 2.348 ; 2.276 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[4]  ; altera_reserved_tck ; 2.367 ; 2.295 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[5]  ; altera_reserved_tck ; 2.338 ; 2.266 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[6]  ; altera_reserved_tck ; 2.357 ; 2.285 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[7]  ; altera_reserved_tck ; 2.367 ; 2.295 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[8]  ; altera_reserved_tck ; 2.337 ; 2.265 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[9]  ; altera_reserved_tck ; 2.357 ; 2.285 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[10] ; altera_reserved_tck ; 2.368 ; 2.296 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[11] ; altera_reserved_tck ; 2.347 ; 2.275 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[12] ; altera_reserved_tck ; 2.337 ; 2.265 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ba[*]     ; altera_reserved_tck ; 2.357 ; 2.285 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[0]    ; altera_reserved_tck ; 2.357 ; 2.285 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[1]    ; altera_reserved_tck ; 2.358 ; 2.286 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cas_n     ; altera_reserved_tck ; 2.328 ; 2.256 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cs_n      ; altera_reserved_tck ; 2.318 ; 2.246 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dq[*]     ; altera_reserved_tck ; 2.327 ; 2.255 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]    ; altera_reserved_tck ; 2.329 ; 2.257 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]    ; altera_reserved_tck ; 2.327 ; 2.255 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]    ; altera_reserved_tck ; 2.337 ; 2.265 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]    ; altera_reserved_tck ; 3.614 ; 3.662 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]    ; altera_reserved_tck ; 2.327 ; 2.255 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]    ; altera_reserved_tck ; 2.327 ; 2.255 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]    ; altera_reserved_tck ; 2.347 ; 2.275 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]    ; altera_reserved_tck ; 2.328 ; 2.256 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]    ; altera_reserved_tck ; 2.349 ; 2.277 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]    ; altera_reserved_tck ; 2.349 ; 2.277 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10]   ; altera_reserved_tck ; 2.349 ; 2.277 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11]   ; altera_reserved_tck ; 2.339 ; 2.267 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12]   ; altera_reserved_tck ; 2.339 ; 2.267 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13]   ; altera_reserved_tck ; 2.349 ; 2.277 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14]   ; altera_reserved_tck ; 2.329 ; 2.257 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15]   ; altera_reserved_tck ; 2.327 ; 2.255 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dqm[*]    ; altera_reserved_tck ; 2.338 ; 2.266 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[0]   ; altera_reserved_tck ; 2.338 ; 2.266 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[1]   ; altera_reserved_tck ; 2.349 ; 2.277 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ras_n     ; altera_reserved_tck ; 2.328 ; 2.256 ; Rise       ; altera_reserved_tck ;
; sdram_wire_we_n      ; altera_reserved_tck ; 3.615 ; 3.663 ; Rise       ; altera_reserved_tck ;
; c1                   ; altera_reserved_tck ; 1.773 ; 1.894 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------------------------------------+
; Output Enable Times                                                                         ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.965 ; 2.965 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.967 ; 2.967 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.965 ; 2.965 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.975 ; 2.975 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.965 ; 2.965 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.965 ; 2.965 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.965 ; 2.965 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 2.985 ; 2.985 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.965 ; 2.965 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 2.987 ; 2.987 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 2.987 ; 2.987 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 2.987 ; 2.987 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.977 ; 2.977 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.977 ; 2.977 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 2.987 ; 2.987 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.967 ; 2.967 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.965 ; 2.965 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                 ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.367 ; 2.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.369 ; 2.369 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.367 ; 2.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.377 ; 2.377 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.367 ; 2.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.367 ; 2.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.367 ; 2.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 2.387 ; 2.387 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.368 ; 2.368 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 2.389 ; 2.389 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 2.389 ; 2.389 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 2.389 ; 2.389 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.379 ; 2.379 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.379 ; 2.379 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 2.389 ; 2.389 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.369 ; 2.369 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.367 ; 2.367 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; Data Port          ; Clock Port          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.932     ; 3.023     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.934     ; 3.025     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.932     ; 3.023     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.942     ; 3.033     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.932     ; 3.023     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.932     ; 3.023     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.932     ; 3.023     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 2.952     ; 3.043     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.932     ; 3.023     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 2.954     ; 3.045     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 2.954     ; 3.045     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 2.954     ; 3.045     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.944     ; 3.035     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.944     ; 3.035     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 2.954     ; 3.045     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.934     ; 3.025     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.932     ; 3.023     ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                        ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; Data Port          ; Clock Port          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.422     ; 2.430     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.424     ; 2.432     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.422     ; 2.430     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.432     ; 2.440     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.422     ; 2.430     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.422     ; 2.430     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.422     ; 2.430     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 2.442     ; 2.450     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.423     ; 2.431     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 2.444     ; 2.452     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 2.444     ; 2.452     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 2.444     ; 2.452     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.434     ; 2.442     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.434     ; 2.442     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 2.444     ; 2.452     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.424     ; 2.432     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.422     ; 2.430     ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.519 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                             ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
;                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                 ;
; Synchronization Node    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                      ; 38.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.268       ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.251       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                 ;
; Synchronization Node    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 38.520                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.266       ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.254       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                 ;
; Synchronization Node    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 38.523                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.267       ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.256       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 107.43 MHz ; 107.43 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 10.692 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.256 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 16.810 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.818 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+-------+--------------------+
; Clock               ; Slack ; End Point TNS      ;
+---------------------+-------+--------------------+
; altera_reserved_tck ; 9.524 ; 0.000              ;
+---------------------+-------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 10.692 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 9.273      ;
; 10.919 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 9.046      ;
; 10.920 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 9.045      ;
; 11.059 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.057     ; 8.899      ;
; 11.169 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                          ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 8.791      ;
; 11.174 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 8.791      ;
; 11.201 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 8.764      ;
; 11.286 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.057     ; 8.672      ;
; 11.287 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.057     ; 8.671      ;
; 11.287 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.675      ;
; 11.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.631      ;
; 11.328 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.616      ;
; 11.335 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.608      ;
; 11.343 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.601      ;
; 11.380 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.057     ; 8.578      ;
; 11.401 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 8.564      ;
; 11.402 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 8.563      ;
; 11.404 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[17]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.540      ;
; 11.411 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.551      ;
; 11.424 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 8.521      ;
; 11.428 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 8.537      ;
; 11.429 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 8.536      ;
; 11.440 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[17]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.504      ;
; 11.442 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.520      ;
; 11.447 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 8.412      ;
; 11.457 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.067     ; 8.401      ;
; 11.461 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[24]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.483      ;
; 11.470 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 8.389      ;
; 11.480 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[25]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.464      ;
; 11.490 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.472      ;
; 11.514 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.448      ;
; 11.515 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.447      ;
; 11.536 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                          ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 8.417      ;
; 11.539 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.404      ;
; 11.540 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.403      ;
; 11.555 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.389      ;
; 11.556 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.388      ;
; 11.562 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.381      ;
; 11.563 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.380      ;
; 11.570 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.374      ;
; 11.571 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.373      ;
; 11.607 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.057     ; 8.351      ;
; 11.608 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.057     ; 8.350      ;
; 11.614 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.348      ;
; 11.617 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 8.242      ;
; 11.619 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[2]                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.324      ;
; 11.627 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.067     ; 8.231      ;
; 11.631 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[17]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.313      ;
; 11.632 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[17]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.312      ;
; 11.636 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.067     ; 8.222      ;
; 11.638 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.324      ;
; 11.639 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.323      ;
; 11.640 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 8.219      ;
; 11.649 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 8.210      ;
; 11.651 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 8.294      ;
; 11.651 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                           ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 8.309      ;
; 11.652 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 8.293      ;
; 11.667 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[17]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.277      ;
; 11.668 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[17]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.276      ;
; 11.669 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.293      ;
; 11.670 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 8.189      ;
; 11.670 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.292      ;
; 11.674 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.054     ; 8.287      ;
; 11.675 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[8]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.287      ;
; 11.678 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                          ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 8.282      ;
; 11.688 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[24]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.256      ;
; 11.689 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[24]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.255      ;
; 11.700 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 8.159      ;
; 11.707 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[25]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.237      ;
; 11.708 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[25]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.236      ;
; 11.717 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.245      ;
; 11.718 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.244      ;
; 11.729 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[6]                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.214      ;
; 11.729 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[19]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.215      ;
; 11.734 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[41]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.119      ;
; 11.734 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[41]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.119      ;
; 11.748 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[41]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.073     ; 8.104      ;
; 11.762 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[18]                                                                                                          ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 8.182      ;
; 11.764 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                          ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.058     ; 8.193      ;
; 11.765 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[4]                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.178      ;
; 11.766 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.068     ; 8.091      ;
; 11.772 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.068     ; 8.085      ;
; 11.776 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 8.080      ;
; 11.789 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                  ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.077     ; 8.149      ;
; 11.805 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                          ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.076     ; 8.134      ;
; 11.806 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.067     ; 8.052      ;
; 11.806 ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 8.160      ;
; 11.812 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                   ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.077     ; 8.126      ;
; 11.819 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 8.040      ;
; 11.820 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                          ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.076     ; 8.119      ;
; 11.825 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[13]                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 8.120      ;
; 11.829 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.067     ; 8.029      ;
; 11.840 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.066     ; 8.019      ;
; 11.841 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.121      ;
; 11.842 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 8.120      ;
; 11.846 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[2]                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.097      ;
; 11.847 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[2]                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.072     ; 8.096      ;
; 11.847 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]   ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.067     ; 8.011      ;
; 11.856 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[3]                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 8.109      ;
; 11.857 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                          ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 8.096      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.256 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[4]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.336      ; 0.761      ;
; 0.275 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[2]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.336      ; 0.780      ;
; 0.278 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.336      ; 0.783      ;
; 0.284 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[1]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.336      ; 0.789      ;
; 0.296 ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[30]                                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.339      ; 0.804      ;
; 0.299 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_writedata[11]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.341      ; 0.809      ;
; 0.302 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[4]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.808      ;
; 0.306 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_byteenable[1]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 0.830      ;
; 0.311 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[4]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.340      ; 0.820      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|MonDReg[24]                                                                                                                                              ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|MonDReg[24]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.010                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.010                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetlatch                                                                                                                                         ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetlatch                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_error                                                                                                                                      ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_error                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_ready                                                                                                                                      ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_ready                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_go                                                                                                                                         ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_go                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_avalon_reg:the_DE_0_nios2_nios2_avalon_reg|oci_single_step_mode                                                                                                                             ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_avalon_reg:the_DE_0_nios2_nios2_avalon_reg|oci_single_step_mode                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|wait_for_one_post_bret_inst                                                                                                                                                                                                                                ; DE_0:b2v_u0|DE_0_nios2:nios2|wait_for_one_post_bret_inst                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|break_on_reset                                                                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|break_on_reset                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|jtag_break                                                                                                                                         ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|jtag_break                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|hbreak_pending                                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_nios2:nios2|hbreak_pending                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[0]                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[1]                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|wr_address                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|wr_address                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]      ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                        ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                  ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                      ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|i_read                                                                                                                                                                                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|i_read                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                    ; DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]          ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_align_cycle[1]                                                                                                                                                                                                                                       ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_align_cycle[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]  ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                       ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]          ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_waiting_for_data                                                                                                                                                                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_waiting_for_data                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                   ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                       ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_read                                                                                                                                                                                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|d_read                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                   ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.163     ; 2.944      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.161     ; 2.946      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.163     ; 2.944      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[10]                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.161     ; 2.946      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[13]                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.161     ; 2.946      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.163     ; 2.944      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.163     ; 2.944      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.163     ; 2.944      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[12]                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.161     ; 2.946      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[15]                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.163     ; 2.944      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[14]                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.161     ; 2.946      ;
; 16.810 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.163     ; 2.944      ;
; 16.811 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[11]                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.161     ; 2.945      ;
; 16.811 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.163     ; 2.943      ;
; 16.811 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.161     ; 2.945      ;
; 16.811 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.161     ; 2.945      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 3.030      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 3.031      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[6]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[7]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[10]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 3.031      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 3.031      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 3.031      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 3.031      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[8]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[10]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_bank[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.825 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_bank[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.029      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 3.029      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 3.029      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 3.029      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.028      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[7]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.028      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.028      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[8]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 3.030      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[9]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 3.030      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[11]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 3.030      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[9]                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.028      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[11]                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 3.028      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 3.029      ;
; 16.826 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.069     ; 3.030      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_15                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 2.820      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 2.822      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_1                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 2.820      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_2                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 2.820      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_4                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 2.820      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_5                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 2.820      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_6                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 2.820      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_7                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 2.820      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_10                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 2.822      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_12                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 2.822      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_13                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 2.822      ;
; 16.998 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_14                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 2.822      ;
; 16.999 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_3                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.083     ; 2.819      ;
; 16.999 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_8                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 2.821      ;
; 16.999 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_9                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 2.821      ;
; 16.999 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_11                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.081     ; 2.821      ;
; 17.031 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 2.824      ;
; 17.031 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.071     ; 2.823      ;
; 17.031 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 2.824      ;
; 17.032 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.070     ; 2.823      ;
; 17.088 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[7] ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.181      ; 3.051      ;
; 17.088 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[6] ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.181      ; 3.051      ;
; 17.088 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[5] ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.181      ; 3.051      ;
; 17.088 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[4] ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.181      ; 3.051      ;
; 17.088 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[3] ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.181      ; 3.051      ;
; 17.088 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[2] ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.181      ; 3.051      ;
; 17.088 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[1] ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.181      ; 3.051      ;
; 17.088 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[0] ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.181      ; 3.051      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[10]                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[11]                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[12]                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.195 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[13]                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.090     ; 2.730      ;
; 17.202 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|R_ctrl_hi_imm16                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.075     ; 2.738      ;
; 17.202 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 2.734      ;
; 17.202 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 2.734      ;
; 17.202 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 2.734      ;
; 17.202 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 2.734      ;
; 17.202 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 2.734      ;
; 17.202 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 2.734      ;
; 17.202 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 2.734      ;
; 17.202 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.079     ; 2.734      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.818 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.017      ;
; 0.818 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.017      ;
; 0.818 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.017      ;
; 0.818 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.017      ;
; 0.818 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.017      ;
; 1.020 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetrequest                                    ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.219      ;
; 1.020 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetrequest                                    ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.219      ;
; 1.020 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetrequest                                    ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.219      ;
; 1.189 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.245 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.440      ;
; 1.245 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.440      ;
; 1.245 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.440      ;
; 1.447 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.644      ;
; 1.447 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.644      ;
; 1.447 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.644      ;
; 1.447 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.644      ;
; 1.495 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|packet_in_progress                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.694      ;
; 1.609 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.813      ;
; 1.609 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.813      ;
; 1.609 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.813      ;
; 1.686 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.891      ;
; 1.686 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[6]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.891      ;
; 1.686 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[5]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.891      ;
; 1.686 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[4]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.891      ;
; 1.686 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.891      ;
; 1.686 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.891      ;
; 1.686 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.891      ;
; 1.686 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.891      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[1]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[3]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[5]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.381 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.590      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.586      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.586      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|read1                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|read2                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.590      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.586      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.586      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.590      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|fifo_AE                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|d_writedata[24]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.595      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[5]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.590      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.590      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.590      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.594      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.590      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.586      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.586      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.590      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.586      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.586      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.589      ;
; 2.382 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.591      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.524 ; 9.754        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                            ;
; 9.524 ; 9.754        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                  ;
; 9.524 ; 9.754        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                           ;
; 9.524 ; 9.754        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                 ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                               ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                           ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                 ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                           ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                 ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                           ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                 ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                           ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                 ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                           ;
; 9.525 ; 9.755        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                 ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                               ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                     ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                             ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                           ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                 ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                            ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                            ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                           ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                 ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                           ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                 ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                           ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                 ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                           ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                 ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                           ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                 ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                           ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                 ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                            ;
; 9.526 ; 9.756        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                  ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                     ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                           ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                 ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                           ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                 ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                           ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                 ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                           ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                 ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                           ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                 ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                  ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                  ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                  ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                            ;
; 9.527 ; 9.757        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                  ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_n971:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_n971:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_n971:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_n971:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                           ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                 ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                           ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                 ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                  ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                           ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                 ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                           ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                 ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                            ;
; 9.528 ; 9.758        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                            ;
+-------+--------------+----------------+-----------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 1.048 ; 1.209 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 1.026 ; 1.187 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 1.028 ; 1.189 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 1.038 ; 1.199 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 1.028 ; 1.189 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 1.028 ; 1.189 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 1.028 ; 1.189 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 1.048 ; 1.209 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 1.028 ; 1.189 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 1.046 ; 1.207 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 1.046 ; 1.207 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 1.046 ; 1.207 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 1.036 ; 1.197 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 1.036 ; 1.197 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 1.046 ; 1.207 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 1.026 ; 1.187 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 1.028 ; 1.189 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+--------------------+---------------------+--------+--------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+--------+--------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; -0.537 ; -0.698 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; -0.537 ; -0.698 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; -0.540 ; -0.701 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; -0.550 ; -0.711 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; -0.540 ; -0.701 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; -0.539 ; -0.700 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; -0.540 ; -0.701 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; -0.559 ; -0.720 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; -0.539 ; -0.700 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; -0.558 ; -0.719 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; -0.558 ; -0.719 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; -0.557 ; -0.718 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; -0.548 ; -0.709 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; -0.547 ; -0.708 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; -0.557 ; -0.718 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; -0.537 ; -0.698 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; -0.539 ; -0.700 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; c1                   ; altera_reserved_tck ; 2.253 ; 2.391 ; Rise       ; altera_reserved_tck ;
; led_export[*]        ; altera_reserved_tck ; 5.297 ; 5.412 ; Rise       ; altera_reserved_tck ;
;  led_export[0]       ; altera_reserved_tck ; 4.065 ; 4.068 ; Rise       ; altera_reserved_tck ;
;  led_export[1]       ; altera_reserved_tck ; 3.871 ; 3.896 ; Rise       ; altera_reserved_tck ;
;  led_export[2]       ; altera_reserved_tck ; 5.297 ; 5.412 ; Rise       ; altera_reserved_tck ;
;  led_export[3]       ; altera_reserved_tck ; 4.250 ; 4.221 ; Rise       ; altera_reserved_tck ;
;  led_export[4]       ; altera_reserved_tck ; 4.375 ; 4.372 ; Rise       ; altera_reserved_tck ;
;  led_export[5]       ; altera_reserved_tck ; 4.361 ; 4.374 ; Rise       ; altera_reserved_tck ;
;  led_export[6]       ; altera_reserved_tck ; 4.580 ; 4.591 ; Rise       ; altera_reserved_tck ;
;  led_export[7]       ; altera_reserved_tck ; 4.621 ; 4.621 ; Rise       ; altera_reserved_tck ;
; sdram_wire_addr[*]   ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[0]  ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[1]  ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[2]  ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[3]  ; altera_reserved_tck ; 2.800 ; 2.734 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[4]  ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[5]  ; altera_reserved_tck ; 2.790 ; 2.724 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[6]  ; altera_reserved_tck ; 2.809 ; 2.743 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[7]  ; altera_reserved_tck ; 2.819 ; 2.753 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[8]  ; altera_reserved_tck ; 2.789 ; 2.723 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[9]  ; altera_reserved_tck ; 2.809 ; 2.743 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[10] ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[11] ; altera_reserved_tck ; 2.799 ; 2.733 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[12] ; altera_reserved_tck ; 2.789 ; 2.723 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ba[*]     ; altera_reserved_tck ; 2.810 ; 2.744 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[0]    ; altera_reserved_tck ; 2.810 ; 2.744 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[1]    ; altera_reserved_tck ; 2.810 ; 2.744 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cas_n     ; altera_reserved_tck ; 2.780 ; 2.714 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cs_n      ; altera_reserved_tck ; 2.771 ; 2.705 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dq[*]     ; altera_reserved_tck ; 4.066 ; 4.120 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]    ; altera_reserved_tck ; 2.782 ; 2.716 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]    ; altera_reserved_tck ; 2.779 ; 2.713 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]    ; altera_reserved_tck ; 2.789 ; 2.723 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]    ; altera_reserved_tck ; 4.066 ; 4.120 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]    ; altera_reserved_tck ; 2.780 ; 2.714 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]    ; altera_reserved_tck ; 2.779 ; 2.713 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]    ; altera_reserved_tck ; 2.800 ; 2.734 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]    ; altera_reserved_tck ; 2.780 ; 2.714 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]    ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]    ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10]   ; altera_reserved_tck ; 2.802 ; 2.736 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11]   ; altera_reserved_tck ; 2.791 ; 2.725 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12]   ; altera_reserved_tck ; 2.792 ; 2.726 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13]   ; altera_reserved_tck ; 2.802 ; 2.736 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14]   ; altera_reserved_tck ; 2.782 ; 2.716 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15]   ; altera_reserved_tck ; 2.780 ; 2.714 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dqm[*]    ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[0]   ; altera_reserved_tck ; 2.790 ; 2.724 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[1]   ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ras_n     ; altera_reserved_tck ; 2.781 ; 2.715 ; Rise       ; altera_reserved_tck ;
; sdram_wire_we_n      ; altera_reserved_tck ; 4.067 ; 4.121 ; Rise       ; altera_reserved_tck ;
; c1                   ; altera_reserved_tck ; 2.253 ; 2.391 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; c1                   ; altera_reserved_tck ; 1.923 ; 2.066 ; Rise       ; altera_reserved_tck ;
; led_export[*]        ; altera_reserved_tck ; 3.476 ; 3.499 ; Rise       ; altera_reserved_tck ;
;  led_export[0]       ; altera_reserved_tck ; 3.662 ; 3.664 ; Rise       ; altera_reserved_tck ;
;  led_export[1]       ; altera_reserved_tck ; 3.476 ; 3.499 ; Rise       ; altera_reserved_tck ;
;  led_export[2]       ; altera_reserved_tck ; 4.893 ; 5.008 ; Rise       ; altera_reserved_tck ;
;  led_export[3]       ; altera_reserved_tck ; 3.840 ; 3.812 ; Rise       ; altera_reserved_tck ;
;  led_export[4]       ; altera_reserved_tck ; 3.961 ; 3.957 ; Rise       ; altera_reserved_tck ;
;  led_export[5]       ; altera_reserved_tck ; 3.947 ; 3.958 ; Rise       ; altera_reserved_tck ;
;  led_export[6]       ; altera_reserved_tck ; 4.157 ; 4.167 ; Rise       ; altera_reserved_tck ;
;  led_export[7]       ; altera_reserved_tck ; 4.197 ; 4.197 ; Rise       ; altera_reserved_tck ;
; sdram_wire_addr[*]   ; altera_reserved_tck ; 2.425 ; 2.359 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[0]  ; altera_reserved_tck ; 2.436 ; 2.370 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[1]  ; altera_reserved_tck ; 2.456 ; 2.390 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[2]  ; altera_reserved_tck ; 2.456 ; 2.390 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[3]  ; altera_reserved_tck ; 2.436 ; 2.370 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[4]  ; altera_reserved_tck ; 2.455 ; 2.389 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[5]  ; altera_reserved_tck ; 2.425 ; 2.359 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[6]  ; altera_reserved_tck ; 2.445 ; 2.379 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[7]  ; altera_reserved_tck ; 2.455 ; 2.389 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[8]  ; altera_reserved_tck ; 2.425 ; 2.359 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[9]  ; altera_reserved_tck ; 2.445 ; 2.379 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[10] ; altera_reserved_tck ; 2.455 ; 2.389 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[11] ; altera_reserved_tck ; 2.435 ; 2.369 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[12] ; altera_reserved_tck ; 2.425 ; 2.359 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ba[*]     ; altera_reserved_tck ; 2.445 ; 2.379 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[0]    ; altera_reserved_tck ; 2.445 ; 2.379 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[1]    ; altera_reserved_tck ; 2.445 ; 2.379 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cas_n     ; altera_reserved_tck ; 2.415 ; 2.349 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cs_n      ; altera_reserved_tck ; 2.406 ; 2.340 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dq[*]     ; altera_reserved_tck ; 2.415 ; 2.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]    ; altera_reserved_tck ; 2.417 ; 2.351 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]    ; altera_reserved_tck ; 2.415 ; 2.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]    ; altera_reserved_tck ; 2.425 ; 2.359 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]    ; altera_reserved_tck ; 3.702 ; 3.756 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]    ; altera_reserved_tck ; 2.415 ; 2.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]    ; altera_reserved_tck ; 2.415 ; 2.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]    ; altera_reserved_tck ; 2.435 ; 2.369 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]    ; altera_reserved_tck ; 2.415 ; 2.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]    ; altera_reserved_tck ; 2.437 ; 2.371 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]    ; altera_reserved_tck ; 2.437 ; 2.371 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10]   ; altera_reserved_tck ; 2.437 ; 2.371 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11]   ; altera_reserved_tck ; 2.427 ; 2.361 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12]   ; altera_reserved_tck ; 2.427 ; 2.361 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13]   ; altera_reserved_tck ; 2.437 ; 2.371 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14]   ; altera_reserved_tck ; 2.417 ; 2.351 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15]   ; altera_reserved_tck ; 2.415 ; 2.349 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dqm[*]    ; altera_reserved_tck ; 2.426 ; 2.360 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[0]   ; altera_reserved_tck ; 2.426 ; 2.360 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[1]   ; altera_reserved_tck ; 2.437 ; 2.371 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ras_n     ; altera_reserved_tck ; 2.416 ; 2.350 ; Rise       ; altera_reserved_tck ;
; sdram_wire_we_n      ; altera_reserved_tck ; 3.703 ; 3.757 ; Rise       ; altera_reserved_tck ;
; c1                   ; altera_reserved_tck ; 1.923 ; 2.066 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------------------------------------+
; Output Enable Times                                                                         ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.923 ; 2.925 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.926 ; 2.928 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.923 ; 2.925 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.933 ; 2.935 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.923 ; 2.925 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.924 ; 2.926 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.923 ; 2.925 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 2.944 ; 2.946 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.924 ; 2.926 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 2.945 ; 2.947 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 2.945 ; 2.947 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 2.946 ; 2.948 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.935 ; 2.937 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.936 ; 2.938 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 2.946 ; 2.948 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.926 ; 2.928 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.924 ; 2.926 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                 ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.166 ; 2.166 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.168 ; 2.168 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.166 ; 2.166 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.176 ; 2.176 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.166 ; 2.166 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.166 ; 2.166 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.166 ; 2.166 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 2.186 ; 2.186 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.166 ; 2.166 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 2.188 ; 2.188 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 2.188 ; 2.188 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 2.188 ; 2.188 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.178 ; 2.178 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.178 ; 2.178 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 2.188 ; 2.188 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.168 ; 2.168 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.166 ; 2.166 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; Data Port          ; Clock Port          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.980     ; 2.980     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.983     ; 2.983     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.980     ; 2.980     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.990     ; 2.990     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.980     ; 2.980     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.981     ; 2.981     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.980     ; 2.980     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 3.001     ; 3.001     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.981     ; 2.981     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 3.002     ; 3.002     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 3.002     ; 3.002     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 3.003     ; 3.003     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.992     ; 2.992     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.993     ; 2.993     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 3.003     ; 3.003     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.983     ; 2.983     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.981     ; 2.981     ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                        ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; Data Port          ; Clock Port          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.219     ; 2.320     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.221     ; 2.322     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.219     ; 2.320     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.229     ; 2.330     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.219     ; 2.320     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.219     ; 2.320     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.219     ; 2.320     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 2.239     ; 2.340     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.219     ; 2.320     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 2.241     ; 2.342     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 2.241     ; 2.342     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 2.241     ; 2.342     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.231     ; 2.332     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.231     ; 2.332     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 2.241     ; 2.342     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.221     ; 2.322     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.219     ; 2.320     ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.680 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                             ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
;                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                 ;
; Synchronization Node    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                      ; 38.680                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.352       ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.328       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                 ;
; Synchronization Node    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 38.692                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.351       ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.341       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                 ;
; Synchronization Node    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 38.694                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.352       ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.342       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 14.073 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.120 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 17.907 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.499 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+-------+--------------------+
; Clock               ; Slack ; End Point TNS      ;
+---------------------+-------+--------------------+
; altera_reserved_tck ; 9.330 ; 0.000              ;
+---------------------+-------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 14.073 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.030     ; 5.904      ;
; 14.200 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.030     ; 5.777      ;
; 14.212 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.030     ; 5.765      ;
; 14.309 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.030     ; 5.668      ;
; 14.311 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.037     ; 5.659      ;
; 14.336 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.030     ; 5.641      ;
; 14.353 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.036     ; 5.618      ;
; 14.436 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.030     ; 5.541      ;
; 14.438 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.037     ; 5.532      ;
; 14.448 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.030     ; 5.529      ;
; 14.450 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.037     ; 5.520      ;
; 14.453 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 5.457      ;
; 14.463 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.030     ; 5.514      ;
; 14.465 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.509      ;
; 14.473 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.438      ;
; 14.475 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.030     ; 5.502      ;
; 14.477 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.048     ; 5.435      ;
; 14.490 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.468      ;
; 14.490 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.468      ;
; 14.493 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.040     ; 5.474      ;
; 14.500 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.046     ; 5.461      ;
; 14.510 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.450      ;
; 14.511 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.037     ; 5.459      ;
; 14.512 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.448      ;
; 14.524 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[25]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.436      ;
; 14.538 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[17]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.422      ;
; 14.545 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 5.365      ;
; 14.547 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.427      ;
; 14.560 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]  ; DE_0:b2v_u0|DE_0_nios2:nios2|av_ld_byte1_data[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.040     ; 5.407      ;
; 14.565 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.346      ;
; 14.566 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[17]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.394      ;
; 14.568 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.343      ;
; 14.569 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.048     ; 5.343      ;
; 14.578 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.396      ;
; 14.579 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[2]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.379      ;
; 14.580 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.331      ;
; 14.589 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[15]                                                                                                                                                                                                                           ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.036     ; 5.382      ;
; 14.591 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[14]                                                                                                                                                                                                                           ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.043     ; 5.373      ;
; 14.591 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.383      ;
; 14.592 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.382      ;
; 14.595 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[24]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.365      ;
; 14.604 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[19]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.370      ;
; 14.616 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[4]                                                                                                                                                                                                                            ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.036     ; 5.355      ;
; 14.617 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.341      ;
; 14.617 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.341      ;
; 14.618 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.293      ;
; 14.621 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.035     ; 5.351      ;
; 14.627 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.046     ; 5.334      ;
; 14.629 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[5]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.329      ;
; 14.629 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[21]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.329      ;
; 14.637 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.323      ;
; 14.638 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.037     ; 5.332      ;
; 14.639 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[23]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.046     ; 5.322      ;
; 14.639 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.321      ;
; 14.645 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.266      ;
; 14.649 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[23]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.311      ;
; 14.650 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[21]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.037     ; 5.320      ;
; 14.651 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[25]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.309      ;
; 14.651 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[22]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.309      ;
; 14.652 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[41]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.054     ; 5.254      ;
; 14.660 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.251      ;
; 14.661 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 5.247      ;
; 14.663 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[25]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.297      ;
; 14.665 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[17]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.295      ;
; 14.672 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[41]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 5.235      ;
; 14.672 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.239      ;
; 14.674 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.300      ;
; 14.676 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[41]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 5.232      ;
; 14.676 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.298      ;
; 14.677 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[17]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.283      ;
; 14.679 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[22]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 5.269      ;
; 14.679 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[24]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 5.269      ;
; 14.679 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[25]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 5.269      ;
; 14.679 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[26]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 5.269      ;
; 14.679 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[27]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 5.269      ;
; 14.679 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[28]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 5.269      ;
; 14.679 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[30]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 5.269      ;
; 14.680 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.231      ;
; 14.681 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.051     ; 5.228      ;
; 14.685 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 5.225      ;
; 14.686 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[7]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.288      ;
; 14.693 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[17]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.267      ;
; 14.705 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[17]                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.255      ;
; 14.705 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.269      ;
; 14.706 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[2]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.252      ;
; 14.710 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.201      ;
; 14.715 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.038     ; 5.254      ;
; 14.716 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.195      ;
; 14.717 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[16]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.257      ;
; 14.718 ; DE_0:b2v_u0|DE_0_nios2:nios2|F_pc[2]                                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.240      ;
; 14.718 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[8]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|E_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.256      ;
; 14.718 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.256      ;
; 14.722 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[24]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_valid                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.238      ;
; 14.723 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.188      ;
; 14.726 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_0[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[15]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.185      ;
; 14.730 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[20]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.033     ; 5.244      ;
; 14.733 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[39]   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.035     ; 5.239      ;
; 14.733 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[13]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[38]   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.035     ; 5.239      ;
; 14.734 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[24]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench|d_write                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.047     ; 5.226      ;
; 14.737 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entry_1[29]                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.049     ; 5.174      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.120 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[4]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.441      ;
; 0.125 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.446      ;
; 0.127 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[2]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.448      ;
; 0.129 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[1]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.450      ;
; 0.151 ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[30]                                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.222      ; 0.477      ;
; 0.153 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[4]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.221      ; 0.478      ;
; 0.158 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[4]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.218      ; 0.480      ;
; 0.158 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_writedata[11]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.219      ; 0.481      ;
; 0.164 ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[27]                                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.222      ; 0.490      ;
; 0.166 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[0]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.218      ; 0.488      ;
; 0.167 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_byteenable[1]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.231      ; 0.502      ;
; 0.167 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.488      ;
; 0.169 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[3]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.218      ; 0.491      ;
; 0.172 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[6]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.493      ;
; 0.173 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[5]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[28]                                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.222      ; 0.500      ;
; 0.174 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[2]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; DE_0:b2v_u0|DE_0_nios2:nios2|R_dst_regnum[0]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.496      ;
; 0.177 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[5]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.218      ; 0.499      ;
; 0.178 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[2]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.499      ;
; 0.179 ; DE_0:b2v_u0|DE_0_nios2:nios2|D_iw[26]                                                                                                                                                                                                                                                   ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.224      ; 0.507      ;
; 0.179 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[1]                                                                                                ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.218      ; 0.501      ;
; 0.182 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_byteenable[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.234      ; 0.520      ;
; 0.183 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_byteenable[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.232      ; 0.519      ;
; 0.183 ; DE_0:b2v_u0|DE_0_nios2:nios2|d_byteenable[3]                                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.220      ; 0.507      ;
; 0.187 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.010                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.010                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                            ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetlatch                                                                                                                                         ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetlatch                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_error                                                                                                                                      ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_error                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_ready                                                                                                                                      ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_ready                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_go                                                                                                                                         ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|monitor_go                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_avalon_reg:the_DE_0_nios2_nios2_avalon_reg|oci_single_step_mode                                                                                                                             ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_avalon_reg:the_DE_0_nios2_nios2_avalon_reg|oci_single_step_mode                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|break_on_reset                                                                                                                                     ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|break_on_reset                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|jtag_break                                                                                                                                         ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|jtag_break                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[0]                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|rd_address                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|wr_address                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|wr_address                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                  ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                       ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                   ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                       ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|jtag_rd                                                                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|jtag_rd                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|MonDReg[24]                                                                                                                                              ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|MonDReg[24]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|jtag_ram_rd                                                                                                                                              ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|jtag_ram_rd                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]             ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                 ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_nios2:nios2|W_ienable_reg[0]                                                                                                                                                                                                                                           ; DE_0:b2v_u0|DE_0_nios2:nios2|W_ienable_reg[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                         ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_nios2:nios2|wait_for_one_post_bret_inst                                                                                                                                                                                                                                ; DE_0:b2v_u0|DE_0_nios2:nios2|wait_for_one_post_bret_inst                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_nios2:nios2|hbreak_pending                                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_nios2:nios2|hbreak_pending                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[1]                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module|entries[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                    ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                          ; DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]      ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                             ; DE_0:b2v_u0|DE_0_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                        ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                          ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                     ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 17.907 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.051     ; 2.002      ;
; 17.907 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[9]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.051     ; 2.002      ;
; 17.907 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[11]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.051     ; 2.002      ;
; 17.907 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.051     ; 2.002      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.051     ; 2.001      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 2.002      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[10]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 2.002      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[12]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 2.002      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[13]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 2.002      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[14]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.050     ; 2.002      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_data[15]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[9]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[10]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[11]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_addr[12]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.053     ; 1.999      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_bank[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_bank[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.908 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_dqm[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 2.000      ;
; 17.909 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[11]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.105     ; 1.944      ;
; 17.909 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.105     ; 1.944      ;
; 17.909 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.105     ; 1.944      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.107     ; 1.941      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.104     ; 1.944      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.107     ; 1.941      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.107     ; 1.941      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.104     ; 1.944      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.104     ; 1.944      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.106     ; 1.942      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.106     ; 1.942      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.106     ; 1.942      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.104     ; 1.944      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[15]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.106     ; 1.942      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.104     ; 1.944      ;
; 17.910 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|za_data[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.107     ; 1.941      ;
; 18.007 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.060     ; 1.881      ;
; 18.007 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.060     ; 1.881      ;
; 18.007 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.060     ; 1.881      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.061     ; 1.879      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 1.881      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.878      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.878      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.878      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.061     ; 1.879      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.878      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.061     ; 1.879      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.061     ; 1.879      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 1.881      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 1.881      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 1.881      ;
; 18.008 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.059     ; 1.881      ;
; 18.025 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.051     ; 1.884      ;
; 18.025 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 1.883      ;
; 18.025 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.051     ; 1.884      ;
; 18.025 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|m_cmd[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 1.883      ;
; 18.070 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.114      ; 2.019      ;
; 18.070 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.114      ; 2.019      ;
; 18.070 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.114      ; 2.019      ;
; 18.070 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.114      ; 2.019      ;
; 18.070 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.114      ; 2.019      ;
; 18.070 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.114      ; 2.019      ;
; 18.070 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.114      ; 2.019      ;
; 18.070 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; 0.114      ; 2.019      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[8]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[9]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[10]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[12]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.118 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|refresh_counter[13]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.062     ; 1.827      ;
; 18.121 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator|altera_merlin_master_translator:nios2_data_master_translator|write_accepted ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.056     ; 1.830      ;
; 18.121 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 1.831      ;
; 18.121 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[13]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 1.831      ;
; 18.121 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[14]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 1.831      ;
; 18.121 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[15]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 1.831      ;
; 18.121 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 1.834      ;
; 18.121 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|W_alu_result[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.052     ; 1.834      ;
; 18.121 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[9]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 1.831      ;
; 18.121 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE_0:b2v_u0|DE_0_nios2:nios2|E_shift_rot_result[10]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 20.000       ; -0.055     ; 1.831      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.499 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.619      ;
; 0.628 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetrequest                                    ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.748      ;
; 0.628 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetrequest                                    ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.748      ;
; 0.628 ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|resetrequest                                    ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.748      ;
; 0.700 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.820      ;
; 0.752 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.866      ;
; 0.752 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.866      ;
; 0.752 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.866      ;
; 0.846 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.963      ;
; 0.846 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.963      ;
; 0.846 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.963      ;
; 0.846 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.963      ;
; 0.895 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_cmd_xbar_mux:cmd_xbar_mux_003|packet_in_progress                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.017      ;
; 0.961 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.084      ;
; 0.961 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.084      ;
; 0.961 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.084      ;
; 0.997 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[5]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.122      ;
; 0.997 ; DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE_0:b2v_u0|DE_0_led:led|data_out[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.122      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.642      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
; 1.515 ; DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.639      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                           ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                 ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                           ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                 ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                           ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                 ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                           ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                            ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                  ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                           ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                                            ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                            ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                           ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_n971:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_n971:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_n971:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_n971:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                           ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                           ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                           ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                           ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                           ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                           ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                  ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                  ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                  ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                  ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                            ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                  ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_jsf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                     ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_ksf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                     ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                             ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                             ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                            ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                            ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                            ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                  ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                            ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                            ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                           ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                            ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                  ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                            ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                  ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                            ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_5fc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                  ;
; 9.335 ; 9.565        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.335 ; 9.565        ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DE_0:b2v_u0|DE_0_jtag_uart:jtag_uart|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
+-------+--------------+----------------+-----------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 0.694 ; 1.075 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 0.672 ; 1.053 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 0.675 ; 1.056 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 0.685 ; 1.066 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 0.675 ; 1.056 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 0.674 ; 1.055 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 0.675 ; 1.056 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 0.694 ; 1.075 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 0.674 ; 1.055 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 0.693 ; 1.074 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 0.693 ; 1.074 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 0.692 ; 1.073 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 0.683 ; 1.064 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 0.682 ; 1.063 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 0.692 ; 1.073 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 0.672 ; 1.053 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 0.674 ; 1.055 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+--------------------+---------------------+--------+--------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+--------+--------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; -0.353 ; -0.734 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; -0.353 ; -0.734 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; -0.355 ; -0.736 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; -0.365 ; -0.746 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; -0.356 ; -0.737 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; -0.355 ; -0.736 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; -0.355 ; -0.736 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; -0.375 ; -0.756 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; -0.355 ; -0.736 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; -0.373 ; -0.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; -0.373 ; -0.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; -0.373 ; -0.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; -0.363 ; -0.744 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; -0.363 ; -0.744 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; -0.373 ; -0.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; -0.353 ; -0.734 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; -0.355 ; -0.736 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; c1                   ; altera_reserved_tck ; 1.311 ; 1.744 ; Rise       ; altera_reserved_tck ;
; led_export[*]        ; altera_reserved_tck ; 3.325 ; 3.563 ; Rise       ; altera_reserved_tck ;
;  led_export[0]       ; altera_reserved_tck ; 2.484 ; 2.595 ; Rise       ; altera_reserved_tck ;
;  led_export[1]       ; altera_reserved_tck ; 2.379 ; 2.456 ; Rise       ; altera_reserved_tck ;
;  led_export[2]       ; altera_reserved_tck ; 3.325 ; 3.563 ; Rise       ; altera_reserved_tck ;
;  led_export[3]       ; altera_reserved_tck ; 2.597 ; 2.686 ; Rise       ; altera_reserved_tck ;
;  led_export[4]       ; altera_reserved_tck ; 2.682 ; 2.809 ; Rise       ; altera_reserved_tck ;
;  led_export[5]       ; altera_reserved_tck ; 2.686 ; 2.809 ; Rise       ; altera_reserved_tck ;
;  led_export[6]       ; altera_reserved_tck ; 2.838 ; 2.968 ; Rise       ; altera_reserved_tck ;
;  led_export[7]       ; altera_reserved_tck ; 2.879 ; 3.002 ; Rise       ; altera_reserved_tck ;
; sdram_wire_addr[*]   ; altera_reserved_tck ; 1.694 ; 1.673 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[0]  ; altera_reserved_tck ; 1.674 ; 1.653 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[1]  ; altera_reserved_tck ; 1.694 ; 1.673 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[2]  ; altera_reserved_tck ; 1.694 ; 1.673 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[3]  ; altera_reserved_tck ; 1.674 ; 1.653 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[4]  ; altera_reserved_tck ; 1.693 ; 1.672 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[5]  ; altera_reserved_tck ; 1.663 ; 1.642 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[6]  ; altera_reserved_tck ; 1.682 ; 1.661 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[7]  ; altera_reserved_tck ; 1.692 ; 1.671 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[8]  ; altera_reserved_tck ; 1.663 ; 1.642 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[9]  ; altera_reserved_tck ; 1.682 ; 1.661 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[10] ; altera_reserved_tck ; 1.693 ; 1.672 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[11] ; altera_reserved_tck ; 1.672 ; 1.651 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[12] ; altera_reserved_tck ; 1.663 ; 1.642 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ba[*]     ; altera_reserved_tck ; 1.683 ; 1.662 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[0]    ; altera_reserved_tck ; 1.683 ; 1.662 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[1]    ; altera_reserved_tck ; 1.683 ; 1.662 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cas_n     ; altera_reserved_tck ; 1.653 ; 1.632 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cs_n      ; altera_reserved_tck ; 1.644 ; 1.623 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dq[*]     ; altera_reserved_tck ; 2.587 ; 2.665 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]    ; altera_reserved_tck ; 1.655 ; 1.634 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]    ; altera_reserved_tck ; 1.653 ; 1.632 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]    ; altera_reserved_tck ; 1.663 ; 1.642 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]    ; altera_reserved_tck ; 2.587 ; 2.665 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]    ; altera_reserved_tck ; 1.653 ; 1.632 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]    ; altera_reserved_tck ; 1.653 ; 1.632 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]    ; altera_reserved_tck ; 1.673 ; 1.652 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]    ; altera_reserved_tck ; 1.653 ; 1.632 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]    ; altera_reserved_tck ; 1.675 ; 1.654 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]    ; altera_reserved_tck ; 1.675 ; 1.654 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10]   ; altera_reserved_tck ; 1.675 ; 1.654 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11]   ; altera_reserved_tck ; 1.665 ; 1.644 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12]   ; altera_reserved_tck ; 1.665 ; 1.644 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13]   ; altera_reserved_tck ; 1.675 ; 1.654 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14]   ; altera_reserved_tck ; 1.655 ; 1.634 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15]   ; altera_reserved_tck ; 1.653 ; 1.632 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dqm[*]    ; altera_reserved_tck ; 1.675 ; 1.654 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[0]   ; altera_reserved_tck ; 1.664 ; 1.643 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[1]   ; altera_reserved_tck ; 1.675 ; 1.654 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ras_n     ; altera_reserved_tck ; 1.654 ; 1.633 ; Rise       ; altera_reserved_tck ;
; sdram_wire_we_n      ; altera_reserved_tck ; 2.589 ; 2.667 ; Rise       ; altera_reserved_tck ;
; c1                   ; altera_reserved_tck ; 1.311 ; 1.744 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; c1                   ; altera_reserved_tck ; 1.086 ; 1.521 ; Rise       ; altera_reserved_tck ;
; led_export[*]        ; altera_reserved_tck ; 2.113 ; 2.186 ; Rise       ; altera_reserved_tck ;
;  led_export[0]       ; altera_reserved_tck ; 2.213 ; 2.319 ; Rise       ; altera_reserved_tck ;
;  led_export[1]       ; altera_reserved_tck ; 2.113 ; 2.186 ; Rise       ; altera_reserved_tck ;
;  led_export[2]       ; altera_reserved_tck ; 3.053 ; 3.288 ; Rise       ; altera_reserved_tck ;
;  led_export[3]       ; altera_reserved_tck ; 2.322 ; 2.407 ; Rise       ; altera_reserved_tck ;
;  led_export[4]       ; altera_reserved_tck ; 2.404 ; 2.525 ; Rise       ; altera_reserved_tck ;
;  led_export[5]       ; altera_reserved_tck ; 2.409 ; 2.526 ; Rise       ; altera_reserved_tck ;
;  led_export[6]       ; altera_reserved_tck ; 2.554 ; 2.679 ; Rise       ; altera_reserved_tck ;
;  led_export[7]       ; altera_reserved_tck ; 2.594 ; 2.712 ; Rise       ; altera_reserved_tck ;
; sdram_wire_addr[*]   ; altera_reserved_tck ; 1.414 ; 1.393 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[0]  ; altera_reserved_tck ; 1.426 ; 1.405 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[1]  ; altera_reserved_tck ; 1.445 ; 1.424 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[2]  ; altera_reserved_tck ; 1.445 ; 1.424 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[3]  ; altera_reserved_tck ; 1.425 ; 1.404 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[4]  ; altera_reserved_tck ; 1.445 ; 1.424 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[5]  ; altera_reserved_tck ; 1.415 ; 1.394 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[6]  ; altera_reserved_tck ; 1.434 ; 1.413 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[7]  ; altera_reserved_tck ; 1.444 ; 1.423 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[8]  ; altera_reserved_tck ; 1.414 ; 1.393 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[9]  ; altera_reserved_tck ; 1.434 ; 1.413 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[10] ; altera_reserved_tck ; 1.445 ; 1.424 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[11] ; altera_reserved_tck ; 1.424 ; 1.403 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[12] ; altera_reserved_tck ; 1.414 ; 1.393 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ba[*]     ; altera_reserved_tck ; 1.435 ; 1.414 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[0]    ; altera_reserved_tck ; 1.435 ; 1.414 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[1]    ; altera_reserved_tck ; 1.435 ; 1.414 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cas_n     ; altera_reserved_tck ; 1.405 ; 1.384 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cs_n      ; altera_reserved_tck ; 1.396 ; 1.375 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dq[*]     ; altera_reserved_tck ; 1.404 ; 1.383 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]    ; altera_reserved_tck ; 1.407 ; 1.386 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]    ; altera_reserved_tck ; 1.404 ; 1.383 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]    ; altera_reserved_tck ; 1.414 ; 1.393 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]    ; altera_reserved_tck ; 2.339 ; 2.417 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]    ; altera_reserved_tck ; 1.405 ; 1.384 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]    ; altera_reserved_tck ; 1.404 ; 1.383 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]    ; altera_reserved_tck ; 1.425 ; 1.404 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]    ; altera_reserved_tck ; 1.405 ; 1.384 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]    ; altera_reserved_tck ; 1.426 ; 1.405 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]    ; altera_reserved_tck ; 1.426 ; 1.405 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10]   ; altera_reserved_tck ; 1.427 ; 1.406 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11]   ; altera_reserved_tck ; 1.416 ; 1.395 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12]   ; altera_reserved_tck ; 1.417 ; 1.396 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13]   ; altera_reserved_tck ; 1.427 ; 1.406 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14]   ; altera_reserved_tck ; 1.407 ; 1.386 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15]   ; altera_reserved_tck ; 1.405 ; 1.384 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dqm[*]    ; altera_reserved_tck ; 1.415 ; 1.394 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[0]   ; altera_reserved_tck ; 1.415 ; 1.394 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[1]   ; altera_reserved_tck ; 1.426 ; 1.405 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ras_n     ; altera_reserved_tck ; 1.406 ; 1.385 ; Rise       ; altera_reserved_tck ;
; sdram_wire_we_n      ; altera_reserved_tck ; 2.340 ; 2.418 ; Rise       ; altera_reserved_tck ;
; c1                   ; altera_reserved_tck ; 1.086 ; 1.521 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------------------------------------+
; Output Enable Times                                                                         ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.559 ; 2.556 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.562 ; 2.559 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.560 ; 2.557 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.570 ; 2.567 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.559 ; 2.556 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.560 ; 2.557 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.560 ; 2.557 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 2.580 ; 2.577 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.560 ; 2.557 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 2.582 ; 2.579 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 2.582 ; 2.579 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 2.582 ; 2.579 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.572 ; 2.569 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.572 ; 2.569 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 2.582 ; 2.579 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.562 ; 2.559 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.560 ; 2.557 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                 ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 1.465 ; 1.465 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 1.468 ; 1.468 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 1.465 ; 1.465 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 1.475 ; 1.475 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 1.465 ; 1.465 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 1.466 ; 1.466 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 1.465 ; 1.465 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 1.486 ; 1.486 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 1.466 ; 1.466 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 1.487 ; 1.487 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 1.487 ; 1.487 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 1.488 ; 1.488 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 1.477 ; 1.477 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 1.478 ; 1.478 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 1.488 ; 1.488 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 1.468 ; 1.468 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 1.466 ; 1.466 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; Data Port          ; Clock Port          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 2.591     ; 2.591     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 2.594     ; 2.594     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 2.592     ; 2.592     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 2.602     ; 2.602     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 2.591     ; 2.591     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 2.592     ; 2.592     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 2.592     ; 2.592     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 2.612     ; 2.612     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 2.592     ; 2.592     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 2.614     ; 2.614     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 2.614     ; 2.614     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 2.614     ; 2.614     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 2.604     ; 2.604     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 2.604     ; 2.604     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 2.614     ; 2.614     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 2.594     ; 2.594     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 2.592     ; 2.592     ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                        ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; Data Port          ; Clock Port          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 1.496     ; 1.562     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 1.499     ; 1.565     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 1.496     ; 1.562     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 1.506     ; 1.572     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 1.496     ; 1.562     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 1.497     ; 1.563     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 1.496     ; 1.562     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 1.517     ; 1.583     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 1.497     ; 1.563     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 1.518     ; 1.584     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 1.518     ; 1.584     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 1.519     ; 1.585     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 1.508     ; 1.574     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 1.509     ; 1.575     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 1.519     ; 1.585     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 1.499     ; 1.565     ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 1.497     ; 1.563     ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-----------+-----------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.189 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                             ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
;                                                                                                  ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                 ;
; Synchronization Node    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                      ; 39.189                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.600       ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.589       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                 ;
; Synchronization Node    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 39.191                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.600       ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.591       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                 ;
; Synchronization Node    ; DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 39.192                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.599       ;
;  DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.593       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 9.703 ; 0.120 ; 16.436   ; 0.499   ; 9.330               ;
;  altera_reserved_tck ; 9.703 ; 0.120 ; 16.436   ; 0.499   ; 9.330               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; 1.207 ; 1.369 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; 1.185 ; 1.347 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; 1.197 ; 1.359 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; 1.207 ; 1.369 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; 1.186 ; 1.348 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; 1.205 ; 1.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; 1.205 ; 1.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; 1.205 ; 1.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; 1.195 ; 1.357 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; 1.195 ; 1.357 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; 1.205 ; 1.367 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; 1.185 ; 1.347 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; 1.187 ; 1.349 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+--------------------+---------------------+--------+--------+------------+---------------------+
; Data Port          ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+--------------------+---------------------+--------+--------+------------+---------------------+
; sdram_wire_dq[*]   ; altera_reserved_tck ; -0.353 ; -0.698 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]  ; altera_reserved_tck ; -0.353 ; -0.698 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]  ; altera_reserved_tck ; -0.355 ; -0.701 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]  ; altera_reserved_tck ; -0.365 ; -0.711 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]  ; altera_reserved_tck ; -0.356 ; -0.701 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]  ; altera_reserved_tck ; -0.355 ; -0.700 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]  ; altera_reserved_tck ; -0.355 ; -0.701 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]  ; altera_reserved_tck ; -0.375 ; -0.720 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]  ; altera_reserved_tck ; -0.355 ; -0.700 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]  ; altera_reserved_tck ; -0.373 ; -0.719 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]  ; altera_reserved_tck ; -0.373 ; -0.719 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10] ; altera_reserved_tck ; -0.373 ; -0.718 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11] ; altera_reserved_tck ; -0.363 ; -0.709 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12] ; altera_reserved_tck ; -0.363 ; -0.708 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13] ; altera_reserved_tck ; -0.373 ; -0.718 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14] ; altera_reserved_tck ; -0.353 ; -0.698 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15] ; altera_reserved_tck ; -0.355 ; -0.700 ; Rise       ; altera_reserved_tck ;
+--------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; c1                   ; altera_reserved_tck ; 2.253 ; 2.391 ; Rise       ; altera_reserved_tck ;
; led_export[*]        ; altera_reserved_tck ; 5.345 ; 5.522 ; Rise       ; altera_reserved_tck ;
;  led_export[0]       ; altera_reserved_tck ; 4.109 ; 4.170 ; Rise       ; altera_reserved_tck ;
;  led_export[1]       ; altera_reserved_tck ; 3.903 ; 3.984 ; Rise       ; altera_reserved_tck ;
;  led_export[2]       ; altera_reserved_tck ; 5.345 ; 5.522 ; Rise       ; altera_reserved_tck ;
;  led_export[3]       ; altera_reserved_tck ; 4.289 ; 4.341 ; Rise       ; altera_reserved_tck ;
;  led_export[4]       ; altera_reserved_tck ; 4.437 ; 4.497 ; Rise       ; altera_reserved_tck ;
;  led_export[5]       ; altera_reserved_tck ; 4.422 ; 4.491 ; Rise       ; altera_reserved_tck ;
;  led_export[6]       ; altera_reserved_tck ; 4.661 ; 4.751 ; Rise       ; altera_reserved_tck ;
;  led_export[7]       ; altera_reserved_tck ; 4.704 ; 4.781 ; Rise       ; altera_reserved_tck ;
; sdram_wire_addr[*]   ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[0]  ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[1]  ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[2]  ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[3]  ; altera_reserved_tck ; 2.800 ; 2.734 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[4]  ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[5]  ; altera_reserved_tck ; 2.790 ; 2.724 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[6]  ; altera_reserved_tck ; 2.809 ; 2.743 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[7]  ; altera_reserved_tck ; 2.819 ; 2.753 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[8]  ; altera_reserved_tck ; 2.789 ; 2.723 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[9]  ; altera_reserved_tck ; 2.809 ; 2.743 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[10] ; altera_reserved_tck ; 2.820 ; 2.754 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[11] ; altera_reserved_tck ; 2.799 ; 2.733 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[12] ; altera_reserved_tck ; 2.789 ; 2.723 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ba[*]     ; altera_reserved_tck ; 2.810 ; 2.744 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[0]    ; altera_reserved_tck ; 2.810 ; 2.744 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[1]    ; altera_reserved_tck ; 2.810 ; 2.744 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cas_n     ; altera_reserved_tck ; 2.780 ; 2.714 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cs_n      ; altera_reserved_tck ; 2.771 ; 2.705 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dq[*]     ; altera_reserved_tck ; 4.066 ; 4.120 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]    ; altera_reserved_tck ; 2.782 ; 2.716 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]    ; altera_reserved_tck ; 2.779 ; 2.713 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]    ; altera_reserved_tck ; 2.789 ; 2.723 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]    ; altera_reserved_tck ; 4.066 ; 4.120 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]    ; altera_reserved_tck ; 2.780 ; 2.714 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]    ; altera_reserved_tck ; 2.779 ; 2.713 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]    ; altera_reserved_tck ; 2.800 ; 2.734 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]    ; altera_reserved_tck ; 2.780 ; 2.714 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]    ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]    ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10]   ; altera_reserved_tck ; 2.802 ; 2.736 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11]   ; altera_reserved_tck ; 2.791 ; 2.725 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12]   ; altera_reserved_tck ; 2.792 ; 2.726 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13]   ; altera_reserved_tck ; 2.802 ; 2.736 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14]   ; altera_reserved_tck ; 2.782 ; 2.716 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15]   ; altera_reserved_tck ; 2.780 ; 2.714 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dqm[*]    ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[0]   ; altera_reserved_tck ; 2.790 ; 2.724 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[1]   ; altera_reserved_tck ; 2.801 ; 2.735 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ras_n     ; altera_reserved_tck ; 2.781 ; 2.715 ; Rise       ; altera_reserved_tck ;
; sdram_wire_we_n      ; altera_reserved_tck ; 4.067 ; 4.121 ; Rise       ; altera_reserved_tck ;
; c1                   ; altera_reserved_tck ; 2.253 ; 2.391 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; c1                   ; altera_reserved_tck ; 1.086 ; 1.521 ; Rise       ; altera_reserved_tck ;
; led_export[*]        ; altera_reserved_tck ; 2.113 ; 2.186 ; Rise       ; altera_reserved_tck ;
;  led_export[0]       ; altera_reserved_tck ; 2.213 ; 2.319 ; Rise       ; altera_reserved_tck ;
;  led_export[1]       ; altera_reserved_tck ; 2.113 ; 2.186 ; Rise       ; altera_reserved_tck ;
;  led_export[2]       ; altera_reserved_tck ; 3.053 ; 3.288 ; Rise       ; altera_reserved_tck ;
;  led_export[3]       ; altera_reserved_tck ; 2.322 ; 2.407 ; Rise       ; altera_reserved_tck ;
;  led_export[4]       ; altera_reserved_tck ; 2.404 ; 2.525 ; Rise       ; altera_reserved_tck ;
;  led_export[5]       ; altera_reserved_tck ; 2.409 ; 2.526 ; Rise       ; altera_reserved_tck ;
;  led_export[6]       ; altera_reserved_tck ; 2.554 ; 2.679 ; Rise       ; altera_reserved_tck ;
;  led_export[7]       ; altera_reserved_tck ; 2.594 ; 2.712 ; Rise       ; altera_reserved_tck ;
; sdram_wire_addr[*]   ; altera_reserved_tck ; 1.414 ; 1.393 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[0]  ; altera_reserved_tck ; 1.426 ; 1.405 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[1]  ; altera_reserved_tck ; 1.445 ; 1.424 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[2]  ; altera_reserved_tck ; 1.445 ; 1.424 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[3]  ; altera_reserved_tck ; 1.425 ; 1.404 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[4]  ; altera_reserved_tck ; 1.445 ; 1.424 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[5]  ; altera_reserved_tck ; 1.415 ; 1.394 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[6]  ; altera_reserved_tck ; 1.434 ; 1.413 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[7]  ; altera_reserved_tck ; 1.444 ; 1.423 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[8]  ; altera_reserved_tck ; 1.414 ; 1.393 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[9]  ; altera_reserved_tck ; 1.434 ; 1.413 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[10] ; altera_reserved_tck ; 1.445 ; 1.424 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[11] ; altera_reserved_tck ; 1.424 ; 1.403 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_addr[12] ; altera_reserved_tck ; 1.414 ; 1.393 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ba[*]     ; altera_reserved_tck ; 1.435 ; 1.414 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[0]    ; altera_reserved_tck ; 1.435 ; 1.414 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_ba[1]    ; altera_reserved_tck ; 1.435 ; 1.414 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cas_n     ; altera_reserved_tck ; 1.405 ; 1.384 ; Rise       ; altera_reserved_tck ;
; sdram_wire_cs_n      ; altera_reserved_tck ; 1.396 ; 1.375 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dq[*]     ; altera_reserved_tck ; 1.404 ; 1.383 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[0]    ; altera_reserved_tck ; 1.407 ; 1.386 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[1]    ; altera_reserved_tck ; 1.404 ; 1.383 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[2]    ; altera_reserved_tck ; 1.414 ; 1.393 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[3]    ; altera_reserved_tck ; 2.339 ; 2.417 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[4]    ; altera_reserved_tck ; 1.405 ; 1.384 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[5]    ; altera_reserved_tck ; 1.404 ; 1.383 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[6]    ; altera_reserved_tck ; 1.425 ; 1.404 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[7]    ; altera_reserved_tck ; 1.405 ; 1.384 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[8]    ; altera_reserved_tck ; 1.426 ; 1.405 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[9]    ; altera_reserved_tck ; 1.426 ; 1.405 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[10]   ; altera_reserved_tck ; 1.427 ; 1.406 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[11]   ; altera_reserved_tck ; 1.416 ; 1.395 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[12]   ; altera_reserved_tck ; 1.417 ; 1.396 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[13]   ; altera_reserved_tck ; 1.427 ; 1.406 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[14]   ; altera_reserved_tck ; 1.407 ; 1.386 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dq[15]   ; altera_reserved_tck ; 1.405 ; 1.384 ; Rise       ; altera_reserved_tck ;
; sdram_wire_dqm[*]    ; altera_reserved_tck ; 1.415 ; 1.394 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[0]   ; altera_reserved_tck ; 1.415 ; 1.394 ; Rise       ; altera_reserved_tck ;
;  sdram_wire_dqm[1]   ; altera_reserved_tck ; 1.426 ; 1.405 ; Rise       ; altera_reserved_tck ;
; sdram_wire_ras_n     ; altera_reserved_tck ; 1.406 ; 1.385 ; Rise       ; altera_reserved_tck ;
; sdram_wire_we_n      ; altera_reserved_tck ; 2.340 ; 2.418 ; Rise       ; altera_reserved_tck ;
; c1                   ; altera_reserved_tck ; 1.086 ; 1.521 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_wire_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c1                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_export[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_export[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_export[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_export[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_export[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_export[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_export[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_export[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_wire_dq[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inclk0                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_reset_n           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_wire_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; c1                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_export[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led_export[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led_export[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; led_export[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led_export[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led_export[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led_export[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led_export[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.6e-06 V                    ; 2.33 V              ; 5.6e-06 V           ; 0.063 V                              ; 0.127 V                              ; 1.5e-09 s                   ; 4.06e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.6e-06 V                   ; 2.33 V             ; 5.6e-06 V          ; 0.063 V                             ; 0.127 V                             ; 1.5e-09 s                  ; 4.06e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_wire_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; c1                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_export[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led_export[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led_export[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; led_export[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led_export[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led_export[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led_export[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led_export[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.05e-07 V                   ; 2.65 V              ; 2.05e-07 V          ; 0.264 V                              ; 0.195 V                              ; 9.54e-10 s                  ; 2.65e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.05e-07 V                  ; 2.65 V             ; 2.05e-07 V         ; 0.264 V                             ; 0.195 V                             ; 9.54e-10 s                 ; 2.65e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 57600    ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 57600    ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 831      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 831      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 89    ; 89   ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 13 18:04:14 2020
Info: Command: quartus_sta sdram -c sdram
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE_0/synthesis/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE_0/synthesis/submodules/DE_0_nios2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'sdram.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: b2v_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: b2v_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.703         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.254
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.254         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.436         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.908
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.908         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.557
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.557         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.519 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: b2v_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: b2v_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 10.692
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.692         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.256
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.256         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.810
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.810         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.818         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.524
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.524         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.680 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: b2v_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: b2v_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.073
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.073         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.120         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.907
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.907         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.330         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.189 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4719 megabytes
    Info: Processing ended: Fri Mar 13 18:04:17 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


