# RISC-V 32Bits -Single Cycle- CPU Architecture Implementation using Verilog.
## On EDAPlayground online simulator: https://www.edaplayground.com/x/f2BB
   #### Simulator : Aldec Riviera Pro 2022.04
## CPU Architecture:
 ![image](https://github.com/ElHamzi-Abderrahim/RISC-V_Verilog/assets/104866797/8a989e28-c1ce-4078-8bcd-be81bb3e3c41)
## WAVEFORM:
![image](https://github.com/ElHamzi-Abderrahim/RISC-V_Verilog/assets/104866797/4cb32db6-12e8-45b2-b692-4eb8082c070d)
