Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 17:42:47 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.064        0.000                      0                 9597        0.042        0.000                      0                 9597        2.927        0.000                       0                  4103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.064        0.000                      0                 9597        0.042        0.000                      0                 9597        2.927        0.000                       0                  4103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.435ns (29.704%)  route 3.396ns (70.296%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.227 r  add12/mem_reg_0_7_8_8_i_2/O[7]
                         net (fo=1, routed)           0.263     4.490    fsm0/out[15]
    SLICE_X42Y3          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     4.552 r  fsm0/mem_reg_0_7_15_15_i_1__2/O
                         net (fo=1, routed)           0.315     4.867    w0/mem_reg_0_7_15_15/D
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_15_15/WCLK
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_15_15/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X42Y2          RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    w0/mem_reg_0_7_15_15/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.394ns (28.754%)  route 3.454ns (71.246%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.210 r  add12/mem_reg_0_7_8_8_i_2/O[6]
                         net (fo=1, routed)           0.312     4.522    fsm0/out[14]
    SLICE_X42Y1          LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     4.560 r  fsm0/mem_reg_0_7_14_14_i_1__2/O
                         net (fo=1, routed)           0.324     4.884    w0/mem_reg_0_7_14_14/D
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_14_14/WCLK
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_14_14/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X42Y2          RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    w0/mem_reg_0_7_14_14/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.543ns (32.119%)  route 3.261ns (67.881%))
  Logic Levels:           12  (CARRY8=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.104 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.132    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X41Y3          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.277 r  add12/mem_reg_0_7_16_16_i_2/O[5]
                         net (fo=1, routed)           0.214     4.491    fsm0/out[21]
    SLICE_X42Y3          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     4.639 r  fsm0/mem_reg_0_7_21_21_i_1__2/O
                         net (fo=1, routed)           0.201     4.840    w0/mem_reg_0_7_21_21/D
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_21_21/WCLK
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X42Y2          RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    w0/mem_reg_0_7_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.477ns (30.951%)  route 3.295ns (69.049%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.153 r  add12/mem_reg_0_7_8_8_i_2/O[0]
                         net (fo=1, routed)           0.217     4.370    fsm0/out[8]
    SLICE_X40Y1          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     4.548 r  fsm0/mem_reg_0_7_8_8_i_1__2/O
                         net (fo=1, routed)           0.260     4.808    w0/mem_reg_0_7_8_8/D
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_8_8/WCLK
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_8_8/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X40Y2          RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    w0/mem_reg_0_7_8_8/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.423ns (29.864%)  route 3.342ns (70.136%))
  Logic Levels:           12  (CARRY8=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.104 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.132    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X41Y3          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.241 r  add12/mem_reg_0_7_16_16_i_2/O[4]
                         net (fo=1, routed)           0.341     4.582    fsm0/out[20]
    SLICE_X42Y3          LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     4.646 r  fsm0/mem_reg_0_7_20_20_i_1__2/O
                         net (fo=1, routed)           0.155     4.801    w0/mem_reg_0_7_20_20/D
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_20_20/WCLK
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X42Y2          RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    w0/mem_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 1.413ns (29.685%)  route 3.347ns (70.315%))
  Logic Levels:           11  (CARRY8=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.226 r  add12/mem_reg_0_7_8_8_i_2/O[5]
                         net (fo=1, routed)           0.279     4.505    fsm0/out[13]
    SLICE_X43Y2          LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.546 r  fsm0/mem_reg_0_7_13_13_i_1__2/O
                         net (fo=1, routed)           0.250     4.796    w0/mem_reg_0_7_13_13/D
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_13_13/WCLK
    SLICE_X42Y2          RAMS32                                       r  w0/mem_reg_0_7_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X42Y2          RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    w0/mem_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.533ns (32.031%)  route 3.253ns (67.969%))
  Logic Levels:           13  (CARRY8=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.104 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.132    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X41Y3          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.155 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.183    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X41Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.328 r  add12/mem_reg_0_7_24_24_i_2/O[5]
                         net (fo=1, routed)           0.200     4.528    fsm0/out[29]
    SLICE_X40Y4          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     4.643 r  fsm0/mem_reg_0_7_29_29_i_1__2/O
                         net (fo=1, routed)           0.179     4.822    w0/mem_reg_0_7_29_29/D
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_29_29/WCLK
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X40Y2          RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    w0/mem_reg_0_7_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.397ns (29.435%)  route 3.349ns (70.565%))
  Logic Levels:           13  (CARRY8=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.104 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.132    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X41Y3          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.155 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.183    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X41Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.269 r  add12/mem_reg_0_7_24_24_i_2/O[2]
                         net (fo=1, routed)           0.202     4.471    fsm0/out[26]
    SLICE_X40Y3          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     4.509 r  fsm0/mem_reg_0_7_26_26_i_1__2/O
                         net (fo=1, routed)           0.273     4.782    w0/mem_reg_0_7_26_26/D
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_26_26/WCLK
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_26_26/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X40Y2          RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    w0/mem_reg_0_7_26_26/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.502ns (31.614%)  route 3.249ns (68.386%))
  Logic Levels:           13  (CARRY8=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.104 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.132    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X41Y3          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.155 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.183    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X41Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.312 r  add12/mem_reg_0_7_24_24_i_2/O[6]
                         net (fo=1, routed)           0.196     4.508    fsm0/out[30]
    SLICE_X40Y5          LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.608 r  fsm0/mem_reg_0_7_30_30_i_1__2/O
                         net (fo=1, routed)           0.179     4.787    w0/mem_reg_0_7_30_30/D
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_30_30/WCLK
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_30_30/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X40Y2          RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    w0/mem_reg_0_7_30_30/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 fsm13/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.420ns (30.117%)  route 3.295ns (69.883%))
  Logic Levels:           13  (CARRY8=4 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.036     0.036    fsm13/clk
    SLICE_X46Y41         FDRE                                         r  fsm13/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm13/out_reg[4]/Q
                         net (fo=22, routed)          0.295     0.430    fsm13/fsm13_out[4]
    SLICE_X47Y38         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.528 r  fsm13/out[31]_i_2__6/O
                         net (fo=8, routed)           0.296     0.824    fsm13/out[31]_i_2__6_n_0
    SLICE_X45Y39         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.006 r  fsm13/out[0]_i_2__3/O
                         net (fo=4, routed)           0.179     1.185    fsm13/out_reg[0]_6
    SLICE_X43Y38         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.321 r  fsm13/y_int0_addr0[3]_INST_0_i_2/O
                         net (fo=23, routed)          0.265     1.586    fsm0/done_reg_7
    SLICE_X40Y38         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.706 r  fsm0/out[4]_i_11/O
                         net (fo=6, routed)           0.222     1.928    fsm0/out[4]_i_11_n_0
    SLICE_X42Y36         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.969 r  fsm0/mem_reg_0_7_0_0_i_6__2/O
                         net (fo=36, routed)          0.294     2.263    i0/out_reg[31]_7
    SLICE_X43Y33         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     2.325 r  i0/mem_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.972     3.297    w0/mem_reg_0_7_3_3/A0
    SLICE_X40Y2          RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.492 r  w0/mem_reg_0_7_3_3/SP/O
                         net (fo=3, routed)           0.257     3.749    add12/read_data[3]
    SLICE_X41Y1          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.848 r  add12/mem_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.010     3.858    add12/mem_reg_0_7_0_0_i_21_n_0
    SLICE_X41Y1          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     4.053 r  add12/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     4.081    add12/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X41Y2          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.104 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.132    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X41Y3          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.155 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.183    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X41Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.292 r  add12/mem_reg_0_7_24_24_i_2/O[4]
                         net (fo=1, routed)           0.137     4.429    fsm0/out[28]
    SLICE_X40Y4          LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     4.467 r  fsm0/mem_reg_0_7_28_28_i_1__2/O
                         net (fo=1, routed)           0.284     4.751    w0/mem_reg_0_7_28_28/D
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4198, unset)         0.052     7.052    w0/mem_reg_0_7_28_28/WCLK
    SLICE_X40Y2          RAMS32                                       r  w0/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X40Y2          RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    w0/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  2.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp4_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    bin_read5_0/clk
    SLICE_X40Y4          FDRE                                         r  bin_read5_0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read5_0/out_reg[29]/Q
                         net (fo=1, routed)           0.056     0.108    tmp4_0/out_reg[29]_1
    SLICE_X41Y4          FDRE                                         r  tmp4_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.019     0.019    tmp4_0/clk
    SLICE_X41Y4          FDRE                                         r  tmp4_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y4          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp4_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X39Y3          FDRE                                         r  mult_pipe5/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe5/out_reg[17]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read5_0/Q[17]
    SLICE_X39Y2          FDRE                                         r  bin_read5_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.019     0.019    bin_read5_0/clk
    SLICE_X39Y2          FDRE                                         r  bin_read5_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y2          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read5_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X39Y3          FDRE                                         r  mult_pipe5/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe5/out_reg[16]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read5_0/Q[16]
    SLICE_X38Y3          FDRE                                         r  bin_read5_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.018     0.018    bin_read5_0/clk
    SLICE_X38Y3          FDRE                                         r  bin_read5_0/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y3          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read5_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X40Y10         FDRE                                         r  mult_pipe2/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.062     0.113    mult_pipe2/p_1_in[8]
    SLICE_X40Y10         FDRE                                         r  mult_pipe2/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X40Y10         FDRE                                         r  mult_pipe2/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y10         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    cond_computed3/clk
    SLICE_X44Y48         FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_computed3/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.081    fsm3/cond_computed3_out
    SLICE_X44Y48         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.096 r  fsm3/out[0]_i_1__33/O
                         net (fo=1, routed)           0.017     0.113    cond_computed3/out_reg[0]_1
    SLICE_X44Y48         FDRE                                         r  cond_computed3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.019     0.019    cond_computed3/clk
    SLICE_X44Y48         FDRE                                         r  cond_computed3/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y48         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_computed3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_computed5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    cond_computed5/clk
    SLICE_X47Y36         FDRE                                         r  cond_computed5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_computed5/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.081    fsm6/cond_computed5_out
    SLICE_X47Y36         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.096 r  fsm6/out[0]_i_1__37/O
                         net (fo=1, routed)           0.017     0.113    cond_computed5/out_reg[0]_0
    SLICE_X47Y36         FDRE                                         r  cond_computed5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.019     0.019    cond_computed5/clk
    SLICE_X47Y36         FDRE                                         r  cond_computed5/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X47Y36         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_computed5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe5/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X38Y0          FDRE                                         r  mult_pipe5/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe5/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.061     0.114    mult_pipe5/p_1_in[6]
    SLICE_X38Y0          FDRE                                         r  mult_pipe5/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.019     0.019    mult_pipe5/clk
    SLICE_X38Y0          FDRE                                         r  mult_pipe5/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y0          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe5/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X42Y11         FDRE                                         r  mult_pipe2/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_reg[17]/Q
                         net (fo=1, routed)           0.063     0.114    bin_read2_0/Q[17]
    SLICE_X42Y10         FDRE                                         r  bin_read2_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X42Y10         FDRE                                         r  bin_read2_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y10         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.037ns (36.634%)  route 0.064ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X39Y0          FDRE                                         r  mult_pipe5/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe5/out_reg[15]/Q
                         net (fo=1, routed)           0.064     0.114    bin_read5_0/Q[15]
    SLICE_X39Y0          FDRE                                         r  bin_read5_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.019     0.019    bin_read5_0/clk
    SLICE_X39Y0          FDRE                                         r  bin_read5_0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y0          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read5_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.013     0.013    bin_read3_0/clk
    SLICE_X44Y8          FDRE                                         r  bin_read3_0/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read3_0/out_reg[18]/Q
                         net (fo=1, routed)           0.062     0.114    tmp2_0/out_reg[18]_1
    SLICE_X43Y8          FDRE                                         r  tmp2_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4198, unset)         0.019     0.019    tmp2_0/clk
    SLICE_X43Y8          FDRE                                         r  tmp2_0/out_reg[18]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y8          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp2_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X40Y59  u10/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X40Y59  u10/mem_reg_0_7_13_13/SP/CLK



