// Seed: 3458193226
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  type_0 id_4 (
      .id_0(1),
      .id_1(id_0)
  );
  logic id_5;
  type_10(
      1, 1, 1'd0
  );
  logic id_6;
  assign id_6 = 1;
  assign id_5 = id_5;
endmodule
