INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'sdpbram_16k_8'...
WARNING:sim - A core named 'sdpbram_16k_8' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'sdpbram_16k_8'...
Delivering associated files for 'sdpbram_16k_8'...
Delivering EJava files for 'sdpbram_16k_8'...
Generating implementation netlist for 'sdpbram_16k_8'...
INFO:sim - Pre-processing HDL files for 'sdpbram_16k_8'...
Running synthesis for 'sdpbram_16k_8'
Running ngcbuild...
Writing VEO instantiation template for 'sdpbram_16k_8'...
Writing Verilog behavioral simulation model for 'sdpbram_16k_8'...
WARNING:sim - Overwriting existing file
   /home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-cor
   e-next/src/ipcore_dir/tmp/_cg/sdpbram_16k_8/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory
/home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-core-n
ext/src/ipcore_dir/tmp/_cg/sdpbram_16k_8
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sdpbram_16k_8'...
Generating metadata file...
Regenerating ISE project file for 'sdpbram_16k_8'...
Generating ISE project...
XCO file found: sdpbram_16k_8.xco
XMDF file found: sdpbram_16k_8_xmdf.tcl
Adding
/home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-core-n
ext/src/ipcore_dir/tmp/_cg/sdpbram_16k_8.asy -view all -origin_type imported
Adding
/home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-core-n
ext/src/ipcore_dir/tmp/_cg/sdpbram_16k_8.ngc -view all -origin_type created
Checking file
"/home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-core-
next/src/ipcore_dir/tmp/_cg/sdpbram_16k_8.ngc" for project device match ...
File
"/home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-core-
next/src/ipcore_dir/tmp/_cg/sdpbram_16k_8.ngc" device information matches
project device.
Adding
/home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-core-n
ext/src/ipcore_dir/tmp/_cg/sdpbram_16k_8.sym -view all -origin_type imported
Adding
/home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-core-n
ext/src/ipcore_dir/tmp/_cg/sdpbram_16k_8.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-co
   re-next/src/ipcore_dir/tmp/_cg/sdpbram_16k_8.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/andy/Documents/Projects/Retrocomp/ZX-Spectrum/karabas-go/karabas-go-core-n
ext/src/ipcore_dir/tmp/_cg/sdpbram_16k_8.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sdpbram_16k_8"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sdpbram_16k_8'.
