{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1662806873240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1662806873240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 11:47:53 2022 " "Processing started: Sat Sep 10 11:47:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1662806873240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1662806873240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off entorno_cpu -c entorno_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off entorno_cpu -c entorno_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1662806873240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1662806873769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uc.v(48) " "Verilog HDL warning at uc.v(48): extended using \"x\" or \"z\"" {  } { { "../CPU/uc.v" "" { Text "C:/DDP-ProcessorDesign/CPU/uc.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1662806873812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../CPU/uc.v" "" { Text "C:/DDP-ProcessorDesign/CPU/uc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/stack_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/stack_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack_module " "Found entity 1: stack_module" {  } { { "../CPU/stack_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/output.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/output.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "../CPU/output.v" "" { Text "C:/DDP-ProcessorDesign/CPU/output.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/memstack.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/memstack.v" { { "Info" "ISGN_ENTITY_NAME" "1 memstack " "Found entity 1: memstack" {  } { { "../CPU/memstack.v" "" { Text "C:/DDP-ProcessorDesign/CPU/memstack.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../CPU/memprog.v" "" { Text "C:/DDP-ProcessorDesign/CPU/memprog.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/io_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/io_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_module " "Found entity 1: io_module" {  } { { "../CPU/io_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/io_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873846 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "interrupt_module.v(16) " "Verilog HDL warning at interrupt_module.v(16): extended using \"x\" or \"z\"" {  } { { "../CPU/interrupt_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/interrupt_module.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1662806873853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/interrupt_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/interrupt_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 interruption_module " "Found entity 1: interruption_module" {  } { { "../CPU/interrupt_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/interrupt_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/input.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/input.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_module " "Found entity 1: input_module" {  } { { "../CPU/input.v" "" { Text "C:/DDP-ProcessorDesign/CPU/input.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/entorno_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/entorno_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 entorno_cpu " "Found entity 1: entorno_cpu" {  } { { "../CPU/entorno_cpu.v" "" { Text "C:/DDP-ProcessorDesign/CPU/entorno_cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "../CPU/cpu_tb.v" "" { Text "C:/DDP-ProcessorDesign/CPU/cpu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPU/cpu.v" "" { Text "C:/DDP-ProcessorDesign/CPU/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873882 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_io.v(12) " "Verilog HDL warning at control_io.v(12): extended using \"x\" or \"z\"" {  } { { "../CPU/control_io.v" "" { Text "C:/DDP-ProcessorDesign/CPU/control_io.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1662806873889 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_io.v(15) " "Verilog HDL warning at control_io.v(15): extended using \"x\" or \"z\"" {  } { { "../CPU/control_io.v" "" { Text "C:/DDP-ProcessorDesign/CPU/control_io.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1662806873889 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_io.v(16) " "Verilog HDL warning at control_io.v(16): extended using \"x\" or \"z\"" {  } { { "../CPU/control_io.v" "" { Text "C:/DDP-ProcessorDesign/CPU/control_io.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1662806873889 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_io.v(17) " "Verilog HDL warning at control_io.v(17): extended using \"x\" or \"z\"" {  } { { "../CPU/control_io.v" "" { Text "C:/DDP-ProcessorDesign/CPU/control_io.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1662806873889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/control_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/control_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_io " "Found entity 1: control_io" {  } { { "../CPU/control_io.v" "" { Text "C:/DDP-ProcessorDesign/CPU/control_io.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/componentes.v 8 8 " "Found 8 design units, including 8 entities, in source file /ddp-processordesign/cpu/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873901 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873901 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873901 ""} { "Info" "ISGN_ENTITY_NAME" "4 registroWe " "Found entity 4: registroWe" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873901 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873901 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4 " "Found entity 6: mux4" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873901 ""} { "Info" "ISGN_ENTITY_NAME" "7 ffd " "Found entity 7: ffd" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873901 ""} { "Info" "ISGN_ENTITY_NAME" "8 deco " "Found entity 8: deco" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/cd.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "../CPU/cd.v" "" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(18) " "Verilog HDL warning at alu.v(18): extended using \"x\" or \"z\"" {  } { { "../CPU/alu.v" "" { Text "C:/DDP-ProcessorDesign/CPU/alu.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1662806873912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ddp-processordesign/cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ddp-processordesign/cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../CPU/alu.v" "" { Text "C:/DDP-ProcessorDesign/CPU/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662806873912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662806873912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "entorno_cpu " "Elaborating entity \"entorno_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1662806874043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_final " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_final\"" {  } { { "../CPU/entorno_cpu.v" "cpu_final" { Text "C:/DDP-ProcessorDesign/CPU/entorno_cpu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:cpu_final\|uc:unidadControl " "Elaborating entity \"uc\" for hierarchy \"cpu:cpu_final\|uc:unidadControl\"" {  } { { "../CPU/cpu.v" "unidadControl" { Text "C:/DDP-ProcessorDesign/CPU/cpu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd cpu:cpu_final\|cd:CAMINO_DATOS " "Elaborating entity \"cd\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\"" {  } { { "../CPU/cpu.v" "CAMINO_DATOS" { Text "C:/DDP-ProcessorDesign/CPU/cpu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cpu:cpu_final\|cd:CAMINO_DATOS\|registro:PC_REGISTER " "Elaborating entity \"registro\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|registro:PC_REGISTER\"" {  } { { "../CPU/cd.v" "PC_REGISTER" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cpu:cpu_final\|cd:CAMINO_DATOS\|sum:SUMADOR " "Elaborating entity \"sum\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|sum:SUMADOR\"" {  } { { "../CPU/cd.v" "SUMADOR" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_module cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_INST " "Elaborating entity \"stack_module\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_INST\"" {  } { { "../CPU/cd.v" "STACK_INST" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stack_module.v(11) " "Verilog HDL assignment warning at stack_module.v(11): truncated value with size 32 to match size of target (4)" {  } { { "../CPU/stack_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874101 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|stack_module:STACK_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stack_module.v(12) " "Verilog HDL assignment warning at stack_module.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../CPU/stack_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874102 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|stack_module:STACK_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 stack_module.v(29) " "Verilog HDL assignment warning at stack_module.v(29): truncated value with size 5 to match size of target (4)" {  } { { "../CPU/stack_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874102 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|stack_module:STACK_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stack_module.v(30) " "Verilog HDL assignment warning at stack_module.v(30): truncated value with size 32 to match size of target (10)" {  } { { "../CPU/stack_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874102 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|stack_module:STACK_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memstack cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_INST\|memstack:MEM_STACK " "Elaborating entity \"memstack\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_INST\|memstack:MEM_STACK\"" {  } { { "../CPU/stack_module.v" "MEM_STACK" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cpu:cpu_final\|cd:CAMINO_DATOS\|memprog:MEMPROG " "Elaborating entity \"memprog\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|memprog:MEMPROG\"" {  } { { "../CPU/cd.v" "MEMPROG" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874116 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(9) " "Net \"mem.data_a\" at memprog.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU/memprog.v" "" { Text "C:/DDP-ProcessorDesign/CPU/memprog.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1662806874141 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|memprog:MEMPROG"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(9) " "Net \"mem.waddr_a\" at memprog.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU/memprog.v" "" { Text "C:/DDP-ProcessorDesign/CPU/memprog.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1662806874141 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|memprog:MEMPROG"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(9) " "Net \"mem.we_a\" at memprog.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU/memprog.v" "" { Text "C:/DDP-ProcessorDesign/CPU/memprog.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1662806874141 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|memprog:MEMPROG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu_final\|cd:CAMINO_DATOS\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|regfile:REGFILE\"" {  } { { "../CPU/cd.v" "REGFILE" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(26) " "Verilog HDL assignment warning at componentes.v(26): truncated value with size 32 to match size of target (8)" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874154 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|regfile:REGFILE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(27) " "Verilog HDL assignment warning at componentes.v(27): truncated value with size 32 to match size of target (8)" {  } { { "../CPU/componentes.v" "" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874154 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|regfile:REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu_final\|cd:CAMINO_DATOS\|mux2:MUX_1 " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|mux2:MUX_1\"" {  } { { "../CPU/cd.v" "MUX_1" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interruption_module cpu:cpu_final\|cd:CAMINO_DATOS\|interruption_module:INTER " "Elaborating entity \"interruption_module\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|interruption_module:INTER\"" {  } { { "../CPU/cd.v" "INTER" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd cpu:cpu_final\|cd:CAMINO_DATOS\|interruption_module:INTER\|ffd:ffinterruption " "Elaborating entity \"ffd\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|interruption_module:INTER\|ffd:ffinterruption\"" {  } { { "../CPU/interrupt_module.v" "ffinterruption" { Text "C:/DDP-ProcessorDesign/CPU/interrupt_module.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_final\|cd:CAMINO_DATOS\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|alu:ALU\"" {  } { { "../CPU/cd.v" "ALU" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(18) " "Verilog HDL assignment warning at alu.v(18): truncated value with size 32 to match size of target (8)" {  } { { "../CPU/alu.v" "" { Text "C:/DDP-ProcessorDesign/CPU/alu.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874191 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_module cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE " "Elaborating entity \"io_module\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\"" {  } { { "../CPU/cd.v" "PORTS_MODULE" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_module cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|input_module:IN_MODULE " "Elaborating entity \"input_module\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|input_module:IN_MODULE\"" {  } { { "../CPU/io_module.v" "IN_MODULE" { Text "C:/DDP-ProcessorDesign/CPU/io_module.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|input_module:IN_MODULE\|mux4:MUX_PORT " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|input_module:IN_MODULE\|mux4:MUX_PORT\"" {  } { { "../CPU/input.v" "MUX_PORT" { Text "C:/DDP-ProcessorDesign/CPU/input.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|input_module:IN_MODULE\|mux4:MUX_PORT\|mux2:m1 " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|input_module:IN_MODULE\|mux4:MUX_PORT\|mux2:m1\"" {  } { { "../CPU/componentes.v" "m1" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_module cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|output_module:OUT_MODULE " "Elaborating entity \"output_module\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|output_module:OUT_MODULE\"" {  } { { "../CPU/io_module.v" "OUT_MODULE" { Text "C:/DDP-ProcessorDesign/CPU/io_module.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|output_module:OUT_MODULE\|deco:DECO_FOR_OUTPUTS " "Elaborating entity \"deco\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|io_module:PORTS_MODULE\|output_module:OUT_MODULE\|deco:DECO_FOR_OUTPUTS\"" {  } { { "../CPU/output.v" "DECO_FOR_OUTPUTS" { Text "C:/DDP-ProcessorDesign/CPU/output.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu_final\|cd:CAMINO_DATOS\|mux2:MUX_4 " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|mux2:MUX_4\"" {  } { { "../CPU/cd.v" "MUX_4" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_module cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_DATA " "Elaborating entity \"stack_module\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_DATA\"" {  } { { "../CPU/cd.v" "STACK_DATA" { Text "C:/DDP-ProcessorDesign/CPU/cd.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 stack_module.v(11) " "Verilog HDL assignment warning at stack_module.v(11): truncated value with size 32 to match size of target (6)" {  } { { "../CPU/stack_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874260 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|stack_module:STACK_DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 stack_module.v(12) " "Verilog HDL assignment warning at stack_module.v(12): truncated value with size 32 to match size of target (6)" {  } { { "../CPU/stack_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874260 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|stack_module:STACK_DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 stack_module.v(29) " "Verilog HDL assignment warning at stack_module.v(29): truncated value with size 7 to match size of target (6)" {  } { { "../CPU/stack_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874261 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|stack_module:STACK_DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stack_module.v(30) " "Verilog HDL assignment warning at stack_module.v(30): truncated value with size 32 to match size of target (8)" {  } { { "../CPU/stack_module.v" "" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874262 "|entorno_cpu|cpu:cpu_final|cd:CAMINO_DATOS|stack_module:STACK_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memstack cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_DATA\|memstack:MEM_STACK " "Elaborating entity \"memstack\" for hierarchy \"cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_DATA\|memstack:MEM_STACK\"" {  } { { "../CPU/stack_module.v" "MEM_STACK" { Text "C:/DDP-ProcessorDesign/CPU/stack_module.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:TIMER " "Elaborating entity \"timer\" for hierarchy \"timer:TIMER\"" {  } { { "../CPU/entorno_cpu.v" "TIMER" { Text "C:/DDP-ProcessorDesign/CPU/entorno_cpu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 timer.v(15) " "Verilog HDL assignment warning at timer.v(15): truncated value with size 32 to match size of target (25)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874276 "|entorno_cpu|timer:TIMER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 timer.v(19) " "Verilog HDL assignment warning at timer.v(19): truncated value with size 32 to match size of target (25)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662806874277 "|entorno_cpu|timer:TIMER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "limit timer.v(9) " "Verilog HDL Always Construct warning at timer.v(9): inferring latch(es) for variable \"limit\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662806874277 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[0\] timer.v(9) " "Inferred latch for \"limit\[0\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874278 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[1\] timer.v(9) " "Inferred latch for \"limit\[1\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874278 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[2\] timer.v(9) " "Inferred latch for \"limit\[2\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874278 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[3\] timer.v(9) " "Inferred latch for \"limit\[3\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874278 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[4\] timer.v(9) " "Inferred latch for \"limit\[4\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874278 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[5\] timer.v(9) " "Inferred latch for \"limit\[5\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874278 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[6\] timer.v(9) " "Inferred latch for \"limit\[6\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[7\] timer.v(9) " "Inferred latch for \"limit\[7\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[8\] timer.v(9) " "Inferred latch for \"limit\[8\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[9\] timer.v(9) " "Inferred latch for \"limit\[9\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[10\] timer.v(9) " "Inferred latch for \"limit\[10\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[11\] timer.v(9) " "Inferred latch for \"limit\[11\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[12\] timer.v(9) " "Inferred latch for \"limit\[12\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[13\] timer.v(9) " "Inferred latch for \"limit\[13\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[14\] timer.v(9) " "Inferred latch for \"limit\[14\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[15\] timer.v(9) " "Inferred latch for \"limit\[15\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[16\] timer.v(9) " "Inferred latch for \"limit\[16\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[17\] timer.v(9) " "Inferred latch for \"limit\[17\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[18\] timer.v(9) " "Inferred latch for \"limit\[18\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874279 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[19\] timer.v(9) " "Inferred latch for \"limit\[19\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874280 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[20\] timer.v(9) " "Inferred latch for \"limit\[20\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874280 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[21\] timer.v(9) " "Inferred latch for \"limit\[21\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874280 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[22\] timer.v(9) " "Inferred latch for \"limit\[22\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874280 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[23\] timer.v(9) " "Inferred latch for \"limit\[23\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874280 "|entorno_cpu|timer:TIMER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limit\[24\] timer.v(9) " "Inferred latch for \"limit\[24\]\" at timer.v(9)" {  } { { "../CPU/timer.v" "" { Text "C:/DDP-ProcessorDesign/CPU/timer.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662806874280 "|entorno_cpu|timer:TIMER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_io control_io:control_es " "Elaborating entity \"control_io\" for hierarchy \"control_io:control_es\"" {  } { { "../CPU/entorno_cpu.v" "control_es" { Text "C:/DDP-ProcessorDesign/CPU/entorno_cpu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroWe control_io:control_es\|registroWe:leds_rlo " "Elaborating entity \"registroWe\" for hierarchy \"control_io:control_es\|registroWe:leds_rlo\"" {  } { { "../CPU/control_io.v" "leds_rlo" { Text "C:/DDP-ProcessorDesign/CPU/control_io.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroWe control_io:control_es\|registroWe:leds_v " "Elaborating entity \"registroWe\" for hierarchy \"control_io:control_es\|registroWe:leds_v\"" {  } { { "../CPU/control_io.v" "leds_v" { Text "C:/DDP-ProcessorDesign/CPU/control_io.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662806874308 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu_final\|cd:CAMINO_DATOS\|regfile:REGFILE\|regb " "RAM logic \"cpu:cpu_final\|cd:CAMINO_DATOS\|regfile:REGFILE\|regb\" is uninferred due to asynchronous read logic" {  } { { "../CPU/componentes.v" "regb" { Text "C:/DDP-ProcessorDesign/CPU/componentes.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1662806874504 ""} { "Info" "IINFER_WRITE_LOGIC_HAS_ILLEGAL_SECONDARY_SIGNALS" "cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_DATA\|memstack:MEM_STACK\|mem " "RAM logic \"cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_DATA\|memstack:MEM_STACK\|mem\" is uninferred due to illegal secondary signals in write logic" {  } { { "../CPU/memstack.v" "mem" { Text "C:/DDP-ProcessorDesign/CPU/memstack.v" 8 -1 0 } }  } 0 276017 "RAM logic \"%1!s!\" is uninferred due to illegal secondary signals in write logic" 0 0 "Quartus II" 0 -1 1662806874504 ""} { "Info" "IINFER_WRITE_LOGIC_HAS_ILLEGAL_SECONDARY_SIGNALS" "cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_INST\|memstack:MEM_STACK\|mem " "RAM logic \"cpu:cpu_final\|cd:CAMINO_DATOS\|stack_module:STACK_INST\|memstack:MEM_STACK\|mem\" is uninferred due to illegal secondary signals in write logic" {  } { { "../CPU/memstack.v" "mem" { Text "C:/DDP-ProcessorDesign/CPU/memstack.v" 8 -1 0 } }  } 0 276017 "RAM logic \"%1!s!\" is uninferred due to illegal secondary signals in write logic" 0 0 "Quartus II" 0 -1 1662806874504 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1662806874504 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1662806877240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DDP-ProcessorDesign/ProyectoQuartus/output_files/entorno_cpu.map.smsg " "Generated suppressed messages file C:/DDP-ProcessorDesign/ProyectoQuartus/output_files/entorno_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1662806877354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1662806877595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662806877595 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "../CPU/entorno_cpu.v" "" { Text "C:/DDP-ProcessorDesign/CPU/entorno_cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662806877802 "|entorno_cpu|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1662806877802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1949 " "Implemented 1949 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1662806877803 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1662806877803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1915 " "Implemented 1915 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1662806877803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1662806877803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1662806877829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 11:47:57 2022 " "Processing ended: Sat Sep 10 11:47:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1662806877829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1662806877829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1662806877829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662806877829 ""}
