
grp19_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f9bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d64  0800fb4c  0800fb4c  0001fb4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080108b0  080108b0  000301a4  2**0
                  CONTENTS
  4 .ARM          00000008  080108b0  080108b0  000208b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080108b8  080108b8  000301a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080108b8  080108b8  000208b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080108bc  080108bc  000208bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a4  20000000  080108c0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301a4  2**0
                  CONTENTS
 10 .bss          000052ac  200001a4  200001a4  000301a4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005450  20005450  000301a4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301a4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000301d4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001e041  00000000  00000000  00030217  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003eb9  00000000  00000000  0004e258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ae0  00000000  00000000  00052118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000151e  00000000  00000000  00053bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000056e8  00000000  00000000  00055116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f4e6  00000000  00000000  0005a7fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e9742  00000000  00000000  00079ce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007990  00000000  00000000  00163428  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0016adb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001a4 	.word	0x200001a4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fb34 	.word	0x0800fb34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001a8 	.word	0x200001a8
 80001cc:	0800fb34 	.word	0x0800fb34

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2uiz>:
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	d211      	bcs.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d211      	bcs.n	8000b4a <__aeabi_d2uiz+0x2e>
 8000b26:	d50d      	bpl.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d40e      	bmi.n	8000b50 <__aeabi_d2uiz+0x34>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	4770      	bx	lr
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4e:	d102      	bne.n	8000b56 <__aeabi_d2uiz+0x3a>
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b54:	4770      	bx	lr
 8000b56:	f04f 0000 	mov.w	r0, #0
 8000b5a:	4770      	bx	lr

08000b5c <__aeabi_d2f>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b64:	bf24      	itt	cs
 8000b66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6e:	d90d      	bls.n	8000b8c <__aeabi_d2f+0x30>
 8000b70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b84:	bf08      	it	eq
 8000b86:	f020 0001 	biceq.w	r0, r0, #1
 8000b8a:	4770      	bx	lr
 8000b8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b90:	d121      	bne.n	8000bd6 <__aeabi_d2f+0x7a>
 8000b92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b96:	bfbc      	itt	lt
 8000b98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	4770      	bxlt	lr
 8000b9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba6:	f1c2 0218 	rsb	r2, r2, #24
 8000baa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	f040 0001 	orrne.w	r0, r0, #1
 8000bbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc8:	ea40 000c 	orr.w	r0, r0, ip
 8000bcc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd4:	e7cc      	b.n	8000b70 <__aeabi_d2f+0x14>
 8000bd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bda:	d107      	bne.n	8000bec <__aeabi_d2f+0x90>
 8000bdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be0:	bf1e      	ittt	ne
 8000be2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bea:	4770      	bxne	lr
 8000bec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c10:	f000 b970 	b.w	8000ef4 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9e08      	ldr	r6, [sp, #32]
 8000c32:	460d      	mov	r5, r1
 8000c34:	4604      	mov	r4, r0
 8000c36:	460f      	mov	r7, r1
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d14a      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3c:	428a      	cmp	r2, r1
 8000c3e:	4694      	mov	ip, r2
 8000c40:	d965      	bls.n	8000d0e <__udivmoddi4+0xe2>
 8000c42:	fab2 f382 	clz	r3, r2
 8000c46:	b143      	cbz	r3, 8000c5a <__udivmoddi4+0x2e>
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	f1c3 0220 	rsb	r2, r3, #32
 8000c50:	409f      	lsls	r7, r3
 8000c52:	fa20 f202 	lsr.w	r2, r0, r2
 8000c56:	4317      	orrs	r7, r2
 8000c58:	409c      	lsls	r4, r3
 8000c5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5e:	fa1f f58c 	uxth.w	r5, ip
 8000c62:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c66:	0c22      	lsrs	r2, r4, #16
 8000c68:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c6c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c70:	fb01 f005 	mul.w	r0, r1, r5
 8000c74:	4290      	cmp	r0, r2
 8000c76:	d90a      	bls.n	8000c8e <__udivmoddi4+0x62>
 8000c78:	eb1c 0202 	adds.w	r2, ip, r2
 8000c7c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c80:	f080 811c 	bcs.w	8000ebc <__udivmoddi4+0x290>
 8000c84:	4290      	cmp	r0, r2
 8000c86:	f240 8119 	bls.w	8000ebc <__udivmoddi4+0x290>
 8000c8a:	3902      	subs	r1, #2
 8000c8c:	4462      	add	r2, ip
 8000c8e:	1a12      	subs	r2, r2, r0
 8000c90:	b2a4      	uxth	r4, r4
 8000c92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c9a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9e:	fb00 f505 	mul.w	r5, r0, r5
 8000ca2:	42a5      	cmp	r5, r4
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x90>
 8000ca6:	eb1c 0404 	adds.w	r4, ip, r4
 8000caa:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cae:	f080 8107 	bcs.w	8000ec0 <__udivmoddi4+0x294>
 8000cb2:	42a5      	cmp	r5, r4
 8000cb4:	f240 8104 	bls.w	8000ec0 <__udivmoddi4+0x294>
 8000cb8:	4464      	add	r4, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cc0:	1b64      	subs	r4, r4, r5
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11e      	cbz	r6, 8000cce <__udivmoddi4+0xa2>
 8000cc6:	40dc      	lsrs	r4, r3
 8000cc8:	2300      	movs	r3, #0
 8000cca:	e9c6 4300 	strd	r4, r3, [r6]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0xbc>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	f000 80ed 	beq.w	8000eb6 <__udivmoddi4+0x28a>
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e9c6 0500 	strd	r0, r5, [r6]
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce8:	fab3 f183 	clz	r1, r3
 8000cec:	2900      	cmp	r1, #0
 8000cee:	d149      	bne.n	8000d84 <__udivmoddi4+0x158>
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d302      	bcc.n	8000cfa <__udivmoddi4+0xce>
 8000cf4:	4282      	cmp	r2, r0
 8000cf6:	f200 80f8 	bhi.w	8000eea <__udivmoddi4+0x2be>
 8000cfa:	1a84      	subs	r4, r0, r2
 8000cfc:	eb65 0203 	sbc.w	r2, r5, r3
 8000d00:	2001      	movs	r0, #1
 8000d02:	4617      	mov	r7, r2
 8000d04:	2e00      	cmp	r6, #0
 8000d06:	d0e2      	beq.n	8000cce <__udivmoddi4+0xa2>
 8000d08:	e9c6 4700 	strd	r4, r7, [r6]
 8000d0c:	e7df      	b.n	8000cce <__udivmoddi4+0xa2>
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xe6>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f382 	clz	r3, r2
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x210>
 8000d1c:	1a8a      	subs	r2, r1, r2
 8000d1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d22:	fa1f fe8c 	uxth.w	lr, ip
 8000d26:	2101      	movs	r1, #1
 8000d28:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d2c:	fb07 2015 	mls	r0, r7, r5, r2
 8000d30:	0c22      	lsrs	r2, r4, #16
 8000d32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d36:	fb0e f005 	mul.w	r0, lr, r5
 8000d3a:	4290      	cmp	r0, r2
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x124>
 8000d3e:	eb1c 0202 	adds.w	r2, ip, r2
 8000d42:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x122>
 8000d48:	4290      	cmp	r0, r2
 8000d4a:	f200 80cb 	bhi.w	8000ee4 <__udivmoddi4+0x2b8>
 8000d4e:	4645      	mov	r5, r8
 8000d50:	1a12      	subs	r2, r2, r0
 8000d52:	b2a4      	uxth	r4, r4
 8000d54:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d58:	fb07 2210 	mls	r2, r7, r0, r2
 8000d5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d60:	fb0e fe00 	mul.w	lr, lr, r0
 8000d64:	45a6      	cmp	lr, r4
 8000d66:	d908      	bls.n	8000d7a <__udivmoddi4+0x14e>
 8000d68:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d70:	d202      	bcs.n	8000d78 <__udivmoddi4+0x14c>
 8000d72:	45a6      	cmp	lr, r4
 8000d74:	f200 80bb 	bhi.w	8000eee <__udivmoddi4+0x2c2>
 8000d78:	4610      	mov	r0, r2
 8000d7a:	eba4 040e 	sub.w	r4, r4, lr
 8000d7e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d82:	e79f      	b.n	8000cc4 <__udivmoddi4+0x98>
 8000d84:	f1c1 0720 	rsb	r7, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d92:	fa05 f401 	lsl.w	r4, r5, r1
 8000d96:	fa20 f307 	lsr.w	r3, r0, r7
 8000d9a:	40fd      	lsrs	r5, r7
 8000d9c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	fb09 5518 	mls	r5, r9, r8, r5
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db4:	fb08 f50e 	mul.w	r5, r8, lr
 8000db8:	42a5      	cmp	r5, r4
 8000dba:	fa02 f201 	lsl.w	r2, r2, r1
 8000dbe:	fa00 f001 	lsl.w	r0, r0, r1
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b0>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dcc:	f080 8088 	bcs.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd0:	42a5      	cmp	r5, r4
 8000dd2:	f240 8085 	bls.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dda:	4464      	add	r4, ip
 8000ddc:	1b64      	subs	r4, r4, r5
 8000dde:	b29d      	uxth	r5, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dec:	fb03 fe0e 	mul.w	lr, r3, lr
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1da>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dfc:	d26c      	bcs.n	8000ed8 <__udivmoddi4+0x2ac>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	d96a      	bls.n	8000ed8 <__udivmoddi4+0x2ac>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	4464      	add	r4, ip
 8000e06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e0a:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	42ac      	cmp	r4, r5
 8000e14:	46c8      	mov	r8, r9
 8000e16:	46ae      	mov	lr, r5
 8000e18:	d356      	bcc.n	8000ec8 <__udivmoddi4+0x29c>
 8000e1a:	d053      	beq.n	8000ec4 <__udivmoddi4+0x298>
 8000e1c:	b156      	cbz	r6, 8000e34 <__udivmoddi4+0x208>
 8000e1e:	ebb0 0208 	subs.w	r2, r0, r8
 8000e22:	eb64 040e 	sbc.w	r4, r4, lr
 8000e26:	fa04 f707 	lsl.w	r7, r4, r7
 8000e2a:	40ca      	lsrs	r2, r1
 8000e2c:	40cc      	lsrs	r4, r1
 8000e2e:	4317      	orrs	r7, r2
 8000e30:	e9c6 7400 	strd	r7, r4, [r6]
 8000e34:	4618      	mov	r0, r3
 8000e36:	2100      	movs	r1, #0
 8000e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3c:	f1c3 0120 	rsb	r1, r3, #32
 8000e40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e44:	fa20 f201 	lsr.w	r2, r0, r1
 8000e48:	fa25 f101 	lsr.w	r1, r5, r1
 8000e4c:	409d      	lsls	r5, r3
 8000e4e:	432a      	orrs	r2, r5
 8000e50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e54:	fa1f fe8c 	uxth.w	lr, ip
 8000e58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e5c:	fb07 1510 	mls	r5, r7, r0, r1
 8000e60:	0c11      	lsrs	r1, r2, #16
 8000e62:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e66:	fb00 f50e 	mul.w	r5, r0, lr
 8000e6a:	428d      	cmp	r5, r1
 8000e6c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x258>
 8000e72:	eb1c 0101 	adds.w	r1, ip, r1
 8000e76:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e7a:	d22f      	bcs.n	8000edc <__udivmoddi4+0x2b0>
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	d92d      	bls.n	8000edc <__udivmoddi4+0x2b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	1b49      	subs	r1, r1, r5
 8000e86:	b292      	uxth	r2, r2
 8000e88:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e8c:	fb07 1115 	mls	r1, r7, r5, r1
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	fb05 f10e 	mul.w	r1, r5, lr
 8000e98:	4291      	cmp	r1, r2
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x282>
 8000e9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000ea0:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ea4:	d216      	bcs.n	8000ed4 <__udivmoddi4+0x2a8>
 8000ea6:	4291      	cmp	r1, r2
 8000ea8:	d914      	bls.n	8000ed4 <__udivmoddi4+0x2a8>
 8000eaa:	3d02      	subs	r5, #2
 8000eac:	4462      	add	r2, ip
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb4:	e738      	b.n	8000d28 <__udivmoddi4+0xfc>
 8000eb6:	4631      	mov	r1, r6
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e708      	b.n	8000cce <__udivmoddi4+0xa2>
 8000ebc:	4639      	mov	r1, r7
 8000ebe:	e6e6      	b.n	8000c8e <__udivmoddi4+0x62>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	e6fb      	b.n	8000cbc <__udivmoddi4+0x90>
 8000ec4:	4548      	cmp	r0, r9
 8000ec6:	d2a9      	bcs.n	8000e1c <__udivmoddi4+0x1f0>
 8000ec8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ecc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ed0:	3b01      	subs	r3, #1
 8000ed2:	e7a3      	b.n	8000e1c <__udivmoddi4+0x1f0>
 8000ed4:	4645      	mov	r5, r8
 8000ed6:	e7ea      	b.n	8000eae <__udivmoddi4+0x282>
 8000ed8:	462b      	mov	r3, r5
 8000eda:	e794      	b.n	8000e06 <__udivmoddi4+0x1da>
 8000edc:	4640      	mov	r0, r8
 8000ede:	e7d1      	b.n	8000e84 <__udivmoddi4+0x258>
 8000ee0:	46d0      	mov	r8, sl
 8000ee2:	e77b      	b.n	8000ddc <__udivmoddi4+0x1b0>
 8000ee4:	3d02      	subs	r5, #2
 8000ee6:	4462      	add	r2, ip
 8000ee8:	e732      	b.n	8000d50 <__udivmoddi4+0x124>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e70a      	b.n	8000d04 <__udivmoddi4+0xd8>
 8000eee:	4464      	add	r4, ip
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	e742      	b.n	8000d7a <__udivmoddi4+0x14e>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efe:	f005 fd3d 	bl	800697c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f02:	f000 f987 	bl	8001214 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f06:	f000 fd21 	bl	800194c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000f0a:	f000 fcf5 	bl	80018f8 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000f0e:	f000 fa83 	bl	8001418 <MX_I2C1_Init>
  MX_TIM8_Init();
 8000f12:	f000 fc47 	bl	80017a4 <MX_TIM8_Init>
  MX_TIM2_Init();
 8000f16:	f000 fb4b 	bl	80015b0 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000f1a:	f000 faab 	bl	8001474 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000f1e:	f000 fb9b 	bl	8001658 <MX_TIM3_Init>
  MX_TIM6_Init();
 8000f22:	f000 fc09 	bl	8001738 <MX_TIM6_Init>
  MX_ADC1_Init();
 8000f26:	f000 f9d3 	bl	80012d0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000f2a:	f000 fa23 	bl	8001374 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  // oled
  OLED_Init();
 8000f2e:	f00e f8bd 	bl	800f0ac <OLED_Init>

  // gyro
  ICM20948_init(&hi2c1, 0, GYRO_FULL_SCALE_2000DPS, ACCEL_FULL_SCALE_2G);
 8000f32:	2300      	movs	r3, #0
 8000f34:	2203      	movs	r2, #3
 8000f36:	2100      	movs	r1, #0
 8000f38:	4877      	ldr	r0, [pc, #476]	; (8001118 <main+0x220>)
 8000f3a:	f00d fde0 	bl	800eafe <ICM20948_init>

  // servo

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000f3e:	210c      	movs	r1, #12
 8000f40:	4876      	ldr	r0, [pc, #472]	; (800111c <main+0x224>)
 8000f42:	f008 fa9f 	bl	8009484 <HAL_TIM_PWM_Start>

  // motor
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000f46:	2100      	movs	r1, #0
 8000f48:	4875      	ldr	r0, [pc, #468]	; (8001120 <main+0x228>)
 8000f4a:	f008 fa9b 	bl	8009484 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000f4e:	2104      	movs	r1, #4
 8000f50:	4873      	ldr	r0, [pc, #460]	; (8001120 <main+0x228>)
 8000f52:	f008 fa97 	bl	8009484 <HAL_TIM_PWM_Start>

  // encoder
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000f56:	213c      	movs	r1, #60	; 0x3c
 8000f58:	4872      	ldr	r0, [pc, #456]	; (8001124 <main+0x22c>)
 8000f5a:	f008 fe31 	bl	8009bc0 <HAL_TIM_Encoder_Start>

  // uart
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 8000f5e:	4b72      	ldr	r3, [pc, #456]	; (8001128 <main+0x230>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	461a      	mov	r2, r3
 8000f66:	4971      	ldr	r1, [pc, #452]	; (800112c <main+0x234>)
 8000f68:	4871      	ldr	r0, [pc, #452]	; (8001130 <main+0x238>)
 8000f6a:	f00a f842 	bl	800aff2 <HAL_UART_Receive_IT>

  // ultrasonic
  HAL_TIM_Base_Start(&htim6);
 8000f6e:	4871      	ldr	r0, [pc, #452]	; (8001134 <main+0x23c>)
 8000f70:	f008 f956 	bl	8009220 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000f74:	2104      	movs	r1, #4
 8000f76:	4870      	ldr	r0, [pc, #448]	; (8001138 <main+0x240>)
 8000f78:	f008 fba6 	bl	80096c8 <HAL_TIM_IC_Start_IT>

  // IR
  // HAL_ADC_Start(&hadc1);
  // HAL_ADC_Start(&hadc2);

  __RESET_SERVO_TURN(&htim1);
 8000f7c:	4b67      	ldr	r3, [pc, #412]	; (800111c <main+0x224>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2291      	movs	r2, #145	; 0x91
 8000f82:	641a      	str	r2, [r3, #64]	; 0x40
 8000f84:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f88:	f005 fd3a 	bl	8006a00 <HAL_Delay>

  // command queue initialization
  curCmd.index = 100;
 8000f8c:	4b6b      	ldr	r3, [pc, #428]	; (800113c <main+0x244>)
 8000f8e:	2264      	movs	r2, #100	; 0x64
 8000f90:	701a      	strb	r2, [r3, #0]
  curCmd.val = 10;
 8000f92:	4b6a      	ldr	r3, [pc, #424]	; (800113c <main+0x244>)
 8000f94:	220a      	movs	r2, #10
 8000f96:	805a      	strh	r2, [r3, #2]

  cQueue.head = 0;
 8000f98:	4b69      	ldr	r3, [pc, #420]	; (8001140 <main+0x248>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
  cQueue.tail = 0;
 8000f9e:	4b68      	ldr	r3, [pc, #416]	; (8001140 <main+0x248>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	705a      	strb	r2, [r3, #1]
  cQueue.size = CMD_BUFFER_SIZE;
 8000fa4:	4b67      	ldr	r3, [pc, #412]	; (8001144 <main+0x24c>)
 8000fa6:	781a      	ldrb	r2, [r3, #0]
 8000fa8:	4b65      	ldr	r3, [pc, #404]	; (8001140 <main+0x248>)
 8000faa:	709a      	strb	r2, [r3, #2]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	e00c      	b.n	8000fcc <main+0xd4>
  {
    Command cmd;
    cmd.index = 100;
 8000fb2:	2364      	movs	r3, #100	; 0x64
 8000fb4:	703b      	strb	r3, [r7, #0]
    cmd.val = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	807b      	strh	r3, [r7, #2]
    cQueue.buffer[i] = cmd;
 8000fba:	4a61      	ldr	r2, [pc, #388]	; (8001140 <main+0x248>)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4413      	add	r3, r2
 8000fc2:	683a      	ldr	r2, [r7, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	4b5d      	ldr	r3, [pc, #372]	; (8001144 <main+0x24c>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	dbec      	blt.n	8000fb2 <main+0xba>
  }
  PIDConfigInit(&pidTSlow, 2.1, 0.045, 0.8);
 8000fd8:	ed9f 1a5b 	vldr	s2, [pc, #364]	; 8001148 <main+0x250>
 8000fdc:	eddf 0a5b 	vldr	s1, [pc, #364]	; 800114c <main+0x254>
 8000fe0:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 8001150 <main+0x258>
 8000fe4:	485b      	ldr	r0, [pc, #364]	; (8001154 <main+0x25c>)
 8000fe6:	f001 fa4f 	bl	8002488 <PIDConfigInit>
  PIDConfigInit(&pidSlow, 2.1, 0.045, 0.8);
 8000fea:	ed9f 1a57 	vldr	s2, [pc, #348]	; 8001148 <main+0x250>
 8000fee:	eddf 0a57 	vldr	s1, [pc, #348]	; 800114c <main+0x254>
 8000ff2:	ed9f 0a57 	vldr	s0, [pc, #348]	; 8001150 <main+0x258>
 8000ff6:	4858      	ldr	r0, [pc, #352]	; (8001158 <main+0x260>)
 8000ff8:	f001 fa46 	bl	8002488 <PIDConfigInit>
  PIDConfigInit(&pidFast, 1.1, 0.05, 0.3);
 8000ffc:	ed9f 1a57 	vldr	s2, [pc, #348]	; 800115c <main+0x264>
 8001000:	eddf 0a57 	vldr	s1, [pc, #348]	; 8001160 <main+0x268>
 8001004:	ed9f 0a57 	vldr	s0, [pc, #348]	; 8001164 <main+0x26c>
 8001008:	4857      	ldr	r0, [pc, #348]	; (8001168 <main+0x270>)
 800100a:	f001 fa3d 	bl	8002488 <PIDConfigInit>
  // TODO:overwrite curCmd for debugging individual task
  // curCmd.index = 1;
  // curCmd.val = 30;

  // UART Rx
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 800100e:	4b46      	ldr	r3, [pc, #280]	; (8001128 <main+0x230>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	b29b      	uxth	r3, r3
 8001014:	461a      	mov	r2, r3
 8001016:	4945      	ldr	r1, [pc, #276]	; (800112c <main+0x234>)
 8001018:	4845      	ldr	r0, [pc, #276]	; (8001130 <main+0x238>)
 800101a:	f009 ffea 	bl	800aff2 <HAL_UART_Receive_IT>

  // adjust steering
  __RESET_SERVO_TURN(&htim1);
 800101e:	4b3f      	ldr	r3, [pc, #252]	; (800111c <main+0x224>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2291      	movs	r2, #145	; 0x91
 8001024:	641a      	str	r2, [r3, #64]	; 0x40
 8001026:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800102a:	f005 fce9 	bl	8006a00 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800102e:	f00a ffbd 	bl	800bfac <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(runEncoder, NULL, &encoderTask_attributes);
 8001032:	4a4e      	ldr	r2, [pc, #312]	; (800116c <main+0x274>)
 8001034:	2100      	movs	r1, #0
 8001036:	484e      	ldr	r0, [pc, #312]	; (8001170 <main+0x278>)
 8001038:	f00b f802 	bl	800c040 <osThreadNew>
 800103c:	4603      	mov	r3, r0
 800103e:	4a4d      	ldr	r2, [pc, #308]	; (8001174 <main+0x27c>)
 8001040:	6013      	str	r3, [r2, #0]

  /* creation of OledTask */
  OledTaskHandle = osThreadNew(runOledTask, NULL, &OledTask_attributes);
 8001042:	4a4d      	ldr	r2, [pc, #308]	; (8001178 <main+0x280>)
 8001044:	2100      	movs	r1, #0
 8001046:	484d      	ldr	r0, [pc, #308]	; (800117c <main+0x284>)
 8001048:	f00a fffa 	bl	800c040 <osThreadNew>
 800104c:	4603      	mov	r3, r0
 800104e:	4a4c      	ldr	r2, [pc, #304]	; (8001180 <main+0x288>)
 8001050:	6013      	str	r3, [r2, #0]

  /* creation of FWTask */
  FWTaskHandle = osThreadNew(runFWTask, NULL, &FWTask_attributes);
 8001052:	4a4c      	ldr	r2, [pc, #304]	; (8001184 <main+0x28c>)
 8001054:	2100      	movs	r1, #0
 8001056:	484c      	ldr	r0, [pc, #304]	; (8001188 <main+0x290>)
 8001058:	f00a fff2 	bl	800c040 <osThreadNew>
 800105c:	4603      	mov	r3, r0
 800105e:	4a4b      	ldr	r2, [pc, #300]	; (800118c <main+0x294>)
 8001060:	6013      	str	r3, [r2, #0]

  /* creation of BWTask */
  BWTaskHandle = osThreadNew(runBWTask, NULL, &BWTask_attributes);
 8001062:	4a4b      	ldr	r2, [pc, #300]	; (8001190 <main+0x298>)
 8001064:	2100      	movs	r1, #0
 8001066:	484b      	ldr	r0, [pc, #300]	; (8001194 <main+0x29c>)
 8001068:	f00a ffea 	bl	800c040 <osThreadNew>
 800106c:	4603      	mov	r3, r0
 800106e:	4a4a      	ldr	r2, [pc, #296]	; (8001198 <main+0x2a0>)
 8001070:	6013      	str	r3, [r2, #0]

  /* creation of FLTask */
  FLTaskHandle = osThreadNew(runFLTask, NULL, &FLTask_attributes);
 8001072:	4a4a      	ldr	r2, [pc, #296]	; (800119c <main+0x2a4>)
 8001074:	2100      	movs	r1, #0
 8001076:	484a      	ldr	r0, [pc, #296]	; (80011a0 <main+0x2a8>)
 8001078:	f00a ffe2 	bl	800c040 <osThreadNew>
 800107c:	4603      	mov	r3, r0
 800107e:	4a49      	ldr	r2, [pc, #292]	; (80011a4 <main+0x2ac>)
 8001080:	6013      	str	r3, [r2, #0]

  /* creation of FRTask */
  FRTaskHandle = osThreadNew(runFRTask, NULL, &FRTask_attributes);
 8001082:	4a49      	ldr	r2, [pc, #292]	; (80011a8 <main+0x2b0>)
 8001084:	2100      	movs	r1, #0
 8001086:	4849      	ldr	r0, [pc, #292]	; (80011ac <main+0x2b4>)
 8001088:	f00a ffda 	bl	800c040 <osThreadNew>
 800108c:	4603      	mov	r3, r0
 800108e:	4a48      	ldr	r2, [pc, #288]	; (80011b0 <main+0x2b8>)
 8001090:	6013      	str	r3, [r2, #0]

  /* creation of BLTask */
  BLTaskHandle = osThreadNew(runBLTask, NULL, &BLTask_attributes);
 8001092:	4a48      	ldr	r2, [pc, #288]	; (80011b4 <main+0x2bc>)
 8001094:	2100      	movs	r1, #0
 8001096:	4848      	ldr	r0, [pc, #288]	; (80011b8 <main+0x2c0>)
 8001098:	f00a ffd2 	bl	800c040 <osThreadNew>
 800109c:	4603      	mov	r3, r0
 800109e:	4a47      	ldr	r2, [pc, #284]	; (80011bc <main+0x2c4>)
 80010a0:	6013      	str	r3, [r2, #0]

  /* creation of BRTask */
  BRTaskHandle = osThreadNew(runBRTask, NULL, &BRTask_attributes);
 80010a2:	4a47      	ldr	r2, [pc, #284]	; (80011c0 <main+0x2c8>)
 80010a4:	2100      	movs	r1, #0
 80010a6:	4847      	ldr	r0, [pc, #284]	; (80011c4 <main+0x2cc>)
 80010a8:	f00a ffca 	bl	800c040 <osThreadNew>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4a46      	ldr	r2, [pc, #280]	; (80011c8 <main+0x2d0>)
 80010b0:	6013      	str	r3, [r2, #0]

  /* creation of cmdTask */
  cmdTaskHandle = osThreadNew(runCmdTask, NULL, &cmdTask_attributes);
 80010b2:	4a46      	ldr	r2, [pc, #280]	; (80011cc <main+0x2d4>)
 80010b4:	2100      	movs	r1, #0
 80010b6:	4846      	ldr	r0, [pc, #280]	; (80011d0 <main+0x2d8>)
 80010b8:	f00a ffc2 	bl	800c040 <osThreadNew>
 80010bc:	4603      	mov	r3, r0
 80010be:	4a45      	ldr	r2, [pc, #276]	; (80011d4 <main+0x2dc>)
 80010c0:	6013      	str	r3, [r2, #0]

  /* creation of moveDistObsTask */
  moveDistObsTaskHandle = osThreadNew(runMoveDistObsTask, NULL, &moveDistObsTask_attributes);
 80010c2:	4a45      	ldr	r2, [pc, #276]	; (80011d8 <main+0x2e0>)
 80010c4:	2100      	movs	r1, #0
 80010c6:	4845      	ldr	r0, [pc, #276]	; (80011dc <main+0x2e4>)
 80010c8:	f00a ffba 	bl	800c040 <osThreadNew>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a44      	ldr	r2, [pc, #272]	; (80011e0 <main+0x2e8>)
 80010d0:	6013      	str	r3, [r2, #0]

  /* creation of turnATask */
  turnATaskHandle = osThreadNew(runTurnATask, NULL, &turnATask_attributes);
 80010d2:	4a44      	ldr	r2, [pc, #272]	; (80011e4 <main+0x2ec>)
 80010d4:	2100      	movs	r1, #0
 80010d6:	4844      	ldr	r0, [pc, #272]	; (80011e8 <main+0x2f0>)
 80010d8:	f00a ffb2 	bl	800c040 <osThreadNew>
 80010dc:	4603      	mov	r3, r0
 80010de:	4a43      	ldr	r2, [pc, #268]	; (80011ec <main+0x2f4>)
 80010e0:	6013      	str	r3, [r2, #0]

  /* creation of turnIRTask */
  turnIRTaskHandle = osThreadNew(runTurnIRTask, NULL, &turnIRTask_attributes);
 80010e2:	4a43      	ldr	r2, [pc, #268]	; (80011f0 <main+0x2f8>)
 80010e4:	2100      	movs	r1, #0
 80010e6:	4843      	ldr	r0, [pc, #268]	; (80011f4 <main+0x2fc>)
 80010e8:	f00a ffaa 	bl	800c040 <osThreadNew>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4a42      	ldr	r2, [pc, #264]	; (80011f8 <main+0x300>)
 80010f0:	6013      	str	r3, [r2, #0]

  /* creation of turnIRClose */
  turnIRCloseHandle = osThreadNew(runTurnIRClose, NULL, &turnIRClose_attributes);
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <main+0x304>)
 80010f4:	2100      	movs	r1, #0
 80010f6:	4842      	ldr	r0, [pc, #264]	; (8001200 <main+0x308>)
 80010f8:	f00a ffa2 	bl	800c040 <osThreadNew>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4a41      	ldr	r2, [pc, #260]	; (8001204 <main+0x30c>)
 8001100:	6013      	str	r3, [r2, #0]

  /* creation of TDTask */
  TDTaskHandle = osThreadNew(runTDTask, NULL, &TDTask_attributes);
 8001102:	4a41      	ldr	r2, [pc, #260]	; (8001208 <main+0x310>)
 8001104:	2100      	movs	r1, #0
 8001106:	4841      	ldr	r0, [pc, #260]	; (800120c <main+0x314>)
 8001108:	f00a ff9a 	bl	800c040 <osThreadNew>
 800110c:	4603      	mov	r3, r0
 800110e:	4a40      	ldr	r2, [pc, #256]	; (8001210 <main+0x318>)
 8001110:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001112:	f00a ff6f 	bl	800bff4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001116:	e7fe      	b.n	8001116 <main+0x21e>
 8001118:	20000250 	.word	0x20000250
 800111c:	200002a4 	.word	0x200002a4
 8001120:	200003c4 	.word	0x200003c4
 8001124:	200002ec 	.word	0x200002ec
 8001128:	20000000 	.word	0x20000000
 800112c:	20000488 	.word	0x20000488
 8001130:	2000040c 	.word	0x2000040c
 8001134:	2000037c 	.word	0x2000037c
 8001138:	20000334 	.word	0x20000334
 800113c:	200004c8 	.word	0x200004c8
 8001140:	20000494 	.word	0x20000494
 8001144:	20000001 	.word	0x20000001
 8001148:	3f4ccccd 	.word	0x3f4ccccd
 800114c:	3d3851ec 	.word	0x3d3851ec
 8001150:	40066666 	.word	0x40066666
 8001154:	20000514 	.word	0x20000514
 8001158:	20000500 	.word	0x20000500
 800115c:	3e99999a 	.word	0x3e99999a
 8001160:	3d4ccccd 	.word	0x3d4ccccd
 8001164:	3f8ccccd 	.word	0x3f8ccccd
 8001168:	20000528 	.word	0x20000528
 800116c:	0800fc08 	.word	0x0800fc08
 8001170:	08003e4d 	.word	0x08003e4d
 8001174:	20000450 	.word	0x20000450
 8001178:	0800fc2c 	.word	0x0800fc2c
 800117c:	08003e5d 	.word	0x08003e5d
 8001180:	20000454 	.word	0x20000454
 8001184:	0800fc50 	.word	0x0800fc50
 8001188:	08003edd 	.word	0x08003edd
 800118c:	20000458 	.word	0x20000458
 8001190:	0800fc74 	.word	0x0800fc74
 8001194:	08004131 	.word	0x08004131
 8001198:	2000045c 	.word	0x2000045c
 800119c:	0800fc98 	.word	0x0800fc98
 80011a0:	08004359 	.word	0x08004359
 80011a4:	20000460 	.word	0x20000460
 80011a8:	0800fcbc 	.word	0x0800fcbc
 80011ac:	08004765 	.word	0x08004765
 80011b0:	20000464 	.word	0x20000464
 80011b4:	0800fce0 	.word	0x0800fce0
 80011b8:	08004b7d 	.word	0x08004b7d
 80011bc:	20000468 	.word	0x20000468
 80011c0:	0800fd04 	.word	0x0800fd04
 80011c4:	08004f89 	.word	0x08004f89
 80011c8:	2000046c 	.word	0x2000046c
 80011cc:	0800fd28 	.word	0x0800fd28
 80011d0:	08005399 	.word	0x08005399
 80011d4:	20000470 	.word	0x20000470
 80011d8:	0800fd4c 	.word	0x0800fd4c
 80011dc:	080059e1 	.word	0x080059e1
 80011e0:	20000474 	.word	0x20000474
 80011e4:	0800fd70 	.word	0x0800fd70
 80011e8:	08005ad9 	.word	0x08005ad9
 80011ec:	20000478 	.word	0x20000478
 80011f0:	0800fd94 	.word	0x0800fd94
 80011f4:	08005f41 	.word	0x08005f41
 80011f8:	2000047c 	.word	0x2000047c
 80011fc:	0800fdb8 	.word	0x0800fdb8
 8001200:	08006025 	.word	0x08006025
 8001204:	20000480 	.word	0x20000480
 8001208:	0800fddc 	.word	0x0800fddc
 800120c:	08006109 	.word	0x08006109
 8001210:	20000484 	.word	0x20000484

08001214 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b094      	sub	sp, #80	; 0x50
 8001218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800121a:	f107 0320 	add.w	r3, r7, #32
 800121e:	2230      	movs	r2, #48	; 0x30
 8001220:	2100      	movs	r1, #0
 8001222:	4618      	mov	r0, r3
 8001224:	f00e f802 	bl	800f22c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001228:	f107 030c 	add.w	r3, r7, #12
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001238:	2300      	movs	r3, #0
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	4b22      	ldr	r3, [pc, #136]	; (80012c8 <SystemClock_Config+0xb4>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001240:	4a21      	ldr	r2, [pc, #132]	; (80012c8 <SystemClock_Config+0xb4>)
 8001242:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001246:	6413      	str	r3, [r2, #64]	; 0x40
 8001248:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <SystemClock_Config+0xb4>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001250:	60bb      	str	r3, [r7, #8]
 8001252:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001254:	2300      	movs	r3, #0
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <SystemClock_Config+0xb8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a1b      	ldr	r2, [pc, #108]	; (80012cc <SystemClock_Config+0xb8>)
 800125e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001262:	6013      	str	r3, [r2, #0]
 8001264:	4b19      	ldr	r3, [pc, #100]	; (80012cc <SystemClock_Config+0xb8>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800126c:	607b      	str	r3, [r7, #4]
 800126e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001270:	2302      	movs	r3, #2
 8001272:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001274:	2301      	movs	r3, #1
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001278:	2310      	movs	r3, #16
 800127a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800127c:	2300      	movs	r3, #0
 800127e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001280:	f107 0320 	add.w	r3, r7, #32
 8001284:	4618      	mov	r0, r3
 8001286:	f007 faf1 	bl	800886c <HAL_RCC_OscConfig>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001290:	f004 ffd4 	bl	800623c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001294:	230f      	movs	r3, #15
 8001296:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001298:	2300      	movs	r3, #0
 800129a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800129c:	2300      	movs	r3, #0
 800129e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	2100      	movs	r1, #0
 80012ae:	4618      	mov	r0, r3
 80012b0:	f007 fd54 	bl	8008d5c <HAL_RCC_ClockConfig>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80012ba:	f004 ffbf 	bl	800623c <Error_Handler>
  }
}
 80012be:	bf00      	nop
 80012c0:	3750      	adds	r7, #80	; 0x50
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40023800 	.word	0x40023800
 80012cc:	40007000 	.word	0x40007000

080012d0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012d6:	463b      	mov	r3, r7
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80012e2:	4b21      	ldr	r3, [pc, #132]	; (8001368 <MX_ADC1_Init+0x98>)
 80012e4:	4a21      	ldr	r2, [pc, #132]	; (800136c <MX_ADC1_Init+0x9c>)
 80012e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012e8:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <MX_ADC1_Init+0x98>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012ee:	4b1e      	ldr	r3, [pc, #120]	; (8001368 <MX_ADC1_Init+0x98>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012f4:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <MX_ADC1_Init+0x98>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012fa:	4b1b      	ldr	r3, [pc, #108]	; (8001368 <MX_ADC1_Init+0x98>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001300:	4b19      	ldr	r3, [pc, #100]	; (8001368 <MX_ADC1_Init+0x98>)
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001308:	4b17      	ldr	r3, [pc, #92]	; (8001368 <MX_ADC1_Init+0x98>)
 800130a:	2200      	movs	r2, #0
 800130c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800130e:	4b16      	ldr	r3, [pc, #88]	; (8001368 <MX_ADC1_Init+0x98>)
 8001310:	4a17      	ldr	r2, [pc, #92]	; (8001370 <MX_ADC1_Init+0xa0>)
 8001312:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001314:	4b14      	ldr	r3, [pc, #80]	; (8001368 <MX_ADC1_Init+0x98>)
 8001316:	2200      	movs	r2, #0
 8001318:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800131a:	4b13      	ldr	r3, [pc, #76]	; (8001368 <MX_ADC1_Init+0x98>)
 800131c:	2201      	movs	r2, #1
 800131e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001320:	4b11      	ldr	r3, [pc, #68]	; (8001368 <MX_ADC1_Init+0x98>)
 8001322:	2200      	movs	r2, #0
 8001324:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001328:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <MX_ADC1_Init+0x98>)
 800132a:	2201      	movs	r2, #1
 800132c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800132e:	480e      	ldr	r0, [pc, #56]	; (8001368 <MX_ADC1_Init+0x98>)
 8001330:	f005 fb8a 	bl	8006a48 <HAL_ADC_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800133a:	f004 ff7f 	bl	800623c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_11;
 800133e:	230b      	movs	r3, #11
 8001340:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001342:	2301      	movs	r3, #1
 8001344:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001346:	2300      	movs	r3, #0
 8001348:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134a:	463b      	mov	r3, r7
 800134c:	4619      	mov	r1, r3
 800134e:	4806      	ldr	r0, [pc, #24]	; (8001368 <MX_ADC1_Init+0x98>)
 8001350:	f005 fd5c 	bl	8006e0c <HAL_ADC_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800135a:	f004 ff6f 	bl	800623c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	200001c0 	.word	0x200001c0
 800136c:	40012000 	.word	0x40012000
 8001370:	0f000001 	.word	0x0f000001

08001374 <MX_ADC2_Init>:
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800137a:	463b      	mov	r3, r7
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc2.Instance = ADC2;
 8001386:	4b21      	ldr	r3, [pc, #132]	; (800140c <MX_ADC2_Init+0x98>)
 8001388:	4a21      	ldr	r2, [pc, #132]	; (8001410 <MX_ADC2_Init+0x9c>)
 800138a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800138c:	4b1f      	ldr	r3, [pc, #124]	; (800140c <MX_ADC2_Init+0x98>)
 800138e:	2200      	movs	r2, #0
 8001390:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001392:	4b1e      	ldr	r3, [pc, #120]	; (800140c <MX_ADC2_Init+0x98>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001398:	4b1c      	ldr	r3, [pc, #112]	; (800140c <MX_ADC2_Init+0x98>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800139e:	4b1b      	ldr	r3, [pc, #108]	; (800140c <MX_ADC2_Init+0x98>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80013a4:	4b19      	ldr	r3, [pc, #100]	; (800140c <MX_ADC2_Init+0x98>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ac:	4b17      	ldr	r3, [pc, #92]	; (800140c <MX_ADC2_Init+0x98>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013b2:	4b16      	ldr	r3, [pc, #88]	; (800140c <MX_ADC2_Init+0x98>)
 80013b4:	4a17      	ldr	r2, [pc, #92]	; (8001414 <MX_ADC2_Init+0xa0>)
 80013b6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013b8:	4b14      	ldr	r3, [pc, #80]	; (800140c <MX_ADC2_Init+0x98>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80013be:	4b13      	ldr	r3, [pc, #76]	; (800140c <MX_ADC2_Init+0x98>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80013c4:	4b11      	ldr	r3, [pc, #68]	; (800140c <MX_ADC2_Init+0x98>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013cc:	4b0f      	ldr	r3, [pc, #60]	; (800140c <MX_ADC2_Init+0x98>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80013d2:	480e      	ldr	r0, [pc, #56]	; (800140c <MX_ADC2_Init+0x98>)
 80013d4:	f005 fb38 	bl	8006a48 <HAL_ADC_Init>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80013de:	f004 ff2d 	bl	800623c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_12;
 80013e2:	230c      	movs	r3, #12
 80013e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013e6:	2301      	movs	r3, #1
 80013e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013ee:	463b      	mov	r3, r7
 80013f0:	4619      	mov	r1, r3
 80013f2:	4806      	ldr	r0, [pc, #24]	; (800140c <MX_ADC2_Init+0x98>)
 80013f4:	f005 fd0a 	bl	8006e0c <HAL_ADC_ConfigChannel>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80013fe:	f004 ff1d 	bl	800623c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */
}
 8001402:	bf00      	nop
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000208 	.word	0x20000208
 8001410:	40012100 	.word	0x40012100
 8001414:	0f000001 	.word	0x0f000001

08001418 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800141c:	4b12      	ldr	r3, [pc, #72]	; (8001468 <MX_I2C1_Init+0x50>)
 800141e:	4a13      	ldr	r2, [pc, #76]	; (800146c <MX_I2C1_Init+0x54>)
 8001420:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001422:	4b11      	ldr	r3, [pc, #68]	; (8001468 <MX_I2C1_Init+0x50>)
 8001424:	4a12      	ldr	r2, [pc, #72]	; (8001470 <MX_I2C1_Init+0x58>)
 8001426:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001428:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <MX_I2C1_Init+0x50>)
 800142a:	2200      	movs	r2, #0
 800142c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800142e:	4b0e      	ldr	r3, [pc, #56]	; (8001468 <MX_I2C1_Init+0x50>)
 8001430:	2200      	movs	r2, #0
 8001432:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001434:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <MX_I2C1_Init+0x50>)
 8001436:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800143a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800143c:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <MX_I2C1_Init+0x50>)
 800143e:	2200      	movs	r2, #0
 8001440:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001442:	4b09      	ldr	r3, [pc, #36]	; (8001468 <MX_I2C1_Init+0x50>)
 8001444:	2200      	movs	r2, #0
 8001446:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001448:	4b07      	ldr	r3, [pc, #28]	; (8001468 <MX_I2C1_Init+0x50>)
 800144a:	2200      	movs	r2, #0
 800144c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800144e:	4b06      	ldr	r3, [pc, #24]	; (8001468 <MX_I2C1_Init+0x50>)
 8001450:	2200      	movs	r2, #0
 8001452:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001454:	4804      	ldr	r0, [pc, #16]	; (8001468 <MX_I2C1_Init+0x50>)
 8001456:	f006 fa21 	bl	800789c <HAL_I2C_Init>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001460:	f004 feec 	bl	800623c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000250 	.word	0x20000250
 800146c:	40005400 	.word	0x40005400
 8001470:	000186a0 	.word	0x000186a0

08001474 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b096      	sub	sp, #88	; 0x58
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800147a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	609a      	str	r2, [r3, #8]
 8001486:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001488:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001492:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	60da      	str	r2, [r3, #12]
 80014a0:	611a      	str	r2, [r3, #16]
 80014a2:	615a      	str	r2, [r3, #20]
 80014a4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	2220      	movs	r2, #32
 80014aa:	2100      	movs	r1, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f00d febd 	bl	800f22c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014b2:	4b3d      	ldr	r3, [pc, #244]	; (80015a8 <MX_TIM1_Init+0x134>)
 80014b4:	4a3d      	ldr	r2, [pc, #244]	; (80015ac <MX_TIM1_Init+0x138>)
 80014b6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 80014b8:	4b3b      	ldr	r3, [pc, #236]	; (80015a8 <MX_TIM1_Init+0x134>)
 80014ba:	22a0      	movs	r2, #160	; 0xa0
 80014bc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014be:	4b3a      	ldr	r3, [pc, #232]	; (80015a8 <MX_TIM1_Init+0x134>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80014c4:	4b38      	ldr	r3, [pc, #224]	; (80015a8 <MX_TIM1_Init+0x134>)
 80014c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014cc:	4b36      	ldr	r3, [pc, #216]	; (80015a8 <MX_TIM1_Init+0x134>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014d2:	4b35      	ldr	r3, [pc, #212]	; (80015a8 <MX_TIM1_Init+0x134>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014d8:	4b33      	ldr	r3, [pc, #204]	; (80015a8 <MX_TIM1_Init+0x134>)
 80014da:	2280      	movs	r2, #128	; 0x80
 80014dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014de:	4832      	ldr	r0, [pc, #200]	; (80015a8 <MX_TIM1_Init+0x134>)
 80014e0:	f007 fe4e 	bl	8009180 <HAL_TIM_Base_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80014ea:	f004 fea7 	bl	800623c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014f2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014f4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014f8:	4619      	mov	r1, r3
 80014fa:	482b      	ldr	r0, [pc, #172]	; (80015a8 <MX_TIM1_Init+0x134>)
 80014fc:	f008 fe54 	bl	800a1a8 <HAL_TIM_ConfigClockSource>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001506:	f004 fe99 	bl	800623c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800150a:	4827      	ldr	r0, [pc, #156]	; (80015a8 <MX_TIM1_Init+0x134>)
 800150c:	f007 ff60 	bl	80093d0 <HAL_TIM_PWM_Init>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001516:	f004 fe91 	bl	800623c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800151a:	2300      	movs	r3, #0
 800151c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800151e:	2300      	movs	r3, #0
 8001520:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001522:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001526:	4619      	mov	r1, r3
 8001528:	481f      	ldr	r0, [pc, #124]	; (80015a8 <MX_TIM1_Init+0x134>)
 800152a:	f009 fba1 	bl	800ac70 <HAL_TIMEx_MasterConfigSynchronization>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001534:	f004 fe82 	bl	800623c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001538:	2360      	movs	r3, #96	; 0x60
 800153a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001540:	2300      	movs	r3, #0
 8001542:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001544:	2300      	movs	r3, #0
 8001546:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001548:	2300      	movs	r3, #0
 800154a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800154c:	2300      	movs	r3, #0
 800154e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001550:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001554:	220c      	movs	r2, #12
 8001556:	4619      	mov	r1, r3
 8001558:	4813      	ldr	r0, [pc, #76]	; (80015a8 <MX_TIM1_Init+0x134>)
 800155a:	f008 fd63 	bl	800a024 <HAL_TIM_PWM_ConfigChannel>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001564:	f004 fe6a 	bl	800623c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001568:	2300      	movs	r3, #0
 800156a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800157c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001580:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001582:	2300      	movs	r3, #0
 8001584:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	4619      	mov	r1, r3
 800158a:	4807      	ldr	r0, [pc, #28]	; (80015a8 <MX_TIM1_Init+0x134>)
 800158c:	f009 fbec 	bl	800ad68 <HAL_TIMEx_ConfigBreakDeadTime>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001596:	f004 fe51 	bl	800623c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800159a:	4803      	ldr	r0, [pc, #12]	; (80015a8 <MX_TIM1_Init+0x134>)
 800159c:	f005 f85c 	bl	8006658 <HAL_TIM_MspPostInit>
}
 80015a0:	bf00      	nop
 80015a2:	3758      	adds	r7, #88	; 0x58
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200002a4 	.word	0x200002a4
 80015ac:	40010000 	.word	0x40010000

080015b0 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08c      	sub	sp, #48	; 0x30
 80015b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015b6:	f107 030c 	add.w	r3, r7, #12
 80015ba:	2224      	movs	r2, #36	; 0x24
 80015bc:	2100      	movs	r1, #0
 80015be:	4618      	mov	r0, r3
 80015c0:	f00d fe34 	bl	800f22c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015cc:	4b21      	ldr	r3, [pc, #132]	; (8001654 <MX_TIM2_Init+0xa4>)
 80015ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015d4:	4b1f      	ldr	r3, [pc, #124]	; (8001654 <MX_TIM2_Init+0xa4>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015da:	4b1e      	ldr	r3, [pc, #120]	; (8001654 <MX_TIM2_Init+0xa4>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80015e0:	4b1c      	ldr	r3, [pc, #112]	; (8001654 <MX_TIM2_Init+0xa4>)
 80015e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e8:	4b1a      	ldr	r3, [pc, #104]	; (8001654 <MX_TIM2_Init+0xa4>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ee:	4b19      	ldr	r3, [pc, #100]	; (8001654 <MX_TIM2_Init+0xa4>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015f4:	2303      	movs	r3, #3
 80015f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015f8:	2300      	movs	r3, #0
 80015fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015fc:	2301      	movs	r3, #1
 80015fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001600:	2300      	movs	r3, #0
 8001602:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001604:	230a      	movs	r3, #10
 8001606:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001608:	2300      	movs	r3, #0
 800160a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800160c:	2301      	movs	r3, #1
 800160e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001614:	230a      	movs	r3, #10
 8001616:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	4619      	mov	r1, r3
 800161e:	480d      	ldr	r0, [pc, #52]	; (8001654 <MX_TIM2_Init+0xa4>)
 8001620:	f008 fa28 	bl	8009a74 <HAL_TIM_Encoder_Init>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800162a:	f004 fe07 	bl	800623c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162e:	2300      	movs	r3, #0
 8001630:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001632:	2300      	movs	r3, #0
 8001634:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	4619      	mov	r1, r3
 800163a:	4806      	ldr	r0, [pc, #24]	; (8001654 <MX_TIM2_Init+0xa4>)
 800163c:	f009 fb18 	bl	800ac70 <HAL_TIMEx_MasterConfigSynchronization>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001646:	f004 fdf9 	bl	800623c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
}
 800164a:	bf00      	nop
 800164c:	3730      	adds	r7, #48	; 0x30
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	200002ec 	.word	0x200002ec

08001658 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08a      	sub	sp, #40	; 0x28
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800165e:	f107 0318 	add.w	r3, r7, #24
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
 800166a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800166c:	f107 0310 	add.w	r3, r7, #16
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001676:	463b      	mov	r3, r7
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001682:	4b2b      	ldr	r3, [pc, #172]	; (8001730 <MX_TIM3_Init+0xd8>)
 8001684:	4a2b      	ldr	r2, [pc, #172]	; (8001734 <MX_TIM3_Init+0xdc>)
 8001686:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16 - 1;
 8001688:	4b29      	ldr	r3, [pc, #164]	; (8001730 <MX_TIM3_Init+0xd8>)
 800168a:	220f      	movs	r2, #15
 800168c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168e:	4b28      	ldr	r3, [pc, #160]	; (8001730 <MX_TIM3_Init+0xd8>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001694:	4b26      	ldr	r3, [pc, #152]	; (8001730 <MX_TIM3_Init+0xd8>)
 8001696:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800169a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800169c:	4b24      	ldr	r3, [pc, #144]	; (8001730 <MX_TIM3_Init+0xd8>)
 800169e:	2200      	movs	r2, #0
 80016a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a2:	4b23      	ldr	r3, [pc, #140]	; (8001730 <MX_TIM3_Init+0xd8>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016a8:	4821      	ldr	r0, [pc, #132]	; (8001730 <MX_TIM3_Init+0xd8>)
 80016aa:	f007 fd69 	bl	8009180 <HAL_TIM_Base_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80016b4:	f004 fdc2 	bl	800623c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016bc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016be:	f107 0318 	add.w	r3, r7, #24
 80016c2:	4619      	mov	r1, r3
 80016c4:	481a      	ldr	r0, [pc, #104]	; (8001730 <MX_TIM3_Init+0xd8>)
 80016c6:	f008 fd6f 	bl	800a1a8 <HAL_TIM_ConfigClockSource>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80016d0:	f004 fdb4 	bl	800623c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80016d4:	4816      	ldr	r0, [pc, #88]	; (8001730 <MX_TIM3_Init+0xd8>)
 80016d6:	f007 ff9d 	bl	8009614 <HAL_TIM_IC_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80016e0:	f004 fdac 	bl	800623c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e4:	2300      	movs	r3, #0
 80016e6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	4619      	mov	r1, r3
 80016f2:	480f      	ldr	r0, [pc, #60]	; (8001730 <MX_TIM3_Init+0xd8>)
 80016f4:	f009 fabc 	bl	800ac70 <HAL_TIMEx_MasterConfigSynchronization>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80016fe:	f004 fd9d 	bl	800623c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001702:	230a      	movs	r3, #10
 8001704:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001706:	2301      	movs	r3, #1
 8001708:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800170a:	2300      	movs	r3, #0
 800170c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001712:	463b      	mov	r3, r7
 8001714:	2204      	movs	r2, #4
 8001716:	4619      	mov	r1, r3
 8001718:	4805      	ldr	r0, [pc, #20]	; (8001730 <MX_TIM3_Init+0xd8>)
 800171a:	f008 fbe7 	bl	8009eec <HAL_TIM_IC_ConfigChannel>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001724:	f004 fd8a 	bl	800623c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
}
 8001728:	bf00      	nop
 800172a:	3728      	adds	r7, #40	; 0x28
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000334 	.word	0x20000334
 8001734:	40000400 	.word	0x40000400

08001738 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800173e:	463b      	mov	r3, r7
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001746:	4b15      	ldr	r3, [pc, #84]	; (800179c <MX_TIM6_Init+0x64>)
 8001748:	4a15      	ldr	r2, [pc, #84]	; (80017a0 <MX_TIM6_Init+0x68>)
 800174a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16 - 1;
 800174c:	4b13      	ldr	r3, [pc, #76]	; (800179c <MX_TIM6_Init+0x64>)
 800174e:	220f      	movs	r2, #15
 8001750:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001752:	4b12      	ldr	r3, [pc, #72]	; (800179c <MX_TIM6_Init+0x64>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001758:	4b10      	ldr	r3, [pc, #64]	; (800179c <MX_TIM6_Init+0x64>)
 800175a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800175e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001760:	4b0e      	ldr	r3, [pc, #56]	; (800179c <MX_TIM6_Init+0x64>)
 8001762:	2200      	movs	r2, #0
 8001764:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001766:	480d      	ldr	r0, [pc, #52]	; (800179c <MX_TIM6_Init+0x64>)
 8001768:	f007 fd0a 	bl	8009180 <HAL_TIM_Base_Init>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001772:	f004 fd63 	bl	800623c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001776:	2300      	movs	r3, #0
 8001778:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800177a:	2300      	movs	r3, #0
 800177c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800177e:	463b      	mov	r3, r7
 8001780:	4619      	mov	r1, r3
 8001782:	4806      	ldr	r0, [pc, #24]	; (800179c <MX_TIM6_Init+0x64>)
 8001784:	f009 fa74 	bl	800ac70 <HAL_TIMEx_MasterConfigSynchronization>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800178e:	f004 fd55 	bl	800623c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	2000037c 	.word	0x2000037c
 80017a0:	40001000 	.word	0x40001000

080017a4 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b096      	sub	sp, #88	; 0x58
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017ae:	2200      	movs	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	605a      	str	r2, [r3, #4]
 80017b4:	609a      	str	r2, [r3, #8]
 80017b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
 80017ce:	60da      	str	r2, [r3, #12]
 80017d0:	611a      	str	r2, [r3, #16]
 80017d2:	615a      	str	r2, [r3, #20]
 80017d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	2220      	movs	r2, #32
 80017da:	2100      	movs	r1, #0
 80017dc:	4618      	mov	r0, r3
 80017de:	f00d fd25 	bl	800f22c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80017e2:	4b43      	ldr	r3, [pc, #268]	; (80018f0 <MX_TIM8_Init+0x14c>)
 80017e4:	4a43      	ldr	r2, [pc, #268]	; (80018f4 <MX_TIM8_Init+0x150>)
 80017e6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80017e8:	4b41      	ldr	r3, [pc, #260]	; (80018f0 <MX_TIM8_Init+0x14c>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ee:	4b40      	ldr	r3, [pc, #256]	; (80018f0 <MX_TIM8_Init+0x14c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 80017f4:	4b3e      	ldr	r3, [pc, #248]	; (80018f0 <MX_TIM8_Init+0x14c>)
 80017f6:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80017fa:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fc:	4b3c      	ldr	r3, [pc, #240]	; (80018f0 <MX_TIM8_Init+0x14c>)
 80017fe:	2200      	movs	r2, #0
 8001800:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001802:	4b3b      	ldr	r3, [pc, #236]	; (80018f0 <MX_TIM8_Init+0x14c>)
 8001804:	2200      	movs	r2, #0
 8001806:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001808:	4b39      	ldr	r3, [pc, #228]	; (80018f0 <MX_TIM8_Init+0x14c>)
 800180a:	2200      	movs	r2, #0
 800180c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800180e:	4838      	ldr	r0, [pc, #224]	; (80018f0 <MX_TIM8_Init+0x14c>)
 8001810:	f007 fcb6 	bl	8009180 <HAL_TIM_Base_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800181a:	f004 fd0f 	bl	800623c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800181e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001822:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001824:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001828:	4619      	mov	r1, r3
 800182a:	4831      	ldr	r0, [pc, #196]	; (80018f0 <MX_TIM8_Init+0x14c>)
 800182c:	f008 fcbc 	bl	800a1a8 <HAL_TIM_ConfigClockSource>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001836:	f004 fd01 	bl	800623c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800183a:	482d      	ldr	r0, [pc, #180]	; (80018f0 <MX_TIM8_Init+0x14c>)
 800183c:	f007 fdc8 	bl	80093d0 <HAL_TIM_PWM_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001846:	f004 fcf9 	bl	800623c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800184a:	2300      	movs	r3, #0
 800184c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184e:	2300      	movs	r3, #0
 8001850:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001852:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001856:	4619      	mov	r1, r3
 8001858:	4825      	ldr	r0, [pc, #148]	; (80018f0 <MX_TIM8_Init+0x14c>)
 800185a:	f009 fa09 	bl	800ac70 <HAL_TIMEx_MasterConfigSynchronization>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001864:	f004 fcea 	bl	800623c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001868:	2360      	movs	r3, #96	; 0x60
 800186a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800186c:	2300      	movs	r3, #0
 800186e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001870:	2300      	movs	r3, #0
 8001872:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001874:	2300      	movs	r3, #0
 8001876:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001878:	2300      	movs	r3, #0
 800187a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800187c:	2300      	movs	r3, #0
 800187e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001880:	2300      	movs	r3, #0
 8001882:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001884:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001888:	2200      	movs	r2, #0
 800188a:	4619      	mov	r1, r3
 800188c:	4818      	ldr	r0, [pc, #96]	; (80018f0 <MX_TIM8_Init+0x14c>)
 800188e:	f008 fbc9 	bl	800a024 <HAL_TIM_PWM_ConfigChannel>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001898:	f004 fcd0 	bl	800623c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800189c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a0:	2204      	movs	r2, #4
 80018a2:	4619      	mov	r1, r3
 80018a4:	4812      	ldr	r0, [pc, #72]	; (80018f0 <MX_TIM8_Init+0x14c>)
 80018a6:	f008 fbbd 	bl	800a024 <HAL_TIM_PWM_ConfigChannel>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 80018b0:	f004 fcc4 	bl	800623c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018b4:	2300      	movs	r3, #0
 80018b6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018bc:	2300      	movs	r3, #0
 80018be:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018cc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018ce:	2300      	movs	r3, #0
 80018d0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80018d2:	1d3b      	adds	r3, r7, #4
 80018d4:	4619      	mov	r1, r3
 80018d6:	4806      	ldr	r0, [pc, #24]	; (80018f0 <MX_TIM8_Init+0x14c>)
 80018d8:	f009 fa46 	bl	800ad68 <HAL_TIMEx_ConfigBreakDeadTime>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 80018e2:	f004 fcab 	bl	800623c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
}
 80018e6:	bf00      	nop
 80018e8:	3758      	adds	r7, #88	; 0x58
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	200003c4 	.word	0x200003c4
 80018f4:	40010400 	.word	0x40010400

080018f8 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018fc:	4b11      	ldr	r3, [pc, #68]	; (8001944 <MX_USART3_UART_Init+0x4c>)
 80018fe:	4a12      	ldr	r2, [pc, #72]	; (8001948 <MX_USART3_UART_Init+0x50>)
 8001900:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001902:	4b10      	ldr	r3, [pc, #64]	; (8001944 <MX_USART3_UART_Init+0x4c>)
 8001904:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001908:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800190a:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <MX_USART3_UART_Init+0x4c>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001910:	4b0c      	ldr	r3, [pc, #48]	; (8001944 <MX_USART3_UART_Init+0x4c>)
 8001912:	2200      	movs	r2, #0
 8001914:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001916:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <MX_USART3_UART_Init+0x4c>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800191c:	4b09      	ldr	r3, [pc, #36]	; (8001944 <MX_USART3_UART_Init+0x4c>)
 800191e:	220c      	movs	r2, #12
 8001920:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001922:	4b08      	ldr	r3, [pc, #32]	; (8001944 <MX_USART3_UART_Init+0x4c>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001928:	4b06      	ldr	r3, [pc, #24]	; (8001944 <MX_USART3_UART_Init+0x4c>)
 800192a:	2200      	movs	r2, #0
 800192c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800192e:	4805      	ldr	r0, [pc, #20]	; (8001944 <MX_USART3_UART_Init+0x4c>)
 8001930:	f009 fa80 	bl	800ae34 <HAL_UART_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800193a:	f004 fc7f 	bl	800623c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	2000040c 	.word	0x2000040c
 8001948:	40004800 	.word	0x40004800

0800194c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	; 0x28
 8001950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001952:	f107 0314 	add.w	r3, r7, #20
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
 800195e:	60da      	str	r2, [r3, #12]
 8001960:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b38      	ldr	r3, [pc, #224]	; (8001a48 <MX_GPIO_Init+0xfc>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a37      	ldr	r2, [pc, #220]	; (8001a48 <MX_GPIO_Init+0xfc>)
 800196c:	f043 0310 	orr.w	r3, r3, #16
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b35      	ldr	r3, [pc, #212]	; (8001a48 <MX_GPIO_Init+0xfc>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0310 	and.w	r3, r3, #16
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b31      	ldr	r3, [pc, #196]	; (8001a48 <MX_GPIO_Init+0xfc>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	4a30      	ldr	r2, [pc, #192]	; (8001a48 <MX_GPIO_Init+0xfc>)
 8001988:	f043 0304 	orr.w	r3, r3, #4
 800198c:	6313      	str	r3, [r2, #48]	; 0x30
 800198e:	4b2e      	ldr	r3, [pc, #184]	; (8001a48 <MX_GPIO_Init+0xfc>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	f003 0304 	and.w	r3, r3, #4
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	4b2a      	ldr	r3, [pc, #168]	; (8001a48 <MX_GPIO_Init+0xfc>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a29      	ldr	r2, [pc, #164]	; (8001a48 <MX_GPIO_Init+0xfc>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b27      	ldr	r3, [pc, #156]	; (8001a48 <MX_GPIO_Init+0xfc>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	4b23      	ldr	r3, [pc, #140]	; (8001a48 <MX_GPIO_Init+0xfc>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	4a22      	ldr	r2, [pc, #136]	; (8001a48 <MX_GPIO_Init+0xfc>)
 80019c0:	f043 0302 	orr.w	r3, r3, #2
 80019c4:	6313      	str	r3, [r2, #48]	; 0x30
 80019c6:	4b20      	ldr	r3, [pc, #128]	; (8001a48 <MX_GPIO_Init+0xfc>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin | OLED_SDA_Pin | OLED_RST_Pin | OLED_DC_Pin | LED3_Pin | US_Trig_Pin, GPIO_PIN_RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	f44f 615e 	mov.w	r1, #3552	; 0xde0
 80019d8:	481c      	ldr	r0, [pc, #112]	; (8001a4c <MX_GPIO_Init+0x100>)
 80019da:	f005 ff45 	bl	8007868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin | AIN1_Pin | BIN1_Pin | BIN2_Pin, GPIO_PIN_RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	213c      	movs	r1, #60	; 0x3c
 80019e2:	481b      	ldr	r0, [pc, #108]	; (8001a50 <MX_GPIO_Init+0x104>)
 80019e4:	f005 ff40 	bl	8007868 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin US_Trig_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin | OLED_SDA_Pin | OLED_RST_Pin | OLED_DC_Pin | LED3_Pin | US_Trig_Pin;
 80019e8:	f44f 635e 	mov.w	r3, #3552	; 0xde0
 80019ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ee:	2301      	movs	r3, #1
 80019f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	2300      	movs	r3, #0
 80019f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	4619      	mov	r1, r3
 8001a00:	4812      	ldr	r0, [pc, #72]	; (8001a4c <MX_GPIO_Init+0x100>)
 8001a02:	f005 fd95 	bl	8007530 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin | AIN1_Pin;
 8001a06:	230c      	movs	r3, #12
 8001a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a12:	2302      	movs	r3, #2
 8001a14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a16:	f107 0314 	add.w	r3, r7, #20
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	480c      	ldr	r0, [pc, #48]	; (8001a50 <MX_GPIO_Init+0x104>)
 8001a1e:	f005 fd87 	bl	8007530 <HAL_GPIO_Init>

  /*Configure GPIO pins : BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = BIN1_Pin | BIN2_Pin;
 8001a22:	2330      	movs	r3, #48	; 0x30
 8001a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a26:	2301      	movs	r3, #1
 8001a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	4805      	ldr	r0, [pc, #20]	; (8001a50 <MX_GPIO_Init+0x104>)
 8001a3a:	f005 fd79 	bl	8007530 <HAL_GPIO_Init>
}
 8001a3e:	bf00      	nop
 8001a40:	3728      	adds	r7, #40	; 0x28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40020000 	.word	0x40020000
 8001a54:	00000000 	.word	0x00000000

08001a58 <HAL_TIM_IC_CaptureCallback>:
uint32_t IC_Val2 = 0;
uint32_t US_diff = 0;
uint8_t Is_First_Captured = 0; // is the first value captured ?

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) // if the interrupt source is channel2
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	7f1b      	ldrb	r3, [r3, #28]
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	f040 808c 	bne.w	8001b82 <HAL_TIM_IC_CaptureCallback+0x12a>
  {
    if (Is_First_Captured == 0) // if the first value is not captured
 8001a6a:	4b4b      	ldr	r3, [pc, #300]	; (8001b98 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d11a      	bne.n	8001aa8 <HAL_TIM_IC_CaptureCallback+0x50>
    {
      IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 8001a72:	2104      	movs	r1, #4
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f008 fc5f 	bl	800a338 <HAL_TIM_ReadCapturedValue>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	4a47      	ldr	r2, [pc, #284]	; (8001b9c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001a7e:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 1;                                    // set the first captured as true
 8001a80:	4b45      	ldr	r3, [pc, #276]	; (8001b98 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001a82:	2201      	movs	r2, #1
 8001a84:	701a      	strb	r2, [r3, #0]
      // Now change the polarity to falling edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6a1a      	ldr	r2, [r3, #32]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001a94:	621a      	str	r2, [r3, #32]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	6a1a      	ldr	r2, [r3, #32]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f042 0220 	orr.w	r2, r2, #32
 8001aa4:	621a      	str	r2, [r3, #32]
      // set polarity to rising edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
      __HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
    }
  }
}
 8001aa6:	e06c      	b.n	8001b82 <HAL_TIM_IC_CaptureCallback+0x12a>
    else if (Is_First_Captured == 1) // if the first is already captured
 8001aa8:	4b3b      	ldr	r3, [pc, #236]	; (8001b98 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d168      	bne.n	8001b82 <HAL_TIM_IC_CaptureCallback+0x12a>
      IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read second value
 8001ab0:	2104      	movs	r1, #4
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f008 fc40 	bl	800a338 <HAL_TIM_ReadCapturedValue>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	4a39      	ldr	r2, [pc, #228]	; (8001ba0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001abc:	6013      	str	r3, [r2, #0]
      __HAL_TIM_SET_COUNTER(htim, 0);                           // reset the counter
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	625a      	str	r2, [r3, #36]	; 0x24
      if (IC_Val2 > IC_Val1)
 8001ac6:	4b36      	ldr	r3, [pc, #216]	; (8001ba0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	4b34      	ldr	r3, [pc, #208]	; (8001b9c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d90c      	bls.n	8001aec <HAL_TIM_IC_CaptureCallback+0x94>
        obsDist_US = IC_Val2 - IC_Val1;
 8001ad2:	4b33      	ldr	r3, [pc, #204]	; (8001ba0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	4b31      	ldr	r3, [pc, #196]	; (8001b9c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	ee07 3a90 	vmov	s15, r3
 8001ae0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ae4:	4b2f      	ldr	r3, [pc, #188]	; (8001ba4 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001ae6:	edc3 7a00 	vstr	s15, [r3]
 8001aea:	e014      	b.n	8001b16 <HAL_TIM_IC_CaptureCallback+0xbe>
      else if (IC_Val1 > IC_Val2)
 8001aec:	4b2b      	ldr	r3, [pc, #172]	; (8001b9c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b2b      	ldr	r3, [pc, #172]	; (8001ba0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d90e      	bls.n	8001b16 <HAL_TIM_IC_CaptureCallback+0xbe>
        obsDist_US = (0xffff - IC_Val1) + IC_Val2;
 8001af8:	4b29      	ldr	r3, [pc, #164]	; (8001ba0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	4b27      	ldr	r3, [pc, #156]	; (8001b9c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001b06:	33ff      	adds	r3, #255	; 0xff
 8001b08:	ee07 3a90 	vmov	s15, r3
 8001b0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b10:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001b12:	edc3 7a00 	vstr	s15, [r3]
      obsDist_US = obsDist_US * .034 / 2;
 8001b16:	4b23      	ldr	r3, [pc, #140]	; (8001ba4 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7fe fd0c 	bl	8000538 <__aeabi_f2d>
 8001b20:	a31b      	add	r3, pc, #108	; (adr r3, 8001b90 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b26:	f7fe fd5f 	bl	80005e8 <__aeabi_dmul>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4610      	mov	r0, r2
 8001b30:	4619      	mov	r1, r3
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b3a:	f7fe fe7f 	bl	800083c <__aeabi_ddiv>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4610      	mov	r0, r2
 8001b44:	4619      	mov	r1, r3
 8001b46:	f7ff f809 	bl	8000b5c <__aeabi_d2f>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	4a15      	ldr	r2, [pc, #84]	; (8001ba4 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001b4e:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 0; // set it back to false
 8001b50:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	701a      	strb	r2, [r3, #0]
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	6a1a      	ldr	r2, [r3, #32]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001b64:	621a      	str	r2, [r3, #32]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6a12      	ldr	r2, [r2, #32]
 8001b70:	621a      	str	r2, [r3, #32]
      __HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
 8001b72:	4b0d      	ldr	r3, [pc, #52]	; (8001ba8 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	68da      	ldr	r2, [r3, #12]
 8001b78:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 0204 	bic.w	r2, r2, #4
 8001b80:	60da      	str	r2, [r3, #12]
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	f3af 8000 	nop.w
 8001b90:	b020c49c 	.word	0xb020c49c
 8001b94:	3fa16872 	.word	0x3fa16872
 8001b98:	2000055c 	.word	0x2000055c
 8001b9c:	20000554 	.word	0x20000554
 8001ba0:	20000558 	.word	0x20000558
 8001ba4:	20000550 	.word	0x20000550
 8001ba8:	20000334 	.word	0x20000334

08001bac <HAL_UART_RxCpltCallback>:
// int targetD = 5;
// uint8_t tempDir = 1;
// int8_t step = 0;
// uint8_t turnMode = 2;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  // TODO: add delimeter at end of command
  //  prevent unused argument(s) compilation warning
  UNUSED(huart);
  int val;

  val = (aRxBuffer[2] - 48) * 10 + (aRxBuffer[3] - 48);
 8001bb4:	4b94      	ldr	r3, [pc, #592]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001bb6:	789b      	ldrb	r3, [r3, #2]
 8001bb8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	4413      	add	r3, r2
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b90      	ldr	r3, [pc, #576]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001bc8:	78db      	ldrb	r3, [r3, #3]
 8001bca:	3b30      	subs	r3, #48	; 0x30
 8001bcc:	4413      	add	r3, r2
 8001bce:	60fb      	str	r3, [r7, #12]
  if (aRxBuffer[4] >= '0' && aRxBuffer[4] <= '9')
 8001bd0:	4b8d      	ldr	r3, [pc, #564]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001bd2:	791b      	ldrb	r3, [r3, #4]
 8001bd4:	2b2f      	cmp	r3, #47	; 0x2f
 8001bd6:	d90e      	bls.n	8001bf6 <HAL_UART_RxCpltCallback+0x4a>
 8001bd8:	4b8b      	ldr	r3, [pc, #556]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001bda:	791b      	ldrb	r3, [r3, #4]
 8001bdc:	2b39      	cmp	r3, #57	; 0x39
 8001bde:	d80a      	bhi.n	8001bf6 <HAL_UART_RxCpltCallback+0x4a>
    // val += (aRxBuffer[4] - 48) * 100;
    val = val * 10 + (aRxBuffer[4] - 48);
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	4613      	mov	r3, r2
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	461a      	mov	r2, r3
 8001bec:	4b86      	ldr	r3, [pc, #536]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001bee:	791b      	ldrb	r3, [r3, #4]
 8001bf0:	3b30      	subs	r3, #48	; 0x30
 8001bf2:	4413      	add	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]

  manualMode = 0;
 8001bf6:	4b85      	ldr	r3, [pc, #532]	; (8001e0c <HAL_UART_RxCpltCallback+0x260>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]

  if (aRxBuffer[0] == 'S' && aRxBuffer[1] == 'T')
 8001bfc:	4b82      	ldr	r3, [pc, #520]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b53      	cmp	r3, #83	; 0x53
 8001c02:	d159      	bne.n	8001cb8 <HAL_UART_RxCpltCallback+0x10c>
 8001c04:	4b80      	ldr	r3, [pc, #512]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001c06:	785b      	ldrb	r3, [r3, #1]
 8001c08:	2b54      	cmp	r3, #84	; 0x54
 8001c0a:	d155      	bne.n	8001cb8 <HAL_UART_RxCpltCallback+0x10c>
  { // only STOP can preempt any greedy task
    //		__ADD_COMMAND(cQueue, 0, 0); // stop
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001c0c:	4b80      	ldr	r3, [pc, #512]	; (8001e10 <HAL_UART_RxCpltCallback+0x264>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2200      	movs	r2, #0
 8001c12:	635a      	str	r2, [r3, #52]	; 0x34
 8001c14:	4b7e      	ldr	r3, [pc, #504]	; (8001e10 <HAL_UART_RxCpltCallback+0x264>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	639a      	str	r2, [r3, #56]	; 0x38
 8001c1c:	4b7d      	ldr	r3, [pc, #500]	; (8001e14 <HAL_UART_RxCpltCallback+0x268>)
 8001c1e:	781a      	ldrb	r2, [r3, #0]
 8001c20:	4b7d      	ldr	r3, [pc, #500]	; (8001e18 <HAL_UART_RxCpltCallback+0x26c>)
 8001c22:	701a      	strb	r2, [r3, #0]
 8001c24:	4b7b      	ldr	r3, [pc, #492]	; (8001e14 <HAL_UART_RxCpltCallback+0x268>)
 8001c26:	220e      	movs	r2, #14
 8001c28:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001c2a:	4b7c      	ldr	r3, [pc, #496]	; (8001e1c <HAL_UART_RxCpltCallback+0x270>)
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8001c32:	4b7b      	ldr	r3, [pc, #492]	; (8001e20 <HAL_UART_RxCpltCallback+0x274>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	801a      	strh	r2, [r3, #0]
    PIDConfigReset(&pidTSlow);
 8001c38:	487a      	ldr	r0, [pc, #488]	; (8001e24 <HAL_UART_RxCpltCallback+0x278>)
 8001c3a:	f000 fc46 	bl	80024ca <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8001c3e:	487a      	ldr	r0, [pc, #488]	; (8001e28 <HAL_UART_RxCpltCallback+0x27c>)
 8001c40:	f000 fc43 	bl	80024ca <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001c44:	4879      	ldr	r0, [pc, #484]	; (8001e2c <HAL_UART_RxCpltCallback+0x280>)
 8001c46:	f000 fc40 	bl	80024ca <PIDConfigReset>
    curDistTick = 0;
 8001c4a:	4b79      	ldr	r3, [pc, #484]	; (8001e30 <HAL_UART_RxCpltCallback+0x284>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001c50:	4b78      	ldr	r3, [pc, #480]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001c52:	781a      	ldrb	r2, [r3, #0]
 8001c54:	4b77      	ldr	r3, [pc, #476]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001c56:	785b      	ldrb	r3, [r3, #1]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d112      	bne.n	8001c82 <HAL_UART_RxCpltCallback+0xd6>
    {
      __CLEAR_CURCMD(curCmd);
 8001c5c:	4b76      	ldr	r3, [pc, #472]	; (8001e38 <HAL_UART_RxCpltCallback+0x28c>)
 8001c5e:	2264      	movs	r2, #100	; 0x64
 8001c60:	701a      	strb	r2, [r3, #0]
 8001c62:	4b75      	ldr	r3, [pc, #468]	; (8001e38 <HAL_UART_RxCpltCallback+0x28c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8001c68:	4a74      	ldr	r2, [pc, #464]	; (8001e3c <HAL_UART_RxCpltCallback+0x290>)
 8001c6a:	210f      	movs	r1, #15
 8001c6c:	4874      	ldr	r0, [pc, #464]	; (8001e40 <HAL_UART_RxCpltCallback+0x294>)
 8001c6e:	f00d faa9 	bl	800f1c4 <sniprintf>
 8001c72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c76:	2206      	movs	r2, #6
 8001c78:	4972      	ldr	r1, [pc, #456]	; (8001e44 <HAL_UART_RxCpltCallback+0x298>)
 8001c7a:	4873      	ldr	r0, [pc, #460]	; (8001e48 <HAL_UART_RxCpltCallback+0x29c>)
 8001c7c:	f009 f927 	bl	800aece <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001c80:	e3c5      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 8001c82:	4b6c      	ldr	r3, [pc, #432]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001c84:	785b      	ldrb	r3, [r3, #1]
 8001c86:	4a6c      	ldr	r2, [pc, #432]	; (8001e38 <HAL_UART_RxCpltCallback+0x28c>)
 8001c88:	496a      	ldr	r1, [pc, #424]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	4b68      	ldr	r3, [pc, #416]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001c94:	785b      	ldrb	r3, [r3, #1]
 8001c96:	3301      	adds	r3, #1
 8001c98:	4a66      	ldr	r2, [pc, #408]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001c9a:	7892      	ldrb	r2, [r2, #2]
 8001c9c:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ca0:	fb01 f202 	mul.w	r2, r1, r2
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	4b62      	ldr	r3, [pc, #392]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001caa:	705a      	strb	r2, [r3, #1]
 8001cac:	4a67      	ldr	r2, [pc, #412]	; (8001e4c <HAL_UART_RxCpltCallback+0x2a0>)
 8001cae:	210f      	movs	r1, #15
 8001cb0:	4863      	ldr	r0, [pc, #396]	; (8001e40 <HAL_UART_RxCpltCallback+0x294>)
 8001cb2:	f00d fa87 	bl	800f1c4 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001cb6:	e3aa      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
    }
  }
  else if (aRxBuffer[0] == 'R' && aRxBuffer[1] == 'S')
 8001cb8:	4b53      	ldr	r3, [pc, #332]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b52      	cmp	r3, #82	; 0x52
 8001cbe:	d161      	bne.n	8001d84 <HAL_UART_RxCpltCallback+0x1d8>
 8001cc0:	4b51      	ldr	r3, [pc, #324]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001cc2:	785b      	ldrb	r3, [r3, #1]
 8001cc4:	2b53      	cmp	r3, #83	; 0x53
 8001cc6:	d15d      	bne.n	8001d84 <HAL_UART_RxCpltCallback+0x1d8>
  {
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001cc8:	4b51      	ldr	r3, [pc, #324]	; (8001e10 <HAL_UART_RxCpltCallback+0x264>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	635a      	str	r2, [r3, #52]	; 0x34
 8001cd0:	4b4f      	ldr	r3, [pc, #316]	; (8001e10 <HAL_UART_RxCpltCallback+0x264>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	639a      	str	r2, [r3, #56]	; 0x38
 8001cd8:	4b4e      	ldr	r3, [pc, #312]	; (8001e14 <HAL_UART_RxCpltCallback+0x268>)
 8001cda:	781a      	ldrb	r2, [r3, #0]
 8001cdc:	4b4e      	ldr	r3, [pc, #312]	; (8001e18 <HAL_UART_RxCpltCallback+0x26c>)
 8001cde:	701a      	strb	r2, [r3, #0]
 8001ce0:	4b4c      	ldr	r3, [pc, #304]	; (8001e14 <HAL_UART_RxCpltCallback+0x268>)
 8001ce2:	220e      	movs	r2, #14
 8001ce4:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001ce6:	4b4d      	ldr	r3, [pc, #308]	; (8001e1c <HAL_UART_RxCpltCallback+0x270>)
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8001cee:	4b4c      	ldr	r3, [pc, #304]	; (8001e20 <HAL_UART_RxCpltCallback+0x274>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	801a      	strh	r2, [r3, #0]
    __RESET_SERVO_TURN(&htim1);
 8001cf4:	4b56      	ldr	r3, [pc, #344]	; (8001e50 <HAL_UART_RxCpltCallback+0x2a4>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2291      	movs	r2, #145	; 0x91
 8001cfa:	641a      	str	r2, [r3, #64]	; 0x40
 8001cfc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001d00:	f004 fe7e 	bl	8006a00 <HAL_Delay>
    PIDConfigReset(&pidTSlow);
 8001d04:	4847      	ldr	r0, [pc, #284]	; (8001e24 <HAL_UART_RxCpltCallback+0x278>)
 8001d06:	f000 fbe0 	bl	80024ca <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8001d0a:	4847      	ldr	r0, [pc, #284]	; (8001e28 <HAL_UART_RxCpltCallback+0x27c>)
 8001d0c:	f000 fbdd 	bl	80024ca <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001d10:	4846      	ldr	r0, [pc, #280]	; (8001e2c <HAL_UART_RxCpltCallback+0x280>)
 8001d12:	f000 fbda 	bl	80024ca <PIDConfigReset>
    curDistTick = 0;
 8001d16:	4b46      	ldr	r3, [pc, #280]	; (8001e30 <HAL_UART_RxCpltCallback+0x284>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001d1c:	4b45      	ldr	r3, [pc, #276]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001d1e:	781a      	ldrb	r2, [r3, #0]
 8001d20:	4b44      	ldr	r3, [pc, #272]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001d22:	785b      	ldrb	r3, [r3, #1]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d112      	bne.n	8001d4e <HAL_UART_RxCpltCallback+0x1a2>
    {
      __CLEAR_CURCMD(curCmd);
 8001d28:	4b43      	ldr	r3, [pc, #268]	; (8001e38 <HAL_UART_RxCpltCallback+0x28c>)
 8001d2a:	2264      	movs	r2, #100	; 0x64
 8001d2c:	701a      	strb	r2, [r3, #0]
 8001d2e:	4b42      	ldr	r3, [pc, #264]	; (8001e38 <HAL_UART_RxCpltCallback+0x28c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8001d34:	4a41      	ldr	r2, [pc, #260]	; (8001e3c <HAL_UART_RxCpltCallback+0x290>)
 8001d36:	210f      	movs	r1, #15
 8001d38:	4841      	ldr	r0, [pc, #260]	; (8001e40 <HAL_UART_RxCpltCallback+0x294>)
 8001d3a:	f00d fa43 	bl	800f1c4 <sniprintf>
 8001d3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d42:	2206      	movs	r2, #6
 8001d44:	493f      	ldr	r1, [pc, #252]	; (8001e44 <HAL_UART_RxCpltCallback+0x298>)
 8001d46:	4840      	ldr	r0, [pc, #256]	; (8001e48 <HAL_UART_RxCpltCallback+0x29c>)
 8001d48:	f009 f8c1 	bl	800aece <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001d4c:	e35f      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 8001d4e:	4b39      	ldr	r3, [pc, #228]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001d50:	785b      	ldrb	r3, [r3, #1]
 8001d52:	4a39      	ldr	r2, [pc, #228]	; (8001e38 <HAL_UART_RxCpltCallback+0x28c>)
 8001d54:	4937      	ldr	r1, [pc, #220]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	6013      	str	r3, [r2, #0]
 8001d5e:	4b35      	ldr	r3, [pc, #212]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001d60:	785b      	ldrb	r3, [r3, #1]
 8001d62:	3301      	adds	r3, #1
 8001d64:	4a33      	ldr	r2, [pc, #204]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001d66:	7892      	ldrb	r2, [r2, #2]
 8001d68:	fb93 f1f2 	sdiv	r1, r3, r2
 8001d6c:	fb01 f202 	mul.w	r2, r1, r2
 8001d70:	1a9b      	subs	r3, r3, r2
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	4b2f      	ldr	r3, [pc, #188]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001d76:	705a      	strb	r2, [r3, #1]
 8001d78:	4a34      	ldr	r2, [pc, #208]	; (8001e4c <HAL_UART_RxCpltCallback+0x2a0>)
 8001d7a:	210f      	movs	r1, #15
 8001d7c:	4830      	ldr	r0, [pc, #192]	; (8001e40 <HAL_UART_RxCpltCallback+0x294>)
 8001d7e:	f00d fa21 	bl	800f1c4 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001d82:	e344      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
    }
  }
  else if (aRxBuffer[0] == 'F' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001d84:	4b20      	ldr	r3, [pc, #128]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b46      	cmp	r3, #70	; 0x46
 8001d8a:	d165      	bne.n	8001e58 <HAL_UART_RxCpltCallback+0x2ac>
 8001d8c:	4b1e      	ldr	r3, [pc, #120]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001d8e:	785b      	ldrb	r3, [r3, #1]
 8001d90:	2b57      	cmp	r3, #87	; 0x57
 8001d92:	d003      	beq.n	8001d9c <HAL_UART_RxCpltCallback+0x1f0>
 8001d94:	4b1c      	ldr	r3, [pc, #112]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001d96:	785b      	ldrb	r3, [r3, #1]
 8001d98:	2b53      	cmp	r3, #83	; 0x53
 8001d9a:	d15d      	bne.n	8001e58 <HAL_UART_RxCpltCallback+0x2ac>
  { // FW or FS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001d9c:	4b1a      	ldr	r3, [pc, #104]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001d9e:	789b      	ldrb	r3, [r3, #2]
 8001da0:	2b2d      	cmp	r3, #45	; 0x2d
 8001da2:	d105      	bne.n	8001db0 <HAL_UART_RxCpltCallback+0x204>
 8001da4:	4b18      	ldr	r3, [pc, #96]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001da6:	78db      	ldrb	r3, [r3, #3]
 8001da8:	2b2d      	cmp	r3, #45	; 0x2d
 8001daa:	d101      	bne.n	8001db0 <HAL_UART_RxCpltCallback+0x204>
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <HAL_UART_RxCpltCallback+0x206>
 8001db0:	2300      	movs	r3, #0
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	4b15      	ldr	r3, [pc, #84]	; (8001e0c <HAL_UART_RxCpltCallback+0x260>)
 8001db6:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001db8:	4b13      	ldr	r3, [pc, #76]	; (8001e08 <HAL_UART_RxCpltCallback+0x25c>)
 8001dba:	785b      	ldrb	r3, [r3, #1]
 8001dbc:	2b53      	cmp	r3, #83	; 0x53
 8001dbe:	bf14      	ite	ne
 8001dc0:	2301      	movne	r3, #1
 8001dc2:	2300      	moveq	r3, #0
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	4b22      	ldr	r3, [pc, #136]	; (8001e54 <HAL_UART_RxCpltCallback+0x2a8>)
 8001dca:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 1, val);
 8001dcc:	4b19      	ldr	r3, [pc, #100]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	4a18      	ldr	r2, [pc, #96]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	4413      	add	r3, r2
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	711a      	strb	r2, [r3, #4]
 8001dda:	4b16      	ldr	r3, [pc, #88]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	b291      	uxth	r1, r2
 8001de2:	4a14      	ldr	r2, [pc, #80]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	4413      	add	r3, r2
 8001de8:	460a      	mov	r2, r1
 8001dea:	80da      	strh	r2, [r3, #6]
 8001dec:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	3301      	adds	r3, #1
 8001df2:	4a10      	ldr	r2, [pc, #64]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001df4:	7892      	ldrb	r2, [r2, #2]
 8001df6:	fb93 f1f2 	sdiv	r1, r3, r2
 8001dfa:	fb01 f202 	mul.w	r2, r1, r2
 8001dfe:	1a9b      	subs	r3, r3, r2
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <HAL_UART_RxCpltCallback+0x288>)
 8001e04:	701a      	strb	r2, [r3, #0]
 8001e06:	e302      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
 8001e08:	20000488 	.word	0x20000488
 8001e0c:	200004dc 	.word	0x200004dc
 8001e10:	200003c4 	.word	0x200003c4
 8001e14:	20000134 	.word	0x20000134
 8001e18:	20000135 	.word	0x20000135
 8001e1c:	200004e4 	.word	0x200004e4
 8001e20:	200004ea 	.word	0x200004ea
 8001e24:	20000514 	.word	0x20000514
 8001e28:	20000500 	.word	0x20000500
 8001e2c:	20000528 	.word	0x20000528
 8001e30:	200004f8 	.word	0x200004f8
 8001e34:	20000494 	.word	0x20000494
 8001e38:	200004c8 	.word	0x200004c8
 8001e3c:	0800fbd8 	.word	0x0800fbd8
 8001e40:	200004cc 	.word	0x200004cc
 8001e44:	0800fbe0 	.word	0x0800fbe0
 8001e48:	2000040c 	.word	0x2000040c
 8001e4c:	0800fbe8 	.word	0x0800fbe8
 8001e50:	200002a4 	.word	0x200002a4
 8001e54:	20000136 	.word	0x20000136
  }
  else if (aRxBuffer[0] == 'B' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001e58:	4b96      	ldr	r3, [pc, #600]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	2b42      	cmp	r3, #66	; 0x42
 8001e5e:	d13d      	bne.n	8001edc <HAL_UART_RxCpltCallback+0x330>
 8001e60:	4b94      	ldr	r3, [pc, #592]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001e62:	785b      	ldrb	r3, [r3, #1]
 8001e64:	2b57      	cmp	r3, #87	; 0x57
 8001e66:	d003      	beq.n	8001e70 <HAL_UART_RxCpltCallback+0x2c4>
 8001e68:	4b92      	ldr	r3, [pc, #584]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001e6a:	785b      	ldrb	r3, [r3, #1]
 8001e6c:	2b53      	cmp	r3, #83	; 0x53
 8001e6e:	d135      	bne.n	8001edc <HAL_UART_RxCpltCallback+0x330>
  { // BW or BS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001e70:	4b90      	ldr	r3, [pc, #576]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001e72:	789b      	ldrb	r3, [r3, #2]
 8001e74:	2b2d      	cmp	r3, #45	; 0x2d
 8001e76:	d105      	bne.n	8001e84 <HAL_UART_RxCpltCallback+0x2d8>
 8001e78:	4b8e      	ldr	r3, [pc, #568]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001e7a:	78db      	ldrb	r3, [r3, #3]
 8001e7c:	2b2d      	cmp	r3, #45	; 0x2d
 8001e7e:	d101      	bne.n	8001e84 <HAL_UART_RxCpltCallback+0x2d8>
 8001e80:	2301      	movs	r3, #1
 8001e82:	e000      	b.n	8001e86 <HAL_UART_RxCpltCallback+0x2da>
 8001e84:	2300      	movs	r3, #0
 8001e86:	b2da      	uxtb	r2, r3
 8001e88:	4b8b      	ldr	r3, [pc, #556]	; (80020b8 <HAL_UART_RxCpltCallback+0x50c>)
 8001e8a:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001e8c:	4b89      	ldr	r3, [pc, #548]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001e8e:	785b      	ldrb	r3, [r3, #1]
 8001e90:	2b53      	cmp	r3, #83	; 0x53
 8001e92:	bf14      	ite	ne
 8001e94:	2301      	movne	r3, #1
 8001e96:	2300      	moveq	r3, #0
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	4b87      	ldr	r3, [pc, #540]	; (80020bc <HAL_UART_RxCpltCallback+0x510>)
 8001e9e:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 2, val);
 8001ea0:	4b87      	ldr	r3, [pc, #540]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	4a86      	ldr	r2, [pc, #536]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	2202      	movs	r2, #2
 8001eac:	711a      	strb	r2, [r3, #4]
 8001eae:	4b84      	ldr	r3, [pc, #528]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	b291      	uxth	r1, r2
 8001eb6:	4a82      	ldr	r2, [pc, #520]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	460a      	mov	r2, r1
 8001ebe:	80da      	strh	r2, [r3, #6]
 8001ec0:	4b7f      	ldr	r3, [pc, #508]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	4a7e      	ldr	r2, [pc, #504]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001ec8:	7892      	ldrb	r2, [r2, #2]
 8001eca:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ece:	fb01 f202 	mul.w	r2, r1, r2
 8001ed2:	1a9b      	subs	r3, r3, r2
 8001ed4:	b2da      	uxtb	r2, r3
 8001ed6:	4b7a      	ldr	r3, [pc, #488]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001ed8:	701a      	strb	r2, [r3, #0]
 8001eda:	e298      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  }

  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'L')
 8001edc:	4b75      	ldr	r3, [pc, #468]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b46      	cmp	r3, #70	; 0x46
 8001ee2:	d136      	bne.n	8001f52 <HAL_UART_RxCpltCallback+0x3a6>
 8001ee4:	4b73      	ldr	r3, [pc, #460]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001ee6:	785b      	ldrb	r3, [r3, #1]
 8001ee8:	2b4c      	cmp	r3, #76	; 0x4c
 8001eea:	d132      	bne.n	8001f52 <HAL_UART_RxCpltCallback+0x3a6>
  { // FL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001eec:	4b71      	ldr	r3, [pc, #452]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001eee:	789b      	ldrb	r3, [r3, #2]
 8001ef0:	2b2d      	cmp	r3, #45	; 0x2d
 8001ef2:	d105      	bne.n	8001f00 <HAL_UART_RxCpltCallback+0x354>
 8001ef4:	4b6f      	ldr	r3, [pc, #444]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001ef6:	78db      	ldrb	r3, [r3, #3]
 8001ef8:	2b2d      	cmp	r3, #45	; 0x2d
 8001efa:	d101      	bne.n	8001f00 <HAL_UART_RxCpltCallback+0x354>
 8001efc:	2301      	movs	r3, #1
 8001efe:	e000      	b.n	8001f02 <HAL_UART_RxCpltCallback+0x356>
 8001f00:	2300      	movs	r3, #0
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	4b6c      	ldr	r3, [pc, #432]	; (80020b8 <HAL_UART_RxCpltCallback+0x50c>)
 8001f06:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 3 + (manualMode ? 0 : 4), val);
 8001f08:	4b6b      	ldr	r3, [pc, #428]	; (80020b8 <HAL_UART_RxCpltCallback+0x50c>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <HAL_UART_RxCpltCallback+0x368>
 8001f10:	2103      	movs	r1, #3
 8001f12:	e000      	b.n	8001f16 <HAL_UART_RxCpltCallback+0x36a>
 8001f14:	2107      	movs	r1, #7
 8001f16:	4b6a      	ldr	r3, [pc, #424]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	4a69      	ldr	r2, [pc, #420]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4413      	add	r3, r2
 8001f20:	460a      	mov	r2, r1
 8001f22:	711a      	strb	r2, [r3, #4]
 8001f24:	4b66      	ldr	r3, [pc, #408]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	b291      	uxth	r1, r2
 8001f2c:	4a64      	ldr	r2, [pc, #400]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	4413      	add	r3, r2
 8001f32:	460a      	mov	r2, r1
 8001f34:	80da      	strh	r2, [r3, #6]
 8001f36:	4b62      	ldr	r3, [pc, #392]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	4a60      	ldr	r2, [pc, #384]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f3e:	7892      	ldrb	r2, [r2, #2]
 8001f40:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f44:	fb01 f202 	mul.w	r2, r1, r2
 8001f48:	1a9b      	subs	r3, r3, r2
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	4b5c      	ldr	r3, [pc, #368]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f4e:	701a      	strb	r2, [r3, #0]
 8001f50:	e25d      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'R')
 8001f52:	4b58      	ldr	r3, [pc, #352]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b46      	cmp	r3, #70	; 0x46
 8001f58:	d136      	bne.n	8001fc8 <HAL_UART_RxCpltCallback+0x41c>
 8001f5a:	4b56      	ldr	r3, [pc, #344]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001f5c:	785b      	ldrb	r3, [r3, #1]
 8001f5e:	2b52      	cmp	r3, #82	; 0x52
 8001f60:	d132      	bne.n	8001fc8 <HAL_UART_RxCpltCallback+0x41c>
  { // FR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001f62:	4b54      	ldr	r3, [pc, #336]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001f64:	789b      	ldrb	r3, [r3, #2]
 8001f66:	2b2d      	cmp	r3, #45	; 0x2d
 8001f68:	d105      	bne.n	8001f76 <HAL_UART_RxCpltCallback+0x3ca>
 8001f6a:	4b52      	ldr	r3, [pc, #328]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001f6c:	78db      	ldrb	r3, [r3, #3]
 8001f6e:	2b2d      	cmp	r3, #45	; 0x2d
 8001f70:	d101      	bne.n	8001f76 <HAL_UART_RxCpltCallback+0x3ca>
 8001f72:	2301      	movs	r3, #1
 8001f74:	e000      	b.n	8001f78 <HAL_UART_RxCpltCallback+0x3cc>
 8001f76:	2300      	movs	r3, #0
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4b4f      	ldr	r3, [pc, #316]	; (80020b8 <HAL_UART_RxCpltCallback+0x50c>)
 8001f7c:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 4 + (manualMode ? 0 : 4), val);
 8001f7e:	4b4e      	ldr	r3, [pc, #312]	; (80020b8 <HAL_UART_RxCpltCallback+0x50c>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <HAL_UART_RxCpltCallback+0x3de>
 8001f86:	2104      	movs	r1, #4
 8001f88:	e000      	b.n	8001f8c <HAL_UART_RxCpltCallback+0x3e0>
 8001f8a:	2108      	movs	r1, #8
 8001f8c:	4b4c      	ldr	r3, [pc, #304]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	4a4b      	ldr	r2, [pc, #300]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	460a      	mov	r2, r1
 8001f98:	711a      	strb	r2, [r3, #4]
 8001f9a:	4b49      	ldr	r3, [pc, #292]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	b291      	uxth	r1, r2
 8001fa2:	4a47      	ldr	r2, [pc, #284]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4413      	add	r3, r2
 8001fa8:	460a      	mov	r2, r1
 8001faa:	80da      	strh	r2, [r3, #6]
 8001fac:	4b44      	ldr	r3, [pc, #272]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	4a43      	ldr	r2, [pc, #268]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001fb4:	7892      	ldrb	r2, [r2, #2]
 8001fb6:	fb93 f1f2 	sdiv	r1, r3, r2
 8001fba:	fb01 f202 	mul.w	r2, r1, r2
 8001fbe:	1a9b      	subs	r3, r3, r2
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	4b3f      	ldr	r3, [pc, #252]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8001fc4:	701a      	strb	r2, [r3, #0]
 8001fc6:	e222      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'L')
 8001fc8:	4b3a      	ldr	r3, [pc, #232]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2b42      	cmp	r3, #66	; 0x42
 8001fce:	d136      	bne.n	800203e <HAL_UART_RxCpltCallback+0x492>
 8001fd0:	4b38      	ldr	r3, [pc, #224]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001fd2:	785b      	ldrb	r3, [r3, #1]
 8001fd4:	2b4c      	cmp	r3, #76	; 0x4c
 8001fd6:	d132      	bne.n	800203e <HAL_UART_RxCpltCallback+0x492>
  { // BL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001fd8:	4b36      	ldr	r3, [pc, #216]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001fda:	789b      	ldrb	r3, [r3, #2]
 8001fdc:	2b2d      	cmp	r3, #45	; 0x2d
 8001fde:	d105      	bne.n	8001fec <HAL_UART_RxCpltCallback+0x440>
 8001fe0:	4b34      	ldr	r3, [pc, #208]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8001fe2:	78db      	ldrb	r3, [r3, #3]
 8001fe4:	2b2d      	cmp	r3, #45	; 0x2d
 8001fe6:	d101      	bne.n	8001fec <HAL_UART_RxCpltCallback+0x440>
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e000      	b.n	8001fee <HAL_UART_RxCpltCallback+0x442>
 8001fec:	2300      	movs	r3, #0
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	4b31      	ldr	r3, [pc, #196]	; (80020b8 <HAL_UART_RxCpltCallback+0x50c>)
 8001ff2:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 5 + (manualMode ? 0 : 4), val);
 8001ff4:	4b30      	ldr	r3, [pc, #192]	; (80020b8 <HAL_UART_RxCpltCallback+0x50c>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <HAL_UART_RxCpltCallback+0x454>
 8001ffc:	2105      	movs	r1, #5
 8001ffe:	e000      	b.n	8002002 <HAL_UART_RxCpltCallback+0x456>
 8002000:	2109      	movs	r1, #9
 8002002:	4b2f      	ldr	r3, [pc, #188]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	4a2e      	ldr	r2, [pc, #184]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4413      	add	r3, r2
 800200c:	460a      	mov	r2, r1
 800200e:	711a      	strb	r2, [r3, #4]
 8002010:	4b2b      	ldr	r3, [pc, #172]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	b291      	uxth	r1, r2
 8002018:	4a29      	ldr	r2, [pc, #164]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	460a      	mov	r2, r1
 8002020:	80da      	strh	r2, [r3, #6]
 8002022:	4b27      	ldr	r3, [pc, #156]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	3301      	adds	r3, #1
 8002028:	4a25      	ldr	r2, [pc, #148]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 800202a:	7892      	ldrb	r2, [r2, #2]
 800202c:	fb93 f1f2 	sdiv	r1, r3, r2
 8002030:	fb01 f202 	mul.w	r2, r1, r2
 8002034:	1a9b      	subs	r3, r3, r2
 8002036:	b2da      	uxtb	r2, r3
 8002038:	4b21      	ldr	r3, [pc, #132]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 800203a:	701a      	strb	r2, [r3, #0]
 800203c:	e1e7      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'R')
 800203e:	4b1d      	ldr	r3, [pc, #116]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b42      	cmp	r3, #66	; 0x42
 8002044:	d13e      	bne.n	80020c4 <HAL_UART_RxCpltCallback+0x518>
 8002046:	4b1b      	ldr	r3, [pc, #108]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8002048:	785b      	ldrb	r3, [r3, #1]
 800204a:	2b52      	cmp	r3, #82	; 0x52
 800204c:	d13a      	bne.n	80020c4 <HAL_UART_RxCpltCallback+0x518>
  { // BR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 800204e:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8002050:	789b      	ldrb	r3, [r3, #2]
 8002052:	2b2d      	cmp	r3, #45	; 0x2d
 8002054:	d105      	bne.n	8002062 <HAL_UART_RxCpltCallback+0x4b6>
 8002056:	4b17      	ldr	r3, [pc, #92]	; (80020b4 <HAL_UART_RxCpltCallback+0x508>)
 8002058:	78db      	ldrb	r3, [r3, #3]
 800205a:	2b2d      	cmp	r3, #45	; 0x2d
 800205c:	d101      	bne.n	8002062 <HAL_UART_RxCpltCallback+0x4b6>
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <HAL_UART_RxCpltCallback+0x4b8>
 8002062:	2300      	movs	r3, #0
 8002064:	b2da      	uxtb	r2, r3
 8002066:	4b14      	ldr	r3, [pc, #80]	; (80020b8 <HAL_UART_RxCpltCallback+0x50c>)
 8002068:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 6 + (manualMode ? 0 : 4), val);
 800206a:	4b13      	ldr	r3, [pc, #76]	; (80020b8 <HAL_UART_RxCpltCallback+0x50c>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_UART_RxCpltCallback+0x4ca>
 8002072:	2106      	movs	r1, #6
 8002074:	e000      	b.n	8002078 <HAL_UART_RxCpltCallback+0x4cc>
 8002076:	210a      	movs	r1, #10
 8002078:	4b11      	ldr	r3, [pc, #68]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	4a10      	ldr	r2, [pc, #64]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4413      	add	r3, r2
 8002082:	460a      	mov	r2, r1
 8002084:	711a      	strb	r2, [r3, #4]
 8002086:	4b0e      	ldr	r3, [pc, #56]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	b291      	uxth	r1, r2
 800208e:	4a0c      	ldr	r2, [pc, #48]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4413      	add	r3, r2
 8002094:	460a      	mov	r2, r1
 8002096:	80da      	strh	r2, [r3, #6]
 8002098:	4b09      	ldr	r3, [pc, #36]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	3301      	adds	r3, #1
 800209e:	4a08      	ldr	r2, [pc, #32]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 80020a0:	7892      	ldrb	r2, [r2, #2]
 80020a2:	fb93 f1f2 	sdiv	r1, r3, r2
 80020a6:	fb01 f202 	mul.w	r2, r1, r2
 80020aa:	1a9b      	subs	r3, r3, r2
 80020ac:	b2da      	uxtb	r2, r3
 80020ae:	4b04      	ldr	r3, [pc, #16]	; (80020c0 <HAL_UART_RxCpltCallback+0x514>)
 80020b0:	701a      	strb	r2, [r3, #0]
 80020b2:	e1ac      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
 80020b4:	20000488 	.word	0x20000488
 80020b8:	200004dc 	.word	0x200004dc
 80020bc:	20000136 	.word	0x20000136
 80020c0:	20000494 	.word	0x20000494
  }
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'L')
 80020c4:	4b97      	ldr	r3, [pc, #604]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b54      	cmp	r3, #84	; 0x54
 80020ca:	d121      	bne.n	8002110 <HAL_UART_RxCpltCallback+0x564>
 80020cc:	4b95      	ldr	r3, [pc, #596]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 80020ce:	785b      	ldrb	r3, [r3, #1]
 80020d0:	2b4c      	cmp	r3, #76	; 0x4c
 80020d2:	d11d      	bne.n	8002110 <HAL_UART_RxCpltCallback+0x564>
    __ADD_COMMAND(cQueue, 11, val); // TL turn left max
 80020d4:	4b94      	ldr	r3, [pc, #592]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	4a93      	ldr	r2, [pc, #588]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	220b      	movs	r2, #11
 80020e0:	711a      	strb	r2, [r3, #4]
 80020e2:	4b91      	ldr	r3, [pc, #580]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	b291      	uxth	r1, r2
 80020ea:	4a8f      	ldr	r2, [pc, #572]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	460a      	mov	r2, r1
 80020f2:	80da      	strh	r2, [r3, #6]
 80020f4:	4b8c      	ldr	r3, [pc, #560]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	3301      	adds	r3, #1
 80020fa:	4a8b      	ldr	r2, [pc, #556]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80020fc:	7892      	ldrb	r2, [r2, #2]
 80020fe:	fb93 f1f2 	sdiv	r1, r3, r2
 8002102:	fb01 f202 	mul.w	r2, r1, r2
 8002106:	1a9b      	subs	r3, r3, r2
 8002108:	b2da      	uxtb	r2, r3
 800210a:	4b87      	ldr	r3, [pc, #540]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800210c:	701a      	strb	r2, [r3, #0]
 800210e:	e17e      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'R')
 8002110:	4b84      	ldr	r3, [pc, #528]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b54      	cmp	r3, #84	; 0x54
 8002116:	d121      	bne.n	800215c <HAL_UART_RxCpltCallback+0x5b0>
 8002118:	4b82      	ldr	r3, [pc, #520]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 800211a:	785b      	ldrb	r3, [r3, #1]
 800211c:	2b52      	cmp	r3, #82	; 0x52
 800211e:	d11d      	bne.n	800215c <HAL_UART_RxCpltCallback+0x5b0>
    __ADD_COMMAND(cQueue, 12, val); // TR turn right max
 8002120:	4b81      	ldr	r3, [pc, #516]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	4a80      	ldr	r2, [pc, #512]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	220c      	movs	r2, #12
 800212c:	711a      	strb	r2, [r3, #4]
 800212e:	4b7e      	ldr	r3, [pc, #504]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	b291      	uxth	r1, r2
 8002136:	4a7c      	ldr	r2, [pc, #496]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	460a      	mov	r2, r1
 800213e:	80da      	strh	r2, [r3, #6]
 8002140:	4b79      	ldr	r3, [pc, #484]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	3301      	adds	r3, #1
 8002146:	4a78      	ldr	r2, [pc, #480]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002148:	7892      	ldrb	r2, [r2, #2]
 800214a:	fb93 f1f2 	sdiv	r1, r3, r2
 800214e:	fb01 f202 	mul.w	r2, r1, r2
 8002152:	1a9b      	subs	r3, r3, r2
 8002154:	b2da      	uxtb	r2, r3
 8002156:	4b74      	ldr	r3, [pc, #464]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002158:	701a      	strb	r2, [r3, #0]
 800215a:	e158      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'D' && aRxBuffer[1] == 'T')
 800215c:	4b71      	ldr	r3, [pc, #452]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	2b44      	cmp	r3, #68	; 0x44
 8002162:	d121      	bne.n	80021a8 <HAL_UART_RxCpltCallback+0x5fc>
 8002164:	4b6f      	ldr	r3, [pc, #444]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 8002166:	785b      	ldrb	r3, [r3, #1]
 8002168:	2b54      	cmp	r3, #84	; 0x54
 800216a:	d11d      	bne.n	80021a8 <HAL_UART_RxCpltCallback+0x5fc>
    __ADD_COMMAND(cQueue, 14, val); // DT move until specified distance from obstacle
 800216c:	4b6e      	ldr	r3, [pc, #440]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	4a6d      	ldr	r2, [pc, #436]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	220e      	movs	r2, #14
 8002178:	711a      	strb	r2, [r3, #4]
 800217a:	4b6b      	ldr	r3, [pc, #428]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	b291      	uxth	r1, r2
 8002182:	4a69      	ldr	r2, [pc, #420]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	4413      	add	r3, r2
 8002188:	460a      	mov	r2, r1
 800218a:	80da      	strh	r2, [r3, #6]
 800218c:	4b66      	ldr	r3, [pc, #408]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	3301      	adds	r3, #1
 8002192:	4a65      	ldr	r2, [pc, #404]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002194:	7892      	ldrb	r2, [r2, #2]
 8002196:	fb93 f1f2 	sdiv	r1, r3, r2
 800219a:	fb01 f202 	mul.w	r2, r1, r2
 800219e:	1a9b      	subs	r3, r3, r2
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	4b61      	ldr	r3, [pc, #388]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80021a4:	701a      	strb	r2, [r3, #0]
 80021a6:	e132      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'D')
 80021a8:	4b5e      	ldr	r3, [pc, #376]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b54      	cmp	r3, #84	; 0x54
 80021ae:	d121      	bne.n	80021f4 <HAL_UART_RxCpltCallback+0x648>
 80021b0:	4b5c      	ldr	r3, [pc, #368]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 80021b2:	785b      	ldrb	r3, [r3, #1]
 80021b4:	2b44      	cmp	r3, #68	; 0x44
 80021b6:	d11d      	bne.n	80021f4 <HAL_UART_RxCpltCallback+0x648>
    __ADD_COMMAND(cQueue, 15, val); // TD move until specified distance from obstacle and record distance travelled,
 80021b8:	4b5b      	ldr	r3, [pc, #364]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	4a5a      	ldr	r2, [pc, #360]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	220f      	movs	r2, #15
 80021c4:	711a      	strb	r2, [r3, #4]
 80021c6:	4b58      	ldr	r3, [pc, #352]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	b291      	uxth	r1, r2
 80021ce:	4a56      	ldr	r2, [pc, #344]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	4413      	add	r3, r2
 80021d4:	460a      	mov	r2, r1
 80021d6:	80da      	strh	r2, [r3, #6]
 80021d8:	4b53      	ldr	r3, [pc, #332]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	3301      	adds	r3, #1
 80021de:	4a52      	ldr	r2, [pc, #328]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80021e0:	7892      	ldrb	r2, [r2, #2]
 80021e2:	fb93 f1f2 	sdiv	r1, r3, r2
 80021e6:	fb01 f202 	mul.w	r2, r1, r2
 80021ea:	1a9b      	subs	r3, r3, r2
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	4b4e      	ldr	r3, [pc, #312]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80021f0:	701a      	strb	r2, [r3, #0]
 80021f2:	e10c      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
                                    // and travelled backward to staring point - for debugging only
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'A')
 80021f4:	4b4b      	ldr	r3, [pc, #300]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	2b46      	cmp	r3, #70	; 0x46
 80021fa:	d121      	bne.n	8002240 <HAL_UART_RxCpltCallback+0x694>
 80021fc:	4b49      	ldr	r3, [pc, #292]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 80021fe:	785b      	ldrb	r3, [r3, #1]
 8002200:	2b41      	cmp	r3, #65	; 0x41
 8002202:	d11d      	bne.n	8002240 <HAL_UART_RxCpltCallback+0x694>
    __ADD_COMMAND(cQueue, 88, val); // forward anti-clockwise rotation with variable
 8002204:	4b48      	ldr	r3, [pc, #288]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	4a47      	ldr	r2, [pc, #284]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	2258      	movs	r2, #88	; 0x58
 8002210:	711a      	strb	r2, [r3, #4]
 8002212:	4b45      	ldr	r3, [pc, #276]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	b291      	uxth	r1, r2
 800221a:	4a43      	ldr	r2, [pc, #268]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	4413      	add	r3, r2
 8002220:	460a      	mov	r2, r1
 8002222:	80da      	strh	r2, [r3, #6]
 8002224:	4b40      	ldr	r3, [pc, #256]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	3301      	adds	r3, #1
 800222a:	4a3f      	ldr	r2, [pc, #252]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800222c:	7892      	ldrb	r2, [r2, #2]
 800222e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002232:	fb01 f202 	mul.w	r2, r1, r2
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	b2da      	uxtb	r2, r3
 800223a:	4b3b      	ldr	r3, [pc, #236]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800223c:	701a      	strb	r2, [r3, #0]
 800223e:	e0e6      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'C')
 8002240:	4b38      	ldr	r3, [pc, #224]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b46      	cmp	r3, #70	; 0x46
 8002246:	d121      	bne.n	800228c <HAL_UART_RxCpltCallback+0x6e0>
 8002248:	4b36      	ldr	r3, [pc, #216]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 800224a:	785b      	ldrb	r3, [r3, #1]
 800224c:	2b43      	cmp	r3, #67	; 0x43
 800224e:	d11d      	bne.n	800228c <HAL_UART_RxCpltCallback+0x6e0>
    __ADD_COMMAND(cQueue, 89, val); // forward clockwise rotation with variable
 8002250:	4b35      	ldr	r3, [pc, #212]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	4a34      	ldr	r2, [pc, #208]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	2259      	movs	r2, #89	; 0x59
 800225c:	711a      	strb	r2, [r3, #4]
 800225e:	4b32      	ldr	r3, [pc, #200]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	b291      	uxth	r1, r2
 8002266:	4a30      	ldr	r2, [pc, #192]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4413      	add	r3, r2
 800226c:	460a      	mov	r2, r1
 800226e:	80da      	strh	r2, [r3, #6]
 8002270:	4b2d      	ldr	r3, [pc, #180]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	3301      	adds	r3, #1
 8002276:	4a2c      	ldr	r2, [pc, #176]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002278:	7892      	ldrb	r2, [r2, #2]
 800227a:	fb93 f1f2 	sdiv	r1, r3, r2
 800227e:	fb01 f202 	mul.w	r2, r1, r2
 8002282:	1a9b      	subs	r3, r3, r2
 8002284:	b2da      	uxtb	r2, r3
 8002286:	4b28      	ldr	r3, [pc, #160]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002288:	701a      	strb	r2, [r3, #0]
 800228a:	e0c0      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'A')
 800228c:	4b25      	ldr	r3, [pc, #148]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	2b42      	cmp	r3, #66	; 0x42
 8002292:	d121      	bne.n	80022d8 <HAL_UART_RxCpltCallback+0x72c>
 8002294:	4b23      	ldr	r3, [pc, #140]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 8002296:	785b      	ldrb	r3, [r3, #1]
 8002298:	2b41      	cmp	r3, #65	; 0x41
 800229a:	d11d      	bne.n	80022d8 <HAL_UART_RxCpltCallback+0x72c>
    __ADD_COMMAND(cQueue, 90, val); // backward anti-clockwise rotation with variable
 800229c:	4b22      	ldr	r3, [pc, #136]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	4a21      	ldr	r2, [pc, #132]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4413      	add	r3, r2
 80022a6:	225a      	movs	r2, #90	; 0x5a
 80022a8:	711a      	strb	r2, [r3, #4]
 80022aa:	4b1f      	ldr	r3, [pc, #124]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	b291      	uxth	r1, r2
 80022b2:	4a1d      	ldr	r2, [pc, #116]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	460a      	mov	r2, r1
 80022ba:	80da      	strh	r2, [r3, #6]
 80022bc:	4b1a      	ldr	r3, [pc, #104]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	3301      	adds	r3, #1
 80022c2:	4a19      	ldr	r2, [pc, #100]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80022c4:	7892      	ldrb	r2, [r2, #2]
 80022c6:	fb93 f1f2 	sdiv	r1, r3, r2
 80022ca:	fb01 f202 	mul.w	r2, r1, r2
 80022ce:	1a9b      	subs	r3, r3, r2
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	4b15      	ldr	r3, [pc, #84]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80022d4:	701a      	strb	r2, [r3, #0]
 80022d6:	e09a      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'C')
 80022d8:	4b12      	ldr	r3, [pc, #72]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	2b42      	cmp	r3, #66	; 0x42
 80022de:	d125      	bne.n	800232c <HAL_UART_RxCpltCallback+0x780>
 80022e0:	4b10      	ldr	r3, [pc, #64]	; (8002324 <HAL_UART_RxCpltCallback+0x778>)
 80022e2:	785b      	ldrb	r3, [r3, #1]
 80022e4:	2b43      	cmp	r3, #67	; 0x43
 80022e6:	d121      	bne.n	800232c <HAL_UART_RxCpltCallback+0x780>
    __ADD_COMMAND(cQueue, 91, val); // backward clockwise rotation with variable
 80022e8:	4b0f      	ldr	r3, [pc, #60]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	4a0e      	ldr	r2, [pc, #56]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	225b      	movs	r2, #91	; 0x5b
 80022f4:	711a      	strb	r2, [r3, #4]
 80022f6:	4b0c      	ldr	r3, [pc, #48]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	b291      	uxth	r1, r2
 80022fe:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	460a      	mov	r2, r1
 8002306:	80da      	strh	r2, [r3, #6]
 8002308:	4b07      	ldr	r3, [pc, #28]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	3301      	adds	r3, #1
 800230e:	4a06      	ldr	r2, [pc, #24]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002310:	7892      	ldrb	r2, [r2, #2]
 8002312:	fb93 f1f2 	sdiv	r1, r3, r2
 8002316:	fb01 f202 	mul.w	r2, r1, r2
 800231a:	1a9b      	subs	r3, r3, r2
 800231c:	b2da      	uxtb	r2, r3
 800231e:	4b02      	ldr	r3, [pc, #8]	; (8002328 <HAL_UART_RxCpltCallback+0x77c>)
 8002320:	701a      	strb	r2, [r3, #0]
 8002322:	e074      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
 8002324:	20000488 	.word	0x20000488
 8002328:	20000494 	.word	0x20000494
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'A')
 800232c:	4b4f      	ldr	r3, [pc, #316]	; (800246c <HAL_UART_RxCpltCallback+0x8c0>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b54      	cmp	r3, #84	; 0x54
 8002332:	d121      	bne.n	8002378 <HAL_UART_RxCpltCallback+0x7cc>
 8002334:	4b4d      	ldr	r3, [pc, #308]	; (800246c <HAL_UART_RxCpltCallback+0x8c0>)
 8002336:	785b      	ldrb	r3, [r3, #1]
 8002338:	2b41      	cmp	r3, #65	; 0x41
 800233a:	d11d      	bne.n	8002378 <HAL_UART_RxCpltCallback+0x7cc>
    __ADD_COMMAND(cQueue, 92, val);
 800233c:	4b4c      	ldr	r3, [pc, #304]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	4a4b      	ldr	r2, [pc, #300]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	225c      	movs	r2, #92	; 0x5c
 8002348:	711a      	strb	r2, [r3, #4]
 800234a:	4b49      	ldr	r3, [pc, #292]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	b291      	uxth	r1, r2
 8002352:	4a47      	ldr	r2, [pc, #284]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4413      	add	r3, r2
 8002358:	460a      	mov	r2, r1
 800235a:	80da      	strh	r2, [r3, #6]
 800235c:	4b44      	ldr	r3, [pc, #272]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	3301      	adds	r3, #1
 8002362:	4a43      	ldr	r2, [pc, #268]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002364:	7892      	ldrb	r2, [r2, #2]
 8002366:	fb93 f1f2 	sdiv	r1, r3, r2
 800236a:	fb01 f202 	mul.w	r2, r1, r2
 800236e:	1a9b      	subs	r3, r3, r2
 8002370:	b2da      	uxtb	r2, r3
 8002372:	4b3f      	ldr	r3, [pc, #252]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002374:	701a      	strb	r2, [r3, #0]
 8002376:	e04a      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'I' && aRxBuffer[1] == 'R')
 8002378:	4b3c      	ldr	r3, [pc, #240]	; (800246c <HAL_UART_RxCpltCallback+0x8c0>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b49      	cmp	r3, #73	; 0x49
 800237e:	d121      	bne.n	80023c4 <HAL_UART_RxCpltCallback+0x818>
 8002380:	4b3a      	ldr	r3, [pc, #232]	; (800246c <HAL_UART_RxCpltCallback+0x8c0>)
 8002382:	785b      	ldrb	r3, [r3, #1]
 8002384:	2b52      	cmp	r3, #82	; 0x52
 8002386:	d11d      	bne.n	80023c4 <HAL_UART_RxCpltCallback+0x818>
    __ADD_COMMAND(cQueue, 93, val);
 8002388:	4b39      	ldr	r3, [pc, #228]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	4a38      	ldr	r2, [pc, #224]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	4413      	add	r3, r2
 8002392:	225d      	movs	r2, #93	; 0x5d
 8002394:	711a      	strb	r2, [r3, #4]
 8002396:	4b36      	ldr	r3, [pc, #216]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	b291      	uxth	r1, r2
 800239e:	4a34      	ldr	r2, [pc, #208]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	460a      	mov	r2, r1
 80023a6:	80da      	strh	r2, [r3, #6]
 80023a8:	4b31      	ldr	r3, [pc, #196]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	3301      	adds	r3, #1
 80023ae:	4a30      	ldr	r2, [pc, #192]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023b0:	7892      	ldrb	r2, [r2, #2]
 80023b2:	fb93 f1f2 	sdiv	r1, r3, r2
 80023b6:	fb01 f202 	mul.w	r2, r1, r2
 80023ba:	1a9b      	subs	r3, r3, r2
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	4b2c      	ldr	r3, [pc, #176]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023c0:	701a      	strb	r2, [r3, #0]
 80023c2:	e024      	b.n	800240e <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'I' && aRxBuffer[1] == 'C')
 80023c4:	4b29      	ldr	r3, [pc, #164]	; (800246c <HAL_UART_RxCpltCallback+0x8c0>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b49      	cmp	r3, #73	; 0x49
 80023ca:	d120      	bne.n	800240e <HAL_UART_RxCpltCallback+0x862>
 80023cc:	4b27      	ldr	r3, [pc, #156]	; (800246c <HAL_UART_RxCpltCallback+0x8c0>)
 80023ce:	785b      	ldrb	r3, [r3, #1]
 80023d0:	2b43      	cmp	r3, #67	; 0x43
 80023d2:	d11c      	bne.n	800240e <HAL_UART_RxCpltCallback+0x862>
    __ADD_COMMAND(cQueue, 94, val);
 80023d4:	4b26      	ldr	r3, [pc, #152]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	4a25      	ldr	r2, [pc, #148]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	4413      	add	r3, r2
 80023de:	225e      	movs	r2, #94	; 0x5e
 80023e0:	711a      	strb	r2, [r3, #4]
 80023e2:	4b23      	ldr	r3, [pc, #140]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	b291      	uxth	r1, r2
 80023ea:	4a21      	ldr	r2, [pc, #132]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	460a      	mov	r2, r1
 80023f2:	80da      	strh	r2, [r3, #6]
 80023f4:	4b1e      	ldr	r3, [pc, #120]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	3301      	adds	r3, #1
 80023fa:	4a1d      	ldr	r2, [pc, #116]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 80023fc:	7892      	ldrb	r2, [r2, #2]
 80023fe:	fb93 f1f2 	sdiv	r1, r3, r2
 8002402:	fb01 f202 	mul.w	r2, r1, r2
 8002406:	1a9b      	subs	r3, r3, r2
 8002408:	b2da      	uxtb	r2, r3
 800240a:	4b19      	ldr	r3, [pc, #100]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 800240c:	701a      	strb	r2, [r3, #0]
  if (!__COMMAND_QUEUE_IS_EMPTY(cQueue))
 800240e:	4b18      	ldr	r3, [pc, #96]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002410:	781a      	ldrb	r2, [r3, #0]
 8002412:	4b17      	ldr	r3, [pc, #92]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002414:	785b      	ldrb	r3, [r3, #1]
 8002416:	429a      	cmp	r2, r3
 8002418:	d019      	beq.n	800244e <HAL_UART_RxCpltCallback+0x8a2>
  {
    __READ_COMMAND(cQueue, curCmd, rxMsg);
 800241a:	4b15      	ldr	r3, [pc, #84]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 800241c:	785b      	ldrb	r3, [r3, #1]
 800241e:	4a15      	ldr	r2, [pc, #84]	; (8002474 <HAL_UART_RxCpltCallback+0x8c8>)
 8002420:	4913      	ldr	r1, [pc, #76]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	440b      	add	r3, r1
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	6013      	str	r3, [r2, #0]
 800242a:	4b11      	ldr	r3, [pc, #68]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 800242c:	785b      	ldrb	r3, [r3, #1]
 800242e:	3301      	adds	r3, #1
 8002430:	4a0f      	ldr	r2, [pc, #60]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002432:	7892      	ldrb	r2, [r2, #2]
 8002434:	fb93 f1f2 	sdiv	r1, r3, r2
 8002438:	fb01 f202 	mul.w	r2, r1, r2
 800243c:	1a9b      	subs	r3, r3, r2
 800243e:	b2da      	uxtb	r2, r3
 8002440:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <HAL_UART_RxCpltCallback+0x8c4>)
 8002442:	705a      	strb	r2, [r3, #1]
 8002444:	4a0c      	ldr	r2, [pc, #48]	; (8002478 <HAL_UART_RxCpltCallback+0x8cc>)
 8002446:	210f      	movs	r1, #15
 8002448:	480c      	ldr	r0, [pc, #48]	; (800247c <HAL_UART_RxCpltCallback+0x8d0>)
 800244a:	f00c febb 	bl	800f1c4 <sniprintf>
  }

  // clear aRx buffer
  __HAL_UART_FLUSH_DRREGISTER(&huart3);
 800244e:	4b0c      	ldr	r3, [pc, #48]	; (8002480 <HAL_UART_RxCpltCallback+0x8d4>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 8002454:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <HAL_UART_RxCpltCallback+0x8d8>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	b29b      	uxth	r3, r3
 800245a:	461a      	mov	r2, r3
 800245c:	4903      	ldr	r1, [pc, #12]	; (800246c <HAL_UART_RxCpltCallback+0x8c0>)
 800245e:	4808      	ldr	r0, [pc, #32]	; (8002480 <HAL_UART_RxCpltCallback+0x8d4>)
 8002460:	f008 fdc7 	bl	800aff2 <HAL_UART_Receive_IT>
}
 8002464:	bf00      	nop
 8002466:	3710      	adds	r7, #16
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000488 	.word	0x20000488
 8002470:	20000494 	.word	0x20000494
 8002474:	200004c8 	.word	0x200004c8
 8002478:	0800fbe8 	.word	0x0800fbe8
 800247c:	200004cc 	.word	0x200004cc
 8002480:	2000040c 	.word	0x2000040c
 8002484:	20000000 	.word	0x20000000

08002488 <PIDConfigInit>:

// pid
void PIDConfigInit(PIDConfig *cfg, const float Kp, const float Ki, const float Kd)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	ed87 0a02 	vstr	s0, [r7, #8]
 8002494:	edc7 0a01 	vstr	s1, [r7, #4]
 8002498:	ed87 1a00 	vstr	s2, [r7]
  cfg->Kp = Kp;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	68ba      	ldr	r2, [r7, #8]
 80024a0:	601a      	str	r2, [r3, #0]
  cfg->Ki = Ki;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	605a      	str	r2, [r3, #4]
  cfg->Kd = Kd;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	609a      	str	r2, [r3, #8]
  cfg->ek1 = 0;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f04f 0200 	mov.w	r2, #0
 80024b4:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f04f 0200 	mov.w	r2, #0
 80024bc:	611a      	str	r2, [r3, #16]
}
 80024be:	bf00      	nop
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <PIDConfigReset>:

void PIDConfigReset(PIDConfig *cfg)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
  cfg->ek1 = 0;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f04f 0200 	mov.w	r2, #0
 80024d8:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f04f 0200 	mov.w	r2, #0
 80024e0:	611a      	str	r2, [r3, #16]
}
 80024e2:	bf00      	nop
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
	...

080024f0 <HCSR04_Read>:

void HCSR04_Read(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET);
 80024f4:	2200      	movs	r2, #0
 80024f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024fa:	481a      	ldr	r0, [pc, #104]	; (8002564 <HCSR04_Read+0x74>)
 80024fc:	f005 f9b4 	bl	8007868 <HAL_GPIO_WritePin>
  __delay_us(&htim6, 50);
 8002500:	4b19      	ldr	r3, [pc, #100]	; (8002568 <HCSR04_Read+0x78>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2200      	movs	r2, #0
 8002506:	625a      	str	r2, [r3, #36]	; 0x24
 8002508:	4b17      	ldr	r3, [pc, #92]	; (8002568 <HCSR04_Read+0x78>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250e:	2b31      	cmp	r3, #49	; 0x31
 8002510:	d9fa      	bls.n	8002508 <HCSR04_Read+0x18>
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_SET);   // pull the TRIG pin HIGH
 8002512:	2201      	movs	r2, #1
 8002514:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002518:	4812      	ldr	r0, [pc, #72]	; (8002564 <HCSR04_Read+0x74>)
 800251a:	f005 f9a5 	bl	8007868 <HAL_GPIO_WritePin>
  __delay_us(&htim6, 10);                                            // wait for 10 us
 800251e:	4b12      	ldr	r3, [pc, #72]	; (8002568 <HCSR04_Read+0x78>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2200      	movs	r2, #0
 8002524:	625a      	str	r2, [r3, #36]	; 0x24
 8002526:	4b10      	ldr	r3, [pc, #64]	; (8002568 <HCSR04_Read+0x78>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252c:	2b09      	cmp	r3, #9
 800252e:	d9fa      	bls.n	8002526 <HCSR04_Read+0x36>
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET); // pull the TRIG pin low
 8002530:	2200      	movs	r2, #0
 8002532:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002536:	480b      	ldr	r0, [pc, #44]	; (8002564 <HCSR04_Read+0x74>)
 8002538:	f005 f996 	bl	8007868 <HAL_GPIO_WritePin>
  __delay_us(&htim6, 50);
 800253c:	4b0a      	ldr	r3, [pc, #40]	; (8002568 <HCSR04_Read+0x78>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2200      	movs	r2, #0
 8002542:	625a      	str	r2, [r3, #36]	; 0x24
 8002544:	4b08      	ldr	r3, [pc, #32]	; (8002568 <HCSR04_Read+0x78>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254a:	2b31      	cmp	r3, #49	; 0x31
 800254c:	d9fa      	bls.n	8002544 <HCSR04_Read+0x54>
  __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC2);
 800254e:	4b07      	ldr	r3, [pc, #28]	; (800256c <HCSR04_Read+0x7c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68da      	ldr	r2, [r3, #12]
 8002554:	4b05      	ldr	r3, [pc, #20]	; (800256c <HCSR04_Read+0x7c>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f042 0204 	orr.w	r2, r2, #4
 800255c:	60da      	str	r2, [r3, #12]
}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40021000 	.word	0x40021000
 8002568:	2000037c 	.word	0x2000037c
 800256c:	20000334 	.word	0x20000334

08002570 <StraightLineMove>:

int8_t dir = 1;
int correction = 0;

void StraightLineMove(const uint8_t speedMode)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af04      	add	r7, sp, #16
 8002576:	4603      	mov	r3, r0
 8002578:	71fb      	strb	r3, [r7, #7]

  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ); // polling
 800257a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800257e:	9302      	str	r3, [sp, #8]
 8002580:	2302      	movs	r3, #2
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	4ba9      	ldr	r3, [pc, #676]	; (800282c <StraightLineMove+0x2bc>)
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	2301      	movs	r3, #1
 800258a:	2237      	movs	r2, #55	; 0x37
 800258c:	21d0      	movs	r1, #208	; 0xd0
 800258e:	48a8      	ldr	r0, [pc, #672]	; (8002830 <StraightLineMove+0x2c0>)
 8002590:	f005 fbc2 	bl	8007d18 <HAL_I2C_Mem_Read>
 8002594:	4ba5      	ldr	r3, [pc, #660]	; (800282c <StraightLineMove+0x2bc>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	021b      	lsls	r3, r3, #8
 800259a:	b21a      	sxth	r2, r3
 800259c:	4ba3      	ldr	r3, [pc, #652]	; (800282c <StraightLineMove+0x2bc>)
 800259e:	785b      	ldrb	r3, [r3, #1]
 80025a0:	b21b      	sxth	r3, r3
 80025a2:	4313      	orrs	r3, r2
 80025a4:	b21a      	sxth	r2, r3
 80025a6:	4ba3      	ldr	r3, [pc, #652]	; (8002834 <StraightLineMove+0x2c4>)
 80025a8:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);
 80025aa:	4ba3      	ldr	r3, [pc, #652]	; (8002838 <StraightLineMove+0x2c8>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0310 	and.w	r3, r3, #16
 80025b4:	2b10      	cmp	r3, #16
 80025b6:	bf0c      	ite	eq
 80025b8:	2301      	moveq	r3, #1
 80025ba:	2300      	movne	r3, #0
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	b25a      	sxtb	r2, r3
 80025c0:	4b9e      	ldr	r3, [pc, #632]	; (800283c <StraightLineMove+0x2cc>)
 80025c2:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;s
 80025c4:	4b9b      	ldr	r3, [pc, #620]	; (8002834 <StraightLineMove+0x2c4>)
 80025c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025ca:	f113 0f04 	cmn.w	r3, #4
 80025ce:	db04      	blt.n	80025da <StraightLineMove+0x6a>
 80025d0:	4b98      	ldr	r3, [pc, #608]	; (8002834 <StraightLineMove+0x2c4>)
 80025d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025d6:	2b0b      	cmp	r3, #11
 80025d8:	dd07      	ble.n	80025ea <StraightLineMove+0x7a>
 80025da:	4b96      	ldr	r3, [pc, #600]	; (8002834 <StraightLineMove+0x2c4>)
 80025dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025e0:	ee07 3a90 	vmov	s15, r3
 80025e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025e8:	e001      	b.n	80025ee <StraightLineMove+0x7e>
 80025ea:	eddf 7a95 	vldr	s15, [pc, #596]	; 8002840 <StraightLineMove+0x2d0>
 80025ee:	4b95      	ldr	r3, [pc, #596]	; (8002844 <StraightLineMove+0x2d4>)
 80025f0:	ed93 7a00 	vldr	s14, [r3]
 80025f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025f8:	4b92      	ldr	r3, [pc, #584]	; (8002844 <StraightLineMove+0x2d4>)
 80025fa:	edc3 7a00 	vstr	s15, [r3]

  if (speedMode == SPEED_MODE_T)
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d164      	bne.n	80026ce <StraightLineMove+0x15e>
    __PID_SPEED_T(pidTSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002604:	4b90      	ldr	r3, [pc, #576]	; (8002848 <StraightLineMove+0x2d8>)
 8002606:	ed93 7a00 	vldr	s14, [r3]
 800260a:	4b8e      	ldr	r3, [pc, #568]	; (8002844 <StraightLineMove+0x2d4>)
 800260c:	edd3 7a00 	vldr	s15, [r3]
 8002610:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002614:	4b8c      	ldr	r3, [pc, #560]	; (8002848 <StraightLineMove+0x2d8>)
 8002616:	edd3 6a01 	vldr	s13, [r3, #4]
 800261a:	4b8b      	ldr	r3, [pc, #556]	; (8002848 <StraightLineMove+0x2d8>)
 800261c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002620:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002624:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002628:	4b87      	ldr	r3, [pc, #540]	; (8002848 <StraightLineMove+0x2d8>)
 800262a:	edd3 6a02 	vldr	s13, [r3, #8]
 800262e:	4b86      	ldr	r3, [pc, #536]	; (8002848 <StraightLineMove+0x2d8>)
 8002630:	ed93 6a03 	vldr	s12, [r3, #12]
 8002634:	4b83      	ldr	r3, [pc, #524]	; (8002844 <StraightLineMove+0x2d4>)
 8002636:	edd3 7a00 	vldr	s15, [r3]
 800263a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800263e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002642:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002646:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800264a:	ee17 2a90 	vmov	r2, s15
 800264e:	4b7f      	ldr	r3, [pc, #508]	; (800284c <StraightLineMove+0x2dc>)
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	4b7c      	ldr	r3, [pc, #496]	; (8002844 <StraightLineMove+0x2d4>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a7c      	ldr	r2, [pc, #496]	; (8002848 <StraightLineMove+0x2d8>)
 8002658:	60d3      	str	r3, [r2, #12]
 800265a:	4b7b      	ldr	r3, [pc, #492]	; (8002848 <StraightLineMove+0x2d8>)
 800265c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002660:	4b78      	ldr	r3, [pc, #480]	; (8002844 <StraightLineMove+0x2d4>)
 8002662:	edd3 7a00 	vldr	s15, [r3]
 8002666:	ee77 7a27 	vadd.f32	s15, s14, s15
 800266a:	4b77      	ldr	r3, [pc, #476]	; (8002848 <StraightLineMove+0x2d8>)
 800266c:	edc3 7a04 	vstr	s15, [r3, #16]
 8002670:	4b76      	ldr	r3, [pc, #472]	; (800284c <StraightLineMove+0x2dc>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002678:	dc06      	bgt.n	8002688 <StraightLineMove+0x118>
 800267a:	4b74      	ldr	r3, [pc, #464]	; (800284c <StraightLineMove+0x2dc>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a74      	ldr	r2, [pc, #464]	; (8002850 <StraightLineMove+0x2e0>)
 8002680:	4293      	cmp	r3, r2
 8002682:	bfb8      	it	lt
 8002684:	4613      	movlt	r3, r2
 8002686:	e001      	b.n	800268c <StraightLineMove+0x11c>
 8002688:	f44f 7316 	mov.w	r3, #600	; 0x258
 800268c:	4a6f      	ldr	r2, [pc, #444]	; (800284c <StraightLineMove+0x2dc>)
 800268e:	6013      	str	r3, [r2, #0]
 8002690:	4b6a      	ldr	r3, [pc, #424]	; (800283c <StraightLineMove+0x2cc>)
 8002692:	f993 3000 	ldrsb.w	r3, [r3]
 8002696:	b29a      	uxth	r2, r3
 8002698:	4b6c      	ldr	r3, [pc, #432]	; (800284c <StraightLineMove+0x2dc>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	b29b      	uxth	r3, r3
 800269e:	fb12 f303 	smulbb	r3, r2, r3
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	4b6a      	ldr	r3, [pc, #424]	; (8002854 <StraightLineMove+0x2e4>)
 80026ac:	801a      	strh	r2, [r3, #0]
 80026ae:	4b63      	ldr	r3, [pc, #396]	; (800283c <StraightLineMove+0x2cc>)
 80026b0:	f993 3000 	ldrsb.w	r3, [r3]
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	4b65      	ldr	r3, [pc, #404]	; (800284c <StraightLineMove+0x2dc>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	fb12 f303 	smulbb	r3, r2, r3
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	f5c3 6396 	rsb	r3, r3, #1200	; 0x4b0
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	4b63      	ldr	r3, [pc, #396]	; (8002858 <StraightLineMove+0x2e8>)
 80026ca:	801a      	strh	r2, [r3, #0]
 80026cc:	e0ef      	b.n	80028ae <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_2)
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d165      	bne.n	80027a0 <StraightLineMove+0x230>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 80026d4:	4b61      	ldr	r3, [pc, #388]	; (800285c <StraightLineMove+0x2ec>)
 80026d6:	ed93 7a00 	vldr	s14, [r3]
 80026da:	4b5a      	ldr	r3, [pc, #360]	; (8002844 <StraightLineMove+0x2d4>)
 80026dc:	edd3 7a00 	vldr	s15, [r3]
 80026e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026e4:	4b5d      	ldr	r3, [pc, #372]	; (800285c <StraightLineMove+0x2ec>)
 80026e6:	edd3 6a01 	vldr	s13, [r3, #4]
 80026ea:	4b5c      	ldr	r3, [pc, #368]	; (800285c <StraightLineMove+0x2ec>)
 80026ec:	edd3 7a04 	vldr	s15, [r3, #16]
 80026f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026f8:	4b58      	ldr	r3, [pc, #352]	; (800285c <StraightLineMove+0x2ec>)
 80026fa:	edd3 6a02 	vldr	s13, [r3, #8]
 80026fe:	4b57      	ldr	r3, [pc, #348]	; (800285c <StraightLineMove+0x2ec>)
 8002700:	ed93 6a03 	vldr	s12, [r3, #12]
 8002704:	4b4f      	ldr	r3, [pc, #316]	; (8002844 <StraightLineMove+0x2d4>)
 8002706:	edd3 7a00 	vldr	s15, [r3]
 800270a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800270e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002712:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002716:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800271a:	ee17 2a90 	vmov	r2, s15
 800271e:	4b4b      	ldr	r3, [pc, #300]	; (800284c <StraightLineMove+0x2dc>)
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	4b48      	ldr	r3, [pc, #288]	; (8002844 <StraightLineMove+0x2d4>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a4d      	ldr	r2, [pc, #308]	; (800285c <StraightLineMove+0x2ec>)
 8002728:	60d3      	str	r3, [r2, #12]
 800272a:	4b4c      	ldr	r3, [pc, #304]	; (800285c <StraightLineMove+0x2ec>)
 800272c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002730:	4b44      	ldr	r3, [pc, #272]	; (8002844 <StraightLineMove+0x2d4>)
 8002732:	edd3 7a00 	vldr	s15, [r3]
 8002736:	ee77 7a27 	vadd.f32	s15, s14, s15
 800273a:	4b48      	ldr	r3, [pc, #288]	; (800285c <StraightLineMove+0x2ec>)
 800273c:	edc3 7a04 	vstr	s15, [r3, #16]
 8002740:	4b42      	ldr	r3, [pc, #264]	; (800284c <StraightLineMove+0x2dc>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002748:	dc06      	bgt.n	8002758 <StraightLineMove+0x1e8>
 800274a:	4b40      	ldr	r3, [pc, #256]	; (800284c <StraightLineMove+0x2dc>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a44      	ldr	r2, [pc, #272]	; (8002860 <StraightLineMove+0x2f0>)
 8002750:	4293      	cmp	r3, r2
 8002752:	bfb8      	it	lt
 8002754:	4613      	movlt	r3, r2
 8002756:	e001      	b.n	800275c <StraightLineMove+0x1ec>
 8002758:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 800275c:	4a3b      	ldr	r2, [pc, #236]	; (800284c <StraightLineMove+0x2dc>)
 800275e:	6013      	str	r3, [r2, #0]
 8002760:	4b36      	ldr	r3, [pc, #216]	; (800283c <StraightLineMove+0x2cc>)
 8002762:	f993 3000 	ldrsb.w	r3, [r3]
 8002766:	b29a      	uxth	r2, r3
 8002768:	4b38      	ldr	r3, [pc, #224]	; (800284c <StraightLineMove+0x2dc>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	b29b      	uxth	r3, r3
 800276e:	fb12 f303 	smulbb	r3, r2, r3
 8002772:	b29b      	uxth	r3, r3
 8002774:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002778:	b29a      	uxth	r2, r3
 800277a:	4b36      	ldr	r3, [pc, #216]	; (8002854 <StraightLineMove+0x2e4>)
 800277c:	801a      	strh	r2, [r3, #0]
 800277e:	4b2f      	ldr	r3, [pc, #188]	; (800283c <StraightLineMove+0x2cc>)
 8002780:	f993 3000 	ldrsb.w	r3, [r3]
 8002784:	b29a      	uxth	r2, r3
 8002786:	4b31      	ldr	r3, [pc, #196]	; (800284c <StraightLineMove+0x2dc>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	b29b      	uxth	r3, r3
 800278c:	fb12 f303 	smulbb	r3, r2, r3
 8002790:	b29b      	uxth	r3, r3
 8002792:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 8002796:	3308      	adds	r3, #8
 8002798:	b29a      	uxth	r2, r3
 800279a:	4b2f      	ldr	r3, [pc, #188]	; (8002858 <StraightLineMove+0x2e8>)
 800279c:	801a      	strh	r2, [r3, #0]
 800279e:	e086      	b.n	80028ae <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_1)
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	f040 8083 	bne.w	80028ae <StraightLineMove+0x33e>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 80027a8:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <StraightLineMove+0x2f4>)
 80027aa:	ed93 7a00 	vldr	s14, [r3]
 80027ae:	4b25      	ldr	r3, [pc, #148]	; (8002844 <StraightLineMove+0x2d4>)
 80027b0:	edd3 7a00 	vldr	s15, [r3]
 80027b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027b8:	4b2a      	ldr	r3, [pc, #168]	; (8002864 <StraightLineMove+0x2f4>)
 80027ba:	edd3 6a01 	vldr	s13, [r3, #4]
 80027be:	4b29      	ldr	r3, [pc, #164]	; (8002864 <StraightLineMove+0x2f4>)
 80027c0:	edd3 7a04 	vldr	s15, [r3, #16]
 80027c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027cc:	4b25      	ldr	r3, [pc, #148]	; (8002864 <StraightLineMove+0x2f4>)
 80027ce:	edd3 6a02 	vldr	s13, [r3, #8]
 80027d2:	4b24      	ldr	r3, [pc, #144]	; (8002864 <StraightLineMove+0x2f4>)
 80027d4:	ed93 6a03 	vldr	s12, [r3, #12]
 80027d8:	4b1a      	ldr	r3, [pc, #104]	; (8002844 <StraightLineMove+0x2d4>)
 80027da:	edd3 7a00 	vldr	s15, [r3]
 80027de:	ee76 7a67 	vsub.f32	s15, s12, s15
 80027e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027ee:	ee17 2a90 	vmov	r2, s15
 80027f2:	4b16      	ldr	r3, [pc, #88]	; (800284c <StraightLineMove+0x2dc>)
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	4b13      	ldr	r3, [pc, #76]	; (8002844 <StraightLineMove+0x2d4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a1a      	ldr	r2, [pc, #104]	; (8002864 <StraightLineMove+0x2f4>)
 80027fc:	60d3      	str	r3, [r2, #12]
 80027fe:	4b19      	ldr	r3, [pc, #100]	; (8002864 <StraightLineMove+0x2f4>)
 8002800:	ed93 7a04 	vldr	s14, [r3, #16]
 8002804:	4b0f      	ldr	r3, [pc, #60]	; (8002844 <StraightLineMove+0x2d4>)
 8002806:	edd3 7a00 	vldr	s15, [r3]
 800280a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800280e:	4b15      	ldr	r3, [pc, #84]	; (8002864 <StraightLineMove+0x2f4>)
 8002810:	edc3 7a04 	vstr	s15, [r3, #16]
 8002814:	4b0d      	ldr	r3, [pc, #52]	; (800284c <StraightLineMove+0x2dc>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800281c:	dc24      	bgt.n	8002868 <StraightLineMove+0x2f8>
 800281e:	4b0b      	ldr	r3, [pc, #44]	; (800284c <StraightLineMove+0x2dc>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a0f      	ldr	r2, [pc, #60]	; (8002860 <StraightLineMove+0x2f0>)
 8002824:	4293      	cmp	r3, r2
 8002826:	bfb8      	it	lt
 8002828:	4613      	movlt	r3, r2
 800282a:	e01f      	b.n	800286c <StraightLineMove+0x2fc>
 800282c:	200004e8 	.word	0x200004e8
 8002830:	20000250 	.word	0x20000250
 8002834:	200004ea 	.word	0x200004ea
 8002838:	200002ec 	.word	0x200002ec
 800283c:	20000140 	.word	0x20000140
 8002840:	00000000 	.word	0x00000000
 8002844:	200004e4 	.word	0x200004e4
 8002848:	20000514 	.word	0x20000514
 800284c:	20000564 	.word	0x20000564
 8002850:	fffffda8 	.word	0xfffffda8
 8002854:	200004ec 	.word	0x200004ec
 8002858:	200004ee 	.word	0x200004ee
 800285c:	20000528 	.word	0x20000528
 8002860:	fffffd44 	.word	0xfffffd44
 8002864:	20000500 	.word	0x20000500
 8002868:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 800286c:	4a17      	ldr	r2, [pc, #92]	; (80028cc <StraightLineMove+0x35c>)
 800286e:	6013      	str	r3, [r2, #0]
 8002870:	4b17      	ldr	r3, [pc, #92]	; (80028d0 <StraightLineMove+0x360>)
 8002872:	f993 3000 	ldrsb.w	r3, [r3]
 8002876:	b29a      	uxth	r2, r3
 8002878:	4b14      	ldr	r3, [pc, #80]	; (80028cc <StraightLineMove+0x35c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	b29b      	uxth	r3, r3
 800287e:	fb12 f303 	smulbb	r3, r2, r3
 8002882:	b29b      	uxth	r3, r3
 8002884:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 8002888:	b29a      	uxth	r2, r3
 800288a:	4b12      	ldr	r3, [pc, #72]	; (80028d4 <StraightLineMove+0x364>)
 800288c:	801a      	strh	r2, [r3, #0]
 800288e:	4b10      	ldr	r3, [pc, #64]	; (80028d0 <StraightLineMove+0x360>)
 8002890:	f993 3000 	ldrsb.w	r3, [r3]
 8002894:	b29a      	uxth	r2, r3
 8002896:	4b0d      	ldr	r3, [pc, #52]	; (80028cc <StraightLineMove+0x35c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	b29b      	uxth	r3, r3
 800289c:	fb12 f303 	smulbb	r3, r2, r3
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 80028a6:	330c      	adds	r3, #12
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	4b0b      	ldr	r3, [pc, #44]	; (80028d8 <StraightLineMove+0x368>)
 80028ac:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL, newDutyR);
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <StraightLineMove+0x364>)
 80028b0:	881a      	ldrh	r2, [r3, #0]
 80028b2:	4b0a      	ldr	r3, [pc, #40]	; (80028dc <StraightLineMove+0x36c>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	635a      	str	r2, [r3, #52]	; 0x34
 80028b8:	4b07      	ldr	r3, [pc, #28]	; (80028d8 <StraightLineMove+0x368>)
 80028ba:	881a      	ldrh	r2, [r3, #0]
 80028bc:	4b07      	ldr	r3, [pc, #28]	; (80028dc <StraightLineMove+0x36c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	20000564 	.word	0x20000564
 80028d0:	20000140 	.word	0x20000140
 80028d4:	200004ec 	.word	0x200004ec
 80028d8:	200004ee 	.word	0x200004ee
 80028dc:	200003c4 	.word	0x200003c4

080028e0 <RobotMoveDist>:
 * @param targetDist Pointer to the target distance to move.
 * @param dir The direction to move the robot in.
 * @param speedMode The speed mode to use for the movement.
 */
void RobotMoveDist(float *targetDist, const uint8_t dir, const uint8_t speedMode)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	460b      	mov	r3, r1
 80028ea:	70fb      	strb	r3, [r7, #3]
 80028ec:	4613      	mov	r3, r2
 80028ee:	70bb      	strb	r3, [r7, #2]
  angleNow = 0;
 80028f0:	4ba1      	ldr	r3, [pc, #644]	; (8002b78 <RobotMoveDist+0x298>)
 80028f2:	f04f 0200 	mov.w	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
  gyroZ = 0; // reset angle for PID
 80028f8:	4ba0      	ldr	r3, [pc, #640]	; (8002b7c <RobotMoveDist+0x29c>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 80028fe:	48a0      	ldr	r0, [pc, #640]	; (8002b80 <RobotMoveDist+0x2a0>)
 8002900:	f7ff fde3 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 8002904:	489f      	ldr	r0, [pc, #636]	; (8002b84 <RobotMoveDist+0x2a4>)
 8002906:	f7ff fde0 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidFast);
 800290a:	489f      	ldr	r0, [pc, #636]	; (8002b88 <RobotMoveDist+0x2a8>)
 800290c:	f7ff fddd 	bl	80024ca <PIDConfigReset>
  curDistTick = 0;
 8002910:	4b9e      	ldr	r3, [pc, #632]	; (8002b8c <RobotMoveDist+0x2ac>)
 8002912:	2200      	movs	r2, #0
 8002914:	801a      	strh	r2, [r3, #0]
  dist_dL = 0;
 8002916:	4b9e      	ldr	r3, [pc, #632]	; (8002b90 <RobotMoveDist+0x2b0>)
 8002918:	2200      	movs	r2, #0
 800291a:	801a      	strh	r2, [r3, #0]
  __GET_TARGETTICK(*targetDist, targetDistTick);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4618      	mov	r0, r3
 8002922:	f7fd fe09 	bl	8000538 <__aeabi_f2d>
 8002926:	a38e      	add	r3, pc, #568	; (adr r3, 8002b60 <RobotMoveDist+0x280>)
 8002928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292c:	f7fd fe5c 	bl	80005e8 <__aeabi_dmul>
 8002930:	4602      	mov	r2, r0
 8002932:	460b      	mov	r3, r1
 8002934:	4610      	mov	r0, r2
 8002936:	4619      	mov	r1, r3
 8002938:	a38b      	add	r3, pc, #556	; (adr r3, 8002b68 <RobotMoveDist+0x288>)
 800293a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293e:	f7fd fc9b 	bl	8000278 <__aeabi_dsub>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4610      	mov	r0, r2
 8002948:	4619      	mov	r1, r3
 800294a:	f04f 0200 	mov.w	r2, #0
 800294e:	4b91      	ldr	r3, [pc, #580]	; (8002b94 <RobotMoveDist+0x2b4>)
 8002950:	f7fd ff74 	bl	800083c <__aeabi_ddiv>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4610      	mov	r0, r2
 800295a:	4619      	mov	r1, r3
 800295c:	f04f 0200 	mov.w	r2, #0
 8002960:	4b8d      	ldr	r3, [pc, #564]	; (8002b98 <RobotMoveDist+0x2b8>)
 8002962:	f7fd fe41 	bl	80005e8 <__aeabi_dmul>
 8002966:	4602      	mov	r2, r0
 8002968:	460b      	mov	r3, r1
 800296a:	4610      	mov	r0, r2
 800296c:	4619      	mov	r1, r3
 800296e:	f04f 0200 	mov.w	r2, #0
 8002972:	4b8a      	ldr	r3, [pc, #552]	; (8002b9c <RobotMoveDist+0x2bc>)
 8002974:	f7fd fc80 	bl	8000278 <__aeabi_dsub>
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	4610      	mov	r0, r2
 800297e:	4619      	mov	r1, r3
 8002980:	f7fe f8cc 	bl	8000b1c <__aeabi_d2uiz>
 8002984:	4603      	mov	r3, r0
 8002986:	b29a      	uxth	r2, r3
 8002988:	4b85      	ldr	r3, [pc, #532]	; (8002ba0 <RobotMoveDist+0x2c0>)
 800298a:	801a      	strh	r2, [r3, #0]

  last_curTask_tick = HAL_GetTick();
 800298c:	f004 f82c 	bl	80069e8 <HAL_GetTick>
 8002990:	4603      	mov	r3, r0
 8002992:	4a84      	ldr	r2, [pc, #528]	; (8002ba4 <RobotMoveDist+0x2c4>)
 8002994:	6013      	str	r3, [r2, #0]
  __SET_MOTOR_DIRECTION(dir);
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	2b00      	cmp	r3, #0
 800299a:	bf0c      	ite	eq
 800299c:	2301      	moveq	r3, #1
 800299e:	2300      	movne	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	461a      	mov	r2, r3
 80029a4:	2104      	movs	r1, #4
 80029a6:	4880      	ldr	r0, [pc, #512]	; (8002ba8 <RobotMoveDist+0x2c8>)
 80029a8:	f004 ff5e 	bl	8007868 <HAL_GPIO_WritePin>
 80029ac:	78fb      	ldrb	r3, [r7, #3]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	bf14      	ite	ne
 80029b2:	2301      	movne	r3, #1
 80029b4:	2300      	moveq	r3, #0
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	461a      	mov	r2, r3
 80029ba:	2108      	movs	r1, #8
 80029bc:	487a      	ldr	r0, [pc, #488]	; (8002ba8 <RobotMoveDist+0x2c8>)
 80029be:	f004 ff53 	bl	8007868 <HAL_GPIO_WritePin>
 80029c2:	78fb      	ldrb	r3, [r7, #3]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	bf0c      	ite	eq
 80029c8:	2301      	moveq	r3, #1
 80029ca:	2300      	movne	r3, #0
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	461a      	mov	r2, r3
 80029d0:	2120      	movs	r1, #32
 80029d2:	4875      	ldr	r0, [pc, #468]	; (8002ba8 <RobotMoveDist+0x2c8>)
 80029d4:	f004 ff48 	bl	8007868 <HAL_GPIO_WritePin>
 80029d8:	78fb      	ldrb	r3, [r7, #3]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	bf14      	ite	ne
 80029de:	2301      	movne	r3, #1
 80029e0:	2300      	moveq	r3, #0
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	461a      	mov	r2, r3
 80029e6:	2110      	movs	r1, #16
 80029e8:	486f      	ldr	r0, [pc, #444]	; (8002ba8 <RobotMoveDist+0x2c8>)
 80029ea:	f004 ff3d 	bl	8007868 <HAL_GPIO_WritePin>
  __SET_ENCODER_LAST_TICK(&htim2, lastDistTick_L);
 80029ee:	4b6f      	ldr	r3, [pc, #444]	; (8002bac <RobotMoveDist+0x2cc>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f4:	b29a      	uxth	r2, r3
 80029f6:	4b6e      	ldr	r3, [pc, #440]	; (8002bb0 <RobotMoveDist+0x2d0>)
 80029f8:	801a      	strh	r2, [r3, #0]
  do
  {

    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 80029fa:	4b6c      	ldr	r3, [pc, #432]	; (8002bac <RobotMoveDist+0x2cc>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	4b6a      	ldr	r3, [pc, #424]	; (8002bac <RobotMoveDist+0x2cc>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0310 	and.w	r3, r3, #16
 8002a0c:	2b10      	cmp	r3, #16
 8002a0e:	d117      	bne.n	8002a40 <RobotMoveDist+0x160>
 8002a10:	4b67      	ldr	r3, [pc, #412]	; (8002bb0 <RobotMoveDist+0x2d0>)
 8002a12:	881b      	ldrh	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d806      	bhi.n	8002a2a <RobotMoveDist+0x14a>
 8002a1c:	4b64      	ldr	r3, [pc, #400]	; (8002bb0 <RobotMoveDist+0x2d0>)
 8002a1e:	881a      	ldrh	r2, [r3, #0]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	e007      	b.n	8002a3a <RobotMoveDist+0x15a>
 8002a2a:	4b61      	ldr	r3, [pc, #388]	; (8002bb0 <RobotMoveDist+0x2d0>)
 8002a2c:	881a      	ldrh	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	3b01      	subs	r3, #1
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	4a55      	ldr	r2, [pc, #340]	; (8002b90 <RobotMoveDist+0x2b0>)
 8002a3c:	8013      	strh	r3, [r2, #0]
 8002a3e:	e016      	b.n	8002a6e <RobotMoveDist+0x18e>
 8002a40:	4b5b      	ldr	r3, [pc, #364]	; (8002bb0 <RobotMoveDist+0x2d0>)
 8002a42:	881b      	ldrh	r3, [r3, #0]
 8002a44:	461a      	mov	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d306      	bcc.n	8002a5a <RobotMoveDist+0x17a>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	4b57      	ldr	r3, [pc, #348]	; (8002bb0 <RobotMoveDist+0x2d0>)
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	e007      	b.n	8002a6a <RobotMoveDist+0x18a>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	4b54      	ldr	r3, [pc, #336]	; (8002bb0 <RobotMoveDist+0x2d0>)
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	3b01      	subs	r3, #1
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	4a49      	ldr	r2, [pc, #292]	; (8002b90 <RobotMoveDist+0x2b0>)
 8002a6c:	8013      	strh	r3, [r2, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	4b4f      	ldr	r3, [pc, #316]	; (8002bb0 <RobotMoveDist+0x2d0>)
 8002a74:	801a      	strh	r2, [r3, #0]
    curDistTick += dist_dL;
 8002a76:	4b45      	ldr	r3, [pc, #276]	; (8002b8c <RobotMoveDist+0x2ac>)
 8002a78:	881a      	ldrh	r2, [r3, #0]
 8002a7a:	4b45      	ldr	r3, [pc, #276]	; (8002b90 <RobotMoveDist+0x2b0>)
 8002a7c:	881b      	ldrh	r3, [r3, #0]
 8002a7e:	4413      	add	r3, r2
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	4b42      	ldr	r3, [pc, #264]	; (8002b8c <RobotMoveDist+0x2ac>)
 8002a84:	801a      	strh	r2, [r3, #0]
    if (curDistTick >= targetDistTick)
 8002a86:	4b41      	ldr	r3, [pc, #260]	; (8002b8c <RobotMoveDist+0x2ac>)
 8002a88:	881a      	ldrh	r2, [r3, #0]
 8002a8a:	4b45      	ldr	r3, [pc, #276]	; (8002ba0 <RobotMoveDist+0x2c0>)
 8002a8c:	881b      	ldrh	r3, [r3, #0]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	f080 80a5 	bcs.w	8002bde <RobotMoveDist+0x2fe>
      break;

    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002a94:	f003 ffa8 	bl	80069e8 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	4b42      	ldr	r3, [pc, #264]	; (8002ba4 <RobotMoveDist+0x2c4>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b09      	cmp	r3, #9
 8002aa2:	d9aa      	bls.n	80029fa <RobotMoveDist+0x11a>
    {
      if (speedMode == SPEED_MODE_T)
 8002aa4:	78bb      	ldrb	r3, [r7, #2]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d103      	bne.n	8002ab2 <RobotMoveDist+0x1d2>
      {
        StraightLineMove(SPEED_MODE_T);
 8002aaa:	2000      	movs	r0, #0
 8002aac:	f7ff fd60 	bl	8002570 <StraightLineMove>
 8002ab0:	e08f      	b.n	8002bd2 <RobotMoveDist+0x2f2>
      }
      else
      {
        speedScale = abs(curDistTick - targetDistTick) / 990; // start to slow down at last 990 ticks (15cm)
 8002ab2:	4b36      	ldr	r3, [pc, #216]	; (8002b8c <RobotMoveDist+0x2ac>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	4b39      	ldr	r3, [pc, #228]	; (8002ba0 <RobotMoveDist+0x2c0>)
 8002aba:	881b      	ldrh	r3, [r3, #0]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	bfb8      	it	lt
 8002ac2:	425b      	neglt	r3, r3
 8002ac4:	4a3b      	ldr	r2, [pc, #236]	; (8002bb4 <RobotMoveDist+0x2d4>)
 8002ac6:	fb82 1203 	smull	r1, r2, r2, r3
 8002aca:	11d2      	asrs	r2, r2, #7
 8002acc:	17db      	asrs	r3, r3, #31
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	ee07 3a90 	vmov	s15, r3
 8002ad4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ad8:	4b37      	ldr	r3, [pc, #220]	; (8002bb8 <RobotMoveDist+0x2d8>)
 8002ada:	edc3 7a00 	vstr	s15, [r3]
        if (speedMode == SPEED_MODE_1)
 8002ade:	78bb      	ldrb	r3, [r7, #2]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d11e      	bne.n	8002b22 <RobotMoveDist+0x242>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8002ae4:	4b34      	ldr	r3, [pc, #208]	; (8002bb8 <RobotMoveDist+0x2d8>)
 8002ae6:	edd3 7a00 	vldr	s15, [r3]
 8002aea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002aee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af6:	dd02      	ble.n	8002afe <RobotMoveDist+0x21e>
 8002af8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002afc:	e00e      	b.n	8002b1c <RobotMoveDist+0x23c>
 8002afe:	4b2e      	ldr	r3, [pc, #184]	; (8002bb8 <RobotMoveDist+0x2d8>)
 8002b00:	edd3 7a00 	vldr	s15, [r3]
 8002b04:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8002b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b10:	d502      	bpl.n	8002b18 <RobotMoveDist+0x238>
 8002b12:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8002b16:	e001      	b.n	8002b1c <RobotMoveDist+0x23c>
 8002b18:	4b27      	ldr	r3, [pc, #156]	; (8002bb8 <RobotMoveDist+0x2d8>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a26      	ldr	r2, [pc, #152]	; (8002bb8 <RobotMoveDist+0x2d8>)
 8002b1e:	6013      	str	r3, [r2, #0]
 8002b20:	e052      	b.n	8002bc8 <RobotMoveDist+0x2e8>
        else if (speedMode == SPEED_MODE_2)
 8002b22:	78bb      	ldrb	r3, [r7, #2]
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d14f      	bne.n	8002bc8 <RobotMoveDist+0x2e8>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 8002b28:	4b23      	ldr	r3, [pc, #140]	; (8002bb8 <RobotMoveDist+0x2d8>)
 8002b2a:	edd3 7a00 	vldr	s15, [r3]
 8002b2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b3a:	dd02      	ble.n	8002b42 <RobotMoveDist+0x262>
 8002b3c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002b40:	e040      	b.n	8002bc4 <RobotMoveDist+0x2e4>
 8002b42:	4b1d      	ldr	r3, [pc, #116]	; (8002bb8 <RobotMoveDist+0x2d8>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fd fcf6 	bl	8000538 <__aeabi_f2d>
 8002b4c:	a308      	add	r3, pc, #32	; (adr r3, 8002b70 <RobotMoveDist+0x290>)
 8002b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b52:	f7fd ffbb 	bl	8000acc <__aeabi_dcmplt>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d031      	beq.n	8002bc0 <RobotMoveDist+0x2e0>
 8002b5c:	4b17      	ldr	r3, [pc, #92]	; (8002bbc <RobotMoveDist+0x2dc>)
 8002b5e:	e031      	b.n	8002bc4 <RobotMoveDist+0x2e4>
 8002b60:	fc66b22a 	.word	0xfc66b22a
 8002b64:	3ff266ac 	.word	0x3ff266ac
 8002b68:	bb2526f8 	.word	0xbb2526f8
 8002b6c:	3feee3d4 	.word	0x3feee3d4
 8002b70:	9999999a 	.word	0x9999999a
 8002b74:	3fd99999 	.word	0x3fd99999
 8002b78:	200004e4 	.word	0x200004e4
 8002b7c:	200004ea 	.word	0x200004ea
 8002b80:	20000514 	.word	0x20000514
 8002b84:	20000500 	.word	0x20000500
 8002b88:	20000528 	.word	0x20000528
 8002b8c:	200004f8 	.word	0x200004f8
 8002b90:	200004fc 	.word	0x200004fc
 8002b94:	40340000 	.word	0x40340000
 8002b98:	4094a000 	.word	0x4094a000
 8002b9c:	40240000 	.word	0x40240000
 8002ba0:	200004fa 	.word	0x200004fa
 8002ba4:	200004f0 	.word	0x200004f0
 8002ba8:	40020000 	.word	0x40020000
 8002bac:	200002ec 	.word	0x200002ec
 8002bb0:	200004fe 	.word	0x200004fe
 8002bb4:	21195767 	.word	0x21195767
 8002bb8:	20000138 	.word	0x20000138
 8002bbc:	3ecccccd 	.word	0x3ecccccd
 8002bc0:	4b0d      	ldr	r3, [pc, #52]	; (8002bf8 <RobotMoveDist+0x318>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a0c      	ldr	r2, [pc, #48]	; (8002bf8 <RobotMoveDist+0x318>)
 8002bc6:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(speedMode, &speedScale);
 8002bc8:	78bb      	ldrb	r3, [r7, #2]
 8002bca:	490b      	ldr	r1, [pc, #44]	; (8002bf8 <RobotMoveDist+0x318>)
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f000 f963 	bl	8002e98 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 8002bd2:	f003 ff09 	bl	80069e8 <HAL_GetTick>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	4a08      	ldr	r2, [pc, #32]	; (8002bfc <RobotMoveDist+0x31c>)
 8002bda:	6013      	str	r3, [r2, #0]
    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002bdc:	e70d      	b.n	80029fa <RobotMoveDist+0x11a>
      break;
 8002bde:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002be0:	4b07      	ldr	r3, [pc, #28]	; (8002c00 <RobotMoveDist+0x320>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2200      	movs	r2, #0
 8002be6:	635a      	str	r2, [r3, #52]	; 0x34
 8002be8:	4b05      	ldr	r3, [pc, #20]	; (8002c00 <RobotMoveDist+0x320>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2200      	movs	r2, #0
 8002bee:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002bf0:	bf00      	nop
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	20000138 	.word	0x20000138
 8002bfc:	200004f0 	.word	0x200004f0
 8002c00:	200003c4 	.word	0x200003c4
 8002c04:	00000000 	.word	0x00000000

08002c08 <RobotMoveTick>:
 * @param targetTick Pointer to the target number of encoder ticks to move the robot.
 * @param dir The direction to move the robot in (1 for forward, 0 for backward).
 * @param speedMode The speed mode to use for the movement (SPEED_MODE_T, SPEED_MODE_1, or SPEED_MODE_2).
 */
void RobotMoveTick(uint16_t *targetTick, const uint8_t dir, uint8_t speedMode)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	70fb      	strb	r3, [r7, #3]
 8002c14:	4613      	mov	r3, r2
 8002c16:	70bb      	strb	r3, [r7, #2]
  angleNow = 0;
 8002c18:	4b8f      	ldr	r3, [pc, #572]	; (8002e58 <RobotMoveTick+0x250>)
 8002c1a:	f04f 0200 	mov.w	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
  gyroZ = 0; // reset angle for PID
 8002c20:	4b8e      	ldr	r3, [pc, #568]	; (8002e5c <RobotMoveTick+0x254>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 8002c26:	488e      	ldr	r0, [pc, #568]	; (8002e60 <RobotMoveTick+0x258>)
 8002c28:	f7ff fc4f 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 8002c2c:	488d      	ldr	r0, [pc, #564]	; (8002e64 <RobotMoveTick+0x25c>)
 8002c2e:	f7ff fc4c 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidFast);
 8002c32:	488d      	ldr	r0, [pc, #564]	; (8002e68 <RobotMoveTick+0x260>)
 8002c34:	f7ff fc49 	bl	80024ca <PIDConfigReset>
  curDistTick = 0;
 8002c38:	4b8c      	ldr	r3, [pc, #560]	; (8002e6c <RobotMoveTick+0x264>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	801a      	strh	r2, [r3, #0]
  dist_dL = 0;
 8002c3e:	4b8c      	ldr	r3, [pc, #560]	; (8002e70 <RobotMoveTick+0x268>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	801a      	strh	r2, [r3, #0]

  last_curTask_tick = HAL_GetTick();
 8002c44:	f003 fed0 	bl	80069e8 <HAL_GetTick>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	4a8a      	ldr	r2, [pc, #552]	; (8002e74 <RobotMoveTick+0x26c>)
 8002c4c:	6013      	str	r3, [r2, #0]
  __SET_MOTOR_DIRECTION(dir);
 8002c4e:	78fb      	ldrb	r3, [r7, #3]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	bf0c      	ite	eq
 8002c54:	2301      	moveq	r3, #1
 8002c56:	2300      	movne	r3, #0
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	2104      	movs	r1, #4
 8002c5e:	4886      	ldr	r0, [pc, #536]	; (8002e78 <RobotMoveTick+0x270>)
 8002c60:	f004 fe02 	bl	8007868 <HAL_GPIO_WritePin>
 8002c64:	78fb      	ldrb	r3, [r7, #3]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	bf14      	ite	ne
 8002c6a:	2301      	movne	r3, #1
 8002c6c:	2300      	moveq	r3, #0
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	461a      	mov	r2, r3
 8002c72:	2108      	movs	r1, #8
 8002c74:	4880      	ldr	r0, [pc, #512]	; (8002e78 <RobotMoveTick+0x270>)
 8002c76:	f004 fdf7 	bl	8007868 <HAL_GPIO_WritePin>
 8002c7a:	78fb      	ldrb	r3, [r7, #3]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	bf0c      	ite	eq
 8002c80:	2301      	moveq	r3, #1
 8002c82:	2300      	movne	r3, #0
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	461a      	mov	r2, r3
 8002c88:	2120      	movs	r1, #32
 8002c8a:	487b      	ldr	r0, [pc, #492]	; (8002e78 <RobotMoveTick+0x270>)
 8002c8c:	f004 fdec 	bl	8007868 <HAL_GPIO_WritePin>
 8002c90:	78fb      	ldrb	r3, [r7, #3]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	bf14      	ite	ne
 8002c96:	2301      	movne	r3, #1
 8002c98:	2300      	moveq	r3, #0
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	2110      	movs	r1, #16
 8002ca0:	4875      	ldr	r0, [pc, #468]	; (8002e78 <RobotMoveTick+0x270>)
 8002ca2:	f004 fde1 	bl	8007868 <HAL_GPIO_WritePin>
  __SET_ENCODER_LAST_TICK(&htim2, lastDistTick_L);
 8002ca6:	4b75      	ldr	r3, [pc, #468]	; (8002e7c <RobotMoveTick+0x274>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cac:	b29a      	uxth	r2, r3
 8002cae:	4b74      	ldr	r3, [pc, #464]	; (8002e80 <RobotMoveTick+0x278>)
 8002cb0:	801a      	strh	r2, [r3, #0]
  do
  {

    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002cb2:	4b72      	ldr	r3, [pc, #456]	; (8002e7c <RobotMoveTick+0x274>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb8:	60fb      	str	r3, [r7, #12]
 8002cba:	4b70      	ldr	r3, [pc, #448]	; (8002e7c <RobotMoveTick+0x274>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	2b10      	cmp	r3, #16
 8002cc6:	d117      	bne.n	8002cf8 <RobotMoveTick+0xf0>
 8002cc8:	4b6d      	ldr	r3, [pc, #436]	; (8002e80 <RobotMoveTick+0x278>)
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	461a      	mov	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d806      	bhi.n	8002ce2 <RobotMoveTick+0xda>
 8002cd4:	4b6a      	ldr	r3, [pc, #424]	; (8002e80 <RobotMoveTick+0x278>)
 8002cd6:	881a      	ldrh	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	e007      	b.n	8002cf2 <RobotMoveTick+0xea>
 8002ce2:	4b67      	ldr	r3, [pc, #412]	; (8002e80 <RobotMoveTick+0x278>)
 8002ce4:	881a      	ldrh	r2, [r3, #0]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	4a5f      	ldr	r2, [pc, #380]	; (8002e70 <RobotMoveTick+0x268>)
 8002cf4:	8013      	strh	r3, [r2, #0]
 8002cf6:	e016      	b.n	8002d26 <RobotMoveTick+0x11e>
 8002cf8:	4b61      	ldr	r3, [pc, #388]	; (8002e80 <RobotMoveTick+0x278>)
 8002cfa:	881b      	ldrh	r3, [r3, #0]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d306      	bcc.n	8002d12 <RobotMoveTick+0x10a>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	4b5d      	ldr	r3, [pc, #372]	; (8002e80 <RobotMoveTick+0x278>)
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	e007      	b.n	8002d22 <RobotMoveTick+0x11a>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	4b5a      	ldr	r3, [pc, #360]	; (8002e80 <RobotMoveTick+0x278>)
 8002d18:	881b      	ldrh	r3, [r3, #0]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	4a53      	ldr	r2, [pc, #332]	; (8002e70 <RobotMoveTick+0x268>)
 8002d24:	8013      	strh	r3, [r2, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	4b55      	ldr	r3, [pc, #340]	; (8002e80 <RobotMoveTick+0x278>)
 8002d2c:	801a      	strh	r2, [r3, #0]
    curDistTick += dist_dL;
 8002d2e:	4b4f      	ldr	r3, [pc, #316]	; (8002e6c <RobotMoveTick+0x264>)
 8002d30:	881a      	ldrh	r2, [r3, #0]
 8002d32:	4b4f      	ldr	r3, [pc, #316]	; (8002e70 <RobotMoveTick+0x268>)
 8002d34:	881b      	ldrh	r3, [r3, #0]
 8002d36:	4413      	add	r3, r2
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	4b4c      	ldr	r3, [pc, #304]	; (8002e6c <RobotMoveTick+0x264>)
 8002d3c:	801a      	strh	r2, [r3, #0]

    if (curDistTick >= targetTick)
 8002d3e:	4b4b      	ldr	r3, [pc, #300]	; (8002e6c <RobotMoveTick+0x264>)
 8002d40:	881b      	ldrh	r3, [r3, #0]
 8002d42:	461a      	mov	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d974      	bls.n	8002e34 <RobotMoveTick+0x22c>
      break;

    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002d4a:	f003 fe4d 	bl	80069e8 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	4b48      	ldr	r3, [pc, #288]	; (8002e74 <RobotMoveTick+0x26c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b09      	cmp	r3, #9
 8002d58:	d9ab      	bls.n	8002cb2 <RobotMoveTick+0xaa>
    {
      if (speedMode == SPEED_MODE_T)
 8002d5a:	78bb      	ldrb	r3, [r7, #2]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d103      	bne.n	8002d68 <RobotMoveTick+0x160>
      {
        StraightLineMove(SPEED_MODE_T);
 8002d60:	2000      	movs	r0, #0
 8002d62:	f7ff fc05 	bl	8002570 <StraightLineMove>
 8002d66:	e05f      	b.n	8002e28 <RobotMoveTick+0x220>
      }
      else
      {
        speedScale = abs(curDistTick - targetDistTick) / 990; // start to slow down at last 990 ticks (15cm)
 8002d68:	4b40      	ldr	r3, [pc, #256]	; (8002e6c <RobotMoveTick+0x264>)
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	4b45      	ldr	r3, [pc, #276]	; (8002e84 <RobotMoveTick+0x27c>)
 8002d70:	881b      	ldrh	r3, [r3, #0]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	bfb8      	it	lt
 8002d78:	425b      	neglt	r3, r3
 8002d7a:	4a43      	ldr	r2, [pc, #268]	; (8002e88 <RobotMoveTick+0x280>)
 8002d7c:	fb82 1203 	smull	r1, r2, r2, r3
 8002d80:	11d2      	asrs	r2, r2, #7
 8002d82:	17db      	asrs	r3, r3, #31
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	ee07 3a90 	vmov	s15, r3
 8002d8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d8e:	4b3f      	ldr	r3, [pc, #252]	; (8002e8c <RobotMoveTick+0x284>)
 8002d90:	edc3 7a00 	vstr	s15, [r3]
        if (speedMode == SPEED_MODE_1)
 8002d94:	78bb      	ldrb	r3, [r7, #2]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d11e      	bne.n	8002dd8 <RobotMoveTick+0x1d0>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8002d9a:	4b3c      	ldr	r3, [pc, #240]	; (8002e8c <RobotMoveTick+0x284>)
 8002d9c:	edd3 7a00 	vldr	s15, [r3]
 8002da0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002da4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dac:	dd02      	ble.n	8002db4 <RobotMoveTick+0x1ac>
 8002dae:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002db2:	e00e      	b.n	8002dd2 <RobotMoveTick+0x1ca>
 8002db4:	4b35      	ldr	r3, [pc, #212]	; (8002e8c <RobotMoveTick+0x284>)
 8002db6:	edd3 7a00 	vldr	s15, [r3]
 8002dba:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8002dbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc6:	d502      	bpl.n	8002dce <RobotMoveTick+0x1c6>
 8002dc8:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8002dcc:	e001      	b.n	8002dd2 <RobotMoveTick+0x1ca>
 8002dce:	4b2f      	ldr	r3, [pc, #188]	; (8002e8c <RobotMoveTick+0x284>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a2e      	ldr	r2, [pc, #184]	; (8002e8c <RobotMoveTick+0x284>)
 8002dd4:	6013      	str	r3, [r2, #0]
 8002dd6:	e022      	b.n	8002e1e <RobotMoveTick+0x216>
        else if (speedMode == SPEED_MODE_2)
 8002dd8:	78bb      	ldrb	r3, [r7, #2]
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d11f      	bne.n	8002e1e <RobotMoveTick+0x216>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 8002dde:	4b2b      	ldr	r3, [pc, #172]	; (8002e8c <RobotMoveTick+0x284>)
 8002de0:	edd3 7a00 	vldr	s15, [r3]
 8002de4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002de8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df0:	dd02      	ble.n	8002df8 <RobotMoveTick+0x1f0>
 8002df2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002df6:	e010      	b.n	8002e1a <RobotMoveTick+0x212>
 8002df8:	4b24      	ldr	r3, [pc, #144]	; (8002e8c <RobotMoveTick+0x284>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7fd fb9b 	bl	8000538 <__aeabi_f2d>
 8002e02:	a313      	add	r3, pc, #76	; (adr r3, 8002e50 <RobotMoveTick+0x248>)
 8002e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e08:	f7fd fe60 	bl	8000acc <__aeabi_dcmplt>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <RobotMoveTick+0x20e>
 8002e12:	4b1f      	ldr	r3, [pc, #124]	; (8002e90 <RobotMoveTick+0x288>)
 8002e14:	e001      	b.n	8002e1a <RobotMoveTick+0x212>
 8002e16:	4b1d      	ldr	r3, [pc, #116]	; (8002e8c <RobotMoveTick+0x284>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a1c      	ldr	r2, [pc, #112]	; (8002e8c <RobotMoveTick+0x284>)
 8002e1c:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(speedMode, &speedScale);
 8002e1e:	78bb      	ldrb	r3, [r7, #2]
 8002e20:	491a      	ldr	r1, [pc, #104]	; (8002e8c <RobotMoveTick+0x284>)
 8002e22:	4618      	mov	r0, r3
 8002e24:	f000 f838 	bl	8002e98 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 8002e28:	f003 fdde 	bl	80069e8 <HAL_GetTick>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	4a11      	ldr	r2, [pc, #68]	; (8002e74 <RobotMoveTick+0x26c>)
 8002e30:	6013      	str	r3, [r2, #0]
    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002e32:	e73e      	b.n	8002cb2 <RobotMoveTick+0xaa>
      break;
 8002e34:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002e36:	4b17      	ldr	r3, [pc, #92]	; (8002e94 <RobotMoveTick+0x28c>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	635a      	str	r2, [r3, #52]	; 0x34
 8002e3e:	4b15      	ldr	r3, [pc, #84]	; (8002e94 <RobotMoveTick+0x28c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2200      	movs	r2, #0
 8002e44:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002e46:	bf00      	nop
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	9999999a 	.word	0x9999999a
 8002e54:	3fd99999 	.word	0x3fd99999
 8002e58:	200004e4 	.word	0x200004e4
 8002e5c:	200004ea 	.word	0x200004ea
 8002e60:	20000514 	.word	0x20000514
 8002e64:	20000500 	.word	0x20000500
 8002e68:	20000528 	.word	0x20000528
 8002e6c:	200004f8 	.word	0x200004f8
 8002e70:	200004fc 	.word	0x200004fc
 8002e74:	200004f0 	.word	0x200004f0
 8002e78:	40020000 	.word	0x40020000
 8002e7c:	200002ec 	.word	0x200002ec
 8002e80:	200004fe 	.word	0x200004fe
 8002e84:	200004fa 	.word	0x200004fa
 8002e88:	21195767 	.word	0x21195767
 8002e8c:	20000138 	.word	0x20000138
 8002e90:	3ecccccd 	.word	0x3ecccccd
 8002e94:	200003c4 	.word	0x200003c4

08002e98 <StraightLineMoveSpeedScale>:

void StraightLineMoveSpeedScale(const uint8_t speedMode, float *speedScale)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af04      	add	r7, sp, #16
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	6039      	str	r1, [r7, #0]
 8002ea2:	71fb      	strb	r3, [r7, #7]
  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);            // polling
 8002ea4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ea8:	9302      	str	r3, [sp, #8]
 8002eaa:	2302      	movs	r3, #2
 8002eac:	9301      	str	r3, [sp, #4]
 8002eae:	4b9b      	ldr	r3, [pc, #620]	; (800311c <StraightLineMoveSpeedScale+0x284>)
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	2237      	movs	r2, #55	; 0x37
 8002eb6:	21d0      	movs	r1, #208	; 0xd0
 8002eb8:	4899      	ldr	r0, [pc, #612]	; (8003120 <StraightLineMoveSpeedScale+0x288>)
 8002eba:	f004 ff2d 	bl	8007d18 <HAL_I2C_Mem_Read>
 8002ebe:	4b97      	ldr	r3, [pc, #604]	; (800311c <StraightLineMoveSpeedScale+0x284>)
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	021b      	lsls	r3, r3, #8
 8002ec4:	b21a      	sxth	r2, r3
 8002ec6:	4b95      	ldr	r3, [pc, #596]	; (800311c <StraightLineMoveSpeedScale+0x284>)
 8002ec8:	785b      	ldrb	r3, [r3, #1]
 8002eca:	b21b      	sxth	r3, r3
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	b21a      	sxth	r2, r3
 8002ed0:	4b94      	ldr	r3, [pc, #592]	; (8003124 <StraightLineMoveSpeedScale+0x28c>)
 8002ed2:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2) ? 1 : -1;  // use only one of the wheel to determine car direction
 8002ed4:	4b94      	ldr	r3, [pc, #592]	; (8003128 <StraightLineMoveSpeedScale+0x290>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0310 	and.w	r3, r3, #16
 8002ede:	2b10      	cmp	r3, #16
 8002ee0:	d101      	bne.n	8002ee6 <StraightLineMoveSpeedScale+0x4e>
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	e001      	b.n	8002eea <StraightLineMoveSpeedScale+0x52>
 8002ee6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002eea:	4b90      	ldr	r3, [pc, #576]	; (800312c <StraightLineMoveSpeedScale+0x294>)
 8002eec:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8002eee:	4b8d      	ldr	r3, [pc, #564]	; (8003124 <StraightLineMoveSpeedScale+0x28c>)
 8002ef0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ef4:	f113 0f04 	cmn.w	r3, #4
 8002ef8:	db04      	blt.n	8002f04 <StraightLineMoveSpeedScale+0x6c>
 8002efa:	4b8a      	ldr	r3, [pc, #552]	; (8003124 <StraightLineMoveSpeedScale+0x28c>)
 8002efc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f00:	2b0b      	cmp	r3, #11
 8002f02:	dd07      	ble.n	8002f14 <StraightLineMoveSpeedScale+0x7c>
 8002f04:	4b87      	ldr	r3, [pc, #540]	; (8003124 <StraightLineMoveSpeedScale+0x28c>)
 8002f06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f0a:	ee07 3a90 	vmov	s15, r3
 8002f0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f12:	e001      	b.n	8002f18 <StraightLineMoveSpeedScale+0x80>
 8002f14:	eddf 7a86 	vldr	s15, [pc, #536]	; 8003130 <StraightLineMoveSpeedScale+0x298>
 8002f18:	4b86      	ldr	r3, [pc, #536]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 8002f1a:	ed93 7a00 	vldr	s14, [r3]
 8002f1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f22:	4b84      	ldr	r3, [pc, #528]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 8002f24:	edc3 7a00 	vstr	s15, [r3]
  if (speedMode == SPEED_MODE_1)
 8002f28:	79fb      	ldrb	r3, [r7, #7]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d165      	bne.n	8002ffa <StraightLineMoveSpeedScale+0x162>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002f2e:	4b82      	ldr	r3, [pc, #520]	; (8003138 <StraightLineMoveSpeedScale+0x2a0>)
 8002f30:	ed93 7a00 	vldr	s14, [r3]
 8002f34:	4b7f      	ldr	r3, [pc, #508]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 8002f36:	edd3 7a00 	vldr	s15, [r3]
 8002f3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f3e:	4b7e      	ldr	r3, [pc, #504]	; (8003138 <StraightLineMoveSpeedScale+0x2a0>)
 8002f40:	edd3 6a01 	vldr	s13, [r3, #4]
 8002f44:	4b7c      	ldr	r3, [pc, #496]	; (8003138 <StraightLineMoveSpeedScale+0x2a0>)
 8002f46:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f52:	4b79      	ldr	r3, [pc, #484]	; (8003138 <StraightLineMoveSpeedScale+0x2a0>)
 8002f54:	edd3 6a02 	vldr	s13, [r3, #8]
 8002f58:	4b77      	ldr	r3, [pc, #476]	; (8003138 <StraightLineMoveSpeedScale+0x2a0>)
 8002f5a:	ed93 6a03 	vldr	s12, [r3, #12]
 8002f5e:	4b75      	ldr	r3, [pc, #468]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 8002f60:	edd3 7a00 	vldr	s15, [r3]
 8002f64:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f74:	ee17 2a90 	vmov	r2, s15
 8002f78:	4b70      	ldr	r3, [pc, #448]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	4b6d      	ldr	r3, [pc, #436]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a6d      	ldr	r2, [pc, #436]	; (8003138 <StraightLineMoveSpeedScale+0x2a0>)
 8002f82:	60d3      	str	r3, [r2, #12]
 8002f84:	4b6c      	ldr	r3, [pc, #432]	; (8003138 <StraightLineMoveSpeedScale+0x2a0>)
 8002f86:	ed93 7a04 	vldr	s14, [r3, #16]
 8002f8a:	4b6a      	ldr	r3, [pc, #424]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 8002f8c:	edd3 7a00 	vldr	s15, [r3]
 8002f90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f94:	4b68      	ldr	r3, [pc, #416]	; (8003138 <StraightLineMoveSpeedScale+0x2a0>)
 8002f96:	edc3 7a04 	vstr	s15, [r3, #16]
 8002f9a:	4b68      	ldr	r3, [pc, #416]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002fa2:	dc06      	bgt.n	8002fb2 <StraightLineMoveSpeedScale+0x11a>
 8002fa4:	4b65      	ldr	r3, [pc, #404]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a65      	ldr	r2, [pc, #404]	; (8003140 <StraightLineMoveSpeedScale+0x2a8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	bfb8      	it	lt
 8002fae:	4613      	movlt	r3, r2
 8002fb0:	e001      	b.n	8002fb6 <StraightLineMoveSpeedScale+0x11e>
 8002fb2:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002fb6:	4a61      	ldr	r2, [pc, #388]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	4b5c      	ldr	r3, [pc, #368]	; (800312c <StraightLineMoveSpeedScale+0x294>)
 8002fbc:	f993 3000 	ldrsb.w	r3, [r3]
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	4b5e      	ldr	r3, [pc, #376]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	fb12 f303 	smulbb	r3, r2, r3
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	4b5b      	ldr	r3, [pc, #364]	; (8003144 <StraightLineMoveSpeedScale+0x2ac>)
 8002fd6:	801a      	strh	r2, [r3, #0]
 8002fd8:	4b54      	ldr	r3, [pc, #336]	; (800312c <StraightLineMoveSpeedScale+0x294>)
 8002fda:	f993 3000 	ldrsb.w	r3, [r3]
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	4b56      	ldr	r3, [pc, #344]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	fb12 f303 	smulbb	r3, r2, r3
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 8002ff0:	330c      	adds	r3, #12
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	4b54      	ldr	r3, [pc, #336]	; (8003148 <StraightLineMoveSpeedScale+0x2b0>)
 8002ff6:	801a      	strh	r2, [r3, #0]
 8002ff8:	e067      	b.n	80030ca <StraightLineMoveSpeedScale+0x232>
  else if (speedMode == SPEED_MODE_2)
 8002ffa:	79fb      	ldrb	r3, [r7, #7]
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d164      	bne.n	80030ca <StraightLineMoveSpeedScale+0x232>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 8003000:	4b52      	ldr	r3, [pc, #328]	; (800314c <StraightLineMoveSpeedScale+0x2b4>)
 8003002:	ed93 7a00 	vldr	s14, [r3]
 8003006:	4b4b      	ldr	r3, [pc, #300]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 8003008:	edd3 7a00 	vldr	s15, [r3]
 800300c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003010:	4b4e      	ldr	r3, [pc, #312]	; (800314c <StraightLineMoveSpeedScale+0x2b4>)
 8003012:	edd3 6a01 	vldr	s13, [r3, #4]
 8003016:	4b4d      	ldr	r3, [pc, #308]	; (800314c <StraightLineMoveSpeedScale+0x2b4>)
 8003018:	edd3 7a04 	vldr	s15, [r3, #16]
 800301c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003020:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003024:	4b49      	ldr	r3, [pc, #292]	; (800314c <StraightLineMoveSpeedScale+0x2b4>)
 8003026:	edd3 6a02 	vldr	s13, [r3, #8]
 800302a:	4b48      	ldr	r3, [pc, #288]	; (800314c <StraightLineMoveSpeedScale+0x2b4>)
 800302c:	ed93 6a03 	vldr	s12, [r3, #12]
 8003030:	4b40      	ldr	r3, [pc, #256]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 8003032:	edd3 7a00 	vldr	s15, [r3]
 8003036:	ee76 7a67 	vsub.f32	s15, s12, s15
 800303a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800303e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003042:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003046:	ee17 2a90 	vmov	r2, s15
 800304a:	4b3c      	ldr	r3, [pc, #240]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	4b39      	ldr	r3, [pc, #228]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a3e      	ldr	r2, [pc, #248]	; (800314c <StraightLineMoveSpeedScale+0x2b4>)
 8003054:	60d3      	str	r3, [r2, #12]
 8003056:	4b3d      	ldr	r3, [pc, #244]	; (800314c <StraightLineMoveSpeedScale+0x2b4>)
 8003058:	ed93 7a04 	vldr	s14, [r3, #16]
 800305c:	4b35      	ldr	r3, [pc, #212]	; (8003134 <StraightLineMoveSpeedScale+0x29c>)
 800305e:	edd3 7a00 	vldr	s15, [r3]
 8003062:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003066:	4b39      	ldr	r3, [pc, #228]	; (800314c <StraightLineMoveSpeedScale+0x2b4>)
 8003068:	edc3 7a04 	vstr	s15, [r3, #16]
 800306c:	4b33      	ldr	r3, [pc, #204]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8003074:	dc06      	bgt.n	8003084 <StraightLineMoveSpeedScale+0x1ec>
 8003076:	4b31      	ldr	r3, [pc, #196]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a31      	ldr	r2, [pc, #196]	; (8003140 <StraightLineMoveSpeedScale+0x2a8>)
 800307c:	4293      	cmp	r3, r2
 800307e:	bfb8      	it	lt
 8003080:	4613      	movlt	r3, r2
 8003082:	e001      	b.n	8003088 <StraightLineMoveSpeedScale+0x1f0>
 8003084:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8003088:	4a2c      	ldr	r2, [pc, #176]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 800308a:	6013      	str	r3, [r2, #0]
 800308c:	4b27      	ldr	r3, [pc, #156]	; (800312c <StraightLineMoveSpeedScale+0x294>)
 800308e:	f993 3000 	ldrsb.w	r3, [r3]
 8003092:	b29a      	uxth	r2, r3
 8003094:	4b29      	ldr	r3, [pc, #164]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	b29b      	uxth	r3, r3
 800309a:	fb12 f303 	smulbb	r3, r2, r3
 800309e:	b29b      	uxth	r3, r3
 80030a0:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	4b27      	ldr	r3, [pc, #156]	; (8003144 <StraightLineMoveSpeedScale+0x2ac>)
 80030a8:	801a      	strh	r2, [r3, #0]
 80030aa:	4b20      	ldr	r3, [pc, #128]	; (800312c <StraightLineMoveSpeedScale+0x294>)
 80030ac:	f993 3000 	ldrsb.w	r3, [r3]
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	4b22      	ldr	r3, [pc, #136]	; (800313c <StraightLineMoveSpeedScale+0x2a4>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	fb12 f303 	smulbb	r3, r2, r3
 80030bc:	b29b      	uxth	r3, r3
 80030be:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 80030c2:	3308      	adds	r3, #8
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	4b20      	ldr	r3, [pc, #128]	; (8003148 <StraightLineMoveSpeedScale+0x2b0>)
 80030c8:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL * (*speedScale), newDutyR * (*speedScale));
 80030ca:	4b1e      	ldr	r3, [pc, #120]	; (8003144 <StraightLineMoveSpeedScale+0x2ac>)
 80030cc:	881b      	ldrh	r3, [r3, #0]
 80030ce:	ee07 3a90 	vmov	s15, r3
 80030d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	edd3 7a00 	vldr	s15, [r3]
 80030dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030e0:	4b1b      	ldr	r3, [pc, #108]	; (8003150 <StraightLineMoveSpeedScale+0x2b8>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030e8:	ee17 2a90 	vmov	r2, s15
 80030ec:	635a      	str	r2, [r3, #52]	; 0x34
 80030ee:	4b16      	ldr	r3, [pc, #88]	; (8003148 <StraightLineMoveSpeedScale+0x2b0>)
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	ee07 3a90 	vmov	s15, r3
 80030f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	edd3 7a00 	vldr	s15, [r3]
 8003100:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003104:	4b12      	ldr	r3, [pc, #72]	; (8003150 <StraightLineMoveSpeedScale+0x2b8>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800310c:	ee17 2a90 	vmov	r2, s15
 8003110:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003112:	bf00      	nop
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	200004e8 	.word	0x200004e8
 8003120:	20000250 	.word	0x20000250
 8003124:	200004ea 	.word	0x200004ea
 8003128:	200002ec 	.word	0x200002ec
 800312c:	20000140 	.word	0x20000140
 8003130:	00000000 	.word	0x00000000
 8003134:	200004e4 	.word	0x200004e4
 8003138:	20000500 	.word	0x20000500
 800313c:	20000564 	.word	0x20000564
 8003140:	fffffd44 	.word	0xfffffd44
 8003144:	200004ec 	.word	0x200004ec
 8003148:	200004ee 	.word	0x200004ee
 800314c:	20000528 	.word	0x20000528
 8003150:	200003c4 	.word	0x200003c4
 8003154:	00000000 	.word	0x00000000

08003158 <RobotTurn>:

void RobotTurn(float *targetAngle)
{
 8003158:	b5b0      	push	{r4, r5, r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af04      	add	r7, sp, #16
 800315e:	6078      	str	r0, [r7, #4]
  angleNow = 0;
 8003160:	4b4b      	ldr	r3, [pc, #300]	; (8003290 <RobotTurn+0x138>)
 8003162:	f04f 0200 	mov.w	r2, #0
 8003166:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8003168:	4b4a      	ldr	r3, [pc, #296]	; (8003294 <RobotTurn+0x13c>)
 800316a:	2200      	movs	r2, #0
 800316c:	801a      	strh	r2, [r3, #0]
  last_curTask_tick = HAL_GetTick();
 800316e:	f003 fc3b 	bl	80069e8 <HAL_GetTick>
 8003172:	4603      	mov	r3, r0
 8003174:	4a48      	ldr	r2, [pc, #288]	; (8003298 <RobotTurn+0x140>)
 8003176:	6013      	str	r3, [r2, #0]
  do
  {
    if (HAL_GetTick() - last_curTask_tick >= 10)
 8003178:	f003 fc36 	bl	80069e8 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	4b46      	ldr	r3, [pc, #280]	; (8003298 <RobotTurn+0x140>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b09      	cmp	r3, #9
 8003186:	d9f7      	bls.n	8003178 <RobotTurn+0x20>
    { // sample gyro every 5ms
      __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
 8003188:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800318c:	9302      	str	r3, [sp, #8]
 800318e:	2302      	movs	r3, #2
 8003190:	9301      	str	r3, [sp, #4]
 8003192:	4b42      	ldr	r3, [pc, #264]	; (800329c <RobotTurn+0x144>)
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	2301      	movs	r3, #1
 8003198:	2237      	movs	r2, #55	; 0x37
 800319a:	21d0      	movs	r1, #208	; 0xd0
 800319c:	4840      	ldr	r0, [pc, #256]	; (80032a0 <RobotTurn+0x148>)
 800319e:	f004 fdbb 	bl	8007d18 <HAL_I2C_Mem_Read>
 80031a2:	4b3e      	ldr	r3, [pc, #248]	; (800329c <RobotTurn+0x144>)
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	021b      	lsls	r3, r3, #8
 80031a8:	b21a      	sxth	r2, r3
 80031aa:	4b3c      	ldr	r3, [pc, #240]	; (800329c <RobotTurn+0x144>)
 80031ac:	785b      	ldrb	r3, [r3, #1]
 80031ae:	b21b      	sxth	r3, r3
 80031b0:	4313      	orrs	r3, r2
 80031b2:	b21a      	sxth	r2, r3
 80031b4:	4b37      	ldr	r3, [pc, #220]	; (8003294 <RobotTurn+0x13c>)
 80031b6:	801a      	strh	r2, [r3, #0]
      angleNow += gyroZ / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 80031b8:	4b35      	ldr	r3, [pc, #212]	; (8003290 <RobotTurn+0x138>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f7fd f9bb 	bl	8000538 <__aeabi_f2d>
 80031c2:	4604      	mov	r4, r0
 80031c4:	460d      	mov	r5, r1
 80031c6:	4b33      	ldr	r3, [pc, #204]	; (8003294 <RobotTurn+0x13c>)
 80031c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fd f9a1 	bl	8000514 <__aeabi_i2d>
 80031d2:	a32b      	add	r3, pc, #172	; (adr r3, 8003280 <RobotTurn+0x128>)
 80031d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d8:	f7fd fb30 	bl	800083c <__aeabi_ddiv>
 80031dc:	4602      	mov	r2, r0
 80031de:	460b      	mov	r3, r1
 80031e0:	4610      	mov	r0, r2
 80031e2:	4619      	mov	r1, r3
 80031e4:	a328      	add	r3, pc, #160	; (adr r3, 8003288 <RobotTurn+0x130>)
 80031e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ea:	f7fd f9fd 	bl	80005e8 <__aeabi_dmul>
 80031ee:	4602      	mov	r2, r0
 80031f0:	460b      	mov	r3, r1
 80031f2:	4620      	mov	r0, r4
 80031f4:	4629      	mov	r1, r5
 80031f6:	f7fd f841 	bl	800027c <__adddf3>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	4610      	mov	r0, r2
 8003200:	4619      	mov	r1, r3
 8003202:	f7fd fcab 	bl	8000b5c <__aeabi_d2f>
 8003206:	4603      	mov	r3, r0
 8003208:	4a21      	ldr	r2, [pc, #132]	; (8003290 <RobotTurn+0x138>)
 800320a:	6013      	str	r3, [r2, #0]
      if (abs(angleNow - *targetAngle) < 0.01)
 800320c:	4b20      	ldr	r3, [pc, #128]	; (8003290 <RobotTurn+0x138>)
 800320e:	ed93 7a00 	vldr	s14, [r3]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	edd3 7a00 	vldr	s15, [r3]
 8003218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800321c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003220:	ee17 3a90 	vmov	r3, s15
 8003224:	2b00      	cmp	r3, #0
 8003226:	db0d      	blt.n	8003244 <RobotTurn+0xec>
 8003228:	4b19      	ldr	r3, [pc, #100]	; (8003290 <RobotTurn+0x138>)
 800322a:	ed93 7a00 	vldr	s14, [r3]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	edd3 7a00 	vldr	s15, [r3]
 8003234:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003238:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800323c:	ee17 3a90 	vmov	r3, s15
 8003240:	2b00      	cmp	r3, #0
 8003242:	dd05      	ble.n	8003250 <RobotTurn+0xf8>
        break;
      last_curTask_tick = HAL_GetTick();
 8003244:	f003 fbd0 	bl	80069e8 <HAL_GetTick>
 8003248:	4603      	mov	r3, r0
 800324a:	4a13      	ldr	r2, [pc, #76]	; (8003298 <RobotTurn+0x140>)
 800324c:	6013      	str	r3, [r2, #0]
    if (HAL_GetTick() - last_curTask_tick >= 10)
 800324e:	e793      	b.n	8003178 <RobotTurn+0x20>
        break;
 8003250:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8003252:	4b14      	ldr	r3, [pc, #80]	; (80032a4 <RobotTurn+0x14c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2200      	movs	r2, #0
 8003258:	635a      	str	r2, [r3, #52]	; 0x34
 800325a:	4b12      	ldr	r3, [pc, #72]	; (80032a4 <RobotTurn+0x14c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2200      	movs	r2, #0
 8003260:	639a      	str	r2, [r3, #56]	; 0x38
  __RESET_SERVO_TURN(&htim1);
 8003262:	4b11      	ldr	r3, [pc, #68]	; (80032a8 <RobotTurn+0x150>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2291      	movs	r2, #145	; 0x91
 8003268:	641a      	str	r2, [r3, #64]	; 0x40
 800326a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800326e:	f003 fbc7 	bl	8006a00 <HAL_Delay>
}
 8003272:	bf00      	nop
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bdb0      	pop	{r4, r5, r7, pc}
 800327a:	bf00      	nop
 800327c:	f3af 8000 	nop.w
 8003280:	66666666 	.word	0x66666666
 8003284:	40306666 	.word	0x40306666
 8003288:	47ae147b 	.word	0x47ae147b
 800328c:	3f847ae1 	.word	0x3f847ae1
 8003290:	200004e4 	.word	0x200004e4
 8003294:	200004ea 	.word	0x200004ea
 8003298:	200004f0 	.word	0x200004f0
 800329c:	200004e8 	.word	0x200004e8
 80032a0:	20000250 	.word	0x20000250
 80032a4:	200003c4 	.word	0x200003c4
 80032a8:	200002a4 	.word	0x200002a4
 80032ac:	00000000 	.word	0x00000000

080032b0 <RobotMoveDistObstacle>:
}

// RobotMoveDistObstacle must be called within a task(eg. runFastestPath) and not within an interrupt(eg. UART, EXTI)
// else osDelay won't work and TRI's timer interrupt can't be given chance to update obsDist_US
void RobotMoveDistObstacle(float *targetDist, const uint8_t speedMode)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	460b      	mov	r3, r1
 80032ba:	70fb      	strb	r3, [r7, #3]
  angleNow = 0;
 80032bc:	4b9c      	ldr	r3, [pc, #624]	; (8003530 <RobotMoveDistObstacle+0x280>)
 80032be:	f04f 0200 	mov.w	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 80032c4:	4b9b      	ldr	r3, [pc, #620]	; (8003534 <RobotMoveDistObstacle+0x284>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 80032ca:	489b      	ldr	r0, [pc, #620]	; (8003538 <RobotMoveDistObstacle+0x288>)
 80032cc:	f7ff f8fd 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 80032d0:	489a      	ldr	r0, [pc, #616]	; (800353c <RobotMoveDistObstacle+0x28c>)
 80032d2:	f7ff f8fa 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidFast);
 80032d6:	489a      	ldr	r0, [pc, #616]	; (8003540 <RobotMoveDistObstacle+0x290>)
 80032d8:	f7ff f8f7 	bl	80024ca <PIDConfigReset>
  obsDist_US = 1000;
 80032dc:	4b99      	ldr	r3, [pc, #612]	; (8003544 <RobotMoveDistObstacle+0x294>)
 80032de:	4a9a      	ldr	r2, [pc, #616]	; (8003548 <RobotMoveDistObstacle+0x298>)
 80032e0:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2); // Ultrasonic sensor start
 80032e2:	2104      	movs	r1, #4
 80032e4:	4899      	ldr	r0, [pc, #612]	; (800354c <RobotMoveDistObstacle+0x29c>)
 80032e6:	f006 f9ef 	bl	80096c8 <HAL_TIM_IC_Start_IT>
  last_curTask_tick = HAL_GetTick();
 80032ea:	f003 fb7d 	bl	80069e8 <HAL_GetTick>
 80032ee:	4603      	mov	r3, r0
 80032f0:	4a97      	ldr	r2, [pc, #604]	; (8003550 <RobotMoveDistObstacle+0x2a0>)
 80032f2:	6013      	str	r3, [r2, #0]

  do
  {
    HCSR04_Read();
 80032f4:	f7ff f8fc 	bl	80024f0 <HCSR04_Read>
    osDelay(10); // give timer interrupt chance to update obsDist_US value
 80032f8:	200a      	movs	r0, #10
 80032fa:	f008 ff33 	bl	800c164 <osDelay>
    if (abs(*targetDist - obsDist_US) < 0.1)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	ed93 7a00 	vldr	s14, [r3]
 8003304:	4b8f      	ldr	r3, [pc, #572]	; (8003544 <RobotMoveDistObstacle+0x294>)
 8003306:	edd3 7a00 	vldr	s15, [r3]
 800330a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800330e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003312:	ee17 3a90 	vmov	r3, s15
 8003316:	2b00      	cmp	r3, #0
 8003318:	db0e      	blt.n	8003338 <RobotMoveDistObstacle+0x88>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	ed93 7a00 	vldr	s14, [r3]
 8003320:	4b88      	ldr	r3, [pc, #544]	; (8003544 <RobotMoveDistObstacle+0x294>)
 8003322:	edd3 7a00 	vldr	s15, [r3]
 8003326:	ee77 7a67 	vsub.f32	s15, s14, s15
 800332a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800332e:	ee17 3a90 	vmov	r3, s15
 8003332:	2b00      	cmp	r3, #0
 8003334:	f340 80e6 	ble.w	8003504 <RobotMoveDistObstacle+0x254>
      break;
    __SET_MOTOR_DIRECTION(obsDist_US >= *targetDist);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	ed93 7a00 	vldr	s14, [r3]
 800333e:	4b81      	ldr	r3, [pc, #516]	; (8003544 <RobotMoveDistObstacle+0x294>)
 8003340:	edd3 7a00 	vldr	s15, [r3]
 8003344:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334c:	bf94      	ite	ls
 800334e:	2301      	movls	r3, #1
 8003350:	2300      	movhi	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	f083 0301 	eor.w	r3, r3, #1
 8003358:	b2db      	uxtb	r3, r3
 800335a:	b2db      	uxtb	r3, r3
 800335c:	461a      	mov	r2, r3
 800335e:	2104      	movs	r1, #4
 8003360:	487c      	ldr	r0, [pc, #496]	; (8003554 <RobotMoveDistObstacle+0x2a4>)
 8003362:	f004 fa81 	bl	8007868 <HAL_GPIO_WritePin>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	ed93 7a00 	vldr	s14, [r3]
 800336c:	4b75      	ldr	r3, [pc, #468]	; (8003544 <RobotMoveDistObstacle+0x294>)
 800336e:	edd3 7a00 	vldr	s15, [r3]
 8003372:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800337a:	bf94      	ite	ls
 800337c:	2301      	movls	r3, #1
 800337e:	2300      	movhi	r3, #0
 8003380:	b2db      	uxtb	r3, r3
 8003382:	461a      	mov	r2, r3
 8003384:	2108      	movs	r1, #8
 8003386:	4873      	ldr	r0, [pc, #460]	; (8003554 <RobotMoveDistObstacle+0x2a4>)
 8003388:	f004 fa6e 	bl	8007868 <HAL_GPIO_WritePin>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	ed93 7a00 	vldr	s14, [r3]
 8003392:	4b6c      	ldr	r3, [pc, #432]	; (8003544 <RobotMoveDistObstacle+0x294>)
 8003394:	edd3 7a00 	vldr	s15, [r3]
 8003398:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800339c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a0:	bf94      	ite	ls
 80033a2:	2301      	movls	r3, #1
 80033a4:	2300      	movhi	r3, #0
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	f083 0301 	eor.w	r3, r3, #1
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	461a      	mov	r2, r3
 80033b2:	2120      	movs	r1, #32
 80033b4:	4867      	ldr	r0, [pc, #412]	; (8003554 <RobotMoveDistObstacle+0x2a4>)
 80033b6:	f004 fa57 	bl	8007868 <HAL_GPIO_WritePin>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	ed93 7a00 	vldr	s14, [r3]
 80033c0:	4b60      	ldr	r3, [pc, #384]	; (8003544 <RobotMoveDistObstacle+0x294>)
 80033c2:	edd3 7a00 	vldr	s15, [r3]
 80033c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ce:	bf94      	ite	ls
 80033d0:	2301      	movls	r3, #1
 80033d2:	2300      	movhi	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	461a      	mov	r2, r3
 80033d8:	2110      	movs	r1, #16
 80033da:	485e      	ldr	r0, [pc, #376]	; (8003554 <RobotMoveDistObstacle+0x2a4>)
 80033dc:	f004 fa44 	bl	8007868 <HAL_GPIO_WritePin>
    if (HAL_GetTick() - last_curTask_tick >= 20)
 80033e0:	f003 fb02 	bl	80069e8 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	4b5a      	ldr	r3, [pc, #360]	; (8003550 <RobotMoveDistObstacle+0x2a0>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	2b13      	cmp	r3, #19
 80033ee:	d981      	bls.n	80032f4 <RobotMoveDistObstacle+0x44>
    {
      if (speedMode == SPEED_MODE_1)
 80033f0:	78fb      	ldrb	r3, [r7, #3]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d13f      	bne.n	8003476 <RobotMoveDistObstacle+0x1c6>
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 80033f6:	4b53      	ldr	r3, [pc, #332]	; (8003544 <RobotMoveDistObstacle+0x294>)
 80033f8:	ed93 7a00 	vldr	s14, [r3]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	edd3 7a00 	vldr	s15, [r3]
 8003402:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003406:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800340a:	ee17 3a90 	vmov	r3, s15
 800340e:	2b00      	cmp	r3, #0
 8003410:	bfb8      	it	lt
 8003412:	425b      	neglt	r3, r3
 8003414:	4a50      	ldr	r2, [pc, #320]	; (8003558 <RobotMoveDistObstacle+0x2a8>)
 8003416:	fb82 1203 	smull	r1, r2, r2, r3
 800341a:	441a      	add	r2, r3
 800341c:	10d2      	asrs	r2, r2, #3
 800341e:	17db      	asrs	r3, r3, #31
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	ee07 3a90 	vmov	s15, r3
 8003426:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800342a:	4b4c      	ldr	r3, [pc, #304]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 800342c:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8003430:	4b4a      	ldr	r3, [pc, #296]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 8003432:	edd3 7a00 	vldr	s15, [r3]
 8003436:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800343a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800343e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003442:	dd02      	ble.n	800344a <RobotMoveDistObstacle+0x19a>
 8003444:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003448:	e00e      	b.n	8003468 <RobotMoveDistObstacle+0x1b8>
 800344a:	4b44      	ldr	r3, [pc, #272]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 800344c:	edd3 7a00 	vldr	s15, [r3]
 8003450:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8003454:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345c:	d502      	bpl.n	8003464 <RobotMoveDistObstacle+0x1b4>
 800345e:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8003462:	e001      	b.n	8003468 <RobotMoveDistObstacle+0x1b8>
 8003464:	4b3d      	ldr	r3, [pc, #244]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a3c      	ldr	r2, [pc, #240]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 800346a:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_1, &speedScale);
 800346c:	493b      	ldr	r1, [pc, #236]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 800346e:	2001      	movs	r0, #1
 8003470:	f7ff fd12 	bl	8002e98 <StraightLineMoveSpeedScale>
 8003474:	e040      	b.n	80034f8 <RobotMoveDistObstacle+0x248>
      }
      else
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 8003476:	4b33      	ldr	r3, [pc, #204]	; (8003544 <RobotMoveDistObstacle+0x294>)
 8003478:	ed93 7a00 	vldr	s14, [r3]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	edd3 7a00 	vldr	s15, [r3]
 8003482:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003486:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800348a:	ee17 3a90 	vmov	r3, s15
 800348e:	2b00      	cmp	r3, #0
 8003490:	bfb8      	it	lt
 8003492:	425b      	neglt	r3, r3
 8003494:	4a30      	ldr	r2, [pc, #192]	; (8003558 <RobotMoveDistObstacle+0x2a8>)
 8003496:	fb82 1203 	smull	r1, r2, r2, r3
 800349a:	441a      	add	r2, r3
 800349c:	10d2      	asrs	r2, r2, #3
 800349e:	17db      	asrs	r3, r3, #31
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	ee07 3a90 	vmov	s15, r3
 80034a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034aa:	4b2c      	ldr	r3, [pc, #176]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 80034ac:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 80034b0:	4b2a      	ldr	r3, [pc, #168]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 80034b2:	edd3 7a00 	vldr	s15, [r3]
 80034b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80034ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034c2:	dd02      	ble.n	80034ca <RobotMoveDistObstacle+0x21a>
 80034c4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80034c8:	e010      	b.n	80034ec <RobotMoveDistObstacle+0x23c>
 80034ca:	4b24      	ldr	r3, [pc, #144]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fd f832 	bl	8000538 <__aeabi_f2d>
 80034d4:	a314      	add	r3, pc, #80	; (adr r3, 8003528 <RobotMoveDistObstacle+0x278>)
 80034d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034da:	f7fd faf7 	bl	8000acc <__aeabi_dcmplt>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <RobotMoveDistObstacle+0x238>
 80034e4:	4b1e      	ldr	r3, [pc, #120]	; (8003560 <RobotMoveDistObstacle+0x2b0>)
 80034e6:	e001      	b.n	80034ec <RobotMoveDistObstacle+0x23c>
 80034e8:	4b1c      	ldr	r3, [pc, #112]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a1b      	ldr	r2, [pc, #108]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 80034ee:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_2, &speedScale);
 80034f0:	491a      	ldr	r1, [pc, #104]	; (800355c <RobotMoveDistObstacle+0x2ac>)
 80034f2:	2002      	movs	r0, #2
 80034f4:	f7ff fcd0 	bl	8002e98 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 80034f8:	f003 fa76 	bl	80069e8 <HAL_GetTick>
 80034fc:	4603      	mov	r3, r0
 80034fe:	4a14      	ldr	r2, [pc, #80]	; (8003550 <RobotMoveDistObstacle+0x2a0>)
 8003500:	6013      	str	r3, [r2, #0]
    HCSR04_Read();
 8003502:	e6f7      	b.n	80032f4 <RobotMoveDistObstacle+0x44>
      break;
 8003504:	bf00      	nop
    }

  } while (1);

  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8003506:	4b17      	ldr	r3, [pc, #92]	; (8003564 <RobotMoveDistObstacle+0x2b4>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2200      	movs	r2, #0
 800350c:	635a      	str	r2, [r3, #52]	; 0x34
 800350e:	4b15      	ldr	r3, [pc, #84]	; (8003564 <RobotMoveDistObstacle+0x2b4>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2200      	movs	r2, #0
 8003514:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_2);
 8003516:	2104      	movs	r1, #4
 8003518:	480c      	ldr	r0, [pc, #48]	; (800354c <RobotMoveDistObstacle+0x29c>)
 800351a:	f006 f9fd 	bl	8009918 <HAL_TIM_IC_Stop_IT>
}
 800351e:	bf00      	nop
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	9999999a 	.word	0x9999999a
 800352c:	3fd99999 	.word	0x3fd99999
 8003530:	200004e4 	.word	0x200004e4
 8003534:	200004ea 	.word	0x200004ea
 8003538:	20000514 	.word	0x20000514
 800353c:	20000500 	.word	0x20000500
 8003540:	20000528 	.word	0x20000528
 8003544:	20000550 	.word	0x20000550
 8003548:	447a0000 	.word	0x447a0000
 800354c:	20000334 	.word	0x20000334
 8003550:	200004f0 	.word	0x200004f0
 8003554:	40020000 	.word	0x40020000
 8003558:	88888889 	.word	0x88888889
 800355c:	20000138 	.word	0x20000138
 8003560:	3ecccccd 	.word	0x3ecccccd
 8003564:	200003c4 	.word	0x200003c4

08003568 <RobotMoveDistObstacleMem>:
 *
 * @param targetDist Pointer to the target distance to be traveled.
 * @param speedMode The speed mode to be used for the movement.
 */
void RobotMoveDistObstacleMem(uint16_t *savedDistTick, float *targetDist, const uint8_t speedMode)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	4613      	mov	r3, r2
 8003574:	71fb      	strb	r3, [r7, #7]
  angleNow = 0;
 8003576:	4ba0      	ldr	r3, [pc, #640]	; (80037f8 <RobotMoveDistObstacleMem+0x290>)
 8003578:	f04f 0200 	mov.w	r2, #0
 800357c:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 800357e:	4b9f      	ldr	r3, [pc, #636]	; (80037fc <RobotMoveDistObstacleMem+0x294>)
 8003580:	2200      	movs	r2, #0
 8003582:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 8003584:	489e      	ldr	r0, [pc, #632]	; (8003800 <RobotMoveDistObstacleMem+0x298>)
 8003586:	f7fe ffa0 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 800358a:	489e      	ldr	r0, [pc, #632]	; (8003804 <RobotMoveDistObstacleMem+0x29c>)
 800358c:	f7fe ff9d 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidFast);
 8003590:	489d      	ldr	r0, [pc, #628]	; (8003808 <RobotMoveDistObstacleMem+0x2a0>)
 8003592:	f7fe ff9a 	bl	80024ca <PIDConfigReset>
  obsDist_US = 1000;
 8003596:	4b9d      	ldr	r3, [pc, #628]	; (800380c <RobotMoveDistObstacleMem+0x2a4>)
 8003598:	4a9d      	ldr	r2, [pc, #628]	; (8003810 <RobotMoveDistObstacleMem+0x2a8>)
 800359a:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2); // Ultrasonic sensor start
 800359c:	2104      	movs	r1, #4
 800359e:	489d      	ldr	r0, [pc, #628]	; (8003814 <RobotMoveDistObstacleMem+0x2ac>)
 80035a0:	f006 f892 	bl	80096c8 <HAL_TIM_IC_Start_IT>
  last_curTask_tick = HAL_GetTick();
 80035a4:	f003 fa20 	bl	80069e8 <HAL_GetTick>
 80035a8:	4603      	mov	r3, r0
 80035aa:	4a9b      	ldr	r2, [pc, #620]	; (8003818 <RobotMoveDistObstacleMem+0x2b0>)
 80035ac:	6013      	str	r3, [r2, #0]
  distMem_DL = 0;
 80035ae:	4b9b      	ldr	r3, [pc, #620]	; (800381c <RobotMoveDistObstacleMem+0x2b4>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	801a      	strh	r2, [r3, #0]
  savedDistTick = 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	60fb      	str	r3, [r7, #12]

  do
  {
    HCSR04_Read();
 80035b8:	f7fe ff9a 	bl	80024f0 <HCSR04_Read>
    osDelay(10); // give timer interrupt chance to update obsDist_US value
 80035bc:	200a      	movs	r0, #10
 80035be:	f008 fdd1 	bl	800c164 <osDelay>

    if (abs(*targetDist - obsDist_US) < 0.1)
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	ed93 7a00 	vldr	s14, [r3]
 80035c8:	4b90      	ldr	r3, [pc, #576]	; (800380c <RobotMoveDistObstacleMem+0x2a4>)
 80035ca:	edd3 7a00 	vldr	s15, [r3]
 80035ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035d6:	ee17 3a90 	vmov	r3, s15
 80035da:	2b00      	cmp	r3, #0
 80035dc:	db0e      	blt.n	80035fc <RobotMoveDistObstacleMem+0x94>
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	ed93 7a00 	vldr	s14, [r3]
 80035e4:	4b89      	ldr	r3, [pc, #548]	; (800380c <RobotMoveDistObstacleMem+0x2a4>)
 80035e6:	edd3 7a00 	vldr	s15, [r3]
 80035ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035f2:	ee17 3a90 	vmov	r3, s15
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f340 80e6 	ble.w	80037c8 <RobotMoveDistObstacleMem+0x260>
      break;
    __SET_MOTOR_DIRECTION(obsDist_US >= *targetDist);
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	ed93 7a00 	vldr	s14, [r3]
 8003602:	4b82      	ldr	r3, [pc, #520]	; (800380c <RobotMoveDistObstacleMem+0x2a4>)
 8003604:	edd3 7a00 	vldr	s15, [r3]
 8003608:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800360c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003610:	bf94      	ite	ls
 8003612:	2301      	movls	r3, #1
 8003614:	2300      	movhi	r3, #0
 8003616:	b2db      	uxtb	r3, r3
 8003618:	f083 0301 	eor.w	r3, r3, #1
 800361c:	b2db      	uxtb	r3, r3
 800361e:	b2db      	uxtb	r3, r3
 8003620:	461a      	mov	r2, r3
 8003622:	2104      	movs	r1, #4
 8003624:	487e      	ldr	r0, [pc, #504]	; (8003820 <RobotMoveDistObstacleMem+0x2b8>)
 8003626:	f004 f91f 	bl	8007868 <HAL_GPIO_WritePin>
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	ed93 7a00 	vldr	s14, [r3]
 8003630:	4b76      	ldr	r3, [pc, #472]	; (800380c <RobotMoveDistObstacleMem+0x2a4>)
 8003632:	edd3 7a00 	vldr	s15, [r3]
 8003636:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800363a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800363e:	bf94      	ite	ls
 8003640:	2301      	movls	r3, #1
 8003642:	2300      	movhi	r3, #0
 8003644:	b2db      	uxtb	r3, r3
 8003646:	461a      	mov	r2, r3
 8003648:	2108      	movs	r1, #8
 800364a:	4875      	ldr	r0, [pc, #468]	; (8003820 <RobotMoveDistObstacleMem+0x2b8>)
 800364c:	f004 f90c 	bl	8007868 <HAL_GPIO_WritePin>
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	ed93 7a00 	vldr	s14, [r3]
 8003656:	4b6d      	ldr	r3, [pc, #436]	; (800380c <RobotMoveDistObstacleMem+0x2a4>)
 8003658:	edd3 7a00 	vldr	s15, [r3]
 800365c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003664:	bf94      	ite	ls
 8003666:	2301      	movls	r3, #1
 8003668:	2300      	movhi	r3, #0
 800366a:	b2db      	uxtb	r3, r3
 800366c:	f083 0301 	eor.w	r3, r3, #1
 8003670:	b2db      	uxtb	r3, r3
 8003672:	b2db      	uxtb	r3, r3
 8003674:	461a      	mov	r2, r3
 8003676:	2120      	movs	r1, #32
 8003678:	4869      	ldr	r0, [pc, #420]	; (8003820 <RobotMoveDistObstacleMem+0x2b8>)
 800367a:	f004 f8f5 	bl	8007868 <HAL_GPIO_WritePin>
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	ed93 7a00 	vldr	s14, [r3]
 8003684:	4b61      	ldr	r3, [pc, #388]	; (800380c <RobotMoveDistObstacleMem+0x2a4>)
 8003686:	edd3 7a00 	vldr	s15, [r3]
 800368a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800368e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003692:	bf94      	ite	ls
 8003694:	2301      	movls	r3, #1
 8003696:	2300      	movhi	r3, #0
 8003698:	b2db      	uxtb	r3, r3
 800369a:	461a      	mov	r2, r3
 800369c:	2110      	movs	r1, #16
 800369e:	4860      	ldr	r0, [pc, #384]	; (8003820 <RobotMoveDistObstacleMem+0x2b8>)
 80036a0:	f004 f8e2 	bl	8007868 <HAL_GPIO_WritePin>
    if (HAL_GetTick() - last_curTask_tick >= 20)
 80036a4:	f003 f9a0 	bl	80069e8 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	4b5b      	ldr	r3, [pc, #364]	; (8003818 <RobotMoveDistObstacleMem+0x2b0>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b13      	cmp	r3, #19
 80036b2:	d981      	bls.n	80035b8 <RobotMoveDistObstacleMem+0x50>
    {
      if (speedMode == SPEED_MODE_1)
 80036b4:	79fb      	ldrb	r3, [r7, #7]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d13f      	bne.n	800373a <RobotMoveDistObstacleMem+0x1d2>
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 80036ba:	4b54      	ldr	r3, [pc, #336]	; (800380c <RobotMoveDistObstacleMem+0x2a4>)
 80036bc:	ed93 7a00 	vldr	s14, [r3]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	edd3 7a00 	vldr	s15, [r3]
 80036c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036ce:	ee17 3a90 	vmov	r3, s15
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	bfb8      	it	lt
 80036d6:	425b      	neglt	r3, r3
 80036d8:	4a52      	ldr	r2, [pc, #328]	; (8003824 <RobotMoveDistObstacleMem+0x2bc>)
 80036da:	fb82 1203 	smull	r1, r2, r2, r3
 80036de:	441a      	add	r2, r3
 80036e0:	10d2      	asrs	r2, r2, #3
 80036e2:	17db      	asrs	r3, r3, #31
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	ee07 3a90 	vmov	s15, r3
 80036ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036ee:	4b4e      	ldr	r3, [pc, #312]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 80036f0:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 80036f4:	4b4c      	ldr	r3, [pc, #304]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 80036f6:	edd3 7a00 	vldr	s15, [r3]
 80036fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80036fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003706:	dd02      	ble.n	800370e <RobotMoveDistObstacleMem+0x1a6>
 8003708:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800370c:	e00e      	b.n	800372c <RobotMoveDistObstacleMem+0x1c4>
 800370e:	4b46      	ldr	r3, [pc, #280]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 8003710:	edd3 7a00 	vldr	s15, [r3]
 8003714:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8003718:	eef4 7ac7 	vcmpe.f32	s15, s14
 800371c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003720:	d502      	bpl.n	8003728 <RobotMoveDistObstacleMem+0x1c0>
 8003722:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8003726:	e001      	b.n	800372c <RobotMoveDistObstacleMem+0x1c4>
 8003728:	4b3f      	ldr	r3, [pc, #252]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a3e      	ldr	r2, [pc, #248]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 800372e:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_1, &speedScale);
 8003730:	493d      	ldr	r1, [pc, #244]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 8003732:	2001      	movs	r0, #1
 8003734:	f7ff fbb0 	bl	8002e98 <StraightLineMoveSpeedScale>
 8003738:	e040      	b.n	80037bc <RobotMoveDistObstacleMem+0x254>
      }
      else
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 800373a:	4b34      	ldr	r3, [pc, #208]	; (800380c <RobotMoveDistObstacleMem+0x2a4>)
 800373c:	ed93 7a00 	vldr	s14, [r3]
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	edd3 7a00 	vldr	s15, [r3]
 8003746:	ee77 7a67 	vsub.f32	s15, s14, s15
 800374a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800374e:	ee17 3a90 	vmov	r3, s15
 8003752:	2b00      	cmp	r3, #0
 8003754:	bfb8      	it	lt
 8003756:	425b      	neglt	r3, r3
 8003758:	4a32      	ldr	r2, [pc, #200]	; (8003824 <RobotMoveDistObstacleMem+0x2bc>)
 800375a:	fb82 1203 	smull	r1, r2, r2, r3
 800375e:	441a      	add	r2, r3
 8003760:	10d2      	asrs	r2, r2, #3
 8003762:	17db      	asrs	r3, r3, #31
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	ee07 3a90 	vmov	s15, r3
 800376a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800376e:	4b2e      	ldr	r3, [pc, #184]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 8003770:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 8003774:	4b2c      	ldr	r3, [pc, #176]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 8003776:	edd3 7a00 	vldr	s15, [r3]
 800377a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800377e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003786:	dd02      	ble.n	800378e <RobotMoveDistObstacleMem+0x226>
 8003788:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800378c:	e010      	b.n	80037b0 <RobotMoveDistObstacleMem+0x248>
 800378e:	4b26      	ldr	r3, [pc, #152]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4618      	mov	r0, r3
 8003794:	f7fc fed0 	bl	8000538 <__aeabi_f2d>
 8003798:	a315      	add	r3, pc, #84	; (adr r3, 80037f0 <RobotMoveDistObstacleMem+0x288>)
 800379a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379e:	f7fd f995 	bl	8000acc <__aeabi_dcmplt>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <RobotMoveDistObstacleMem+0x244>
 80037a8:	4b20      	ldr	r3, [pc, #128]	; (800382c <RobotMoveDistObstacleMem+0x2c4>)
 80037aa:	e001      	b.n	80037b0 <RobotMoveDistObstacleMem+0x248>
 80037ac:	4b1e      	ldr	r3, [pc, #120]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a1d      	ldr	r2, [pc, #116]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 80037b2:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_2, &speedScale);
 80037b4:	491c      	ldr	r1, [pc, #112]	; (8003828 <RobotMoveDistObstacleMem+0x2c0>)
 80037b6:	2002      	movs	r0, #2
 80037b8:	f7ff fb6e 	bl	8002e98 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 80037bc:	f003 f914 	bl	80069e8 <HAL_GetTick>
 80037c0:	4603      	mov	r3, r0
 80037c2:	4a15      	ldr	r2, [pc, #84]	; (8003818 <RobotMoveDistObstacleMem+0x2b0>)
 80037c4:	6013      	str	r3, [r2, #0]
    HCSR04_Read();
 80037c6:	e6f7      	b.n	80035b8 <RobotMoveDistObstacleMem+0x50>
      break;
 80037c8:	bf00      	nop
    }

  } while (1);

  __SET_MOTOR_DUTY(&htim8, 0, 0);
 80037ca:	4b19      	ldr	r3, [pc, #100]	; (8003830 <RobotMoveDistObstacleMem+0x2c8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2200      	movs	r2, #0
 80037d0:	635a      	str	r2, [r3, #52]	; 0x34
 80037d2:	4b17      	ldr	r3, [pc, #92]	; (8003830 <RobotMoveDistObstacleMem+0x2c8>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2200      	movs	r2, #0
 80037d8:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_2);
 80037da:	2104      	movs	r1, #4
 80037dc:	480d      	ldr	r0, [pc, #52]	; (8003814 <RobotMoveDistObstacleMem+0x2ac>)
 80037de:	f006 f89b 	bl	8009918 <HAL_TIM_IC_Stop_IT>
}
 80037e2:	bf00      	nop
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	f3af 8000 	nop.w
 80037f0:	9999999a 	.word	0x9999999a
 80037f4:	3fd99999 	.word	0x3fd99999
 80037f8:	200004e4 	.word	0x200004e4
 80037fc:	200004ea 	.word	0x200004ea
 8003800:	20000514 	.word	0x20000514
 8003804:	20000500 	.word	0x20000500
 8003808:	20000528 	.word	0x20000528
 800380c:	20000550 	.word	0x20000550
 8003810:	447a0000 	.word	0x447a0000
 8003814:	20000334 	.word	0x20000334
 8003818:	200004f0 	.word	0x200004f0
 800381c:	2000053c 	.word	0x2000053c
 8003820:	40020000 	.word	0x40020000
 8003824:	88888889 	.word	0x88888889
 8003828:	20000138 	.word	0x20000138
 800382c:	3ecccccd 	.word	0x3ecccccd
 8003830:	200003c4 	.word	0x200003c4
 8003834:	00000000 	.word	0x00000000

08003838 <RobotMoveUntilIROvershoot>:
 *
 * @param isIR_R Determines whether to use the right or left IR sensor.
 *                1 for right, 0 for left.
 */
void RobotMoveUntilIROvershoot(int isIR_R)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af02      	add	r7, sp, #8
 800383e:	6078      	str	r0, [r7, #4]
  PIDConfigReset(&pidTSlow);
 8003840:	48ad      	ldr	r0, [pc, #692]	; (8003af8 <RobotMoveUntilIROvershoot+0x2c0>)
 8003842:	f7fe fe42 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 8003846:	48ad      	ldr	r0, [pc, #692]	; (8003afc <RobotMoveUntilIROvershoot+0x2c4>)
 8003848:	f7fe fe3f 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidFast);
 800384c:	48ac      	ldr	r0, [pc, #688]	; (8003b00 <RobotMoveUntilIROvershoot+0x2c8>)
 800384e:	f7fe fe3c 	bl	80024ca <PIDConfigReset>
  obsDist_IR_R = 0;
 8003852:	4bac      	ldr	r3, [pc, #688]	; (8003b04 <RobotMoveUntilIROvershoot+0x2cc>)
 8003854:	2200      	movs	r2, #0
 8003856:	701a      	strb	r2, [r3, #0]
  obsDist_IR_L = 0;
 8003858:	4bab      	ldr	r3, [pc, #684]	; (8003b08 <RobotMoveUntilIROvershoot+0x2d0>)
 800385a:	2200      	movs	r2, #0
 800385c:	701a      	strb	r2, [r3, #0]
  angleNow = 0;
 800385e:	4bab      	ldr	r3, [pc, #684]	; (8003b0c <RobotMoveUntilIROvershoot+0x2d4>)
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8003866:	4baa      	ldr	r3, [pc, #680]	; (8003b10 <RobotMoveUntilIROvershoot+0x2d8>)
 8003868:	2200      	movs	r2, #0
 800386a:	801a      	strh	r2, [r3, #0]
  last_curTask_tick = HAL_GetTick();
 800386c:	f003 f8bc 	bl	80069e8 <HAL_GetTick>
 8003870:	4603      	mov	r3, r0
 8003872:	4aa8      	ldr	r2, [pc, #672]	; (8003b14 <RobotMoveUntilIROvershoot+0x2dc>)
 8003874:	6013      	str	r3, [r2, #0]
  if (isIR_R)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 8094 	beq.w	80039a6 <RobotMoveUntilIROvershoot+0x16e>
  {
    do
    {
      __ADC_Read_Dist_R(&hadc1, dataPoint_R, IR_data_raw_acc_R, obsDist_IR_R, obsTick_IR_R);
 800387e:	48a6      	ldr	r0, [pc, #664]	; (8003b18 <RobotMoveUntilIROvershoot+0x2e0>)
 8003880:	f003 f926 	bl	8006ad0 <HAL_ADC_Start>
 8003884:	2114      	movs	r1, #20
 8003886:	48a4      	ldr	r0, [pc, #656]	; (8003b18 <RobotMoveUntilIROvershoot+0x2e0>)
 8003888:	f003 fa27 	bl	8006cda <HAL_ADC_PollForConversion>
 800388c:	48a2      	ldr	r0, [pc, #648]	; (8003b18 <RobotMoveUntilIROvershoot+0x2e0>)
 800388e:	f003 faaf 	bl	8006df0 <HAL_ADC_GetValue>
 8003892:	4602      	mov	r2, r0
 8003894:	4ba1      	ldr	r3, [pc, #644]	; (8003b1c <RobotMoveUntilIROvershoot+0x2e4>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4413      	add	r3, r2
 800389a:	4aa0      	ldr	r2, [pc, #640]	; (8003b1c <RobotMoveUntilIROvershoot+0x2e4>)
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	4ba0      	ldr	r3, [pc, #640]	; (8003b20 <RobotMoveUntilIROvershoot+0x2e8>)
 80038a0:	881b      	ldrh	r3, [r3, #0]
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	4b9f      	ldr	r3, [pc, #636]	; (8003b24 <RobotMoveUntilIROvershoot+0x2ec>)
 80038a6:	fb83 1302 	smull	r1, r3, r3, r2
 80038aa:	1059      	asrs	r1, r3, #1
 80038ac:	17d3      	asrs	r3, r2, #31
 80038ae:	1ac9      	subs	r1, r1, r3
 80038b0:	460b      	mov	r3, r1
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	440b      	add	r3, r1
 80038b6:	1ad1      	subs	r1, r2, r3
 80038b8:	b28a      	uxth	r2, r1
 80038ba:	4b99      	ldr	r3, [pc, #612]	; (8003b20 <RobotMoveUntilIROvershoot+0x2e8>)
 80038bc:	801a      	strh	r2, [r3, #0]
 80038be:	4b98      	ldr	r3, [pc, #608]	; (8003b20 <RobotMoveUntilIROvershoot+0x2e8>)
 80038c0:	881b      	ldrh	r3, [r3, #0]
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d12c      	bne.n	8003920 <RobotMoveUntilIROvershoot+0xe8>
 80038c6:	4b95      	ldr	r3, [pc, #596]	; (8003b1c <RobotMoveUntilIROvershoot+0x2e4>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a95      	ldr	r2, [pc, #596]	; (8003b20 <RobotMoveUntilIROvershoot+0x2e8>)
 80038cc:	8812      	ldrh	r2, [r2, #0]
 80038ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7fc fe0e 	bl	80004f4 <__aeabi_ui2d>
 80038d8:	a37f      	add	r3, pc, #508	; (adr r3, 8003ad8 <RobotMoveUntilIROvershoot+0x2a0>)
 80038da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038de:	f7fc fccb 	bl	8000278 <__aeabi_dsub>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	4610      	mov	r0, r2
 80038e8:	4619      	mov	r1, r3
 80038ea:	a37d      	add	r3, pc, #500	; (adr r3, 8003ae0 <RobotMoveUntilIROvershoot+0x2a8>)
 80038ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f0:	f7fc ffa4 	bl	800083c <__aeabi_ddiv>
 80038f4:	4602      	mov	r2, r0
 80038f6:	460b      	mov	r3, r1
 80038f8:	4610      	mov	r0, r2
 80038fa:	4619      	mov	r1, r3
 80038fc:	f7fd f90e 	bl	8000b1c <__aeabi_d2uiz>
 8003900:	4603      	mov	r3, r0
 8003902:	b2da      	uxtb	r2, r3
 8003904:	4b7f      	ldr	r3, [pc, #508]	; (8003b04 <RobotMoveUntilIROvershoot+0x2cc>)
 8003906:	701a      	strb	r2, [r3, #0]
 8003908:	4b84      	ldr	r3, [pc, #528]	; (8003b1c <RobotMoveUntilIROvershoot+0x2e4>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a84      	ldr	r2, [pc, #528]	; (8003b20 <RobotMoveUntilIROvershoot+0x2e8>)
 800390e:	8812      	ldrh	r2, [r2, #0]
 8003910:	fbb3 f3f2 	udiv	r3, r3, r2
 8003914:	b29a      	uxth	r2, r3
 8003916:	4b84      	ldr	r3, [pc, #528]	; (8003b28 <RobotMoveUntilIROvershoot+0x2f0>)
 8003918:	801a      	strh	r2, [r3, #0]
 800391a:	4b80      	ldr	r3, [pc, #512]	; (8003b1c <RobotMoveUntilIROvershoot+0x2e4>)
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]
      osDelay(20);
 8003920:	2014      	movs	r0, #20
 8003922:	f008 fc1f 	bl	800c164 <osDelay>
      if (obsDist_IR_R > 35)
 8003926:	4b77      	ldr	r3, [pc, #476]	; (8003b04 <RobotMoveUntilIROvershoot+0x2cc>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b23      	cmp	r3, #35	; 0x23
 800392c:	d82e      	bhi.n	800398c <RobotMoveUntilIROvershoot+0x154>
        break;
      if (HAL_GetTick() - last_curTask_tick >= 10)
 800392e:	f003 f85b 	bl	80069e8 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	4b77      	ldr	r3, [pc, #476]	; (8003b14 <RobotMoveUntilIROvershoot+0x2dc>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b09      	cmp	r3, #9
 800393c:	d99f      	bls.n	800387e <RobotMoveUntilIROvershoot+0x46>
      {
        OLED_ShowNumber(0, 0, obsDist_IR_R, 5, 12);
 800393e:	4b71      	ldr	r3, [pc, #452]	; (8003b04 <RobotMoveUntilIROvershoot+0x2cc>)
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	461a      	mov	r2, r3
 8003944:	230c      	movs	r3, #12
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	2305      	movs	r3, #5
 800394a:	2100      	movs	r1, #0
 800394c:	2000      	movs	r0, #0
 800394e:	f00b fb0d 	bl	800ef6c <OLED_ShowNumber>
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8003952:	2200      	movs	r2, #0
 8003954:	2104      	movs	r1, #4
 8003956:	4875      	ldr	r0, [pc, #468]	; (8003b2c <RobotMoveUntilIROvershoot+0x2f4>)
 8003958:	f003 ff86 	bl	8007868 <HAL_GPIO_WritePin>
 800395c:	2201      	movs	r2, #1
 800395e:	2108      	movs	r1, #8
 8003960:	4872      	ldr	r0, [pc, #456]	; (8003b2c <RobotMoveUntilIROvershoot+0x2f4>)
 8003962:	f003 ff81 	bl	8007868 <HAL_GPIO_WritePin>
 8003966:	2200      	movs	r2, #0
 8003968:	2120      	movs	r1, #32
 800396a:	4870      	ldr	r0, [pc, #448]	; (8003b2c <RobotMoveUntilIROvershoot+0x2f4>)
 800396c:	f003 ff7c 	bl	8007868 <HAL_GPIO_WritePin>
 8003970:	2201      	movs	r2, #1
 8003972:	2110      	movs	r1, #16
 8003974:	486d      	ldr	r0, [pc, #436]	; (8003b2c <RobotMoveUntilIROvershoot+0x2f4>)
 8003976:	f003 ff77 	bl	8007868 <HAL_GPIO_WritePin>
        StraightLineMove(SPEED_MODE_1);
 800397a:	2001      	movs	r0, #1
 800397c:	f7fe fdf8 	bl	8002570 <StraightLineMove>
        last_curTask_tick = HAL_GetTick();
 8003980:	f003 f832 	bl	80069e8 <HAL_GetTick>
 8003984:	4603      	mov	r3, r0
 8003986:	4a63      	ldr	r2, [pc, #396]	; (8003b14 <RobotMoveUntilIROvershoot+0x2dc>)
 8003988:	6013      	str	r3, [r2, #0]
      __ADC_Read_Dist_R(&hadc1, dataPoint_R, IR_data_raw_acc_R, obsDist_IR_R, obsTick_IR_R);
 800398a:	e778      	b.n	800387e <RobotMoveUntilIROvershoot+0x46>
        break;
 800398c:	bf00      	nop
      }

    } while (1);
    __SET_MOTOR_DUTY(&htim8, 0, 0);
 800398e:	4b68      	ldr	r3, [pc, #416]	; (8003b30 <RobotMoveUntilIROvershoot+0x2f8>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2200      	movs	r2, #0
 8003994:	635a      	str	r2, [r3, #52]	; 0x34
 8003996:	4b66      	ldr	r3, [pc, #408]	; (8003b30 <RobotMoveUntilIROvershoot+0x2f8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2200      	movs	r2, #0
 800399c:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_ADC_Stop(&hadc1);
 800399e:	485e      	ldr	r0, [pc, #376]	; (8003b18 <RobotMoveUntilIROvershoot+0x2e0>)
 80039a0:	f003 f968 	bl	8006c74 <HAL_ADC_Stop>

    } while (1);
    __SET_MOTOR_DUTY(&htim8, 0, 0);
    HAL_ADC_Stop(&hadc2);
  }
}
 80039a4:	e092      	b.n	8003acc <RobotMoveUntilIROvershoot+0x294>
      __ADC_Read_Dist_L(&hadc2, dataPoint_L, IR_data_raw_acc_L, obsDist_IR_L, obsTick_IR_L);
 80039a6:	4863      	ldr	r0, [pc, #396]	; (8003b34 <RobotMoveUntilIROvershoot+0x2fc>)
 80039a8:	f003 f892 	bl	8006ad0 <HAL_ADC_Start>
 80039ac:	2114      	movs	r1, #20
 80039ae:	4861      	ldr	r0, [pc, #388]	; (8003b34 <RobotMoveUntilIROvershoot+0x2fc>)
 80039b0:	f003 f993 	bl	8006cda <HAL_ADC_PollForConversion>
 80039b4:	485f      	ldr	r0, [pc, #380]	; (8003b34 <RobotMoveUntilIROvershoot+0x2fc>)
 80039b6:	f003 fa1b 	bl	8006df0 <HAL_ADC_GetValue>
 80039ba:	4602      	mov	r2, r0
 80039bc:	4b5e      	ldr	r3, [pc, #376]	; (8003b38 <RobotMoveUntilIROvershoot+0x300>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4413      	add	r3, r2
 80039c2:	4a5d      	ldr	r2, [pc, #372]	; (8003b38 <RobotMoveUntilIROvershoot+0x300>)
 80039c4:	6013      	str	r3, [r2, #0]
 80039c6:	4b5d      	ldr	r3, [pc, #372]	; (8003b3c <RobotMoveUntilIROvershoot+0x304>)
 80039c8:	881b      	ldrh	r3, [r3, #0]
 80039ca:	1c5a      	adds	r2, r3, #1
 80039cc:	4b55      	ldr	r3, [pc, #340]	; (8003b24 <RobotMoveUntilIROvershoot+0x2ec>)
 80039ce:	fb83 1302 	smull	r1, r3, r3, r2
 80039d2:	1059      	asrs	r1, r3, #1
 80039d4:	17d3      	asrs	r3, r2, #31
 80039d6:	1ac9      	subs	r1, r1, r3
 80039d8:	460b      	mov	r3, r1
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	1ad1      	subs	r1, r2, r3
 80039e0:	b28a      	uxth	r2, r1
 80039e2:	4b56      	ldr	r3, [pc, #344]	; (8003b3c <RobotMoveUntilIROvershoot+0x304>)
 80039e4:	801a      	strh	r2, [r3, #0]
 80039e6:	4b55      	ldr	r3, [pc, #340]	; (8003b3c <RobotMoveUntilIROvershoot+0x304>)
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	d12c      	bne.n	8003a48 <RobotMoveUntilIROvershoot+0x210>
 80039ee:	4b52      	ldr	r3, [pc, #328]	; (8003b38 <RobotMoveUntilIROvershoot+0x300>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a52      	ldr	r2, [pc, #328]	; (8003b3c <RobotMoveUntilIROvershoot+0x304>)
 80039f4:	8812      	ldrh	r2, [r2, #0]
 80039f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7fc fd7a 	bl	80004f4 <__aeabi_ui2d>
 8003a00:	a339      	add	r3, pc, #228	; (adr r3, 8003ae8 <RobotMoveUntilIROvershoot+0x2b0>)
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f7fc fc37 	bl	8000278 <__aeabi_dsub>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4610      	mov	r0, r2
 8003a10:	4619      	mov	r1, r3
 8003a12:	a337      	add	r3, pc, #220	; (adr r3, 8003af0 <RobotMoveUntilIROvershoot+0x2b8>)
 8003a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a18:	f7fc ff10 	bl	800083c <__aeabi_ddiv>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4610      	mov	r0, r2
 8003a22:	4619      	mov	r1, r3
 8003a24:	f7fd f87a 	bl	8000b1c <__aeabi_d2uiz>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	b2da      	uxtb	r2, r3
 8003a2c:	4b36      	ldr	r3, [pc, #216]	; (8003b08 <RobotMoveUntilIROvershoot+0x2d0>)
 8003a2e:	701a      	strb	r2, [r3, #0]
 8003a30:	4b41      	ldr	r3, [pc, #260]	; (8003b38 <RobotMoveUntilIROvershoot+0x300>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a41      	ldr	r2, [pc, #260]	; (8003b3c <RobotMoveUntilIROvershoot+0x304>)
 8003a36:	8812      	ldrh	r2, [r2, #0]
 8003a38:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	4b40      	ldr	r3, [pc, #256]	; (8003b40 <RobotMoveUntilIROvershoot+0x308>)
 8003a40:	801a      	strh	r2, [r3, #0]
 8003a42:	4b3d      	ldr	r3, [pc, #244]	; (8003b38 <RobotMoveUntilIROvershoot+0x300>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
      osDelay(20);
 8003a48:	2014      	movs	r0, #20
 8003a4a:	f008 fb8b 	bl	800c164 <osDelay>
      if (obsDist_IR_L > 35)
 8003a4e:	4b2e      	ldr	r3, [pc, #184]	; (8003b08 <RobotMoveUntilIROvershoot+0x2d0>)
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	2b23      	cmp	r3, #35	; 0x23
 8003a54:	d82e      	bhi.n	8003ab4 <RobotMoveUntilIROvershoot+0x27c>
      if (HAL_GetTick() - last_curTask_tick >= 10)
 8003a56:	f002 ffc7 	bl	80069e8 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	4b2d      	ldr	r3, [pc, #180]	; (8003b14 <RobotMoveUntilIROvershoot+0x2dc>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b09      	cmp	r3, #9
 8003a64:	d99f      	bls.n	80039a6 <RobotMoveUntilIROvershoot+0x16e>
        OLED_ShowNumber(0, 0, obsDist_IR_L, 5, 12);
 8003a66:	4b28      	ldr	r3, [pc, #160]	; (8003b08 <RobotMoveUntilIROvershoot+0x2d0>)
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	230c      	movs	r3, #12
 8003a6e:	9300      	str	r3, [sp, #0]
 8003a70:	2305      	movs	r3, #5
 8003a72:	2100      	movs	r1, #0
 8003a74:	2000      	movs	r0, #0
 8003a76:	f00b fa79 	bl	800ef6c <OLED_ShowNumber>
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	2104      	movs	r1, #4
 8003a7e:	482b      	ldr	r0, [pc, #172]	; (8003b2c <RobotMoveUntilIROvershoot+0x2f4>)
 8003a80:	f003 fef2 	bl	8007868 <HAL_GPIO_WritePin>
 8003a84:	2201      	movs	r2, #1
 8003a86:	2108      	movs	r1, #8
 8003a88:	4828      	ldr	r0, [pc, #160]	; (8003b2c <RobotMoveUntilIROvershoot+0x2f4>)
 8003a8a:	f003 feed 	bl	8007868 <HAL_GPIO_WritePin>
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2120      	movs	r1, #32
 8003a92:	4826      	ldr	r0, [pc, #152]	; (8003b2c <RobotMoveUntilIROvershoot+0x2f4>)
 8003a94:	f003 fee8 	bl	8007868 <HAL_GPIO_WritePin>
 8003a98:	2201      	movs	r2, #1
 8003a9a:	2110      	movs	r1, #16
 8003a9c:	4823      	ldr	r0, [pc, #140]	; (8003b2c <RobotMoveUntilIROvershoot+0x2f4>)
 8003a9e:	f003 fee3 	bl	8007868 <HAL_GPIO_WritePin>
        StraightLineMove(SPEED_MODE_1);
 8003aa2:	2001      	movs	r0, #1
 8003aa4:	f7fe fd64 	bl	8002570 <StraightLineMove>
        last_curTask_tick = HAL_GetTick();
 8003aa8:	f002 ff9e 	bl	80069e8 <HAL_GetTick>
 8003aac:	4603      	mov	r3, r0
 8003aae:	4a19      	ldr	r2, [pc, #100]	; (8003b14 <RobotMoveUntilIROvershoot+0x2dc>)
 8003ab0:	6013      	str	r3, [r2, #0]
      __ADC_Read_Dist_L(&hadc2, dataPoint_L, IR_data_raw_acc_L, obsDist_IR_L, obsTick_IR_L);
 8003ab2:	e778      	b.n	80039a6 <RobotMoveUntilIROvershoot+0x16e>
        break;
 8003ab4:	bf00      	nop
    __SET_MOTOR_DUTY(&htim8, 0, 0);
 8003ab6:	4b1e      	ldr	r3, [pc, #120]	; (8003b30 <RobotMoveUntilIROvershoot+0x2f8>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2200      	movs	r2, #0
 8003abc:	635a      	str	r2, [r3, #52]	; 0x34
 8003abe:	4b1c      	ldr	r3, [pc, #112]	; (8003b30 <RobotMoveUntilIROvershoot+0x2f8>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_ADC_Stop(&hadc2);
 8003ac6:	481b      	ldr	r0, [pc, #108]	; (8003b34 <RobotMoveUntilIROvershoot+0x2fc>)
 8003ac8:	f003 f8d4 	bl	8006c74 <HAL_ADC_Stop>
}
 8003acc:	bf00      	nop
 8003ace:	3708      	adds	r7, #8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	f3af 8000 	nop.w
 8003ad8:	d78811b2 	.word	0xd78811b2
 8003adc:	40aa5cf5 	.word	0x40aa5cf5
 8003ae0:	e3e6c4c6 	.word	0xe3e6c4c6
 8003ae4:	c04f98da 	.word	0xc04f98da
 8003ae8:	31b9b670 	.word	0x31b9b670
 8003aec:	40a9a8fd 	.word	0x40a9a8fd
 8003af0:	725c3dee 	.word	0x725c3dee
 8003af4:	c04e59dc 	.word	0xc04e59dc
 8003af8:	20000514 	.word	0x20000514
 8003afc:	20000500 	.word	0x20000500
 8003b00:	20000528 	.word	0x20000528
 8003b04:	20000543 	.word	0x20000543
 8003b08:	20000542 	.word	0x20000542
 8003b0c:	200004e4 	.word	0x200004e4
 8003b10:	200004ea 	.word	0x200004ea
 8003b14:	200004f0 	.word	0x200004f0
 8003b18:	200001c0 	.word	0x200001c0
 8003b1c:	20000548 	.word	0x20000548
 8003b20:	20000544 	.word	0x20000544
 8003b24:	66666667 	.word	0x66666667
 8003b28:	2000053e 	.word	0x2000053e
 8003b2c:	40020000 	.word	0x40020000
 8003b30:	200003c4 	.word	0x200003c4
 8003b34:	20000208 	.word	0x20000208
 8003b38:	2000054c 	.word	0x2000054c
 8003b3c:	20000546 	.word	0x20000546
 8003b40:	20000540 	.word	0x20000540
 8003b44:	00000000 	.word	0x00000000

08003b48 <RobotMoveUntilIRCloseDist>:
 *
 * @param isIR_R Flag to indicate if the right IR sensor is being used.
 *                1 if right IR sensor is being used, 0 if left IR sensor is being used.
 */
void RobotMoveUntilIRCloseDist(int isIR_R)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af02      	add	r7, sp, #8
 8003b4e:	6078      	str	r0, [r7, #4]
  PIDConfigReset(&pidTSlow);
 8003b50:	48ab      	ldr	r0, [pc, #684]	; (8003e00 <RobotMoveUntilIRCloseDist+0x2b8>)
 8003b52:	f7fe fcba 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 8003b56:	48ab      	ldr	r0, [pc, #684]	; (8003e04 <RobotMoveUntilIRCloseDist+0x2bc>)
 8003b58:	f7fe fcb7 	bl	80024ca <PIDConfigReset>
  PIDConfigReset(&pidFast);
 8003b5c:	48aa      	ldr	r0, [pc, #680]	; (8003e08 <RobotMoveUntilIRCloseDist+0x2c0>)
 8003b5e:	f7fe fcb4 	bl	80024ca <PIDConfigReset>
  obsDist_IR_R = 0;
 8003b62:	4baa      	ldr	r3, [pc, #680]	; (8003e0c <RobotMoveUntilIRCloseDist+0x2c4>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	701a      	strb	r2, [r3, #0]
  obsDist_IR_L = 0;
 8003b68:	4ba9      	ldr	r3, [pc, #676]	; (8003e10 <RobotMoveUntilIRCloseDist+0x2c8>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	701a      	strb	r2, [r3, #0]
  angleNow = 0;
 8003b6e:	4ba9      	ldr	r3, [pc, #676]	; (8003e14 <RobotMoveUntilIRCloseDist+0x2cc>)
 8003b70:	f04f 0200 	mov.w	r2, #0
 8003b74:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8003b76:	4ba8      	ldr	r3, [pc, #672]	; (8003e18 <RobotMoveUntilIRCloseDist+0x2d0>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	801a      	strh	r2, [r3, #0]
  last_curTask_tick = HAL_GetTick();
 8003b7c:	f002 ff34 	bl	80069e8 <HAL_GetTick>
 8003b80:	4603      	mov	r3, r0
 8003b82:	4aa6      	ldr	r2, [pc, #664]	; (8003e1c <RobotMoveUntilIRCloseDist+0x2d4>)
 8003b84:	6013      	str	r3, [r2, #0]
  if (isIR_R)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	f000 8093 	beq.w	8003cb4 <RobotMoveUntilIRCloseDist+0x16c>
  {
    do
    {
      __ADC_Read_Dist_R(&hadc1, dataPoint_R, IR_data_raw_acc_R, obsDist_IR_R, obsTick_IR_R);
 8003b8e:	48a4      	ldr	r0, [pc, #656]	; (8003e20 <RobotMoveUntilIRCloseDist+0x2d8>)
 8003b90:	f002 ff9e 	bl	8006ad0 <HAL_ADC_Start>
 8003b94:	2114      	movs	r1, #20
 8003b96:	48a2      	ldr	r0, [pc, #648]	; (8003e20 <RobotMoveUntilIRCloseDist+0x2d8>)
 8003b98:	f003 f89f 	bl	8006cda <HAL_ADC_PollForConversion>
 8003b9c:	48a0      	ldr	r0, [pc, #640]	; (8003e20 <RobotMoveUntilIRCloseDist+0x2d8>)
 8003b9e:	f003 f927 	bl	8006df0 <HAL_ADC_GetValue>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	4b9f      	ldr	r3, [pc, #636]	; (8003e24 <RobotMoveUntilIRCloseDist+0x2dc>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4413      	add	r3, r2
 8003baa:	4a9e      	ldr	r2, [pc, #632]	; (8003e24 <RobotMoveUntilIRCloseDist+0x2dc>)
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	4b9e      	ldr	r3, [pc, #632]	; (8003e28 <RobotMoveUntilIRCloseDist+0x2e0>)
 8003bb0:	881b      	ldrh	r3, [r3, #0]
 8003bb2:	1c5a      	adds	r2, r3, #1
 8003bb4:	4b9d      	ldr	r3, [pc, #628]	; (8003e2c <RobotMoveUntilIRCloseDist+0x2e4>)
 8003bb6:	fb83 1302 	smull	r1, r3, r3, r2
 8003bba:	1059      	asrs	r1, r3, #1
 8003bbc:	17d3      	asrs	r3, r2, #31
 8003bbe:	1ac9      	subs	r1, r1, r3
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	1ad1      	subs	r1, r2, r3
 8003bc8:	b28a      	uxth	r2, r1
 8003bca:	4b97      	ldr	r3, [pc, #604]	; (8003e28 <RobotMoveUntilIRCloseDist+0x2e0>)
 8003bcc:	801a      	strh	r2, [r3, #0]
 8003bce:	4b96      	ldr	r3, [pc, #600]	; (8003e28 <RobotMoveUntilIRCloseDist+0x2e0>)
 8003bd0:	881b      	ldrh	r3, [r3, #0]
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	d12c      	bne.n	8003c30 <RobotMoveUntilIRCloseDist+0xe8>
 8003bd6:	4b93      	ldr	r3, [pc, #588]	; (8003e24 <RobotMoveUntilIRCloseDist+0x2dc>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a93      	ldr	r2, [pc, #588]	; (8003e28 <RobotMoveUntilIRCloseDist+0x2e0>)
 8003bdc:	8812      	ldrh	r2, [r2, #0]
 8003bde:	fbb3 f3f2 	udiv	r3, r3, r2
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fc fc86 	bl	80004f4 <__aeabi_ui2d>
 8003be8:	a37d      	add	r3, pc, #500	; (adr r3, 8003de0 <RobotMoveUntilIRCloseDist+0x298>)
 8003bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bee:	f7fc fb43 	bl	8000278 <__aeabi_dsub>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	4610      	mov	r0, r2
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	a37b      	add	r3, pc, #492	; (adr r3, 8003de8 <RobotMoveUntilIRCloseDist+0x2a0>)
 8003bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c00:	f7fc fe1c 	bl	800083c <__aeabi_ddiv>
 8003c04:	4602      	mov	r2, r0
 8003c06:	460b      	mov	r3, r1
 8003c08:	4610      	mov	r0, r2
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	f7fc ff86 	bl	8000b1c <__aeabi_d2uiz>
 8003c10:	4603      	mov	r3, r0
 8003c12:	b2da      	uxtb	r2, r3
 8003c14:	4b7d      	ldr	r3, [pc, #500]	; (8003e0c <RobotMoveUntilIRCloseDist+0x2c4>)
 8003c16:	701a      	strb	r2, [r3, #0]
 8003c18:	4b82      	ldr	r3, [pc, #520]	; (8003e24 <RobotMoveUntilIRCloseDist+0x2dc>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a82      	ldr	r2, [pc, #520]	; (8003e28 <RobotMoveUntilIRCloseDist+0x2e0>)
 8003c1e:	8812      	ldrh	r2, [r2, #0]
 8003c20:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c24:	b29a      	uxth	r2, r3
 8003c26:	4b82      	ldr	r3, [pc, #520]	; (8003e30 <RobotMoveUntilIRCloseDist+0x2e8>)
 8003c28:	801a      	strh	r2, [r3, #0]
 8003c2a:	4b7e      	ldr	r3, [pc, #504]	; (8003e24 <RobotMoveUntilIRCloseDist+0x2dc>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]
      OLED_ShowNumber(0, 0, obsDist_IR_R, 5, 12);
 8003c30:	4b76      	ldr	r3, [pc, #472]	; (8003e0c <RobotMoveUntilIRCloseDist+0x2c4>)
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	461a      	mov	r2, r3
 8003c36:	230c      	movs	r3, #12
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	2305      	movs	r3, #5
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	2000      	movs	r0, #0
 8003c40:	f00b f994 	bl	800ef6c <OLED_ShowNumber>
      osDelay(20);
 8003c44:	2014      	movs	r0, #20
 8003c46:	f008 fa8d 	bl	800c164 <osDelay>
      // if (obsDist_IR_R < 25)
      //   break;
      if (HAL_GetTick() - last_curTask_tick >= 10)
 8003c4a:	f002 fecd 	bl	80069e8 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	4b72      	ldr	r3, [pc, #456]	; (8003e1c <RobotMoveUntilIRCloseDist+0x2d4>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b09      	cmp	r3, #9
 8003c58:	d91b      	bls.n	8003c92 <RobotMoveUntilIRCloseDist+0x14a>
      {
        // OLED_ShowNumber(0, 0, obsDist_IR_R, 5, 12);
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2104      	movs	r1, #4
 8003c5e:	4875      	ldr	r0, [pc, #468]	; (8003e34 <RobotMoveUntilIRCloseDist+0x2ec>)
 8003c60:	f003 fe02 	bl	8007868 <HAL_GPIO_WritePin>
 8003c64:	2201      	movs	r2, #1
 8003c66:	2108      	movs	r1, #8
 8003c68:	4872      	ldr	r0, [pc, #456]	; (8003e34 <RobotMoveUntilIRCloseDist+0x2ec>)
 8003c6a:	f003 fdfd 	bl	8007868 <HAL_GPIO_WritePin>
 8003c6e:	2200      	movs	r2, #0
 8003c70:	2120      	movs	r1, #32
 8003c72:	4870      	ldr	r0, [pc, #448]	; (8003e34 <RobotMoveUntilIRCloseDist+0x2ec>)
 8003c74:	f003 fdf8 	bl	8007868 <HAL_GPIO_WritePin>
 8003c78:	2201      	movs	r2, #1
 8003c7a:	2110      	movs	r1, #16
 8003c7c:	486d      	ldr	r0, [pc, #436]	; (8003e34 <RobotMoveUntilIRCloseDist+0x2ec>)
 8003c7e:	f003 fdf3 	bl	8007868 <HAL_GPIO_WritePin>
        StraightLineMove(SPEED_MODE_1);
 8003c82:	2001      	movs	r0, #1
 8003c84:	f7fe fc74 	bl	8002570 <StraightLineMove>
        last_curTask_tick = HAL_GetTick();
 8003c88:	f002 feae 	bl	80069e8 <HAL_GetTick>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	4a63      	ldr	r2, [pc, #396]	; (8003e1c <RobotMoveUntilIRCloseDist+0x2d4>)
 8003c90:	6013      	str	r3, [r2, #0]
      }

    } while (obsDist_IR_R >= 25);
 8003c92:	4b5e      	ldr	r3, [pc, #376]	; (8003e0c <RobotMoveUntilIRCloseDist+0x2c4>)
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b18      	cmp	r3, #24
 8003c98:	f63f af79 	bhi.w	8003b8e <RobotMoveUntilIRCloseDist+0x46>
    __SET_MOTOR_DUTY(&htim8, 0, 0);
 8003c9c:	4b66      	ldr	r3, [pc, #408]	; (8003e38 <RobotMoveUntilIRCloseDist+0x2f0>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	635a      	str	r2, [r3, #52]	; 0x34
 8003ca4:	4b64      	ldr	r3, [pc, #400]	; (8003e38 <RobotMoveUntilIRCloseDist+0x2f0>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_ADC_Stop(&hadc1);
 8003cac:	485c      	ldr	r0, [pc, #368]	; (8003e20 <RobotMoveUntilIRCloseDist+0x2d8>)
 8003cae:	f002 ffe1 	bl	8006c74 <HAL_ADC_Stop>

    } while (obsDist_IR_L >= 25);
    __SET_MOTOR_DUTY(&htim8, 0, 0);
    HAL_ADC_Stop(&hadc2);
  }
}
 8003cb2:	e091      	b.n	8003dd8 <RobotMoveUntilIRCloseDist+0x290>
      __ADC_Read_Dist_L(&hadc2, dataPoint_L, IR_data_raw_acc_L, obsDist_IR_L, obsTick_IR_L);
 8003cb4:	4861      	ldr	r0, [pc, #388]	; (8003e3c <RobotMoveUntilIRCloseDist+0x2f4>)
 8003cb6:	f002 ff0b 	bl	8006ad0 <HAL_ADC_Start>
 8003cba:	2114      	movs	r1, #20
 8003cbc:	485f      	ldr	r0, [pc, #380]	; (8003e3c <RobotMoveUntilIRCloseDist+0x2f4>)
 8003cbe:	f003 f80c 	bl	8006cda <HAL_ADC_PollForConversion>
 8003cc2:	485e      	ldr	r0, [pc, #376]	; (8003e3c <RobotMoveUntilIRCloseDist+0x2f4>)
 8003cc4:	f003 f894 	bl	8006df0 <HAL_ADC_GetValue>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	4b5d      	ldr	r3, [pc, #372]	; (8003e40 <RobotMoveUntilIRCloseDist+0x2f8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4413      	add	r3, r2
 8003cd0:	4a5b      	ldr	r2, [pc, #364]	; (8003e40 <RobotMoveUntilIRCloseDist+0x2f8>)
 8003cd2:	6013      	str	r3, [r2, #0]
 8003cd4:	4b5b      	ldr	r3, [pc, #364]	; (8003e44 <RobotMoveUntilIRCloseDist+0x2fc>)
 8003cd6:	881b      	ldrh	r3, [r3, #0]
 8003cd8:	1c5a      	adds	r2, r3, #1
 8003cda:	4b54      	ldr	r3, [pc, #336]	; (8003e2c <RobotMoveUntilIRCloseDist+0x2e4>)
 8003cdc:	fb83 1302 	smull	r1, r3, r3, r2
 8003ce0:	1059      	asrs	r1, r3, #1
 8003ce2:	17d3      	asrs	r3, r2, #31
 8003ce4:	1ac9      	subs	r1, r1, r3
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	440b      	add	r3, r1
 8003cec:	1ad1      	subs	r1, r2, r3
 8003cee:	b28a      	uxth	r2, r1
 8003cf0:	4b54      	ldr	r3, [pc, #336]	; (8003e44 <RobotMoveUntilIRCloseDist+0x2fc>)
 8003cf2:	801a      	strh	r2, [r3, #0]
 8003cf4:	4b53      	ldr	r3, [pc, #332]	; (8003e44 <RobotMoveUntilIRCloseDist+0x2fc>)
 8003cf6:	881b      	ldrh	r3, [r3, #0]
 8003cf8:	2b04      	cmp	r3, #4
 8003cfa:	d12c      	bne.n	8003d56 <RobotMoveUntilIRCloseDist+0x20e>
 8003cfc:	4b50      	ldr	r3, [pc, #320]	; (8003e40 <RobotMoveUntilIRCloseDist+0x2f8>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a50      	ldr	r2, [pc, #320]	; (8003e44 <RobotMoveUntilIRCloseDist+0x2fc>)
 8003d02:	8812      	ldrh	r2, [r2, #0]
 8003d04:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7fc fbf3 	bl	80004f4 <__aeabi_ui2d>
 8003d0e:	a338      	add	r3, pc, #224	; (adr r3, 8003df0 <RobotMoveUntilIRCloseDist+0x2a8>)
 8003d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d14:	f7fc fab0 	bl	8000278 <__aeabi_dsub>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	4610      	mov	r0, r2
 8003d1e:	4619      	mov	r1, r3
 8003d20:	a335      	add	r3, pc, #212	; (adr r3, 8003df8 <RobotMoveUntilIRCloseDist+0x2b0>)
 8003d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d26:	f7fc fd89 	bl	800083c <__aeabi_ddiv>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	4610      	mov	r0, r2
 8003d30:	4619      	mov	r1, r3
 8003d32:	f7fc fef3 	bl	8000b1c <__aeabi_d2uiz>
 8003d36:	4603      	mov	r3, r0
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	4b35      	ldr	r3, [pc, #212]	; (8003e10 <RobotMoveUntilIRCloseDist+0x2c8>)
 8003d3c:	701a      	strb	r2, [r3, #0]
 8003d3e:	4b40      	ldr	r3, [pc, #256]	; (8003e40 <RobotMoveUntilIRCloseDist+0x2f8>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a40      	ldr	r2, [pc, #256]	; (8003e44 <RobotMoveUntilIRCloseDist+0x2fc>)
 8003d44:	8812      	ldrh	r2, [r2, #0]
 8003d46:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	4b3e      	ldr	r3, [pc, #248]	; (8003e48 <RobotMoveUntilIRCloseDist+0x300>)
 8003d4e:	801a      	strh	r2, [r3, #0]
 8003d50:	4b3b      	ldr	r3, [pc, #236]	; (8003e40 <RobotMoveUntilIRCloseDist+0x2f8>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	601a      	str	r2, [r3, #0]
      OLED_ShowNumber(0, 0, obsDist_IR_L, 5, 12);
 8003d56:	4b2e      	ldr	r3, [pc, #184]	; (8003e10 <RobotMoveUntilIRCloseDist+0x2c8>)
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	230c      	movs	r3, #12
 8003d5e:	9300      	str	r3, [sp, #0]
 8003d60:	2305      	movs	r3, #5
 8003d62:	2100      	movs	r1, #0
 8003d64:	2000      	movs	r0, #0
 8003d66:	f00b f901 	bl	800ef6c <OLED_ShowNumber>
      osDelay(20);
 8003d6a:	2014      	movs	r0, #20
 8003d6c:	f008 f9fa 	bl	800c164 <osDelay>
      if (HAL_GetTick() - last_curTask_tick >= 10)
 8003d70:	f002 fe3a 	bl	80069e8 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	4b29      	ldr	r3, [pc, #164]	; (8003e1c <RobotMoveUntilIRCloseDist+0x2d4>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b09      	cmp	r3, #9
 8003d7e:	d91b      	bls.n	8003db8 <RobotMoveUntilIRCloseDist+0x270>
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8003d80:	2200      	movs	r2, #0
 8003d82:	2104      	movs	r1, #4
 8003d84:	482b      	ldr	r0, [pc, #172]	; (8003e34 <RobotMoveUntilIRCloseDist+0x2ec>)
 8003d86:	f003 fd6f 	bl	8007868 <HAL_GPIO_WritePin>
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	2108      	movs	r1, #8
 8003d8e:	4829      	ldr	r0, [pc, #164]	; (8003e34 <RobotMoveUntilIRCloseDist+0x2ec>)
 8003d90:	f003 fd6a 	bl	8007868 <HAL_GPIO_WritePin>
 8003d94:	2200      	movs	r2, #0
 8003d96:	2120      	movs	r1, #32
 8003d98:	4826      	ldr	r0, [pc, #152]	; (8003e34 <RobotMoveUntilIRCloseDist+0x2ec>)
 8003d9a:	f003 fd65 	bl	8007868 <HAL_GPIO_WritePin>
 8003d9e:	2201      	movs	r2, #1
 8003da0:	2110      	movs	r1, #16
 8003da2:	4824      	ldr	r0, [pc, #144]	; (8003e34 <RobotMoveUntilIRCloseDist+0x2ec>)
 8003da4:	f003 fd60 	bl	8007868 <HAL_GPIO_WritePin>
        StraightLineMove(SPEED_MODE_1);
 8003da8:	2001      	movs	r0, #1
 8003daa:	f7fe fbe1 	bl	8002570 <StraightLineMove>
        last_curTask_tick = HAL_GetTick();
 8003dae:	f002 fe1b 	bl	80069e8 <HAL_GetTick>
 8003db2:	4603      	mov	r3, r0
 8003db4:	4a19      	ldr	r2, [pc, #100]	; (8003e1c <RobotMoveUntilIRCloseDist+0x2d4>)
 8003db6:	6013      	str	r3, [r2, #0]
    } while (obsDist_IR_L >= 25);
 8003db8:	4b15      	ldr	r3, [pc, #84]	; (8003e10 <RobotMoveUntilIRCloseDist+0x2c8>)
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	2b18      	cmp	r3, #24
 8003dbe:	f63f af79 	bhi.w	8003cb4 <RobotMoveUntilIRCloseDist+0x16c>
    __SET_MOTOR_DUTY(&htim8, 0, 0);
 8003dc2:	4b1d      	ldr	r3, [pc, #116]	; (8003e38 <RobotMoveUntilIRCloseDist+0x2f0>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	635a      	str	r2, [r3, #52]	; 0x34
 8003dca:	4b1b      	ldr	r3, [pc, #108]	; (8003e38 <RobotMoveUntilIRCloseDist+0x2f0>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_ADC_Stop(&hadc2);
 8003dd2:	481a      	ldr	r0, [pc, #104]	; (8003e3c <RobotMoveUntilIRCloseDist+0x2f4>)
 8003dd4:	f002 ff4e 	bl	8006c74 <HAL_ADC_Stop>
}
 8003dd8:	bf00      	nop
 8003dda:	3708      	adds	r7, #8
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	d78811b2 	.word	0xd78811b2
 8003de4:	40aa5cf5 	.word	0x40aa5cf5
 8003de8:	e3e6c4c6 	.word	0xe3e6c4c6
 8003dec:	c04f98da 	.word	0xc04f98da
 8003df0:	31b9b670 	.word	0x31b9b670
 8003df4:	40a9a8fd 	.word	0x40a9a8fd
 8003df8:	725c3dee 	.word	0x725c3dee
 8003dfc:	c04e59dc 	.word	0xc04e59dc
 8003e00:	20000514 	.word	0x20000514
 8003e04:	20000500 	.word	0x20000500
 8003e08:	20000528 	.word	0x20000528
 8003e0c:	20000543 	.word	0x20000543
 8003e10:	20000542 	.word	0x20000542
 8003e14:	200004e4 	.word	0x200004e4
 8003e18:	200004ea 	.word	0x200004ea
 8003e1c:	200004f0 	.word	0x200004f0
 8003e20:	200001c0 	.word	0x200001c0
 8003e24:	20000548 	.word	0x20000548
 8003e28:	20000544 	.word	0x20000544
 8003e2c:	66666667 	.word	0x66666667
 8003e30:	2000053e 	.word	0x2000053e
 8003e34:	40020000 	.word	0x40020000
 8003e38:	200003c4 	.word	0x200003c4
 8003e3c:	20000208 	.word	0x20000208
 8003e40:	2000054c 	.word	0x2000054c
 8003e44:	20000546 	.word	0x20000546
 8003e48:	20000540 	.word	0x20000540

08003e4c <runEncoder>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_runEncoder */
void runEncoder(void *argument)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 8003e54:	2064      	movs	r0, #100	; 0x64
 8003e56:	f008 f985 	bl	800c164 <osDelay>
 8003e5a:	e7fb      	b.n	8003e54 <runEncoder+0x8>

08003e5c <runOledTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runOledTask */
void runOledTask(void *argument)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af02      	add	r7, sp, #8
 8003e62:	6078      	str	r0, [r7, #4]
    // HAL_UART_Transmit(&huart3, aRxBuffer, RX_BUFFER_SIZE, 0xFFFF);
    // IR_data_raw_acc_R = HAL_ADC_GetValue(&hadc1);
    // IR_data_raw_acc_L = HAL_ADC_GetValue(&hadc2);

    // ir debugging
    HAL_ADC_Start(&hadc2);
 8003e64:	481a      	ldr	r0, [pc, #104]	; (8003ed0 <runOledTask+0x74>)
 8003e66:	f002 fe33 	bl	8006ad0 <HAL_ADC_Start>
    HAL_ADC_Start(&hadc1);
 8003e6a:	481a      	ldr	r0, [pc, #104]	; (8003ed4 <runOledTask+0x78>)
 8003e6c:	f002 fe30 	bl	8006ad0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc2, 20);
 8003e70:	2114      	movs	r1, #20
 8003e72:	4817      	ldr	r0, [pc, #92]	; (8003ed0 <runOledTask+0x74>)
 8003e74:	f002 ff31 	bl	8006cda <HAL_ADC_PollForConversion>
    HAL_ADC_PollForConversion(&hadc1, 20);
 8003e78:	2114      	movs	r1, #20
 8003e7a:	4816      	ldr	r0, [pc, #88]	; (8003ed4 <runOledTask+0x78>)
 8003e7c:	f002 ff2d 	bl	8006cda <HAL_ADC_PollForConversion>
    // HAL_UART_Transmit(&huart3, (uint8_t *)IR_data_raw_acc_R, 4, 0xFFFF);
    // HAL_ADC_Stop(&hadc1);
    // HAL_ADC_Start(&hadc2);
    // HAL_ADC_PollForConversion(&hadc2, 20);
    // IR_data_raw_acc_L = HAL_ADC_GetValue(&hadc2);
    OLED_ShowNumber(0, 20, HAL_ADC_GetValue(&hadc2), 5, 12);
 8003e80:	4813      	ldr	r0, [pc, #76]	; (8003ed0 <runOledTask+0x74>)
 8003e82:	f002 ffb5 	bl	8006df0 <HAL_ADC_GetValue>
 8003e86:	4602      	mov	r2, r0
 8003e88:	230c      	movs	r3, #12
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	2305      	movs	r3, #5
 8003e8e:	2114      	movs	r1, #20
 8003e90:	2000      	movs	r0, #0
 8003e92:	f00b f86b 	bl	800ef6c <OLED_ShowNumber>
    OLED_ShowNumber(60, 20, HAL_ADC_GetValue(&hadc1), 5, 12);
 8003e96:	480f      	ldr	r0, [pc, #60]	; (8003ed4 <runOledTask+0x78>)
 8003e98:	f002 ffaa 	bl	8006df0 <HAL_ADC_GetValue>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	230c      	movs	r3, #12
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	2305      	movs	r3, #5
 8003ea4:	2114      	movs	r1, #20
 8003ea6:	203c      	movs	r0, #60	; 0x3c
 8003ea8:	f00b f860 	bl	800ef6c <OLED_ShowNumber>

    // char temp[10];
    // snprintf((char *)temp, sizeof(temp) - 1, "%d\n", HAL_ADC_GetValue(&hadc2));
    // HAL_UART_Transmit(&huart3, (uint8_t *)temp, strlen(temp), 0xFFFF);

    HAL_ADC_Stop(&hadc2);
 8003eac:	4808      	ldr	r0, [pc, #32]	; (8003ed0 <runOledTask+0x74>)
 8003eae:	f002 fee1 	bl	8006c74 <HAL_ADC_Stop>
    HAL_ADC_Stop(&hadc1);
 8003eb2:	4808      	ldr	r0, [pc, #32]	; (8003ed4 <runOledTask+0x78>)
 8003eb4:	f002 fede 	bl	8006c74 <HAL_ADC_Stop>
    // us debugging
    // HCSR04_Read();
    // OLED_ShowNumber(0, 0, obsDist_US, 5, 12);

    // display current command
    OLED_ShowString(0, 40, (char *)aRxBuffer);
 8003eb8:	4a07      	ldr	r2, [pc, #28]	; (8003ed8 <runOledTask+0x7c>)
 8003eba:	2128      	movs	r1, #40	; 0x28
 8003ebc:	2000      	movs	r0, #0
 8003ebe:	f00b f8c3 	bl	800f048 <OLED_ShowString>

    OLED_Refresh_Gram();
 8003ec2:	f00a fec3 	bl	800ec4c <OLED_Refresh_Gram>
    osDelay(100);
 8003ec6:	2064      	movs	r0, #100	; 0x64
 8003ec8:	f008 f94c 	bl	800c164 <osDelay>
    HAL_ADC_Start(&hadc2);
 8003ecc:	e7ca      	b.n	8003e64 <runOledTask+0x8>
 8003ece:	bf00      	nop
 8003ed0:	20000208 	.word	0x20000208
 8003ed4:	200001c0 	.word	0x200001c0
 8003ed8:	20000488 	.word	0x20000488

08003edc <runFWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFWTask */
void runFWTask(void *argument)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFWTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_FORWARD)
 8003ee4:	4b7b      	ldr	r3, [pc, #492]	; (80040d4 <runFWTask+0x1f8>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d004      	beq.n	8003ef6 <runFWTask+0x1a>
      osDelay(1000);
 8003eec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ef0:	f008 f938 	bl	800c164 <osDelay>
 8003ef4:	e7f6      	b.n	8003ee4 <runFWTask+0x8>
    else
    {
      targetDist = 0;
 8003ef6:	4b78      	ldr	r3, [pc, #480]	; (80040d8 <runFWTask+0x1fc>)
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]
      targetDistTick = 0;
 8003efe:	4b77      	ldr	r3, [pc, #476]	; (80040dc <runFWTask+0x200>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	801a      	strh	r2, [r3, #0]
      if (manualMode)
 8003f04:	4b76      	ldr	r3, [pc, #472]	; (80040e0 <runFWTask+0x204>)
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d062      	beq.n	8003fd2 <runFWTask+0xf6>
      {

        angleNow = 0;
 8003f0c:	4b75      	ldr	r3, [pc, #468]	; (80040e4 <runFWTask+0x208>)
 8003f0e:	f04f 0200 	mov.w	r2, #0
 8003f12:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 8003f14:	4b74      	ldr	r3, [pc, #464]	; (80040e8 <runFWTask+0x20c>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 8003f1a:	4874      	ldr	r0, [pc, #464]	; (80040ec <runFWTask+0x210>)
 8003f1c:	f7fe fad5 	bl	80024ca <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 8003f20:	4873      	ldr	r0, [pc, #460]	; (80040f0 <runFWTask+0x214>)
 8003f22:	f7fe fad2 	bl	80024ca <PIDConfigReset>
        PIDConfigReset(&pidFast);
 8003f26:	4873      	ldr	r0, [pc, #460]	; (80040f4 <runFWTask+0x218>)
 8003f28:	f7fe facf 	bl	80024ca <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	2104      	movs	r1, #4
 8003f30:	4871      	ldr	r0, [pc, #452]	; (80040f8 <runFWTask+0x21c>)
 8003f32:	f003 fc99 	bl	8007868 <HAL_GPIO_WritePin>
 8003f36:	2201      	movs	r2, #1
 8003f38:	2108      	movs	r1, #8
 8003f3a:	486f      	ldr	r0, [pc, #444]	; (80040f8 <runFWTask+0x21c>)
 8003f3c:	f003 fc94 	bl	8007868 <HAL_GPIO_WritePin>
 8003f40:	2200      	movs	r2, #0
 8003f42:	2120      	movs	r1, #32
 8003f44:	486c      	ldr	r0, [pc, #432]	; (80040f8 <runFWTask+0x21c>)
 8003f46:	f003 fc8f 	bl	8007868 <HAL_GPIO_WritePin>
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	2110      	movs	r1, #16
 8003f4e:	486a      	ldr	r0, [pc, #424]	; (80040f8 <runFWTask+0x21c>)
 8003f50:	f003 fc8a 	bl	8007868 <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 8003f54:	4b69      	ldr	r3, [pc, #420]	; (80040fc <runFWTask+0x220>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	635a      	str	r2, [r3, #52]	; 0x34
 8003f5c:	4b67      	ldr	r3, [pc, #412]	; (80040fc <runFWTask+0x220>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2200      	movs	r2, #0
 8003f62:	639a      	str	r2, [r3, #56]	; 0x38
 8003f64:	4b5b      	ldr	r3, [pc, #364]	; (80040d4 <runFWTask+0x1f8>)
 8003f66:	781a      	ldrb	r2, [r3, #0]
 8003f68:	4b65      	ldr	r3, [pc, #404]	; (8004100 <runFWTask+0x224>)
 8003f6a:	701a      	strb	r2, [r3, #0]
 8003f6c:	4b59      	ldr	r3, [pc, #356]	; (80040d4 <runFWTask+0x1f8>)
 8003f6e:	220e      	movs	r2, #14
 8003f70:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8003f72:	4b64      	ldr	r3, [pc, #400]	; (8004104 <runFWTask+0x228>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 8003f78:	4b63      	ldr	r3, [pc, #396]	; (8004108 <runFWTask+0x22c>)
 8003f7a:	2264      	movs	r2, #100	; 0x64
 8003f7c:	701a      	strb	r2, [r3, #0]
 8003f7e:	4b62      	ldr	r3, [pc, #392]	; (8004108 <runFWTask+0x22c>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003f84:	4a61      	ldr	r2, [pc, #388]	; (800410c <runFWTask+0x230>)
 8003f86:	210f      	movs	r1, #15
 8003f88:	4861      	ldr	r0, [pc, #388]	; (8004110 <runFWTask+0x234>)
 8003f8a:	f00b f91b 	bl	800f1c4 <sniprintf>
 8003f8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f92:	2206      	movs	r2, #6
 8003f94:	495f      	ldr	r1, [pc, #380]	; (8004114 <runFWTask+0x238>)
 8003f96:	4860      	ldr	r0, [pc, #384]	; (8004118 <runFWTask+0x23c>)
 8003f98:	f006 ff99 	bl	800aece <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 8003f9c:	f002 fd24 	bl	80069e8 <HAL_GetTick>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	4a5e      	ldr	r2, [pc, #376]	; (800411c <runFWTask+0x240>)
 8003fa4:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 8003fa6:	4b4e      	ldr	r3, [pc, #312]	; (80040e0 <runFWTask+0x204>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 8090 	beq.w	80040d0 <runFWTask+0x1f4>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 8003fb0:	f002 fd1a 	bl	80069e8 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	4b59      	ldr	r3, [pc, #356]	; (800411c <runFWTask+0x240>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b09      	cmp	r3, #9
 8003fbe:	d9f2      	bls.n	8003fa6 <runFWTask+0xca>
          {

            StraightLineMove(SPEED_MODE_T);
 8003fc0:	2000      	movs	r0, #0
 8003fc2:	f7fe fad5 	bl	8002570 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 8003fc6:	f002 fd0f 	bl	80069e8 <HAL_GetTick>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	4a53      	ldr	r2, [pc, #332]	; (800411c <runFWTask+0x240>)
 8003fce:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 8003fd0:	e7e9      	b.n	8003fa6 <runFWTask+0xca>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 8003fd2:	4b4d      	ldr	r3, [pc, #308]	; (8004108 <runFWTask+0x22c>)
 8003fd4:	885b      	ldrh	r3, [r3, #2]
 8003fd6:	ee07 3a90 	vmov	s15, r3
 8003fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fde:	4b3e      	ldr	r3, [pc, #248]	; (80040d8 <runFWTask+0x1fc>)
 8003fe0:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 10, move mode must be forced to SLOW
        if (targetDist <= 15)
 8003fe4:	4b3c      	ldr	r3, [pc, #240]	; (80040d8 <runFWTask+0x1fc>)
 8003fe6:	edd3 7a00 	vldr	s15, [r3]
 8003fea:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8003fee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ff6:	d802      	bhi.n	8003ffe <runFWTask+0x122>
          moveMode = SLOW;
 8003ff8:	4b49      	ldr	r3, [pc, #292]	; (8004120 <runFWTask+0x244>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	701a      	strb	r2, [r3, #0]

        if (targetDist >= 100)
 8003ffe:	4b36      	ldr	r3, [pc, #216]	; (80040d8 <runFWTask+0x1fc>)
 8004000:	edd3 7a00 	vldr	s15, [r3]
 8004004:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8004124 <runFWTask+0x248>
 8004008:	eef4 7ac7 	vcmpe.f32	s15, s14
 800400c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004010:	db09      	blt.n	8004026 <runFWTask+0x14a>
          targetDist -= 2;
 8004012:	4b31      	ldr	r3, [pc, #196]	; (80040d8 <runFWTask+0x1fc>)
 8004014:	edd3 7a00 	vldr	s15, [r3]
 8004018:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800401c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004020:	4b2d      	ldr	r3, [pc, #180]	; (80040d8 <runFWTask+0x1fc>)
 8004022:	edc3 7a00 	vstr	s15, [r3]

        if (moveMode == SLOW)
 8004026:	4b3e      	ldr	r3, [pc, #248]	; (8004120 <runFWTask+0x244>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d105      	bne.n	800403a <runFWTask+0x15e>
        {
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 800402e:	2200      	movs	r2, #0
 8004030:	2101      	movs	r1, #1
 8004032:	4829      	ldr	r0, [pc, #164]	; (80040d8 <runFWTask+0x1fc>)
 8004034:	f7fe fc54 	bl	80028e0 <RobotMoveDist>
 8004038:	e004      	b.n	8004044 <runFWTask+0x168>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_2);
 800403a:	2202      	movs	r2, #2
 800403c:	2101      	movs	r1, #1
 800403e:	4826      	ldr	r0, [pc, #152]	; (80040d8 <runFWTask+0x1fc>)
 8004040:	f7fe fc4e 	bl	80028e0 <RobotMoveDist>
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 8004044:	4b2d      	ldr	r3, [pc, #180]	; (80040fc <runFWTask+0x220>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2200      	movs	r2, #0
 800404a:	635a      	str	r2, [r3, #52]	; 0x34
 800404c:	4b2b      	ldr	r3, [pc, #172]	; (80040fc <runFWTask+0x220>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2200      	movs	r2, #0
 8004052:	639a      	str	r2, [r3, #56]	; 0x38
 8004054:	4b1f      	ldr	r3, [pc, #124]	; (80040d4 <runFWTask+0x1f8>)
 8004056:	781a      	ldrb	r2, [r3, #0]
 8004058:	4b29      	ldr	r3, [pc, #164]	; (8004100 <runFWTask+0x224>)
 800405a:	701a      	strb	r2, [r3, #0]
 800405c:	4b1d      	ldr	r3, [pc, #116]	; (80040d4 <runFWTask+0x1f8>)
 800405e:	220e      	movs	r2, #14
 8004060:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8004062:	4b28      	ldr	r3, [pc, #160]	; (8004104 <runFWTask+0x228>)
 8004064:	2200      	movs	r2, #0
 8004066:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004068:	4b2f      	ldr	r3, [pc, #188]	; (8004128 <runFWTask+0x24c>)
 800406a:	781a      	ldrb	r2, [r3, #0]
 800406c:	4b2e      	ldr	r3, [pc, #184]	; (8004128 <runFWTask+0x24c>)
 800406e:	785b      	ldrb	r3, [r3, #1]
 8004070:	429a      	cmp	r2, r3
 8004072:	d112      	bne.n	800409a <runFWTask+0x1be>
        {
          __CLEAR_CURCMD(curCmd);
 8004074:	4b24      	ldr	r3, [pc, #144]	; (8004108 <runFWTask+0x22c>)
 8004076:	2264      	movs	r2, #100	; 0x64
 8004078:	701a      	strb	r2, [r3, #0]
 800407a:	4b23      	ldr	r3, [pc, #140]	; (8004108 <runFWTask+0x22c>)
 800407c:	2200      	movs	r2, #0
 800407e:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 8004080:	4a22      	ldr	r2, [pc, #136]	; (800410c <runFWTask+0x230>)
 8004082:	210f      	movs	r1, #15
 8004084:	4822      	ldr	r0, [pc, #136]	; (8004110 <runFWTask+0x234>)
 8004086:	f00b f89d 	bl	800f1c4 <sniprintf>
 800408a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800408e:	2206      	movs	r2, #6
 8004090:	4920      	ldr	r1, [pc, #128]	; (8004114 <runFWTask+0x238>)
 8004092:	4821      	ldr	r0, [pc, #132]	; (8004118 <runFWTask+0x23c>)
 8004094:	f006 ff1b 	bl	800aece <HAL_UART_Transmit>
 8004098:	e724      	b.n	8003ee4 <runFWTask+0x8>
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 800409a:	4b23      	ldr	r3, [pc, #140]	; (8004128 <runFWTask+0x24c>)
 800409c:	785b      	ldrb	r3, [r3, #1]
 800409e:	4a1a      	ldr	r2, [pc, #104]	; (8004108 <runFWTask+0x22c>)
 80040a0:	4921      	ldr	r1, [pc, #132]	; (8004128 <runFWTask+0x24c>)
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	440b      	add	r3, r1
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	6013      	str	r3, [r2, #0]
 80040aa:	4b1f      	ldr	r3, [pc, #124]	; (8004128 <runFWTask+0x24c>)
 80040ac:	785b      	ldrb	r3, [r3, #1]
 80040ae:	3301      	adds	r3, #1
 80040b0:	4a1d      	ldr	r2, [pc, #116]	; (8004128 <runFWTask+0x24c>)
 80040b2:	7892      	ldrb	r2, [r2, #2]
 80040b4:	fb93 f1f2 	sdiv	r1, r3, r2
 80040b8:	fb01 f202 	mul.w	r2, r1, r2
 80040bc:	1a9b      	subs	r3, r3, r2
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	4b19      	ldr	r3, [pc, #100]	; (8004128 <runFWTask+0x24c>)
 80040c2:	705a      	strb	r2, [r3, #1]
 80040c4:	4a19      	ldr	r2, [pc, #100]	; (800412c <runFWTask+0x250>)
 80040c6:	210f      	movs	r1, #15
 80040c8:	4811      	ldr	r0, [pc, #68]	; (8004110 <runFWTask+0x234>)
 80040ca:	f00b f87b 	bl	800f1c4 <sniprintf>
 80040ce:	e709      	b.n	8003ee4 <runFWTask+0x8>
            break;
 80040d0:	bf00      	nop
    if (curTask != TASK_MOVE_FORWARD)
 80040d2:	e707      	b.n	8003ee4 <runFWTask+0x8>
 80040d4:	20000134 	.word	0x20000134
 80040d8:	200004f4 	.word	0x200004f4
 80040dc:	200004fa 	.word	0x200004fa
 80040e0:	200004dc 	.word	0x200004dc
 80040e4:	200004e4 	.word	0x200004e4
 80040e8:	200004ea 	.word	0x200004ea
 80040ec:	20000514 	.word	0x20000514
 80040f0:	20000500 	.word	0x20000500
 80040f4:	20000528 	.word	0x20000528
 80040f8:	40020000 	.word	0x40020000
 80040fc:	200003c4 	.word	0x200003c4
 8004100:	20000135 	.word	0x20000135
 8004104:	20000560 	.word	0x20000560
 8004108:	200004c8 	.word	0x200004c8
 800410c:	0800fbd8 	.word	0x0800fbd8
 8004110:	200004cc 	.word	0x200004cc
 8004114:	0800fbe0 	.word	0x0800fbe0
 8004118:	2000040c 	.word	0x2000040c
 800411c:	200004f0 	.word	0x200004f0
 8004120:	20000136 	.word	0x20000136
 8004124:	42c80000 	.word	0x42c80000
 8004128:	20000494 	.word	0x20000494
 800412c:	0800fbe8 	.word	0x0800fbe8

08004130 <runBWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBWTask */
void runBWTask(void *argument)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBWTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_BACKWARD)
 8004138:	4b71      	ldr	r3, [pc, #452]	; (8004300 <runBWTask+0x1d0>)
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d004      	beq.n	800414a <runBWTask+0x1a>
      osDelay(1000);
 8004140:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004144:	f008 f80e 	bl	800c164 <osDelay>
 8004148:	e7f6      	b.n	8004138 <runBWTask+0x8>
    else
    {
      targetDist = 0;
 800414a:	4b6e      	ldr	r3, [pc, #440]	; (8004304 <runBWTask+0x1d4>)
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	601a      	str	r2, [r3, #0]
      targetDistTick = 0;
 8004152:	4b6d      	ldr	r3, [pc, #436]	; (8004308 <runBWTask+0x1d8>)
 8004154:	2200      	movs	r2, #0
 8004156:	801a      	strh	r2, [r3, #0]
      if (manualMode)
 8004158:	4b6c      	ldr	r3, [pc, #432]	; (800430c <runBWTask+0x1dc>)
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d061      	beq.n	8004224 <runBWTask+0xf4>
      {

        angleNow = 0;
 8004160:	4b6b      	ldr	r3, [pc, #428]	; (8004310 <runBWTask+0x1e0>)
 8004162:	f04f 0200 	mov.w	r2, #0
 8004166:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 8004168:	4b6a      	ldr	r3, [pc, #424]	; (8004314 <runBWTask+0x1e4>)
 800416a:	2200      	movs	r2, #0
 800416c:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 800416e:	486a      	ldr	r0, [pc, #424]	; (8004318 <runBWTask+0x1e8>)
 8004170:	f7fe f9ab 	bl	80024ca <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 8004174:	4869      	ldr	r0, [pc, #420]	; (800431c <runBWTask+0x1ec>)
 8004176:	f7fe f9a8 	bl	80024ca <PIDConfigReset>
        PIDConfigReset(&pidFast);
 800417a:	4869      	ldr	r0, [pc, #420]	; (8004320 <runBWTask+0x1f0>)
 800417c:	f7fe f9a5 	bl	80024ca <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_BACKWARD);
 8004180:	2201      	movs	r2, #1
 8004182:	2104      	movs	r1, #4
 8004184:	4867      	ldr	r0, [pc, #412]	; (8004324 <runBWTask+0x1f4>)
 8004186:	f003 fb6f 	bl	8007868 <HAL_GPIO_WritePin>
 800418a:	2200      	movs	r2, #0
 800418c:	2108      	movs	r1, #8
 800418e:	4865      	ldr	r0, [pc, #404]	; (8004324 <runBWTask+0x1f4>)
 8004190:	f003 fb6a 	bl	8007868 <HAL_GPIO_WritePin>
 8004194:	2201      	movs	r2, #1
 8004196:	2120      	movs	r1, #32
 8004198:	4862      	ldr	r0, [pc, #392]	; (8004324 <runBWTask+0x1f4>)
 800419a:	f003 fb65 	bl	8007868 <HAL_GPIO_WritePin>
 800419e:	2200      	movs	r2, #0
 80041a0:	2110      	movs	r1, #16
 80041a2:	4860      	ldr	r0, [pc, #384]	; (8004324 <runBWTask+0x1f4>)
 80041a4:	f003 fb60 	bl	8007868 <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 80041a8:	4b5f      	ldr	r3, [pc, #380]	; (8004328 <runBWTask+0x1f8>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2200      	movs	r2, #0
 80041ae:	635a      	str	r2, [r3, #52]	; 0x34
 80041b0:	4b5d      	ldr	r3, [pc, #372]	; (8004328 <runBWTask+0x1f8>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2200      	movs	r2, #0
 80041b6:	639a      	str	r2, [r3, #56]	; 0x38
 80041b8:	4b51      	ldr	r3, [pc, #324]	; (8004300 <runBWTask+0x1d0>)
 80041ba:	781a      	ldrb	r2, [r3, #0]
 80041bc:	4b5b      	ldr	r3, [pc, #364]	; (800432c <runBWTask+0x1fc>)
 80041be:	701a      	strb	r2, [r3, #0]
 80041c0:	4b4f      	ldr	r3, [pc, #316]	; (8004300 <runBWTask+0x1d0>)
 80041c2:	220e      	movs	r2, #14
 80041c4:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 80041c6:	4b5a      	ldr	r3, [pc, #360]	; (8004330 <runBWTask+0x200>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 80041cc:	4b59      	ldr	r3, [pc, #356]	; (8004334 <runBWTask+0x204>)
 80041ce:	2264      	movs	r2, #100	; 0x64
 80041d0:	701a      	strb	r2, [r3, #0]
 80041d2:	4b58      	ldr	r3, [pc, #352]	; (8004334 <runBWTask+0x204>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80041d8:	4a57      	ldr	r2, [pc, #348]	; (8004338 <runBWTask+0x208>)
 80041da:	210f      	movs	r1, #15
 80041dc:	4857      	ldr	r0, [pc, #348]	; (800433c <runBWTask+0x20c>)
 80041de:	f00a fff1 	bl	800f1c4 <sniprintf>
 80041e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041e6:	2206      	movs	r2, #6
 80041e8:	4955      	ldr	r1, [pc, #340]	; (8004340 <runBWTask+0x210>)
 80041ea:	4856      	ldr	r0, [pc, #344]	; (8004344 <runBWTask+0x214>)
 80041ec:	f006 fe6f 	bl	800aece <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 80041f0:	f002 fbfa 	bl	80069e8 <HAL_GetTick>
 80041f4:	4603      	mov	r3, r0
 80041f6:	4a54      	ldr	r2, [pc, #336]	; (8004348 <runBWTask+0x218>)
 80041f8:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 80041fa:	4b44      	ldr	r3, [pc, #272]	; (800430c <runBWTask+0x1dc>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d07b      	beq.n	80042fa <runBWTask+0x1ca>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 8004202:	f002 fbf1 	bl	80069e8 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	4b4f      	ldr	r3, [pc, #316]	; (8004348 <runBWTask+0x218>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b09      	cmp	r3, #9
 8004210:	d9f3      	bls.n	80041fa <runBWTask+0xca>
          {
            StraightLineMove(SPEED_MODE_T);
 8004212:	2000      	movs	r0, #0
 8004214:	f7fe f9ac 	bl	8002570 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 8004218:	f002 fbe6 	bl	80069e8 <HAL_GetTick>
 800421c:	4603      	mov	r3, r0
 800421e:	4a4a      	ldr	r2, [pc, #296]	; (8004348 <runBWTask+0x218>)
 8004220:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 8004222:	e7ea      	b.n	80041fa <runBWTask+0xca>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 8004224:	4b43      	ldr	r3, [pc, #268]	; (8004334 <runBWTask+0x204>)
 8004226:	885b      	ldrh	r3, [r3, #2]
 8004228:	ee07 3a90 	vmov	s15, r3
 800422c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004230:	4b34      	ldr	r3, [pc, #208]	; (8004304 <runBWTask+0x1d4>)
 8004232:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 15, move mode must be forced to SLOW
        if (targetDist <= 15)
 8004236:	4b33      	ldr	r3, [pc, #204]	; (8004304 <runBWTask+0x1d4>)
 8004238:	edd3 7a00 	vldr	s15, [r3]
 800423c:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8004240:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004248:	d802      	bhi.n	8004250 <runBWTask+0x120>
          moveMode = SLOW;
 800424a:	4b40      	ldr	r3, [pc, #256]	; (800434c <runBWTask+0x21c>)
 800424c:	2200      	movs	r2, #0
 800424e:	701a      	strb	r2, [r3, #0]
        if (moveMode == SLOW)
 8004250:	4b3e      	ldr	r3, [pc, #248]	; (800434c <runBWTask+0x21c>)
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d105      	bne.n	8004264 <runBWTask+0x134>
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004258:	2200      	movs	r2, #0
 800425a:	2100      	movs	r1, #0
 800425c:	4829      	ldr	r0, [pc, #164]	; (8004304 <runBWTask+0x1d4>)
 800425e:	f7fe fb3f 	bl	80028e0 <RobotMoveDist>
 8004262:	e004      	b.n	800426e <runBWTask+0x13e>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_2);
 8004264:	2202      	movs	r2, #2
 8004266:	2100      	movs	r1, #0
 8004268:	4826      	ldr	r0, [pc, #152]	; (8004304 <runBWTask+0x1d4>)
 800426a:	f7fe fb39 	bl	80028e0 <RobotMoveDist>
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 800426e:	4b2e      	ldr	r3, [pc, #184]	; (8004328 <runBWTask+0x1f8>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2200      	movs	r2, #0
 8004274:	635a      	str	r2, [r3, #52]	; 0x34
 8004276:	4b2c      	ldr	r3, [pc, #176]	; (8004328 <runBWTask+0x1f8>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2200      	movs	r2, #0
 800427c:	639a      	str	r2, [r3, #56]	; 0x38
 800427e:	4b20      	ldr	r3, [pc, #128]	; (8004300 <runBWTask+0x1d0>)
 8004280:	781a      	ldrb	r2, [r3, #0]
 8004282:	4b2a      	ldr	r3, [pc, #168]	; (800432c <runBWTask+0x1fc>)
 8004284:	701a      	strb	r2, [r3, #0]
 8004286:	4b1e      	ldr	r3, [pc, #120]	; (8004300 <runBWTask+0x1d0>)
 8004288:	220e      	movs	r2, #14
 800428a:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 800428c:	4b28      	ldr	r3, [pc, #160]	; (8004330 <runBWTask+0x200>)
 800428e:	2200      	movs	r2, #0
 8004290:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004292:	4b2f      	ldr	r3, [pc, #188]	; (8004350 <runBWTask+0x220>)
 8004294:	781a      	ldrb	r2, [r3, #0]
 8004296:	4b2e      	ldr	r3, [pc, #184]	; (8004350 <runBWTask+0x220>)
 8004298:	785b      	ldrb	r3, [r3, #1]
 800429a:	429a      	cmp	r2, r3
 800429c:	d112      	bne.n	80042c4 <runBWTask+0x194>
        {
          __CLEAR_CURCMD(curCmd);
 800429e:	4b25      	ldr	r3, [pc, #148]	; (8004334 <runBWTask+0x204>)
 80042a0:	2264      	movs	r2, #100	; 0x64
 80042a2:	701a      	strb	r2, [r3, #0]
 80042a4:	4b23      	ldr	r3, [pc, #140]	; (8004334 <runBWTask+0x204>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 80042aa:	4a23      	ldr	r2, [pc, #140]	; (8004338 <runBWTask+0x208>)
 80042ac:	210f      	movs	r1, #15
 80042ae:	4823      	ldr	r0, [pc, #140]	; (800433c <runBWTask+0x20c>)
 80042b0:	f00a ff88 	bl	800f1c4 <sniprintf>
 80042b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80042b8:	2206      	movs	r2, #6
 80042ba:	4921      	ldr	r1, [pc, #132]	; (8004340 <runBWTask+0x210>)
 80042bc:	4821      	ldr	r0, [pc, #132]	; (8004344 <runBWTask+0x214>)
 80042be:	f006 fe06 	bl	800aece <HAL_UART_Transmit>
 80042c2:	e739      	b.n	8004138 <runBWTask+0x8>
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 80042c4:	4b22      	ldr	r3, [pc, #136]	; (8004350 <runBWTask+0x220>)
 80042c6:	785b      	ldrb	r3, [r3, #1]
 80042c8:	4a1a      	ldr	r2, [pc, #104]	; (8004334 <runBWTask+0x204>)
 80042ca:	4921      	ldr	r1, [pc, #132]	; (8004350 <runBWTask+0x220>)
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	440b      	add	r3, r1
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	6013      	str	r3, [r2, #0]
 80042d4:	4b1e      	ldr	r3, [pc, #120]	; (8004350 <runBWTask+0x220>)
 80042d6:	785b      	ldrb	r3, [r3, #1]
 80042d8:	3301      	adds	r3, #1
 80042da:	4a1d      	ldr	r2, [pc, #116]	; (8004350 <runBWTask+0x220>)
 80042dc:	7892      	ldrb	r2, [r2, #2]
 80042de:	fb93 f1f2 	sdiv	r1, r3, r2
 80042e2:	fb01 f202 	mul.w	r2, r1, r2
 80042e6:	1a9b      	subs	r3, r3, r2
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	4b19      	ldr	r3, [pc, #100]	; (8004350 <runBWTask+0x220>)
 80042ec:	705a      	strb	r2, [r3, #1]
 80042ee:	4a19      	ldr	r2, [pc, #100]	; (8004354 <runBWTask+0x224>)
 80042f0:	210f      	movs	r1, #15
 80042f2:	4812      	ldr	r0, [pc, #72]	; (800433c <runBWTask+0x20c>)
 80042f4:	f00a ff66 	bl	800f1c4 <sniprintf>
 80042f8:	e71e      	b.n	8004138 <runBWTask+0x8>
            break;
 80042fa:	bf00      	nop
    if (curTask != TASK_MOVE_BACKWARD)
 80042fc:	e71c      	b.n	8004138 <runBWTask+0x8>
 80042fe:	bf00      	nop
 8004300:	20000134 	.word	0x20000134
 8004304:	200004f4 	.word	0x200004f4
 8004308:	200004fa 	.word	0x200004fa
 800430c:	200004dc 	.word	0x200004dc
 8004310:	200004e4 	.word	0x200004e4
 8004314:	200004ea 	.word	0x200004ea
 8004318:	20000514 	.word	0x20000514
 800431c:	20000500 	.word	0x20000500
 8004320:	20000528 	.word	0x20000528
 8004324:	40020000 	.word	0x40020000
 8004328:	200003c4 	.word	0x200003c4
 800432c:	20000135 	.word	0x20000135
 8004330:	20000560 	.word	0x20000560
 8004334:	200004c8 	.word	0x200004c8
 8004338:	0800fbd8 	.word	0x0800fbd8
 800433c:	200004cc 	.word	0x200004cc
 8004340:	0800fbe0 	.word	0x0800fbe0
 8004344:	2000040c 	.word	0x2000040c
 8004348:	200004f0 	.word	0x200004f0
 800434c:	20000136 	.word	0x20000136
 8004350:	20000494 	.word	0x20000494
 8004354:	0800fbe8 	.word	0x0800fbe8

08004358 <runFLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFLTask */
void runFLTask(void *argument)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFLTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_FL)
 8004360:	4b94      	ldr	r3, [pc, #592]	; (80045b4 <runFLTask+0x25c>)
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2b02      	cmp	r3, #2
 8004366:	d004      	beq.n	8004372 <runFLTask+0x1a>
      osDelay(1000);
 8004368:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800436c:	f007 fefa 	bl	800c164 <osDelay>
 8004370:	e7f6      	b.n	8004360 <runFLTask+0x8>
    else
    {

      switch (curCmd.val)
 8004372:	4b91      	ldr	r3, [pc, #580]	; (80045b8 <runFLTask+0x260>)
 8004374:	885b      	ldrh	r3, [r3, #2]
 8004376:	2b14      	cmp	r3, #20
 8004378:	f000 8083 	beq.w	8004482 <runFLTask+0x12a>
 800437c:	2b1e      	cmp	r3, #30
 800437e:	f040 80f8 	bne.w	8004572 <runFLTask+0x21a>
      {
      case 30: // FL30 (3x2)
        targetDist = 5;
 8004382:	4b8e      	ldr	r3, [pc, #568]	; (80045bc <runFLTask+0x264>)
 8004384:	4a8e      	ldr	r2, [pc, #568]	; (80045c0 <runFLTask+0x268>)
 8004386:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8004388:	2200      	movs	r2, #0
 800438a:	2101      	movs	r1, #1
 800438c:	488b      	ldr	r0, [pc, #556]	; (80045bc <runFLTask+0x264>)
 800438e:	f7fe faa7 	bl	80028e0 <RobotMoveDist>
        __SET_CMD_CONFIG(cfgs[CONFIG_FL30], &htim8, &htim1, targetAngle);
 8004392:	4b8c      	ldr	r3, [pc, #560]	; (80045c4 <runFLTask+0x26c>)
 8004394:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 8004398:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80045c8 <runFLTask+0x270>
 800439c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043a4:	dd02      	ble.n	80043ac <runFLTask+0x54>
 80043a6:	f240 1309 	movw	r3, #265	; 0x109
 80043aa:	e012      	b.n	80043d2 <runFLTask+0x7a>
 80043ac:	4b85      	ldr	r3, [pc, #532]	; (80045c4 <runFLTask+0x26c>)
 80043ae:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 80043b2:	ed9f 7a86 	vldr	s14, [pc, #536]	; 80045cc <runFLTask+0x274>
 80043b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043be:	d501      	bpl.n	80043c4 <runFLTask+0x6c>
 80043c0:	2346      	movs	r3, #70	; 0x46
 80043c2:	e006      	b.n	80043d2 <runFLTask+0x7a>
 80043c4:	4b7f      	ldr	r3, [pc, #508]	; (80045c4 <runFLTask+0x26c>)
 80043c6:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 80043ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043ce:	ee17 3a90 	vmov	r3, s15
 80043d2:	4a7f      	ldr	r2, [pc, #508]	; (80045d0 <runFLTask+0x278>)
 80043d4:	6812      	ldr	r2, [r2, #0]
 80043d6:	6413      	str	r3, [r2, #64]	; 0x40
 80043d8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80043dc:	f002 fb10 	bl	8006a00 <HAL_Delay>
 80043e0:	4b78      	ldr	r3, [pc, #480]	; (80045c4 <runFLTask+0x26c>)
 80043e2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80043e6:	4a7b      	ldr	r2, [pc, #492]	; (80045d4 <runFLTask+0x27c>)
 80043e8:	6013      	str	r3, [r2, #0]
 80043ea:	4b76      	ldr	r3, [pc, #472]	; (80045c4 <runFLTask+0x26c>)
 80043ec:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	bf0c      	ite	eq
 80043f4:	2301      	moveq	r3, #1
 80043f6:	2300      	movne	r3, #0
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	461a      	mov	r2, r3
 80043fc:	2104      	movs	r1, #4
 80043fe:	4876      	ldr	r0, [pc, #472]	; (80045d8 <runFLTask+0x280>)
 8004400:	f003 fa32 	bl	8007868 <HAL_GPIO_WritePin>
 8004404:	4b6f      	ldr	r3, [pc, #444]	; (80045c4 <runFLTask+0x26c>)
 8004406:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800440a:	2b00      	cmp	r3, #0
 800440c:	bf14      	ite	ne
 800440e:	2301      	movne	r3, #1
 8004410:	2300      	moveq	r3, #0
 8004412:	b2db      	uxtb	r3, r3
 8004414:	461a      	mov	r2, r3
 8004416:	2108      	movs	r1, #8
 8004418:	486f      	ldr	r0, [pc, #444]	; (80045d8 <runFLTask+0x280>)
 800441a:	f003 fa25 	bl	8007868 <HAL_GPIO_WritePin>
 800441e:	4b69      	ldr	r3, [pc, #420]	; (80045c4 <runFLTask+0x26c>)
 8004420:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8004424:	2b00      	cmp	r3, #0
 8004426:	bf0c      	ite	eq
 8004428:	2301      	moveq	r3, #1
 800442a:	2300      	movne	r3, #0
 800442c:	b2db      	uxtb	r3, r3
 800442e:	461a      	mov	r2, r3
 8004430:	2120      	movs	r1, #32
 8004432:	4869      	ldr	r0, [pc, #420]	; (80045d8 <runFLTask+0x280>)
 8004434:	f003 fa18 	bl	8007868 <HAL_GPIO_WritePin>
 8004438:	4b62      	ldr	r3, [pc, #392]	; (80045c4 <runFLTask+0x26c>)
 800443a:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800443e:	2b00      	cmp	r3, #0
 8004440:	bf14      	ite	ne
 8004442:	2301      	movne	r3, #1
 8004444:	2300      	moveq	r3, #0
 8004446:	b2db      	uxtb	r3, r3
 8004448:	461a      	mov	r2, r3
 800444a:	2110      	movs	r1, #16
 800444c:	4862      	ldr	r0, [pc, #392]	; (80045d8 <runFLTask+0x280>)
 800444e:	f003 fa0b 	bl	8007868 <HAL_GPIO_WritePin>
 8004452:	4b5c      	ldr	r3, [pc, #368]	; (80045c4 <runFLTask+0x26c>)
 8004454:	f8b3 20f0 	ldrh.w	r2, [r3, #240]	; 0xf0
 8004458:	4b60      	ldr	r3, [pc, #384]	; (80045dc <runFLTask+0x284>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	635a      	str	r2, [r3, #52]	; 0x34
 800445e:	4b59      	ldr	r3, [pc, #356]	; (80045c4 <runFLTask+0x26c>)
 8004460:	f8b3 20f2 	ldrh.w	r2, [r3, #242]	; 0xf2
 8004464:	4b5d      	ldr	r3, [pc, #372]	; (80045dc <runFLTask+0x284>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800446a:	485a      	ldr	r0, [pc, #360]	; (80045d4 <runFLTask+0x27c>)
 800446c:	f7fe fe74 	bl	8003158 <RobotTurn>
        targetDist = 3;
 8004470:	4b52      	ldr	r3, [pc, #328]	; (80045bc <runFLTask+0x264>)
 8004472:	4a5b      	ldr	r2, [pc, #364]	; (80045e0 <runFLTask+0x288>)
 8004474:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004476:	2200      	movs	r2, #0
 8004478:	2100      	movs	r1, #0
 800447a:	4850      	ldr	r0, [pc, #320]	; (80045bc <runFLTask+0x264>)
 800447c:	f7fe fa30 	bl	80028e0 <RobotMoveDist>
        break;
 8004480:	e111      	b.n	80046a6 <runFLTask+0x34e>
      case 20: // FL20 (outdoor 3x1)
        targetDist = 5;
 8004482:	4b4e      	ldr	r3, [pc, #312]	; (80045bc <runFLTask+0x264>)
 8004484:	4a4e      	ldr	r2, [pc, #312]	; (80045c0 <runFLTask+0x268>)
 8004486:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8004488:	2200      	movs	r2, #0
 800448a:	2101      	movs	r1, #1
 800448c:	484b      	ldr	r0, [pc, #300]	; (80045bc <runFLTask+0x264>)
 800448e:	f7fe fa27 	bl	80028e0 <RobotMoveDist>
        __SET_CMD_CONFIG(cfgs[CONFIG_FL20], &htim8, &htim1, targetAngle);
 8004492:	4b4c      	ldr	r3, [pc, #304]	; (80045c4 <runFLTask+0x26c>)
 8004494:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8004498:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80045c8 <runFLTask+0x270>
 800449c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a4:	dd02      	ble.n	80044ac <runFLTask+0x154>
 80044a6:	f240 1309 	movw	r3, #265	; 0x109
 80044aa:	e012      	b.n	80044d2 <runFLTask+0x17a>
 80044ac:	4b45      	ldr	r3, [pc, #276]	; (80045c4 <runFLTask+0x26c>)
 80044ae:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80044b2:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80045cc <runFLTask+0x274>
 80044b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044be:	d501      	bpl.n	80044c4 <runFLTask+0x16c>
 80044c0:	2346      	movs	r3, #70	; 0x46
 80044c2:	e006      	b.n	80044d2 <runFLTask+0x17a>
 80044c4:	4b3f      	ldr	r3, [pc, #252]	; (80045c4 <runFLTask+0x26c>)
 80044c6:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80044ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044ce:	ee17 3a90 	vmov	r3, s15
 80044d2:	4a3f      	ldr	r2, [pc, #252]	; (80045d0 <runFLTask+0x278>)
 80044d4:	6812      	ldr	r2, [r2, #0]
 80044d6:	6413      	str	r3, [r2, #64]	; 0x40
 80044d8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80044dc:	f002 fa90 	bl	8006a00 <HAL_Delay>
 80044e0:	4b38      	ldr	r3, [pc, #224]	; (80045c4 <runFLTask+0x26c>)
 80044e2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80044e6:	4a3b      	ldr	r2, [pc, #236]	; (80045d4 <runFLTask+0x27c>)
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	4b36      	ldr	r3, [pc, #216]	; (80045c4 <runFLTask+0x26c>)
 80044ec:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	bf0c      	ite	eq
 80044f4:	2301      	moveq	r3, #1
 80044f6:	2300      	movne	r3, #0
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	461a      	mov	r2, r3
 80044fc:	2104      	movs	r1, #4
 80044fe:	4836      	ldr	r0, [pc, #216]	; (80045d8 <runFLTask+0x280>)
 8004500:	f003 f9b2 	bl	8007868 <HAL_GPIO_WritePin>
 8004504:	4b2f      	ldr	r3, [pc, #188]	; (80045c4 <runFLTask+0x26c>)
 8004506:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800450a:	2b00      	cmp	r3, #0
 800450c:	bf14      	ite	ne
 800450e:	2301      	movne	r3, #1
 8004510:	2300      	moveq	r3, #0
 8004512:	b2db      	uxtb	r3, r3
 8004514:	461a      	mov	r2, r3
 8004516:	2108      	movs	r1, #8
 8004518:	482f      	ldr	r0, [pc, #188]	; (80045d8 <runFLTask+0x280>)
 800451a:	f003 f9a5 	bl	8007868 <HAL_GPIO_WritePin>
 800451e:	4b29      	ldr	r3, [pc, #164]	; (80045c4 <runFLTask+0x26c>)
 8004520:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8004524:	2b00      	cmp	r3, #0
 8004526:	bf0c      	ite	eq
 8004528:	2301      	moveq	r3, #1
 800452a:	2300      	movne	r3, #0
 800452c:	b2db      	uxtb	r3, r3
 800452e:	461a      	mov	r2, r3
 8004530:	2120      	movs	r1, #32
 8004532:	4829      	ldr	r0, [pc, #164]	; (80045d8 <runFLTask+0x280>)
 8004534:	f003 f998 	bl	8007868 <HAL_GPIO_WritePin>
 8004538:	4b22      	ldr	r3, [pc, #136]	; (80045c4 <runFLTask+0x26c>)
 800453a:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800453e:	2b00      	cmp	r3, #0
 8004540:	bf14      	ite	ne
 8004542:	2301      	movne	r3, #1
 8004544:	2300      	moveq	r3, #0
 8004546:	b2db      	uxtb	r3, r3
 8004548:	461a      	mov	r2, r3
 800454a:	2110      	movs	r1, #16
 800454c:	4822      	ldr	r0, [pc, #136]	; (80045d8 <runFLTask+0x280>)
 800454e:	f003 f98b 	bl	8007868 <HAL_GPIO_WritePin>
 8004552:	4b1c      	ldr	r3, [pc, #112]	; (80045c4 <runFLTask+0x26c>)
 8004554:	f8b3 20b0 	ldrh.w	r2, [r3, #176]	; 0xb0
 8004558:	4b20      	ldr	r3, [pc, #128]	; (80045dc <runFLTask+0x284>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	635a      	str	r2, [r3, #52]	; 0x34
 800455e:	4b19      	ldr	r3, [pc, #100]	; (80045c4 <runFLTask+0x26c>)
 8004560:	f8b3 20b2 	ldrh.w	r2, [r3, #178]	; 0xb2
 8004564:	4b1d      	ldr	r3, [pc, #116]	; (80045dc <runFLTask+0x284>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800456a:	481a      	ldr	r0, [pc, #104]	; (80045d4 <runFLTask+0x27c>)
 800456c:	f7fe fdf4 	bl	8003158 <RobotTurn>
        break;
 8004570:	e099      	b.n	80046a6 <runFLTask+0x34e>
      default: // FL00 (indoor 3x1)
        targetDist = 11;
 8004572:	4b12      	ldr	r3, [pc, #72]	; (80045bc <runFLTask+0x264>)
 8004574:	4a1b      	ldr	r2, [pc, #108]	; (80045e4 <runFLTask+0x28c>)
 8004576:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8004578:	2200      	movs	r2, #0
 800457a:	2101      	movs	r1, #1
 800457c:	480f      	ldr	r0, [pc, #60]	; (80045bc <runFLTask+0x264>)
 800457e:	f7fe f9af 	bl	80028e0 <RobotMoveDist>
        __SET_CMD_CONFIG(cfgs[CONFIG_FL00], &htim8, &htim1, targetAngle);
 8004582:	4b10      	ldr	r3, [pc, #64]	; (80045c4 <runFLTask+0x26c>)
 8004584:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8004588:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80045c8 <runFLTask+0x270>
 800458c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004594:	dd02      	ble.n	800459c <runFLTask+0x244>
 8004596:	f240 1309 	movw	r3, #265	; 0x109
 800459a:	e02c      	b.n	80045f6 <runFLTask+0x29e>
 800459c:	4b09      	ldr	r3, [pc, #36]	; (80045c4 <runFLTask+0x26c>)
 800459e:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80045a2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80045cc <runFLTask+0x274>
 80045a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ae:	d51b      	bpl.n	80045e8 <runFLTask+0x290>
 80045b0:	2346      	movs	r3, #70	; 0x46
 80045b2:	e020      	b.n	80045f6 <runFLTask+0x29e>
 80045b4:	20000134 	.word	0x20000134
 80045b8:	200004c8 	.word	0x200004c8
 80045bc:	200004f4 	.word	0x200004f4
 80045c0:	40a00000 	.word	0x40a00000
 80045c4:	20000004 	.word	0x20000004
 80045c8:	43848000 	.word	0x43848000
 80045cc:	428c0000 	.word	0x428c0000
 80045d0:	200002a4 	.word	0x200002a4
 80045d4:	200004e0 	.word	0x200004e0
 80045d8:	40020000 	.word	0x40020000
 80045dc:	200003c4 	.word	0x200003c4
 80045e0:	40400000 	.word	0x40400000
 80045e4:	41300000 	.word	0x41300000
 80045e8:	4b4e      	ldr	r3, [pc, #312]	; (8004724 <runFLTask+0x3cc>)
 80045ea:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80045ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045f2:	ee17 3a90 	vmov	r3, s15
 80045f6:	4a4c      	ldr	r2, [pc, #304]	; (8004728 <runFLTask+0x3d0>)
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	6413      	str	r3, [r2, #64]	; 0x40
 80045fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004600:	f002 f9fe 	bl	8006a00 <HAL_Delay>
 8004604:	4b47      	ldr	r3, [pc, #284]	; (8004724 <runFLTask+0x3cc>)
 8004606:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004608:	4a48      	ldr	r2, [pc, #288]	; (800472c <runFLTask+0x3d4>)
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	4b45      	ldr	r3, [pc, #276]	; (8004724 <runFLTask+0x3cc>)
 800460e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004612:	2b00      	cmp	r3, #0
 8004614:	bf0c      	ite	eq
 8004616:	2301      	moveq	r3, #1
 8004618:	2300      	movne	r3, #0
 800461a:	b2db      	uxtb	r3, r3
 800461c:	461a      	mov	r2, r3
 800461e:	2104      	movs	r1, #4
 8004620:	4843      	ldr	r0, [pc, #268]	; (8004730 <runFLTask+0x3d8>)
 8004622:	f003 f921 	bl	8007868 <HAL_GPIO_WritePin>
 8004626:	4b3f      	ldr	r3, [pc, #252]	; (8004724 <runFLTask+0x3cc>)
 8004628:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800462c:	2b00      	cmp	r3, #0
 800462e:	bf14      	ite	ne
 8004630:	2301      	movne	r3, #1
 8004632:	2300      	moveq	r3, #0
 8004634:	b2db      	uxtb	r3, r3
 8004636:	461a      	mov	r2, r3
 8004638:	2108      	movs	r1, #8
 800463a:	483d      	ldr	r0, [pc, #244]	; (8004730 <runFLTask+0x3d8>)
 800463c:	f003 f914 	bl	8007868 <HAL_GPIO_WritePin>
 8004640:	4b38      	ldr	r3, [pc, #224]	; (8004724 <runFLTask+0x3cc>)
 8004642:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004646:	2b00      	cmp	r3, #0
 8004648:	bf0c      	ite	eq
 800464a:	2301      	moveq	r3, #1
 800464c:	2300      	movne	r3, #0
 800464e:	b2db      	uxtb	r3, r3
 8004650:	461a      	mov	r2, r3
 8004652:	2120      	movs	r1, #32
 8004654:	4836      	ldr	r0, [pc, #216]	; (8004730 <runFLTask+0x3d8>)
 8004656:	f003 f907 	bl	8007868 <HAL_GPIO_WritePin>
 800465a:	4b32      	ldr	r3, [pc, #200]	; (8004724 <runFLTask+0x3cc>)
 800465c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004660:	2b00      	cmp	r3, #0
 8004662:	bf14      	ite	ne
 8004664:	2301      	movne	r3, #1
 8004666:	2300      	moveq	r3, #0
 8004668:	b2db      	uxtb	r3, r3
 800466a:	461a      	mov	r2, r3
 800466c:	2110      	movs	r1, #16
 800466e:	4830      	ldr	r0, [pc, #192]	; (8004730 <runFLTask+0x3d8>)
 8004670:	f003 f8fa 	bl	8007868 <HAL_GPIO_WritePin>
 8004674:	4b2b      	ldr	r3, [pc, #172]	; (8004724 <runFLTask+0x3cc>)
 8004676:	f8b3 2070 	ldrh.w	r2, [r3, #112]	; 0x70
 800467a:	4b2e      	ldr	r3, [pc, #184]	; (8004734 <runFLTask+0x3dc>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	635a      	str	r2, [r3, #52]	; 0x34
 8004680:	4b28      	ldr	r3, [pc, #160]	; (8004724 <runFLTask+0x3cc>)
 8004682:	f8b3 2072 	ldrh.w	r2, [r3, #114]	; 0x72
 8004686:	4b2b      	ldr	r3, [pc, #172]	; (8004734 <runFLTask+0x3dc>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800468c:	4827      	ldr	r0, [pc, #156]	; (800472c <runFLTask+0x3d4>)
 800468e:	f7fe fd63 	bl	8003158 <RobotTurn>
        targetDist = 2;
 8004692:	4b29      	ldr	r3, [pc, #164]	; (8004738 <runFLTask+0x3e0>)
 8004694:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004698:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 800469a:	2200      	movs	r2, #0
 800469c:	2101      	movs	r1, #1
 800469e:	4826      	ldr	r0, [pc, #152]	; (8004738 <runFLTask+0x3e0>)
 80046a0:	f7fe f91e 	bl	80028e0 <RobotMoveDist>

        break;
 80046a4:	bf00      	nop
      }
      clickOnce = 0;
 80046a6:	4b25      	ldr	r3, [pc, #148]	; (800473c <runFLTask+0x3e4>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 80046ac:	4b24      	ldr	r3, [pc, #144]	; (8004740 <runFLTask+0x3e8>)
 80046ae:	781a      	ldrb	r2, [r3, #0]
 80046b0:	4b24      	ldr	r3, [pc, #144]	; (8004744 <runFLTask+0x3ec>)
 80046b2:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 80046b4:	4b22      	ldr	r3, [pc, #136]	; (8004740 <runFLTask+0x3e8>)
 80046b6:	220e      	movs	r2, #14
 80046b8:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80046ba:	4b23      	ldr	r3, [pc, #140]	; (8004748 <runFLTask+0x3f0>)
 80046bc:	781a      	ldrb	r2, [r3, #0]
 80046be:	4b22      	ldr	r3, [pc, #136]	; (8004748 <runFLTask+0x3f0>)
 80046c0:	785b      	ldrb	r3, [r3, #1]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d112      	bne.n	80046ec <runFLTask+0x394>
      {
        __CLEAR_CURCMD(curCmd);
 80046c6:	4b21      	ldr	r3, [pc, #132]	; (800474c <runFLTask+0x3f4>)
 80046c8:	2264      	movs	r2, #100	; 0x64
 80046ca:	701a      	strb	r2, [r3, #0]
 80046cc:	4b1f      	ldr	r3, [pc, #124]	; (800474c <runFLTask+0x3f4>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80046d2:	4a1f      	ldr	r2, [pc, #124]	; (8004750 <runFLTask+0x3f8>)
 80046d4:	210f      	movs	r1, #15
 80046d6:	481f      	ldr	r0, [pc, #124]	; (8004754 <runFLTask+0x3fc>)
 80046d8:	f00a fd74 	bl	800f1c4 <sniprintf>
 80046dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80046e0:	2206      	movs	r2, #6
 80046e2:	491d      	ldr	r1, [pc, #116]	; (8004758 <runFLTask+0x400>)
 80046e4:	481d      	ldr	r0, [pc, #116]	; (800475c <runFLTask+0x404>)
 80046e6:	f006 fbf2 	bl	800aece <HAL_UART_Transmit>
 80046ea:	e639      	b.n	8004360 <runFLTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 80046ec:	4b16      	ldr	r3, [pc, #88]	; (8004748 <runFLTask+0x3f0>)
 80046ee:	785b      	ldrb	r3, [r3, #1]
 80046f0:	4a16      	ldr	r2, [pc, #88]	; (800474c <runFLTask+0x3f4>)
 80046f2:	4915      	ldr	r1, [pc, #84]	; (8004748 <runFLTask+0x3f0>)
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	440b      	add	r3, r1
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	6013      	str	r3, [r2, #0]
 80046fc:	4b12      	ldr	r3, [pc, #72]	; (8004748 <runFLTask+0x3f0>)
 80046fe:	785b      	ldrb	r3, [r3, #1]
 8004700:	3301      	adds	r3, #1
 8004702:	4a11      	ldr	r2, [pc, #68]	; (8004748 <runFLTask+0x3f0>)
 8004704:	7892      	ldrb	r2, [r2, #2]
 8004706:	fb93 f1f2 	sdiv	r1, r3, r2
 800470a:	fb01 f202 	mul.w	r2, r1, r2
 800470e:	1a9b      	subs	r3, r3, r2
 8004710:	b2da      	uxtb	r2, r3
 8004712:	4b0d      	ldr	r3, [pc, #52]	; (8004748 <runFLTask+0x3f0>)
 8004714:	705a      	strb	r2, [r3, #1]
 8004716:	4a12      	ldr	r2, [pc, #72]	; (8004760 <runFLTask+0x408>)
 8004718:	210f      	movs	r1, #15
 800471a:	480e      	ldr	r0, [pc, #56]	; (8004754 <runFLTask+0x3fc>)
 800471c:	f00a fd52 	bl	800f1c4 <sniprintf>
    if (curTask != TASK_FL)
 8004720:	e61e      	b.n	8004360 <runFLTask+0x8>
 8004722:	bf00      	nop
 8004724:	20000004 	.word	0x20000004
 8004728:	200002a4 	.word	0x200002a4
 800472c:	200004e0 	.word	0x200004e0
 8004730:	40020000 	.word	0x40020000
 8004734:	200003c4 	.word	0x200003c4
 8004738:	200004f4 	.word	0x200004f4
 800473c:	20000560 	.word	0x20000560
 8004740:	20000134 	.word	0x20000134
 8004744:	20000135 	.word	0x20000135
 8004748:	20000494 	.word	0x20000494
 800474c:	200004c8 	.word	0x200004c8
 8004750:	0800fbd8 	.word	0x0800fbd8
 8004754:	200004cc 	.word	0x200004cc
 8004758:	0800fbe0 	.word	0x0800fbe0
 800475c:	2000040c 	.word	0x2000040c
 8004760:	0800fbe8 	.word	0x0800fbe8

08004764 <runFRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFRTask */
void runFRTask(void *argument)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFRTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_FR)
 800476c:	4b99      	ldr	r3, [pc, #612]	; (80049d4 <runFRTask+0x270>)
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	2b03      	cmp	r3, #3
 8004772:	d004      	beq.n	800477e <runFRTask+0x1a>
      osDelay(1000);
 8004774:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004778:	f007 fcf4 	bl	800c164 <osDelay>
 800477c:	e7f6      	b.n	800476c <runFRTask+0x8>
    else
    {

      switch (curCmd.val)
 800477e:	4b96      	ldr	r3, [pc, #600]	; (80049d8 <runFRTask+0x274>)
 8004780:	885b      	ldrh	r3, [r3, #2]
 8004782:	2b14      	cmp	r3, #20
 8004784:	f000 8085 	beq.w	8004892 <runFRTask+0x12e>
 8004788:	2b1e      	cmp	r3, #30
 800478a:	f040 8101 	bne.w	8004990 <runFRTask+0x22c>
      {
      case 30: // FR30 (outdoor)
        targetDist = 4;
 800478e:	4b93      	ldr	r3, [pc, #588]	; (80049dc <runFRTask+0x278>)
 8004790:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8004794:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8004796:	2200      	movs	r2, #0
 8004798:	2101      	movs	r1, #1
 800479a:	4890      	ldr	r0, [pc, #576]	; (80049dc <runFRTask+0x278>)
 800479c:	f7fe f8a0 	bl	80028e0 <RobotMoveDist>
        __SET_CMD_CONFIG(cfgs[CONFIG_FR30], &htim8, &htim1, targetAngle);
 80047a0:	4b8f      	ldr	r3, [pc, #572]	; (80049e0 <runFRTask+0x27c>)
 80047a2:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 80047a6:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 80049e4 <runFRTask+0x280>
 80047aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b2:	dd02      	ble.n	80047ba <runFRTask+0x56>
 80047b4:	f240 1309 	movw	r3, #265	; 0x109
 80047b8:	e012      	b.n	80047e0 <runFRTask+0x7c>
 80047ba:	4b89      	ldr	r3, [pc, #548]	; (80049e0 <runFRTask+0x27c>)
 80047bc:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 80047c0:	ed9f 7a89 	vldr	s14, [pc, #548]	; 80049e8 <runFRTask+0x284>
 80047c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047cc:	d501      	bpl.n	80047d2 <runFRTask+0x6e>
 80047ce:	2346      	movs	r3, #70	; 0x46
 80047d0:	e006      	b.n	80047e0 <runFRTask+0x7c>
 80047d2:	4b83      	ldr	r3, [pc, #524]	; (80049e0 <runFRTask+0x27c>)
 80047d4:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 80047d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047dc:	ee17 3a90 	vmov	r3, s15
 80047e0:	4a82      	ldr	r2, [pc, #520]	; (80049ec <runFRTask+0x288>)
 80047e2:	6812      	ldr	r2, [r2, #0]
 80047e4:	6413      	str	r3, [r2, #64]	; 0x40
 80047e6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80047ea:	f002 f909 	bl	8006a00 <HAL_Delay>
 80047ee:	4b7c      	ldr	r3, [pc, #496]	; (80049e0 <runFRTask+0x27c>)
 80047f0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80047f4:	4a7e      	ldr	r2, [pc, #504]	; (80049f0 <runFRTask+0x28c>)
 80047f6:	6013      	str	r3, [r2, #0]
 80047f8:	4b79      	ldr	r3, [pc, #484]	; (80049e0 <runFRTask+0x27c>)
 80047fa:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80047fe:	2b00      	cmp	r3, #0
 8004800:	bf0c      	ite	eq
 8004802:	2301      	moveq	r3, #1
 8004804:	2300      	movne	r3, #0
 8004806:	b2db      	uxtb	r3, r3
 8004808:	461a      	mov	r2, r3
 800480a:	2104      	movs	r1, #4
 800480c:	4879      	ldr	r0, [pc, #484]	; (80049f4 <runFRTask+0x290>)
 800480e:	f003 f82b 	bl	8007868 <HAL_GPIO_WritePin>
 8004812:	4b73      	ldr	r3, [pc, #460]	; (80049e0 <runFRTask+0x27c>)
 8004814:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8004818:	2b00      	cmp	r3, #0
 800481a:	bf14      	ite	ne
 800481c:	2301      	movne	r3, #1
 800481e:	2300      	moveq	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	461a      	mov	r2, r3
 8004824:	2108      	movs	r1, #8
 8004826:	4873      	ldr	r0, [pc, #460]	; (80049f4 <runFRTask+0x290>)
 8004828:	f003 f81e 	bl	8007868 <HAL_GPIO_WritePin>
 800482c:	4b6c      	ldr	r3, [pc, #432]	; (80049e0 <runFRTask+0x27c>)
 800482e:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8004832:	2b00      	cmp	r3, #0
 8004834:	bf0c      	ite	eq
 8004836:	2301      	moveq	r3, #1
 8004838:	2300      	movne	r3, #0
 800483a:	b2db      	uxtb	r3, r3
 800483c:	461a      	mov	r2, r3
 800483e:	2120      	movs	r1, #32
 8004840:	486c      	ldr	r0, [pc, #432]	; (80049f4 <runFRTask+0x290>)
 8004842:	f003 f811 	bl	8007868 <HAL_GPIO_WritePin>
 8004846:	4b66      	ldr	r3, [pc, #408]	; (80049e0 <runFRTask+0x27c>)
 8004848:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800484c:	2b00      	cmp	r3, #0
 800484e:	bf14      	ite	ne
 8004850:	2301      	movne	r3, #1
 8004852:	2300      	moveq	r3, #0
 8004854:	b2db      	uxtb	r3, r3
 8004856:	461a      	mov	r2, r3
 8004858:	2110      	movs	r1, #16
 800485a:	4866      	ldr	r0, [pc, #408]	; (80049f4 <runFRTask+0x290>)
 800485c:	f003 f804 	bl	8007868 <HAL_GPIO_WritePin>
 8004860:	4b5f      	ldr	r3, [pc, #380]	; (80049e0 <runFRTask+0x27c>)
 8004862:	f8b3 2100 	ldrh.w	r2, [r3, #256]	; 0x100
 8004866:	4b64      	ldr	r3, [pc, #400]	; (80049f8 <runFRTask+0x294>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	635a      	str	r2, [r3, #52]	; 0x34
 800486c:	4b5c      	ldr	r3, [pc, #368]	; (80049e0 <runFRTask+0x27c>)
 800486e:	f8b3 2102 	ldrh.w	r2, [r3, #258]	; 0x102
 8004872:	4b61      	ldr	r3, [pc, #388]	; (80049f8 <runFRTask+0x294>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004878:	485d      	ldr	r0, [pc, #372]	; (80049f0 <runFRTask+0x28c>)
 800487a:	f7fe fc6d 	bl	8003158 <RobotTurn>
        targetDist = 2;
 800487e:	4b57      	ldr	r3, [pc, #348]	; (80049dc <runFRTask+0x278>)
 8004880:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004884:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004886:	2200      	movs	r2, #0
 8004888:	2100      	movs	r1, #0
 800488a:	4854      	ldr	r0, [pc, #336]	; (80049dc <runFRTask+0x278>)
 800488c:	f7fe f828 	bl	80028e0 <RobotMoveDist>
        break;
 8004890:	e116      	b.n	8004ac0 <runFRTask+0x35c>
      case 20: // FR20 (outdoor 3x1)
        targetDist = 4;
 8004892:	4b52      	ldr	r3, [pc, #328]	; (80049dc <runFRTask+0x278>)
 8004894:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8004898:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 800489a:	2200      	movs	r2, #0
 800489c:	2101      	movs	r1, #1
 800489e:	484f      	ldr	r0, [pc, #316]	; (80049dc <runFRTask+0x278>)
 80048a0:	f7fe f81e 	bl	80028e0 <RobotMoveDist>
        osDelay(10);
 80048a4:	200a      	movs	r0, #10
 80048a6:	f007 fc5d 	bl	800c164 <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_FR20], &htim8, &htim1, targetAngle);
 80048aa:	4b4d      	ldr	r3, [pc, #308]	; (80049e0 <runFRTask+0x27c>)
 80048ac:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 80048b0:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80049e4 <runFRTask+0x280>
 80048b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048bc:	dd02      	ble.n	80048c4 <runFRTask+0x160>
 80048be:	f240 1309 	movw	r3, #265	; 0x109
 80048c2:	e012      	b.n	80048ea <runFRTask+0x186>
 80048c4:	4b46      	ldr	r3, [pc, #280]	; (80049e0 <runFRTask+0x27c>)
 80048c6:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 80048ca:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80049e8 <runFRTask+0x284>
 80048ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048d6:	d501      	bpl.n	80048dc <runFRTask+0x178>
 80048d8:	2346      	movs	r3, #70	; 0x46
 80048da:	e006      	b.n	80048ea <runFRTask+0x186>
 80048dc:	4b40      	ldr	r3, [pc, #256]	; (80049e0 <runFRTask+0x27c>)
 80048de:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 80048e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048e6:	ee17 3a90 	vmov	r3, s15
 80048ea:	4a40      	ldr	r2, [pc, #256]	; (80049ec <runFRTask+0x288>)
 80048ec:	6812      	ldr	r2, [r2, #0]
 80048ee:	6413      	str	r3, [r2, #64]	; 0x40
 80048f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80048f4:	f002 f884 	bl	8006a00 <HAL_Delay>
 80048f8:	4b39      	ldr	r3, [pc, #228]	; (80049e0 <runFRTask+0x27c>)
 80048fa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80048fe:	4a3c      	ldr	r2, [pc, #240]	; (80049f0 <runFRTask+0x28c>)
 8004900:	6013      	str	r3, [r2, #0]
 8004902:	4b37      	ldr	r3, [pc, #220]	; (80049e0 <runFRTask+0x27c>)
 8004904:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8004908:	2b00      	cmp	r3, #0
 800490a:	bf0c      	ite	eq
 800490c:	2301      	moveq	r3, #1
 800490e:	2300      	movne	r3, #0
 8004910:	b2db      	uxtb	r3, r3
 8004912:	461a      	mov	r2, r3
 8004914:	2104      	movs	r1, #4
 8004916:	4837      	ldr	r0, [pc, #220]	; (80049f4 <runFRTask+0x290>)
 8004918:	f002 ffa6 	bl	8007868 <HAL_GPIO_WritePin>
 800491c:	4b30      	ldr	r3, [pc, #192]	; (80049e0 <runFRTask+0x27c>)
 800491e:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8004922:	2b00      	cmp	r3, #0
 8004924:	bf14      	ite	ne
 8004926:	2301      	movne	r3, #1
 8004928:	2300      	moveq	r3, #0
 800492a:	b2db      	uxtb	r3, r3
 800492c:	461a      	mov	r2, r3
 800492e:	2108      	movs	r1, #8
 8004930:	4830      	ldr	r0, [pc, #192]	; (80049f4 <runFRTask+0x290>)
 8004932:	f002 ff99 	bl	8007868 <HAL_GPIO_WritePin>
 8004936:	4b2a      	ldr	r3, [pc, #168]	; (80049e0 <runFRTask+0x27c>)
 8004938:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 800493c:	2b00      	cmp	r3, #0
 800493e:	bf0c      	ite	eq
 8004940:	2301      	moveq	r3, #1
 8004942:	2300      	movne	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	461a      	mov	r2, r3
 8004948:	2120      	movs	r1, #32
 800494a:	482a      	ldr	r0, [pc, #168]	; (80049f4 <runFRTask+0x290>)
 800494c:	f002 ff8c 	bl	8007868 <HAL_GPIO_WritePin>
 8004950:	4b23      	ldr	r3, [pc, #140]	; (80049e0 <runFRTask+0x27c>)
 8004952:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8004956:	2b00      	cmp	r3, #0
 8004958:	bf14      	ite	ne
 800495a:	2301      	movne	r3, #1
 800495c:	2300      	moveq	r3, #0
 800495e:	b2db      	uxtb	r3, r3
 8004960:	461a      	mov	r2, r3
 8004962:	2110      	movs	r1, #16
 8004964:	4823      	ldr	r0, [pc, #140]	; (80049f4 <runFRTask+0x290>)
 8004966:	f002 ff7f 	bl	8007868 <HAL_GPIO_WritePin>
 800496a:	4b1d      	ldr	r3, [pc, #116]	; (80049e0 <runFRTask+0x27c>)
 800496c:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	; 0xc0
 8004970:	4b21      	ldr	r3, [pc, #132]	; (80049f8 <runFRTask+0x294>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	635a      	str	r2, [r3, #52]	; 0x34
 8004976:	4b1a      	ldr	r3, [pc, #104]	; (80049e0 <runFRTask+0x27c>)
 8004978:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 800497c:	4b1e      	ldr	r3, [pc, #120]	; (80049f8 <runFRTask+0x294>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004982:	481b      	ldr	r0, [pc, #108]	; (80049f0 <runFRTask+0x28c>)
 8004984:	f7fe fbe8 	bl	8003158 <RobotTurn>
        osDelay(10);
 8004988:	200a      	movs	r0, #10
 800498a:	f007 fbeb 	bl	800c164 <osDelay>
        break;
 800498e:	e097      	b.n	8004ac0 <runFRTask+0x35c>
      default: // FR00 (indoor 3x2)
        targetDist = 3.5;
 8004990:	4b12      	ldr	r3, [pc, #72]	; (80049dc <runFRTask+0x278>)
 8004992:	4a1a      	ldr	r2, [pc, #104]	; (80049fc <runFRTask+0x298>)
 8004994:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8004996:	2200      	movs	r2, #0
 8004998:	2101      	movs	r1, #1
 800499a:	4810      	ldr	r0, [pc, #64]	; (80049dc <runFRTask+0x278>)
 800499c:	f7fd ffa0 	bl	80028e0 <RobotMoveDist>
        __SET_CMD_CONFIG(cfgs[CONFIG_FR00], &htim8, &htim1, targetAngle);
 80049a0:	4b0f      	ldr	r3, [pc, #60]	; (80049e0 <runFRTask+0x27c>)
 80049a2:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80049a6:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80049e4 <runFRTask+0x280>
 80049aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049b2:	dd02      	ble.n	80049ba <runFRTask+0x256>
 80049b4:	f240 1309 	movw	r3, #265	; 0x109
 80049b8:	e029      	b.n	8004a0e <runFRTask+0x2aa>
 80049ba:	4b09      	ldr	r3, [pc, #36]	; (80049e0 <runFRTask+0x27c>)
 80049bc:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80049c0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80049e8 <runFRTask+0x284>
 80049c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049cc:	d518      	bpl.n	8004a00 <runFRTask+0x29c>
 80049ce:	2346      	movs	r3, #70	; 0x46
 80049d0:	e01d      	b.n	8004a0e <runFRTask+0x2aa>
 80049d2:	bf00      	nop
 80049d4:	20000134 	.word	0x20000134
 80049d8:	200004c8 	.word	0x200004c8
 80049dc:	200004f4 	.word	0x200004f4
 80049e0:	20000004 	.word	0x20000004
 80049e4:	43848000 	.word	0x43848000
 80049e8:	428c0000 	.word	0x428c0000
 80049ec:	200002a4 	.word	0x200002a4
 80049f0:	200004e0 	.word	0x200004e0
 80049f4:	40020000 	.word	0x40020000
 80049f8:	200003c4 	.word	0x200003c4
 80049fc:	40600000 	.word	0x40600000
 8004a00:	4b4e      	ldr	r3, [pc, #312]	; (8004b3c <runFRTask+0x3d8>)
 8004a02:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8004a06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a0a:	ee17 3a90 	vmov	r3, s15
 8004a0e:	4a4c      	ldr	r2, [pc, #304]	; (8004b40 <runFRTask+0x3dc>)
 8004a10:	6812      	ldr	r2, [r2, #0]
 8004a12:	6413      	str	r3, [r2, #64]	; 0x40
 8004a14:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004a18:	f001 fff2 	bl	8006a00 <HAL_Delay>
 8004a1c:	4b47      	ldr	r3, [pc, #284]	; (8004b3c <runFRTask+0x3d8>)
 8004a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a22:	4a48      	ldr	r2, [pc, #288]	; (8004b44 <runFRTask+0x3e0>)
 8004a24:	6013      	str	r3, [r2, #0]
 8004a26:	4b45      	ldr	r3, [pc, #276]	; (8004b3c <runFRTask+0x3d8>)
 8004a28:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	bf0c      	ite	eq
 8004a30:	2301      	moveq	r3, #1
 8004a32:	2300      	movne	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	2104      	movs	r1, #4
 8004a3a:	4843      	ldr	r0, [pc, #268]	; (8004b48 <runFRTask+0x3e4>)
 8004a3c:	f002 ff14 	bl	8007868 <HAL_GPIO_WritePin>
 8004a40:	4b3e      	ldr	r3, [pc, #248]	; (8004b3c <runFRTask+0x3d8>)
 8004a42:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	bf14      	ite	ne
 8004a4a:	2301      	movne	r3, #1
 8004a4c:	2300      	moveq	r3, #0
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	461a      	mov	r2, r3
 8004a52:	2108      	movs	r1, #8
 8004a54:	483c      	ldr	r0, [pc, #240]	; (8004b48 <runFRTask+0x3e4>)
 8004a56:	f002 ff07 	bl	8007868 <HAL_GPIO_WritePin>
 8004a5a:	4b38      	ldr	r3, [pc, #224]	; (8004b3c <runFRTask+0x3d8>)
 8004a5c:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	bf0c      	ite	eq
 8004a64:	2301      	moveq	r3, #1
 8004a66:	2300      	movne	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	2120      	movs	r1, #32
 8004a6e:	4836      	ldr	r0, [pc, #216]	; (8004b48 <runFRTask+0x3e4>)
 8004a70:	f002 fefa 	bl	8007868 <HAL_GPIO_WritePin>
 8004a74:	4b31      	ldr	r3, [pc, #196]	; (8004b3c <runFRTask+0x3d8>)
 8004a76:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	bf14      	ite	ne
 8004a7e:	2301      	movne	r3, #1
 8004a80:	2300      	moveq	r3, #0
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	461a      	mov	r2, r3
 8004a86:	2110      	movs	r1, #16
 8004a88:	482f      	ldr	r0, [pc, #188]	; (8004b48 <runFRTask+0x3e4>)
 8004a8a:	f002 feed 	bl	8007868 <HAL_GPIO_WritePin>
 8004a8e:	4b2b      	ldr	r3, [pc, #172]	; (8004b3c <runFRTask+0x3d8>)
 8004a90:	f8b3 2080 	ldrh.w	r2, [r3, #128]	; 0x80
 8004a94:	4b2d      	ldr	r3, [pc, #180]	; (8004b4c <runFRTask+0x3e8>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	635a      	str	r2, [r3, #52]	; 0x34
 8004a9a:	4b28      	ldr	r3, [pc, #160]	; (8004b3c <runFRTask+0x3d8>)
 8004a9c:	f8b3 2082 	ldrh.w	r2, [r3, #130]	; 0x82
 8004aa0:	4b2a      	ldr	r3, [pc, #168]	; (8004b4c <runFRTask+0x3e8>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004aa6:	4827      	ldr	r0, [pc, #156]	; (8004b44 <runFRTask+0x3e0>)
 8004aa8:	f7fe fb56 	bl	8003158 <RobotTurn>
        targetDist = 2;
 8004aac:	4b28      	ldr	r3, [pc, #160]	; (8004b50 <runFRTask+0x3ec>)
 8004aae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004ab2:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	4825      	ldr	r0, [pc, #148]	; (8004b50 <runFRTask+0x3ec>)
 8004aba:	f7fd ff11 	bl	80028e0 <RobotMoveDist>

        break;
 8004abe:	bf00      	nop
      }
      clickOnce = 0;
 8004ac0:	4b24      	ldr	r3, [pc, #144]	; (8004b54 <runFRTask+0x3f0>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8004ac6:	4b24      	ldr	r3, [pc, #144]	; (8004b58 <runFRTask+0x3f4>)
 8004ac8:	781a      	ldrb	r2, [r3, #0]
 8004aca:	4b24      	ldr	r3, [pc, #144]	; (8004b5c <runFRTask+0x3f8>)
 8004acc:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8004ace:	4b22      	ldr	r3, [pc, #136]	; (8004b58 <runFRTask+0x3f4>)
 8004ad0:	220e      	movs	r2, #14
 8004ad2:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004ad4:	4b22      	ldr	r3, [pc, #136]	; (8004b60 <runFRTask+0x3fc>)
 8004ad6:	781a      	ldrb	r2, [r3, #0]
 8004ad8:	4b21      	ldr	r3, [pc, #132]	; (8004b60 <runFRTask+0x3fc>)
 8004ada:	785b      	ldrb	r3, [r3, #1]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d112      	bne.n	8004b06 <runFRTask+0x3a2>
      {
        __CLEAR_CURCMD(curCmd);
 8004ae0:	4b20      	ldr	r3, [pc, #128]	; (8004b64 <runFRTask+0x400>)
 8004ae2:	2264      	movs	r2, #100	; 0x64
 8004ae4:	701a      	strb	r2, [r3, #0]
 8004ae6:	4b1f      	ldr	r3, [pc, #124]	; (8004b64 <runFRTask+0x400>)
 8004ae8:	2200      	movs	r2, #0
 8004aea:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004aec:	4a1e      	ldr	r2, [pc, #120]	; (8004b68 <runFRTask+0x404>)
 8004aee:	210f      	movs	r1, #15
 8004af0:	481e      	ldr	r0, [pc, #120]	; (8004b6c <runFRTask+0x408>)
 8004af2:	f00a fb67 	bl	800f1c4 <sniprintf>
 8004af6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004afa:	2206      	movs	r2, #6
 8004afc:	491c      	ldr	r1, [pc, #112]	; (8004b70 <runFRTask+0x40c>)
 8004afe:	481d      	ldr	r0, [pc, #116]	; (8004b74 <runFRTask+0x410>)
 8004b00:	f006 f9e5 	bl	800aece <HAL_UART_Transmit>
 8004b04:	e632      	b.n	800476c <runFRTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004b06:	4b16      	ldr	r3, [pc, #88]	; (8004b60 <runFRTask+0x3fc>)
 8004b08:	785b      	ldrb	r3, [r3, #1]
 8004b0a:	4a16      	ldr	r2, [pc, #88]	; (8004b64 <runFRTask+0x400>)
 8004b0c:	4914      	ldr	r1, [pc, #80]	; (8004b60 <runFRTask+0x3fc>)
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	6013      	str	r3, [r2, #0]
 8004b16:	4b12      	ldr	r3, [pc, #72]	; (8004b60 <runFRTask+0x3fc>)
 8004b18:	785b      	ldrb	r3, [r3, #1]
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	4a10      	ldr	r2, [pc, #64]	; (8004b60 <runFRTask+0x3fc>)
 8004b1e:	7892      	ldrb	r2, [r2, #2]
 8004b20:	fb93 f1f2 	sdiv	r1, r3, r2
 8004b24:	fb01 f202 	mul.w	r2, r1, r2
 8004b28:	1a9b      	subs	r3, r3, r2
 8004b2a:	b2da      	uxtb	r2, r3
 8004b2c:	4b0c      	ldr	r3, [pc, #48]	; (8004b60 <runFRTask+0x3fc>)
 8004b2e:	705a      	strb	r2, [r3, #1]
 8004b30:	4a11      	ldr	r2, [pc, #68]	; (8004b78 <runFRTask+0x414>)
 8004b32:	210f      	movs	r1, #15
 8004b34:	480d      	ldr	r0, [pc, #52]	; (8004b6c <runFRTask+0x408>)
 8004b36:	f00a fb45 	bl	800f1c4 <sniprintf>
    if (curTask != TASK_FR)
 8004b3a:	e617      	b.n	800476c <runFRTask+0x8>
 8004b3c:	20000004 	.word	0x20000004
 8004b40:	200002a4 	.word	0x200002a4
 8004b44:	200004e0 	.word	0x200004e0
 8004b48:	40020000 	.word	0x40020000
 8004b4c:	200003c4 	.word	0x200003c4
 8004b50:	200004f4 	.word	0x200004f4
 8004b54:	20000560 	.word	0x20000560
 8004b58:	20000134 	.word	0x20000134
 8004b5c:	20000135 	.word	0x20000135
 8004b60:	20000494 	.word	0x20000494
 8004b64:	200004c8 	.word	0x200004c8
 8004b68:	0800fbd8 	.word	0x0800fbd8
 8004b6c:	200004cc 	.word	0x200004cc
 8004b70:	0800fbe0 	.word	0x0800fbe0
 8004b74:	2000040c 	.word	0x2000040c
 8004b78:	0800fbe8 	.word	0x0800fbe8

08004b7c <runBLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBLTask */
void runBLTask(void *argument)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBLTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BL)
 8004b84:	4b96      	ldr	r3, [pc, #600]	; (8004de0 <runBLTask+0x264>)
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	2b04      	cmp	r3, #4
 8004b8a:	d004      	beq.n	8004b96 <runBLTask+0x1a>
      osDelay(1000);
 8004b8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004b90:	f007 fae8 	bl	800c164 <osDelay>
 8004b94:	e7f6      	b.n	8004b84 <runBLTask+0x8>
    else
    {

      switch (curCmd.val)
 8004b96:	4b93      	ldr	r3, [pc, #588]	; (8004de4 <runBLTask+0x268>)
 8004b98:	885b      	ldrh	r3, [r3, #2]
 8004b9a:	2b14      	cmp	r3, #20
 8004b9c:	f000 8084 	beq.w	8004ca8 <runBLTask+0x12c>
 8004ba0:	2b1e      	cmp	r3, #30
 8004ba2:	f040 80fa 	bne.w	8004d9a <runBLTask+0x21e>
      {
      case 30: // BL30 (outdoor 3x2)
        targetDist = 1;
 8004ba6:	4b90      	ldr	r3, [pc, #576]	; (8004de8 <runBLTask+0x26c>)
 8004ba8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004bac:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8004bae:	2200      	movs	r2, #0
 8004bb0:	2101      	movs	r1, #1
 8004bb2:	488d      	ldr	r0, [pc, #564]	; (8004de8 <runBLTask+0x26c>)
 8004bb4:	f7fd fe94 	bl	80028e0 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BL30], &htim8, &htim1, targetAngle);
 8004bb8:	4b8c      	ldr	r3, [pc, #560]	; (8004dec <runBLTask+0x270>)
 8004bba:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8004bbe:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8004df0 <runBLTask+0x274>
 8004bc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bca:	dd02      	ble.n	8004bd2 <runBLTask+0x56>
 8004bcc:	f240 1309 	movw	r3, #265	; 0x109
 8004bd0:	e012      	b.n	8004bf8 <runBLTask+0x7c>
 8004bd2:	4b86      	ldr	r3, [pc, #536]	; (8004dec <runBLTask+0x270>)
 8004bd4:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8004bd8:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8004df4 <runBLTask+0x278>
 8004bdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004be4:	d501      	bpl.n	8004bea <runBLTask+0x6e>
 8004be6:	2346      	movs	r3, #70	; 0x46
 8004be8:	e006      	b.n	8004bf8 <runBLTask+0x7c>
 8004bea:	4b80      	ldr	r3, [pc, #512]	; (8004dec <runBLTask+0x270>)
 8004bec:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8004bf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bf4:	ee17 3a90 	vmov	r3, s15
 8004bf8:	4a7f      	ldr	r2, [pc, #508]	; (8004df8 <runBLTask+0x27c>)
 8004bfa:	6812      	ldr	r2, [r2, #0]
 8004bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8004bfe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004c02:	f001 fefd 	bl	8006a00 <HAL_Delay>
 8004c06:	4b79      	ldr	r3, [pc, #484]	; (8004dec <runBLTask+0x270>)
 8004c08:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8004c0c:	4a7b      	ldr	r2, [pc, #492]	; (8004dfc <runBLTask+0x280>)
 8004c0e:	6013      	str	r3, [r2, #0]
 8004c10:	4b76      	ldr	r3, [pc, #472]	; (8004dec <runBLTask+0x270>)
 8004c12:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	bf0c      	ite	eq
 8004c1a:	2301      	moveq	r3, #1
 8004c1c:	2300      	movne	r3, #0
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	461a      	mov	r2, r3
 8004c22:	2104      	movs	r1, #4
 8004c24:	4876      	ldr	r0, [pc, #472]	; (8004e00 <runBLTask+0x284>)
 8004c26:	f002 fe1f 	bl	8007868 <HAL_GPIO_WritePin>
 8004c2a:	4b70      	ldr	r3, [pc, #448]	; (8004dec <runBLTask+0x270>)
 8004c2c:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	bf14      	ite	ne
 8004c34:	2301      	movne	r3, #1
 8004c36:	2300      	moveq	r3, #0
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	2108      	movs	r1, #8
 8004c3e:	4870      	ldr	r0, [pc, #448]	; (8004e00 <runBLTask+0x284>)
 8004c40:	f002 fe12 	bl	8007868 <HAL_GPIO_WritePin>
 8004c44:	4b69      	ldr	r3, [pc, #420]	; (8004dec <runBLTask+0x270>)
 8004c46:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	bf0c      	ite	eq
 8004c4e:	2301      	moveq	r3, #1
 8004c50:	2300      	movne	r3, #0
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	461a      	mov	r2, r3
 8004c56:	2120      	movs	r1, #32
 8004c58:	4869      	ldr	r0, [pc, #420]	; (8004e00 <runBLTask+0x284>)
 8004c5a:	f002 fe05 	bl	8007868 <HAL_GPIO_WritePin>
 8004c5e:	4b63      	ldr	r3, [pc, #396]	; (8004dec <runBLTask+0x270>)
 8004c60:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	bf14      	ite	ne
 8004c68:	2301      	movne	r3, #1
 8004c6a:	2300      	moveq	r3, #0
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	461a      	mov	r2, r3
 8004c70:	2110      	movs	r1, #16
 8004c72:	4863      	ldr	r0, [pc, #396]	; (8004e00 <runBLTask+0x284>)
 8004c74:	f002 fdf8 	bl	8007868 <HAL_GPIO_WritePin>
 8004c78:	4b5c      	ldr	r3, [pc, #368]	; (8004dec <runBLTask+0x270>)
 8004c7a:	f8b3 2110 	ldrh.w	r2, [r3, #272]	; 0x110
 8004c7e:	4b61      	ldr	r3, [pc, #388]	; (8004e04 <runBLTask+0x288>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	635a      	str	r2, [r3, #52]	; 0x34
 8004c84:	4b59      	ldr	r3, [pc, #356]	; (8004dec <runBLTask+0x270>)
 8004c86:	f8b3 2112 	ldrh.w	r2, [r3, #274]	; 0x112
 8004c8a:	4b5e      	ldr	r3, [pc, #376]	; (8004e04 <runBLTask+0x288>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004c90:	485a      	ldr	r0, [pc, #360]	; (8004dfc <runBLTask+0x280>)
 8004c92:	f7fe fa61 	bl	8003158 <RobotTurn>
        // osDelay(10);
        targetDist = 6;
 8004c96:	4b54      	ldr	r3, [pc, #336]	; (8004de8 <runBLTask+0x26c>)
 8004c98:	4a5b      	ldr	r2, [pc, #364]	; (8004e08 <runBLTask+0x28c>)
 8004c9a:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	4851      	ldr	r0, [pc, #324]	; (8004de8 <runBLTask+0x26c>)
 8004ca2:	f7fd fe1d 	bl	80028e0 <RobotMoveDist>
        // osDelay(10);
        break;
 8004ca6:	e111      	b.n	8004ecc <runBLTask+0x350>
      case 20: // BL20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BL20], &htim8, &htim1, targetAngle);
 8004ca8:	4b50      	ldr	r3, [pc, #320]	; (8004dec <runBLTask+0x270>)
 8004caa:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8004cae:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8004df0 <runBLTask+0x274>
 8004cb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cba:	dd02      	ble.n	8004cc2 <runBLTask+0x146>
 8004cbc:	f240 1309 	movw	r3, #265	; 0x109
 8004cc0:	e012      	b.n	8004ce8 <runBLTask+0x16c>
 8004cc2:	4b4a      	ldr	r3, [pc, #296]	; (8004dec <runBLTask+0x270>)
 8004cc4:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8004cc8:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8004df4 <runBLTask+0x278>
 8004ccc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cd4:	d501      	bpl.n	8004cda <runBLTask+0x15e>
 8004cd6:	2346      	movs	r3, #70	; 0x46
 8004cd8:	e006      	b.n	8004ce8 <runBLTask+0x16c>
 8004cda:	4b44      	ldr	r3, [pc, #272]	; (8004dec <runBLTask+0x270>)
 8004cdc:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8004ce0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ce4:	ee17 3a90 	vmov	r3, s15
 8004ce8:	4a43      	ldr	r2, [pc, #268]	; (8004df8 <runBLTask+0x27c>)
 8004cea:	6812      	ldr	r2, [r2, #0]
 8004cec:	6413      	str	r3, [r2, #64]	; 0x40
 8004cee:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004cf2:	f001 fe85 	bl	8006a00 <HAL_Delay>
 8004cf6:	4b3d      	ldr	r3, [pc, #244]	; (8004dec <runBLTask+0x270>)
 8004cf8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004cfc:	4a3f      	ldr	r2, [pc, #252]	; (8004dfc <runBLTask+0x280>)
 8004cfe:	6013      	str	r3, [r2, #0]
 8004d00:	4b3a      	ldr	r3, [pc, #232]	; (8004dec <runBLTask+0x270>)
 8004d02:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	bf0c      	ite	eq
 8004d0a:	2301      	moveq	r3, #1
 8004d0c:	2300      	movne	r3, #0
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	461a      	mov	r2, r3
 8004d12:	2104      	movs	r1, #4
 8004d14:	483a      	ldr	r0, [pc, #232]	; (8004e00 <runBLTask+0x284>)
 8004d16:	f002 fda7 	bl	8007868 <HAL_GPIO_WritePin>
 8004d1a:	4b34      	ldr	r3, [pc, #208]	; (8004dec <runBLTask+0x270>)
 8004d1c:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	bf14      	ite	ne
 8004d24:	2301      	movne	r3, #1
 8004d26:	2300      	moveq	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	2108      	movs	r1, #8
 8004d2e:	4834      	ldr	r0, [pc, #208]	; (8004e00 <runBLTask+0x284>)
 8004d30:	f002 fd9a 	bl	8007868 <HAL_GPIO_WritePin>
 8004d34:	4b2d      	ldr	r3, [pc, #180]	; (8004dec <runBLTask+0x270>)
 8004d36:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	bf0c      	ite	eq
 8004d3e:	2301      	moveq	r3, #1
 8004d40:	2300      	movne	r3, #0
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	461a      	mov	r2, r3
 8004d46:	2120      	movs	r1, #32
 8004d48:	482d      	ldr	r0, [pc, #180]	; (8004e00 <runBLTask+0x284>)
 8004d4a:	f002 fd8d 	bl	8007868 <HAL_GPIO_WritePin>
 8004d4e:	4b27      	ldr	r3, [pc, #156]	; (8004dec <runBLTask+0x270>)
 8004d50:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	bf14      	ite	ne
 8004d58:	2301      	movne	r3, #1
 8004d5a:	2300      	moveq	r3, #0
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	461a      	mov	r2, r3
 8004d60:	2110      	movs	r1, #16
 8004d62:	4827      	ldr	r0, [pc, #156]	; (8004e00 <runBLTask+0x284>)
 8004d64:	f002 fd80 	bl	8007868 <HAL_GPIO_WritePin>
 8004d68:	4b20      	ldr	r3, [pc, #128]	; (8004dec <runBLTask+0x270>)
 8004d6a:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	; 0xd0
 8004d6e:	4b25      	ldr	r3, [pc, #148]	; (8004e04 <runBLTask+0x288>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	635a      	str	r2, [r3, #52]	; 0x34
 8004d74:	4b1d      	ldr	r3, [pc, #116]	; (8004dec <runBLTask+0x270>)
 8004d76:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	; 0xd2
 8004d7a:	4b22      	ldr	r3, [pc, #136]	; (8004e04 <runBLTask+0x288>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004d80:	481e      	ldr	r0, [pc, #120]	; (8004dfc <runBLTask+0x280>)
 8004d82:	f7fe f9e9 	bl	8003158 <RobotTurn>
        // osDelay(10);
        targetDist = 4;
 8004d86:	4b18      	ldr	r3, [pc, #96]	; (8004de8 <runBLTask+0x26c>)
 8004d88:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8004d8c:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004d8e:	2200      	movs	r2, #0
 8004d90:	2100      	movs	r1, #0
 8004d92:	4815      	ldr	r0, [pc, #84]	; (8004de8 <runBLTask+0x26c>)
 8004d94:	f7fd fda4 	bl	80028e0 <RobotMoveDist>
        // osDelay(10);
        break;
 8004d98:	e098      	b.n	8004ecc <runBLTask+0x350>
      default: // BL00 (indoor 3x2)
        targetDist = 1;
 8004d9a:	4b13      	ldr	r3, [pc, #76]	; (8004de8 <runBLTask+0x26c>)
 8004d9c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004da0:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004da2:	2200      	movs	r2, #0
 8004da4:	2100      	movs	r1, #0
 8004da6:	4810      	ldr	r0, [pc, #64]	; (8004de8 <runBLTask+0x26c>)
 8004da8:	f7fd fd9a 	bl	80028e0 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_BL00], &htim8, &htim1, targetAngle);
 8004dac:	4b0f      	ldr	r3, [pc, #60]	; (8004dec <runBLTask+0x270>)
 8004dae:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8004db2:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004df0 <runBLTask+0x274>
 8004db6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dbe:	dd02      	ble.n	8004dc6 <runBLTask+0x24a>
 8004dc0:	f240 1309 	movw	r3, #265	; 0x109
 8004dc4:	e029      	b.n	8004e1a <runBLTask+0x29e>
 8004dc6:	4b09      	ldr	r3, [pc, #36]	; (8004dec <runBLTask+0x270>)
 8004dc8:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8004dcc:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8004df4 <runBLTask+0x278>
 8004dd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd8:	d518      	bpl.n	8004e0c <runBLTask+0x290>
 8004dda:	2346      	movs	r3, #70	; 0x46
 8004ddc:	e01d      	b.n	8004e1a <runBLTask+0x29e>
 8004dde:	bf00      	nop
 8004de0:	20000134 	.word	0x20000134
 8004de4:	200004c8 	.word	0x200004c8
 8004de8:	200004f4 	.word	0x200004f4
 8004dec:	20000004 	.word	0x20000004
 8004df0:	43848000 	.word	0x43848000
 8004df4:	428c0000 	.word	0x428c0000
 8004df8:	200002a4 	.word	0x200002a4
 8004dfc:	200004e0 	.word	0x200004e0
 8004e00:	40020000 	.word	0x40020000
 8004e04:	200003c4 	.word	0x200003c4
 8004e08:	40c00000 	.word	0x40c00000
 8004e0c:	4b4e      	ldr	r3, [pc, #312]	; (8004f48 <runBLTask+0x3cc>)
 8004e0e:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8004e12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e16:	ee17 3a90 	vmov	r3, s15
 8004e1a:	4a4c      	ldr	r2, [pc, #304]	; (8004f4c <runBLTask+0x3d0>)
 8004e1c:	6812      	ldr	r2, [r2, #0]
 8004e1e:	6413      	str	r3, [r2, #64]	; 0x40
 8004e20:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004e24:	f001 fdec 	bl	8006a00 <HAL_Delay>
 8004e28:	4b47      	ldr	r3, [pc, #284]	; (8004f48 <runBLTask+0x3cc>)
 8004e2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e2e:	4a48      	ldr	r2, [pc, #288]	; (8004f50 <runBLTask+0x3d4>)
 8004e30:	6013      	str	r3, [r2, #0]
 8004e32:	4b45      	ldr	r3, [pc, #276]	; (8004f48 <runBLTask+0x3cc>)
 8004e34:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	bf0c      	ite	eq
 8004e3c:	2301      	moveq	r3, #1
 8004e3e:	2300      	movne	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	461a      	mov	r2, r3
 8004e44:	2104      	movs	r1, #4
 8004e46:	4843      	ldr	r0, [pc, #268]	; (8004f54 <runBLTask+0x3d8>)
 8004e48:	f002 fd0e 	bl	8007868 <HAL_GPIO_WritePin>
 8004e4c:	4b3e      	ldr	r3, [pc, #248]	; (8004f48 <runBLTask+0x3cc>)
 8004e4e:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	bf14      	ite	ne
 8004e56:	2301      	movne	r3, #1
 8004e58:	2300      	moveq	r3, #0
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	2108      	movs	r1, #8
 8004e60:	483c      	ldr	r0, [pc, #240]	; (8004f54 <runBLTask+0x3d8>)
 8004e62:	f002 fd01 	bl	8007868 <HAL_GPIO_WritePin>
 8004e66:	4b38      	ldr	r3, [pc, #224]	; (8004f48 <runBLTask+0x3cc>)
 8004e68:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	bf0c      	ite	eq
 8004e70:	2301      	moveq	r3, #1
 8004e72:	2300      	movne	r3, #0
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	461a      	mov	r2, r3
 8004e78:	2120      	movs	r1, #32
 8004e7a:	4836      	ldr	r0, [pc, #216]	; (8004f54 <runBLTask+0x3d8>)
 8004e7c:	f002 fcf4 	bl	8007868 <HAL_GPIO_WritePin>
 8004e80:	4b31      	ldr	r3, [pc, #196]	; (8004f48 <runBLTask+0x3cc>)
 8004e82:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	bf14      	ite	ne
 8004e8a:	2301      	movne	r3, #1
 8004e8c:	2300      	moveq	r3, #0
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	461a      	mov	r2, r3
 8004e92:	2110      	movs	r1, #16
 8004e94:	482f      	ldr	r0, [pc, #188]	; (8004f54 <runBLTask+0x3d8>)
 8004e96:	f002 fce7 	bl	8007868 <HAL_GPIO_WritePin>
 8004e9a:	4b2b      	ldr	r3, [pc, #172]	; (8004f48 <runBLTask+0x3cc>)
 8004e9c:	f8b3 2090 	ldrh.w	r2, [r3, #144]	; 0x90
 8004ea0:	4b2d      	ldr	r3, [pc, #180]	; (8004f58 <runBLTask+0x3dc>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	635a      	str	r2, [r3, #52]	; 0x34
 8004ea6:	4b28      	ldr	r3, [pc, #160]	; (8004f48 <runBLTask+0x3cc>)
 8004ea8:	f8b3 2092 	ldrh.w	r2, [r3, #146]	; 0x92
 8004eac:	4b2a      	ldr	r3, [pc, #168]	; (8004f58 <runBLTask+0x3dc>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004eb2:	4827      	ldr	r0, [pc, #156]	; (8004f50 <runBLTask+0x3d4>)
 8004eb4:	f7fe f950 	bl	8003158 <RobotTurn>

        targetDist = 8;
 8004eb8:	4b28      	ldr	r3, [pc, #160]	; (8004f5c <runBLTask+0x3e0>)
 8004eba:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8004ebe:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	2100      	movs	r1, #0
 8004ec4:	4825      	ldr	r0, [pc, #148]	; (8004f5c <runBLTask+0x3e0>)
 8004ec6:	f7fd fd0b 	bl	80028e0 <RobotMoveDist>

        break;
 8004eca:	bf00      	nop
      }
      clickOnce = 0;
 8004ecc:	4b24      	ldr	r3, [pc, #144]	; (8004f60 <runBLTask+0x3e4>)
 8004ece:	2200      	movs	r2, #0
 8004ed0:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8004ed2:	4b24      	ldr	r3, [pc, #144]	; (8004f64 <runBLTask+0x3e8>)
 8004ed4:	781a      	ldrb	r2, [r3, #0]
 8004ed6:	4b24      	ldr	r3, [pc, #144]	; (8004f68 <runBLTask+0x3ec>)
 8004ed8:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8004eda:	4b22      	ldr	r3, [pc, #136]	; (8004f64 <runBLTask+0x3e8>)
 8004edc:	220e      	movs	r2, #14
 8004ede:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004ee0:	4b22      	ldr	r3, [pc, #136]	; (8004f6c <runBLTask+0x3f0>)
 8004ee2:	781a      	ldrb	r2, [r3, #0]
 8004ee4:	4b21      	ldr	r3, [pc, #132]	; (8004f6c <runBLTask+0x3f0>)
 8004ee6:	785b      	ldrb	r3, [r3, #1]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d112      	bne.n	8004f12 <runBLTask+0x396>
      {
        __CLEAR_CURCMD(curCmd);
 8004eec:	4b20      	ldr	r3, [pc, #128]	; (8004f70 <runBLTask+0x3f4>)
 8004eee:	2264      	movs	r2, #100	; 0x64
 8004ef0:	701a      	strb	r2, [r3, #0]
 8004ef2:	4b1f      	ldr	r3, [pc, #124]	; (8004f70 <runBLTask+0x3f4>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004ef8:	4a1e      	ldr	r2, [pc, #120]	; (8004f74 <runBLTask+0x3f8>)
 8004efa:	210f      	movs	r1, #15
 8004efc:	481e      	ldr	r0, [pc, #120]	; (8004f78 <runBLTask+0x3fc>)
 8004efe:	f00a f961 	bl	800f1c4 <sniprintf>
 8004f02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004f06:	2206      	movs	r2, #6
 8004f08:	491c      	ldr	r1, [pc, #112]	; (8004f7c <runBLTask+0x400>)
 8004f0a:	481d      	ldr	r0, [pc, #116]	; (8004f80 <runBLTask+0x404>)
 8004f0c:	f005 ffdf 	bl	800aece <HAL_UART_Transmit>
 8004f10:	e638      	b.n	8004b84 <runBLTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004f12:	4b16      	ldr	r3, [pc, #88]	; (8004f6c <runBLTask+0x3f0>)
 8004f14:	785b      	ldrb	r3, [r3, #1]
 8004f16:	4a16      	ldr	r2, [pc, #88]	; (8004f70 <runBLTask+0x3f4>)
 8004f18:	4914      	ldr	r1, [pc, #80]	; (8004f6c <runBLTask+0x3f0>)
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	440b      	add	r3, r1
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	6013      	str	r3, [r2, #0]
 8004f22:	4b12      	ldr	r3, [pc, #72]	; (8004f6c <runBLTask+0x3f0>)
 8004f24:	785b      	ldrb	r3, [r3, #1]
 8004f26:	3301      	adds	r3, #1
 8004f28:	4a10      	ldr	r2, [pc, #64]	; (8004f6c <runBLTask+0x3f0>)
 8004f2a:	7892      	ldrb	r2, [r2, #2]
 8004f2c:	fb93 f1f2 	sdiv	r1, r3, r2
 8004f30:	fb01 f202 	mul.w	r2, r1, r2
 8004f34:	1a9b      	subs	r3, r3, r2
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	4b0c      	ldr	r3, [pc, #48]	; (8004f6c <runBLTask+0x3f0>)
 8004f3a:	705a      	strb	r2, [r3, #1]
 8004f3c:	4a11      	ldr	r2, [pc, #68]	; (8004f84 <runBLTask+0x408>)
 8004f3e:	210f      	movs	r1, #15
 8004f40:	480d      	ldr	r0, [pc, #52]	; (8004f78 <runBLTask+0x3fc>)
 8004f42:	f00a f93f 	bl	800f1c4 <sniprintf>
    if (curTask != TASK_BL)
 8004f46:	e61d      	b.n	8004b84 <runBLTask+0x8>
 8004f48:	20000004 	.word	0x20000004
 8004f4c:	200002a4 	.word	0x200002a4
 8004f50:	200004e0 	.word	0x200004e0
 8004f54:	40020000 	.word	0x40020000
 8004f58:	200003c4 	.word	0x200003c4
 8004f5c:	200004f4 	.word	0x200004f4
 8004f60:	20000560 	.word	0x20000560
 8004f64:	20000134 	.word	0x20000134
 8004f68:	20000135 	.word	0x20000135
 8004f6c:	20000494 	.word	0x20000494
 8004f70:	200004c8 	.word	0x200004c8
 8004f74:	0800fbd8 	.word	0x0800fbd8
 8004f78:	200004cc 	.word	0x200004cc
 8004f7c:	0800fbe0 	.word	0x0800fbe0
 8004f80:	2000040c 	.word	0x2000040c
 8004f84:	0800fbe8 	.word	0x0800fbe8

08004f88 <runBRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBRTask */
void runBRTask(void *argument)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBRTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BR)
 8004f90:	4b95      	ldr	r3, [pc, #596]	; (80051e8 <runBRTask+0x260>)
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	2b05      	cmp	r3, #5
 8004f96:	d004      	beq.n	8004fa2 <runBRTask+0x1a>
      osDelay(1000);
 8004f98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f9c:	f007 f8e2 	bl	800c164 <osDelay>
 8004fa0:	e7f6      	b.n	8004f90 <runBRTask+0x8>
    else
    {

      switch (curCmd.val)
 8004fa2:	4b92      	ldr	r3, [pc, #584]	; (80051ec <runBRTask+0x264>)
 8004fa4:	885b      	ldrh	r3, [r3, #2]
 8004fa6:	2b14      	cmp	r3, #20
 8004fa8:	f000 8084 	beq.w	80050b4 <runBRTask+0x12c>
 8004fac:	2b1e      	cmp	r3, #30
 8004fae:	f040 80fa 	bne.w	80051a6 <runBRTask+0x21e>
      {
      case 30: // BR30 (4x2)
        targetDist = 2;
 8004fb2:	4b8f      	ldr	r3, [pc, #572]	; (80051f0 <runBRTask+0x268>)
 8004fb4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004fb8:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004fba:	2200      	movs	r2, #0
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	488c      	ldr	r0, [pc, #560]	; (80051f0 <runBRTask+0x268>)
 8004fc0:	f7fd fc8e 	bl	80028e0 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BR30], &htim8, &htim1, targetAngle);
 8004fc4:	4b8b      	ldr	r3, [pc, #556]	; (80051f4 <runBRTask+0x26c>)
 8004fc6:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 8004fca:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80051f8 <runBRTask+0x270>
 8004fce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd6:	dd02      	ble.n	8004fde <runBRTask+0x56>
 8004fd8:	f240 1309 	movw	r3, #265	; 0x109
 8004fdc:	e012      	b.n	8005004 <runBRTask+0x7c>
 8004fde:	4b85      	ldr	r3, [pc, #532]	; (80051f4 <runBRTask+0x26c>)
 8004fe0:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 8004fe4:	ed9f 7a85 	vldr	s14, [pc, #532]	; 80051fc <runBRTask+0x274>
 8004fe8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ff0:	d501      	bpl.n	8004ff6 <runBRTask+0x6e>
 8004ff2:	2346      	movs	r3, #70	; 0x46
 8004ff4:	e006      	b.n	8005004 <runBRTask+0x7c>
 8004ff6:	4b7f      	ldr	r3, [pc, #508]	; (80051f4 <runBRTask+0x26c>)
 8004ff8:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 8004ffc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005000:	ee17 3a90 	vmov	r3, s15
 8005004:	4a7e      	ldr	r2, [pc, #504]	; (8005200 <runBRTask+0x278>)
 8005006:	6812      	ldr	r2, [r2, #0]
 8005008:	6413      	str	r3, [r2, #64]	; 0x40
 800500a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800500e:	f001 fcf7 	bl	8006a00 <HAL_Delay>
 8005012:	4b78      	ldr	r3, [pc, #480]	; (80051f4 <runBRTask+0x26c>)
 8005014:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8005018:	4a7a      	ldr	r2, [pc, #488]	; (8005204 <runBRTask+0x27c>)
 800501a:	6013      	str	r3, [r2, #0]
 800501c:	4b75      	ldr	r3, [pc, #468]	; (80051f4 <runBRTask+0x26c>)
 800501e:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8005022:	2b00      	cmp	r3, #0
 8005024:	bf0c      	ite	eq
 8005026:	2301      	moveq	r3, #1
 8005028:	2300      	movne	r3, #0
 800502a:	b2db      	uxtb	r3, r3
 800502c:	461a      	mov	r2, r3
 800502e:	2104      	movs	r1, #4
 8005030:	4875      	ldr	r0, [pc, #468]	; (8005208 <runBRTask+0x280>)
 8005032:	f002 fc19 	bl	8007868 <HAL_GPIO_WritePin>
 8005036:	4b6f      	ldr	r3, [pc, #444]	; (80051f4 <runBRTask+0x26c>)
 8005038:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800503c:	2b00      	cmp	r3, #0
 800503e:	bf14      	ite	ne
 8005040:	2301      	movne	r3, #1
 8005042:	2300      	moveq	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	461a      	mov	r2, r3
 8005048:	2108      	movs	r1, #8
 800504a:	486f      	ldr	r0, [pc, #444]	; (8005208 <runBRTask+0x280>)
 800504c:	f002 fc0c 	bl	8007868 <HAL_GPIO_WritePin>
 8005050:	4b68      	ldr	r3, [pc, #416]	; (80051f4 <runBRTask+0x26c>)
 8005052:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8005056:	2b00      	cmp	r3, #0
 8005058:	bf0c      	ite	eq
 800505a:	2301      	moveq	r3, #1
 800505c:	2300      	movne	r3, #0
 800505e:	b2db      	uxtb	r3, r3
 8005060:	461a      	mov	r2, r3
 8005062:	2120      	movs	r1, #32
 8005064:	4868      	ldr	r0, [pc, #416]	; (8005208 <runBRTask+0x280>)
 8005066:	f002 fbff 	bl	8007868 <HAL_GPIO_WritePin>
 800506a:	4b62      	ldr	r3, [pc, #392]	; (80051f4 <runBRTask+0x26c>)
 800506c:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8005070:	2b00      	cmp	r3, #0
 8005072:	bf14      	ite	ne
 8005074:	2301      	movne	r3, #1
 8005076:	2300      	moveq	r3, #0
 8005078:	b2db      	uxtb	r3, r3
 800507a:	461a      	mov	r2, r3
 800507c:	2110      	movs	r1, #16
 800507e:	4862      	ldr	r0, [pc, #392]	; (8005208 <runBRTask+0x280>)
 8005080:	f002 fbf2 	bl	8007868 <HAL_GPIO_WritePin>
 8005084:	4b5b      	ldr	r3, [pc, #364]	; (80051f4 <runBRTask+0x26c>)
 8005086:	f8b3 2120 	ldrh.w	r2, [r3, #288]	; 0x120
 800508a:	4b60      	ldr	r3, [pc, #384]	; (800520c <runBRTask+0x284>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	635a      	str	r2, [r3, #52]	; 0x34
 8005090:	4b58      	ldr	r3, [pc, #352]	; (80051f4 <runBRTask+0x26c>)
 8005092:	f8b3 2122 	ldrh.w	r2, [r3, #290]	; 0x122
 8005096:	4b5d      	ldr	r3, [pc, #372]	; (800520c <runBRTask+0x284>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800509c:	4859      	ldr	r0, [pc, #356]	; (8005204 <runBRTask+0x27c>)
 800509e:	f7fe f85b 	bl	8003158 <RobotTurn>
        // osDelay(10);
        targetDist = 7;
 80050a2:	4b53      	ldr	r3, [pc, #332]	; (80051f0 <runBRTask+0x268>)
 80050a4:	4a5a      	ldr	r2, [pc, #360]	; (8005210 <runBRTask+0x288>)
 80050a6:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80050a8:	2200      	movs	r2, #0
 80050aa:	2100      	movs	r1, #0
 80050ac:	4850      	ldr	r0, [pc, #320]	; (80051f0 <runBRTask+0x268>)
 80050ae:	f7fd fc17 	bl	80028e0 <RobotMoveDist>
        // osDelay(10);
        break;
 80050b2:	e110      	b.n	80052d6 <runBRTask+0x34e>
      case 20: // BR20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BR20], &htim8, &htim1, targetAngle);
 80050b4:	4b4f      	ldr	r3, [pc, #316]	; (80051f4 <runBRTask+0x26c>)
 80050b6:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 80050ba:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 80051f8 <runBRTask+0x270>
 80050be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050c6:	dd02      	ble.n	80050ce <runBRTask+0x146>
 80050c8:	f240 1309 	movw	r3, #265	; 0x109
 80050cc:	e012      	b.n	80050f4 <runBRTask+0x16c>
 80050ce:	4b49      	ldr	r3, [pc, #292]	; (80051f4 <runBRTask+0x26c>)
 80050d0:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 80050d4:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80051fc <runBRTask+0x274>
 80050d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050e0:	d501      	bpl.n	80050e6 <runBRTask+0x15e>
 80050e2:	2346      	movs	r3, #70	; 0x46
 80050e4:	e006      	b.n	80050f4 <runBRTask+0x16c>
 80050e6:	4b43      	ldr	r3, [pc, #268]	; (80051f4 <runBRTask+0x26c>)
 80050e8:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 80050ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050f0:	ee17 3a90 	vmov	r3, s15
 80050f4:	4a42      	ldr	r2, [pc, #264]	; (8005200 <runBRTask+0x278>)
 80050f6:	6812      	ldr	r2, [r2, #0]
 80050f8:	6413      	str	r3, [r2, #64]	; 0x40
 80050fa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80050fe:	f001 fc7f 	bl	8006a00 <HAL_Delay>
 8005102:	4b3c      	ldr	r3, [pc, #240]	; (80051f4 <runBRTask+0x26c>)
 8005104:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005108:	4a3e      	ldr	r2, [pc, #248]	; (8005204 <runBRTask+0x27c>)
 800510a:	6013      	str	r3, [r2, #0]
 800510c:	4b39      	ldr	r3, [pc, #228]	; (80051f4 <runBRTask+0x26c>)
 800510e:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8005112:	2b00      	cmp	r3, #0
 8005114:	bf0c      	ite	eq
 8005116:	2301      	moveq	r3, #1
 8005118:	2300      	movne	r3, #0
 800511a:	b2db      	uxtb	r3, r3
 800511c:	461a      	mov	r2, r3
 800511e:	2104      	movs	r1, #4
 8005120:	4839      	ldr	r0, [pc, #228]	; (8005208 <runBRTask+0x280>)
 8005122:	f002 fba1 	bl	8007868 <HAL_GPIO_WritePin>
 8005126:	4b33      	ldr	r3, [pc, #204]	; (80051f4 <runBRTask+0x26c>)
 8005128:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 800512c:	2b00      	cmp	r3, #0
 800512e:	bf14      	ite	ne
 8005130:	2301      	movne	r3, #1
 8005132:	2300      	moveq	r3, #0
 8005134:	b2db      	uxtb	r3, r3
 8005136:	461a      	mov	r2, r3
 8005138:	2108      	movs	r1, #8
 800513a:	4833      	ldr	r0, [pc, #204]	; (8005208 <runBRTask+0x280>)
 800513c:	f002 fb94 	bl	8007868 <HAL_GPIO_WritePin>
 8005140:	4b2c      	ldr	r3, [pc, #176]	; (80051f4 <runBRTask+0x26c>)
 8005142:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8005146:	2b00      	cmp	r3, #0
 8005148:	bf0c      	ite	eq
 800514a:	2301      	moveq	r3, #1
 800514c:	2300      	movne	r3, #0
 800514e:	b2db      	uxtb	r3, r3
 8005150:	461a      	mov	r2, r3
 8005152:	2120      	movs	r1, #32
 8005154:	482c      	ldr	r0, [pc, #176]	; (8005208 <runBRTask+0x280>)
 8005156:	f002 fb87 	bl	8007868 <HAL_GPIO_WritePin>
 800515a:	4b26      	ldr	r3, [pc, #152]	; (80051f4 <runBRTask+0x26c>)
 800515c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8005160:	2b00      	cmp	r3, #0
 8005162:	bf14      	ite	ne
 8005164:	2301      	movne	r3, #1
 8005166:	2300      	moveq	r3, #0
 8005168:	b2db      	uxtb	r3, r3
 800516a:	461a      	mov	r2, r3
 800516c:	2110      	movs	r1, #16
 800516e:	4826      	ldr	r0, [pc, #152]	; (8005208 <runBRTask+0x280>)
 8005170:	f002 fb7a 	bl	8007868 <HAL_GPIO_WritePin>
 8005174:	4b1f      	ldr	r3, [pc, #124]	; (80051f4 <runBRTask+0x26c>)
 8005176:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	; 0xe0
 800517a:	4b24      	ldr	r3, [pc, #144]	; (800520c <runBRTask+0x284>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	635a      	str	r2, [r3, #52]	; 0x34
 8005180:	4b1c      	ldr	r3, [pc, #112]	; (80051f4 <runBRTask+0x26c>)
 8005182:	f8b3 20e2 	ldrh.w	r2, [r3, #226]	; 0xe2
 8005186:	4b21      	ldr	r3, [pc, #132]	; (800520c <runBRTask+0x284>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800518c:	481d      	ldr	r0, [pc, #116]	; (8005204 <runBRTask+0x27c>)
 800518e:	f7fd ffe3 	bl	8003158 <RobotTurn>
        // osDelay(10);
        targetDist = 4;
 8005192:	4b17      	ldr	r3, [pc, #92]	; (80051f0 <runBRTask+0x268>)
 8005194:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8005198:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 800519a:	2200      	movs	r2, #0
 800519c:	2100      	movs	r1, #0
 800519e:	4814      	ldr	r0, [pc, #80]	; (80051f0 <runBRTask+0x268>)
 80051a0:	f7fd fb9e 	bl	80028e0 <RobotMoveDist>
        // osDelay(10);
        break;
 80051a4:	e097      	b.n	80052d6 <runBRTask+0x34e>
      default: // BR00 (indoor 3x1)
        targetDist = 5;
 80051a6:	4b12      	ldr	r3, [pc, #72]	; (80051f0 <runBRTask+0x268>)
 80051a8:	4a1a      	ldr	r2, [pc, #104]	; (8005214 <runBRTask+0x28c>)
 80051aa:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80051ac:	2200      	movs	r2, #0
 80051ae:	2101      	movs	r1, #1
 80051b0:	480f      	ldr	r0, [pc, #60]	; (80051f0 <runBRTask+0x268>)
 80051b2:	f7fd fb95 	bl	80028e0 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_BR00], &htim8, &htim1, targetAngle);
 80051b6:	4b0f      	ldr	r3, [pc, #60]	; (80051f4 <runBRTask+0x26c>)
 80051b8:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80051bc:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80051f8 <runBRTask+0x270>
 80051c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051c8:	dd02      	ble.n	80051d0 <runBRTask+0x248>
 80051ca:	f240 1309 	movw	r3, #265	; 0x109
 80051ce:	e02a      	b.n	8005226 <runBRTask+0x29e>
 80051d0:	4b08      	ldr	r3, [pc, #32]	; (80051f4 <runBRTask+0x26c>)
 80051d2:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80051d6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80051fc <runBRTask+0x274>
 80051da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051e2:	d519      	bpl.n	8005218 <runBRTask+0x290>
 80051e4:	2346      	movs	r3, #70	; 0x46
 80051e6:	e01e      	b.n	8005226 <runBRTask+0x29e>
 80051e8:	20000134 	.word	0x20000134
 80051ec:	200004c8 	.word	0x200004c8
 80051f0:	200004f4 	.word	0x200004f4
 80051f4:	20000004 	.word	0x20000004
 80051f8:	43848000 	.word	0x43848000
 80051fc:	428c0000 	.word	0x428c0000
 8005200:	200002a4 	.word	0x200002a4
 8005204:	200004e0 	.word	0x200004e0
 8005208:	40020000 	.word	0x40020000
 800520c:	200003c4 	.word	0x200003c4
 8005210:	40e00000 	.word	0x40e00000
 8005214:	40a00000 	.word	0x40a00000
 8005218:	4b4e      	ldr	r3, [pc, #312]	; (8005354 <runBRTask+0x3cc>)
 800521a:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 800521e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005222:	ee17 3a90 	vmov	r3, s15
 8005226:	4a4c      	ldr	r2, [pc, #304]	; (8005358 <runBRTask+0x3d0>)
 8005228:	6812      	ldr	r2, [r2, #0]
 800522a:	6413      	str	r3, [r2, #64]	; 0x40
 800522c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005230:	f001 fbe6 	bl	8006a00 <HAL_Delay>
 8005234:	4b47      	ldr	r3, [pc, #284]	; (8005354 <runBRTask+0x3cc>)
 8005236:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800523a:	4a48      	ldr	r2, [pc, #288]	; (800535c <runBRTask+0x3d4>)
 800523c:	6013      	str	r3, [r2, #0]
 800523e:	4b45      	ldr	r3, [pc, #276]	; (8005354 <runBRTask+0x3cc>)
 8005240:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8005244:	2b00      	cmp	r3, #0
 8005246:	bf0c      	ite	eq
 8005248:	2301      	moveq	r3, #1
 800524a:	2300      	movne	r3, #0
 800524c:	b2db      	uxtb	r3, r3
 800524e:	461a      	mov	r2, r3
 8005250:	2104      	movs	r1, #4
 8005252:	4843      	ldr	r0, [pc, #268]	; (8005360 <runBRTask+0x3d8>)
 8005254:	f002 fb08 	bl	8007868 <HAL_GPIO_WritePin>
 8005258:	4b3e      	ldr	r3, [pc, #248]	; (8005354 <runBRTask+0x3cc>)
 800525a:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800525e:	2b00      	cmp	r3, #0
 8005260:	bf14      	ite	ne
 8005262:	2301      	movne	r3, #1
 8005264:	2300      	moveq	r3, #0
 8005266:	b2db      	uxtb	r3, r3
 8005268:	461a      	mov	r2, r3
 800526a:	2108      	movs	r1, #8
 800526c:	483c      	ldr	r0, [pc, #240]	; (8005360 <runBRTask+0x3d8>)
 800526e:	f002 fafb 	bl	8007868 <HAL_GPIO_WritePin>
 8005272:	4b38      	ldr	r3, [pc, #224]	; (8005354 <runBRTask+0x3cc>)
 8005274:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8005278:	2b00      	cmp	r3, #0
 800527a:	bf0c      	ite	eq
 800527c:	2301      	moveq	r3, #1
 800527e:	2300      	movne	r3, #0
 8005280:	b2db      	uxtb	r3, r3
 8005282:	461a      	mov	r2, r3
 8005284:	2120      	movs	r1, #32
 8005286:	4836      	ldr	r0, [pc, #216]	; (8005360 <runBRTask+0x3d8>)
 8005288:	f002 faee 	bl	8007868 <HAL_GPIO_WritePin>
 800528c:	4b31      	ldr	r3, [pc, #196]	; (8005354 <runBRTask+0x3cc>)
 800528e:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8005292:	2b00      	cmp	r3, #0
 8005294:	bf14      	ite	ne
 8005296:	2301      	movne	r3, #1
 8005298:	2300      	moveq	r3, #0
 800529a:	b2db      	uxtb	r3, r3
 800529c:	461a      	mov	r2, r3
 800529e:	2110      	movs	r1, #16
 80052a0:	482f      	ldr	r0, [pc, #188]	; (8005360 <runBRTask+0x3d8>)
 80052a2:	f002 fae1 	bl	8007868 <HAL_GPIO_WritePin>
 80052a6:	4b2b      	ldr	r3, [pc, #172]	; (8005354 <runBRTask+0x3cc>)
 80052a8:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	; 0xa0
 80052ac:	4b2d      	ldr	r3, [pc, #180]	; (8005364 <runBRTask+0x3dc>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	635a      	str	r2, [r3, #52]	; 0x34
 80052b2:	4b28      	ldr	r3, [pc, #160]	; (8005354 <runBRTask+0x3cc>)
 80052b4:	f8b3 20a2 	ldrh.w	r2, [r3, #162]	; 0xa2
 80052b8:	4b2a      	ldr	r3, [pc, #168]	; (8005364 <runBRTask+0x3dc>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80052be:	4827      	ldr	r0, [pc, #156]	; (800535c <runBRTask+0x3d4>)
 80052c0:	f7fd ff4a 	bl	8003158 <RobotTurn>

        targetDist = 3;
 80052c4:	4b28      	ldr	r3, [pc, #160]	; (8005368 <runBRTask+0x3e0>)
 80052c6:	4a29      	ldr	r2, [pc, #164]	; (800536c <runBRTask+0x3e4>)
 80052c8:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80052ca:	2200      	movs	r2, #0
 80052cc:	2100      	movs	r1, #0
 80052ce:	4826      	ldr	r0, [pc, #152]	; (8005368 <runBRTask+0x3e0>)
 80052d0:	f7fd fb06 	bl	80028e0 <RobotMoveDist>

        break;
 80052d4:	bf00      	nop
      }
      clickOnce = 0;
 80052d6:	4b26      	ldr	r3, [pc, #152]	; (8005370 <runBRTask+0x3e8>)
 80052d8:	2200      	movs	r2, #0
 80052da:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 80052dc:	4b25      	ldr	r3, [pc, #148]	; (8005374 <runBRTask+0x3ec>)
 80052de:	781a      	ldrb	r2, [r3, #0]
 80052e0:	4b25      	ldr	r3, [pc, #148]	; (8005378 <runBRTask+0x3f0>)
 80052e2:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 80052e4:	4b23      	ldr	r3, [pc, #140]	; (8005374 <runBRTask+0x3ec>)
 80052e6:	220e      	movs	r2, #14
 80052e8:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80052ea:	4b24      	ldr	r3, [pc, #144]	; (800537c <runBRTask+0x3f4>)
 80052ec:	781a      	ldrb	r2, [r3, #0]
 80052ee:	4b23      	ldr	r3, [pc, #140]	; (800537c <runBRTask+0x3f4>)
 80052f0:	785b      	ldrb	r3, [r3, #1]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d112      	bne.n	800531c <runBRTask+0x394>
      {
        __CLEAR_CURCMD(curCmd);
 80052f6:	4b22      	ldr	r3, [pc, #136]	; (8005380 <runBRTask+0x3f8>)
 80052f8:	2264      	movs	r2, #100	; 0x64
 80052fa:	701a      	strb	r2, [r3, #0]
 80052fc:	4b20      	ldr	r3, [pc, #128]	; (8005380 <runBRTask+0x3f8>)
 80052fe:	2200      	movs	r2, #0
 8005300:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8005302:	4a20      	ldr	r2, [pc, #128]	; (8005384 <runBRTask+0x3fc>)
 8005304:	210f      	movs	r1, #15
 8005306:	4820      	ldr	r0, [pc, #128]	; (8005388 <runBRTask+0x400>)
 8005308:	f009 ff5c 	bl	800f1c4 <sniprintf>
 800530c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005310:	2206      	movs	r2, #6
 8005312:	491e      	ldr	r1, [pc, #120]	; (800538c <runBRTask+0x404>)
 8005314:	481e      	ldr	r0, [pc, #120]	; (8005390 <runBRTask+0x408>)
 8005316:	f005 fdda 	bl	800aece <HAL_UART_Transmit>
 800531a:	e639      	b.n	8004f90 <runBRTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 800531c:	4b17      	ldr	r3, [pc, #92]	; (800537c <runBRTask+0x3f4>)
 800531e:	785b      	ldrb	r3, [r3, #1]
 8005320:	4a17      	ldr	r2, [pc, #92]	; (8005380 <runBRTask+0x3f8>)
 8005322:	4916      	ldr	r1, [pc, #88]	; (800537c <runBRTask+0x3f4>)
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	440b      	add	r3, r1
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	4b13      	ldr	r3, [pc, #76]	; (800537c <runBRTask+0x3f4>)
 800532e:	785b      	ldrb	r3, [r3, #1]
 8005330:	3301      	adds	r3, #1
 8005332:	4a12      	ldr	r2, [pc, #72]	; (800537c <runBRTask+0x3f4>)
 8005334:	7892      	ldrb	r2, [r2, #2]
 8005336:	fb93 f1f2 	sdiv	r1, r3, r2
 800533a:	fb01 f202 	mul.w	r2, r1, r2
 800533e:	1a9b      	subs	r3, r3, r2
 8005340:	b2da      	uxtb	r2, r3
 8005342:	4b0e      	ldr	r3, [pc, #56]	; (800537c <runBRTask+0x3f4>)
 8005344:	705a      	strb	r2, [r3, #1]
 8005346:	4a13      	ldr	r2, [pc, #76]	; (8005394 <runBRTask+0x40c>)
 8005348:	210f      	movs	r1, #15
 800534a:	480f      	ldr	r0, [pc, #60]	; (8005388 <runBRTask+0x400>)
 800534c:	f009 ff3a 	bl	800f1c4 <sniprintf>
    if (curTask != TASK_BR)
 8005350:	e61e      	b.n	8004f90 <runBRTask+0x8>
 8005352:	bf00      	nop
 8005354:	20000004 	.word	0x20000004
 8005358:	200002a4 	.word	0x200002a4
 800535c:	200004e0 	.word	0x200004e0
 8005360:	40020000 	.word	0x40020000
 8005364:	200003c4 	.word	0x200003c4
 8005368:	200004f4 	.word	0x200004f4
 800536c:	40400000 	.word	0x40400000
 8005370:	20000560 	.word	0x20000560
 8005374:	20000134 	.word	0x20000134
 8005378:	20000135 	.word	0x20000135
 800537c:	20000494 	.word	0x20000494
 8005380:	200004c8 	.word	0x200004c8
 8005384:	0800fbd8 	.word	0x0800fbd8
 8005388:	200004cc 	.word	0x200004cc
 800538c:	0800fbe0 	.word	0x0800fbe0
 8005390:	2000040c 	.word	0x2000040c
 8005394:	0800fbe8 	.word	0x0800fbe8

08005398 <runCmdTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runCmdTask */
void runCmdTask(void *argument)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runCmdTask */
  /* Infinite loop */
  for (;;)
  {
    switch (curCmd.index)
 80053a0:	4bc7      	ldr	r3, [pc, #796]	; (80056c0 <runCmdTask+0x328>)
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	3b01      	subs	r3, #1
 80053a6:	2b63      	cmp	r3, #99	; 0x63
 80053a8:	f200 82fd 	bhi.w	80059a6 <runCmdTask+0x60e>
 80053ac:	a201      	add	r2, pc, #4	; (adr r2, 80053b4 <runCmdTask+0x1c>)
 80053ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b2:	bf00      	nop
 80053b4:	08005545 	.word	0x08005545
 80053b8:	08005553 	.word	0x08005553
 80053bc:	08005561 	.word	0x08005561
 80053c0:	08005561 	.word	0x08005561
 80053c4:	08005561 	.word	0x08005561
 80053c8:	08005561 	.word	0x08005561
 80053cc:	08005735 	.word	0x08005735
 80053d0:	08005743 	.word	0x08005743
 80053d4:	08005751 	.word	0x08005751
 80053d8:	0800575f 	.word	0x0800575f
 80053dc:	0800576d 	.word	0x0800576d
 80053e0:	0800576d 	.word	0x0800576d
 80053e4:	080059a7 	.word	0x080059a7
 80053e8:	080057b7 	.word	0x080057b7
 80053ec:	080057c5 	.word	0x080057c5
 80053f0:	080059a7 	.word	0x080059a7
 80053f4:	080059a7 	.word	0x080059a7
 80053f8:	080059a7 	.word	0x080059a7
 80053fc:	080059a7 	.word	0x080059a7
 8005400:	080059a7 	.word	0x080059a7
 8005404:	080059a7 	.word	0x080059a7
 8005408:	080059a7 	.word	0x080059a7
 800540c:	080059a7 	.word	0x080059a7
 8005410:	080059a7 	.word	0x080059a7
 8005414:	080059a7 	.word	0x080059a7
 8005418:	080059a7 	.word	0x080059a7
 800541c:	080059a7 	.word	0x080059a7
 8005420:	080059a7 	.word	0x080059a7
 8005424:	080059a7 	.word	0x080059a7
 8005428:	080059a7 	.word	0x080059a7
 800542c:	080059a7 	.word	0x080059a7
 8005430:	080059a7 	.word	0x080059a7
 8005434:	080059a7 	.word	0x080059a7
 8005438:	080059a7 	.word	0x080059a7
 800543c:	080059a7 	.word	0x080059a7
 8005440:	080059a7 	.word	0x080059a7
 8005444:	080059a7 	.word	0x080059a7
 8005448:	080059a7 	.word	0x080059a7
 800544c:	080059a7 	.word	0x080059a7
 8005450:	080059a7 	.word	0x080059a7
 8005454:	080059a7 	.word	0x080059a7
 8005458:	080059a7 	.word	0x080059a7
 800545c:	080059a7 	.word	0x080059a7
 8005460:	080059a7 	.word	0x080059a7
 8005464:	080059a7 	.word	0x080059a7
 8005468:	080059a7 	.word	0x080059a7
 800546c:	080059a7 	.word	0x080059a7
 8005470:	080059a7 	.word	0x080059a7
 8005474:	080059a7 	.word	0x080059a7
 8005478:	080059a7 	.word	0x080059a7
 800547c:	080059a7 	.word	0x080059a7
 8005480:	080059a7 	.word	0x080059a7
 8005484:	080059a7 	.word	0x080059a7
 8005488:	080059a7 	.word	0x080059a7
 800548c:	080059a7 	.word	0x080059a7
 8005490:	080059a7 	.word	0x080059a7
 8005494:	080059a7 	.word	0x080059a7
 8005498:	080059a7 	.word	0x080059a7
 800549c:	080059a7 	.word	0x080059a7
 80054a0:	080059a7 	.word	0x080059a7
 80054a4:	080059a7 	.word	0x080059a7
 80054a8:	080059a7 	.word	0x080059a7
 80054ac:	080059a7 	.word	0x080059a7
 80054b0:	080059a7 	.word	0x080059a7
 80054b4:	080059a7 	.word	0x080059a7
 80054b8:	080059a7 	.word	0x080059a7
 80054bc:	080059a7 	.word	0x080059a7
 80054c0:	080059a7 	.word	0x080059a7
 80054c4:	080059a7 	.word	0x080059a7
 80054c8:	080059a7 	.word	0x080059a7
 80054cc:	080059a7 	.word	0x080059a7
 80054d0:	080059a7 	.word	0x080059a7
 80054d4:	080059a7 	.word	0x080059a7
 80054d8:	080059a7 	.word	0x080059a7
 80054dc:	080059a7 	.word	0x080059a7
 80054e0:	080059a7 	.word	0x080059a7
 80054e4:	080059a7 	.word	0x080059a7
 80054e8:	080059a7 	.word	0x080059a7
 80054ec:	080059a7 	.word	0x080059a7
 80054f0:	080059a7 	.word	0x080059a7
 80054f4:	080059a7 	.word	0x080059a7
 80054f8:	080059a7 	.word	0x080059a7
 80054fc:	080059a7 	.word	0x080059a7
 8005500:	080059a7 	.word	0x080059a7
 8005504:	080059a7 	.word	0x080059a7
 8005508:	080059a7 	.word	0x080059a7
 800550c:	080059a7 	.word	0x080059a7
 8005510:	080057d3 	.word	0x080057d3
 8005514:	080057d3 	.word	0x080057d3
 8005518:	080058a7 	.word	0x080058a7
 800551c:	080058a7 	.word	0x080058a7
 8005520:	0800597d 	.word	0x0800597d
 8005524:	0800598b 	.word	0x0800598b
 8005528:	08005999 	.word	0x08005999
 800552c:	080059a7 	.word	0x080059a7
 8005530:	080059a7 	.word	0x080059a7
 8005534:	080059a7 	.word	0x080059a7
 8005538:	080059a7 	.word	0x080059a7
 800553c:	080059a7 	.word	0x080059a7
 8005540:	080059a7 	.word	0x080059a7
    {
      //	  	 case 0: // STOP handled in UART IRQ directly
      //	  	  	  break;
    case 1: // FW
      curTask = TASK_MOVE_FORWARD;
 8005544:	4b5f      	ldr	r3, [pc, #380]	; (80056c4 <runCmdTask+0x32c>)
 8005546:	2200      	movs	r2, #0
 8005548:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 800554a:	4b5d      	ldr	r3, [pc, #372]	; (80056c0 <runCmdTask+0x328>)
 800554c:	2263      	movs	r2, #99	; 0x63
 800554e:	701a      	strb	r2, [r3, #0]
      break;
 8005550:	e22a      	b.n	80059a8 <runCmdTask+0x610>
    case 2: // BW
      curTask = TASK_MOVE_BACKWARD;
 8005552:	4b5c      	ldr	r3, [pc, #368]	; (80056c4 <runCmdTask+0x32c>)
 8005554:	2201      	movs	r2, #1
 8005556:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8005558:	4b59      	ldr	r3, [pc, #356]	; (80056c0 <runCmdTask+0x328>)
 800555a:	2263      	movs	r2, #99	; 0x63
 800555c:	701a      	strb	r2, [r3, #0]
      break;
 800555e:	e223      	b.n	80059a8 <runCmdTask+0x610>
    case 3: // FL manual
    case 4: // FR manual
    case 5: // BL manual
    case 6: // BR manual
      __SET_CMD_CONFIG(cfgs[curCmd.index], &htim8, &htim1, targetAngle);
 8005560:	4b57      	ldr	r3, [pc, #348]	; (80056c0 <runCmdTask+0x328>)
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	4a58      	ldr	r2, [pc, #352]	; (80056c8 <runCmdTask+0x330>)
 8005566:	011b      	lsls	r3, r3, #4
 8005568:	4413      	add	r3, r2
 800556a:	3304      	adds	r3, #4
 800556c:	edd3 7a00 	vldr	s15, [r3]
 8005570:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80056cc <runCmdTask+0x334>
 8005574:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800557c:	dd02      	ble.n	8005584 <runCmdTask+0x1ec>
 800557e:	f240 1309 	movw	r3, #265	; 0x109
 8005582:	e01c      	b.n	80055be <runCmdTask+0x226>
 8005584:	4b4e      	ldr	r3, [pc, #312]	; (80056c0 <runCmdTask+0x328>)
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	4a4f      	ldr	r2, [pc, #316]	; (80056c8 <runCmdTask+0x330>)
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	4413      	add	r3, r2
 800558e:	3304      	adds	r3, #4
 8005590:	edd3 7a00 	vldr	s15, [r3]
 8005594:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80056d0 <runCmdTask+0x338>
 8005598:	eef4 7ac7 	vcmpe.f32	s15, s14
 800559c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055a0:	d501      	bpl.n	80055a6 <runCmdTask+0x20e>
 80055a2:	2346      	movs	r3, #70	; 0x46
 80055a4:	e00b      	b.n	80055be <runCmdTask+0x226>
 80055a6:	4b46      	ldr	r3, [pc, #280]	; (80056c0 <runCmdTask+0x328>)
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	4a47      	ldr	r2, [pc, #284]	; (80056c8 <runCmdTask+0x330>)
 80055ac:	011b      	lsls	r3, r3, #4
 80055ae:	4413      	add	r3, r2
 80055b0:	3304      	adds	r3, #4
 80055b2:	edd3 7a00 	vldr	s15, [r3]
 80055b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055ba:	ee17 3a90 	vmov	r3, s15
 80055be:	4a45      	ldr	r2, [pc, #276]	; (80056d4 <runCmdTask+0x33c>)
 80055c0:	6812      	ldr	r2, [r2, #0]
 80055c2:	6413      	str	r3, [r2, #64]	; 0x40
 80055c4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80055c8:	f001 fa1a 	bl	8006a00 <HAL_Delay>
 80055cc:	4b3c      	ldr	r3, [pc, #240]	; (80056c0 <runCmdTask+0x328>)
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	4a3d      	ldr	r2, [pc, #244]	; (80056c8 <runCmdTask+0x330>)
 80055d2:	011b      	lsls	r3, r3, #4
 80055d4:	4413      	add	r3, r2
 80055d6:	3308      	adds	r3, #8
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a3f      	ldr	r2, [pc, #252]	; (80056d8 <runCmdTask+0x340>)
 80055dc:	6013      	str	r3, [r2, #0]
 80055de:	4b38      	ldr	r3, [pc, #224]	; (80056c0 <runCmdTask+0x328>)
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	4a39      	ldr	r2, [pc, #228]	; (80056c8 <runCmdTask+0x330>)
 80055e4:	011b      	lsls	r3, r3, #4
 80055e6:	4413      	add	r3, r2
 80055e8:	330c      	adds	r3, #12
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	bf0c      	ite	eq
 80055f0:	2301      	moveq	r3, #1
 80055f2:	2300      	movne	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	461a      	mov	r2, r3
 80055f8:	2104      	movs	r1, #4
 80055fa:	4838      	ldr	r0, [pc, #224]	; (80056dc <runCmdTask+0x344>)
 80055fc:	f002 f934 	bl	8007868 <HAL_GPIO_WritePin>
 8005600:	4b2f      	ldr	r3, [pc, #188]	; (80056c0 <runCmdTask+0x328>)
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	4a30      	ldr	r2, [pc, #192]	; (80056c8 <runCmdTask+0x330>)
 8005606:	011b      	lsls	r3, r3, #4
 8005608:	4413      	add	r3, r2
 800560a:	330c      	adds	r3, #12
 800560c:	781b      	ldrb	r3, [r3, #0]
 800560e:	2b00      	cmp	r3, #0
 8005610:	bf14      	ite	ne
 8005612:	2301      	movne	r3, #1
 8005614:	2300      	moveq	r3, #0
 8005616:	b2db      	uxtb	r3, r3
 8005618:	461a      	mov	r2, r3
 800561a:	2108      	movs	r1, #8
 800561c:	482f      	ldr	r0, [pc, #188]	; (80056dc <runCmdTask+0x344>)
 800561e:	f002 f923 	bl	8007868 <HAL_GPIO_WritePin>
 8005622:	4b27      	ldr	r3, [pc, #156]	; (80056c0 <runCmdTask+0x328>)
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	4a28      	ldr	r2, [pc, #160]	; (80056c8 <runCmdTask+0x330>)
 8005628:	011b      	lsls	r3, r3, #4
 800562a:	4413      	add	r3, r2
 800562c:	330c      	adds	r3, #12
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	bf0c      	ite	eq
 8005634:	2301      	moveq	r3, #1
 8005636:	2300      	movne	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	461a      	mov	r2, r3
 800563c:	2120      	movs	r1, #32
 800563e:	4827      	ldr	r0, [pc, #156]	; (80056dc <runCmdTask+0x344>)
 8005640:	f002 f912 	bl	8007868 <HAL_GPIO_WritePin>
 8005644:	4b1e      	ldr	r3, [pc, #120]	; (80056c0 <runCmdTask+0x328>)
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	4a1f      	ldr	r2, [pc, #124]	; (80056c8 <runCmdTask+0x330>)
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	4413      	add	r3, r2
 800564e:	330c      	adds	r3, #12
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	2b00      	cmp	r3, #0
 8005654:	bf14      	ite	ne
 8005656:	2301      	movne	r3, #1
 8005658:	2300      	moveq	r3, #0
 800565a:	b2db      	uxtb	r3, r3
 800565c:	461a      	mov	r2, r3
 800565e:	2110      	movs	r1, #16
 8005660:	481e      	ldr	r0, [pc, #120]	; (80056dc <runCmdTask+0x344>)
 8005662:	f002 f901 	bl	8007868 <HAL_GPIO_WritePin>
 8005666:	4b16      	ldr	r3, [pc, #88]	; (80056c0 <runCmdTask+0x328>)
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	4a17      	ldr	r2, [pc, #92]	; (80056c8 <runCmdTask+0x330>)
 800566c:	011b      	lsls	r3, r3, #4
 800566e:	4413      	add	r3, r2
 8005670:	881a      	ldrh	r2, [r3, #0]
 8005672:	4b1b      	ldr	r3, [pc, #108]	; (80056e0 <runCmdTask+0x348>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	635a      	str	r2, [r3, #52]	; 0x34
 8005678:	4b11      	ldr	r3, [pc, #68]	; (80056c0 <runCmdTask+0x328>)
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	4a12      	ldr	r2, [pc, #72]	; (80056c8 <runCmdTask+0x330>)
 800567e:	011b      	lsls	r3, r3, #4
 8005680:	4413      	add	r3, r2
 8005682:	3302      	adds	r3, #2
 8005684:	881a      	ldrh	r2, [r3, #0]
 8005686:	4b16      	ldr	r3, [pc, #88]	; (80056e0 <runCmdTask+0x348>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	639a      	str	r2, [r3, #56]	; 0x38
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 800568c:	4b15      	ldr	r3, [pc, #84]	; (80056e4 <runCmdTask+0x34c>)
 800568e:	781a      	ldrb	r2, [r3, #0]
 8005690:	4b14      	ldr	r3, [pc, #80]	; (80056e4 <runCmdTask+0x34c>)
 8005692:	785b      	ldrb	r3, [r3, #1]
 8005694:	429a      	cmp	r2, r3
 8005696:	d12f      	bne.n	80056f8 <runCmdTask+0x360>
      {
        __CLEAR_CURCMD(curCmd);
 8005698:	4b09      	ldr	r3, [pc, #36]	; (80056c0 <runCmdTask+0x328>)
 800569a:	2264      	movs	r2, #100	; 0x64
 800569c:	701a      	strb	r2, [r3, #0]
 800569e:	4b08      	ldr	r3, [pc, #32]	; (80056c0 <runCmdTask+0x328>)
 80056a0:	2200      	movs	r2, #0
 80056a2:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80056a4:	4a10      	ldr	r2, [pc, #64]	; (80056e8 <runCmdTask+0x350>)
 80056a6:	210f      	movs	r1, #15
 80056a8:	4810      	ldr	r0, [pc, #64]	; (80056ec <runCmdTask+0x354>)
 80056aa:	f009 fd8b 	bl	800f1c4 <sniprintf>
 80056ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80056b2:	2206      	movs	r2, #6
 80056b4:	490e      	ldr	r1, [pc, #56]	; (80056f0 <runCmdTask+0x358>)
 80056b6:	480f      	ldr	r0, [pc, #60]	; (80056f4 <runCmdTask+0x35c>)
 80056b8:	f005 fc09 	bl	800aece <HAL_UART_Transmit>
 80056bc:	e036      	b.n	800572c <runCmdTask+0x394>
 80056be:	bf00      	nop
 80056c0:	200004c8 	.word	0x200004c8
 80056c4:	20000134 	.word	0x20000134
 80056c8:	20000004 	.word	0x20000004
 80056cc:	43848000 	.word	0x43848000
 80056d0:	428c0000 	.word	0x428c0000
 80056d4:	200002a4 	.word	0x200002a4
 80056d8:	200004e0 	.word	0x200004e0
 80056dc:	40020000 	.word	0x40020000
 80056e0:	200003c4 	.word	0x200003c4
 80056e4:	20000494 	.word	0x20000494
 80056e8:	0800fbd8 	.word	0x0800fbd8
 80056ec:	200004cc 	.word	0x200004cc
 80056f0:	0800fbe0 	.word	0x0800fbe0
 80056f4:	2000040c 	.word	0x2000040c
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 80056f8:	4bad      	ldr	r3, [pc, #692]	; (80059b0 <runCmdTask+0x618>)
 80056fa:	785b      	ldrb	r3, [r3, #1]
 80056fc:	4aad      	ldr	r2, [pc, #692]	; (80059b4 <runCmdTask+0x61c>)
 80056fe:	49ac      	ldr	r1, [pc, #688]	; (80059b0 <runCmdTask+0x618>)
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	440b      	add	r3, r1
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	6013      	str	r3, [r2, #0]
 8005708:	4ba9      	ldr	r3, [pc, #676]	; (80059b0 <runCmdTask+0x618>)
 800570a:	785b      	ldrb	r3, [r3, #1]
 800570c:	3301      	adds	r3, #1
 800570e:	4aa8      	ldr	r2, [pc, #672]	; (80059b0 <runCmdTask+0x618>)
 8005710:	7892      	ldrb	r2, [r2, #2]
 8005712:	fb93 f1f2 	sdiv	r1, r3, r2
 8005716:	fb01 f202 	mul.w	r2, r1, r2
 800571a:	1a9b      	subs	r3, r3, r2
 800571c:	b2da      	uxtb	r2, r3
 800571e:	4ba4      	ldr	r3, [pc, #656]	; (80059b0 <runCmdTask+0x618>)
 8005720:	705a      	strb	r2, [r3, #1]
 8005722:	4aa5      	ldr	r2, [pc, #660]	; (80059b8 <runCmdTask+0x620>)
 8005724:	210f      	movs	r1, #15
 8005726:	48a5      	ldr	r0, [pc, #660]	; (80059bc <runCmdTask+0x624>)
 8005728:	f009 fd4c 	bl	800f1c4 <sniprintf>
      __PEND_CURCMD(curCmd);
 800572c:	4ba1      	ldr	r3, [pc, #644]	; (80059b4 <runCmdTask+0x61c>)
 800572e:	2263      	movs	r2, #99	; 0x63
 8005730:	701a      	strb	r2, [r3, #0]
      break;
 8005732:	e139      	b.n	80059a8 <runCmdTask+0x610>
    case 7: // FL
      curTask = TASK_FL;
 8005734:	4ba2      	ldr	r3, [pc, #648]	; (80059c0 <runCmdTask+0x628>)
 8005736:	2202      	movs	r2, #2
 8005738:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 800573a:	4b9e      	ldr	r3, [pc, #632]	; (80059b4 <runCmdTask+0x61c>)
 800573c:	2263      	movs	r2, #99	; 0x63
 800573e:	701a      	strb	r2, [r3, #0]
      break;
 8005740:	e132      	b.n	80059a8 <runCmdTask+0x610>
    case 8: // FR
      curTask = TASK_FR;
 8005742:	4b9f      	ldr	r3, [pc, #636]	; (80059c0 <runCmdTask+0x628>)
 8005744:	2203      	movs	r2, #3
 8005746:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8005748:	4b9a      	ldr	r3, [pc, #616]	; (80059b4 <runCmdTask+0x61c>)
 800574a:	2263      	movs	r2, #99	; 0x63
 800574c:	701a      	strb	r2, [r3, #0]
      break;
 800574e:	e12b      	b.n	80059a8 <runCmdTask+0x610>
    case 9: // BL
      curTask = TASK_BL;
 8005750:	4b9b      	ldr	r3, [pc, #620]	; (80059c0 <runCmdTask+0x628>)
 8005752:	2204      	movs	r2, #4
 8005754:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8005756:	4b97      	ldr	r3, [pc, #604]	; (80059b4 <runCmdTask+0x61c>)
 8005758:	2263      	movs	r2, #99	; 0x63
 800575a:	701a      	strb	r2, [r3, #0]
      break;
 800575c:	e124      	b.n	80059a8 <runCmdTask+0x610>
    case 10: // BR
      curTask = TASK_BR;
 800575e:	4b98      	ldr	r3, [pc, #608]	; (80059c0 <runCmdTask+0x628>)
 8005760:	2205      	movs	r2, #5
 8005762:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8005764:	4b93      	ldr	r3, [pc, #588]	; (80059b4 <runCmdTask+0x61c>)
 8005766:	2263      	movs	r2, #99	; 0x63
 8005768:	701a      	strb	r2, [r3, #0]
      break;
 800576a:	e11d      	b.n	80059a8 <runCmdTask+0x610>
    case 11: // TL
    case 12: // TR
      __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 11 ? 1 : 0);
 800576c:	4b91      	ldr	r3, [pc, #580]	; (80059b4 <runCmdTask+0x61c>)
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	2b0b      	cmp	r3, #11
 8005772:	d005      	beq.n	8005780 <runCmdTask+0x3e8>
 8005774:	4b93      	ldr	r3, [pc, #588]	; (80059c4 <runCmdTask+0x62c>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f240 1209 	movw	r2, #265	; 0x109
 800577c:	641a      	str	r2, [r3, #64]	; 0x40
 800577e:	e003      	b.n	8005788 <runCmdTask+0x3f0>
 8005780:	4b90      	ldr	r3, [pc, #576]	; (80059c4 <runCmdTask+0x62c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2246      	movs	r2, #70	; 0x46
 8005786:	641a      	str	r2, [r3, #64]	; 0x40
 8005788:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800578c:	f001 f938 	bl	8006a00 <HAL_Delay>
      __CLEAR_CURCMD(curCmd);
 8005790:	4b88      	ldr	r3, [pc, #544]	; (80059b4 <runCmdTask+0x61c>)
 8005792:	2264      	movs	r2, #100	; 0x64
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	4b87      	ldr	r3, [pc, #540]	; (80059b4 <runCmdTask+0x61c>)
 8005798:	2200      	movs	r2, #0
 800579a:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 800579c:	4a8a      	ldr	r2, [pc, #552]	; (80059c8 <runCmdTask+0x630>)
 800579e:	210f      	movs	r1, #15
 80057a0:	4886      	ldr	r0, [pc, #536]	; (80059bc <runCmdTask+0x624>)
 80057a2:	f009 fd0f 	bl	800f1c4 <sniprintf>
 80057a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80057aa:	2206      	movs	r2, #6
 80057ac:	4987      	ldr	r1, [pc, #540]	; (80059cc <runCmdTask+0x634>)
 80057ae:	4888      	ldr	r0, [pc, #544]	; (80059d0 <runCmdTask+0x638>)
 80057b0:	f005 fb8d 	bl	800aece <HAL_UART_Transmit>
      break;
 80057b4:	e0f8      	b.n	80059a8 <runCmdTask+0x610>
    case 13: // debug IR sensor
      // curTask = TASK_ADC;
      break;
    case 14: // DT move until specified distance from obstacle
      curTask = TASK_MOVE_OBS;
 80057b6:	4b82      	ldr	r3, [pc, #520]	; (80059c0 <runCmdTask+0x628>)
 80057b8:	2209      	movs	r2, #9
 80057ba:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 80057bc:	4b7d      	ldr	r3, [pc, #500]	; (80059b4 <runCmdTask+0x61c>)
 80057be:	2263      	movs	r2, #99	; 0x63
 80057c0:	701a      	strb	r2, [r3, #0]
      break;
 80057c2:	e0f1      	b.n	80059a8 <runCmdTask+0x610>
    case 15: // TD move until specified distance from obstacle, record the distance
      curTask = TASK_MOVE_OBS_MEM;
 80057c4:	4b7e      	ldr	r3, [pc, #504]	; (80059c0 <runCmdTask+0x628>)
 80057c6:	220a      	movs	r2, #10
 80057c8:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 80057ca:	4b7a      	ldr	r3, [pc, #488]	; (80059b4 <runCmdTask+0x61c>)
 80057cc:	2263      	movs	r2, #99	; 0x63
 80057ce:	701a      	strb	r2, [r3, #0]
      break;
 80057d0:	e0ea      	b.n	80059a8 <runCmdTask+0x610>
    case 88: // FAxxx, forward rotate left by xxx degree
    case 89: // FCxxx, forward rotate right by xxx degree
      __SET_MOTOR_DIRECTION(DIR_FORWARD);
 80057d2:	2200      	movs	r2, #0
 80057d4:	2104      	movs	r1, #4
 80057d6:	487f      	ldr	r0, [pc, #508]	; (80059d4 <runCmdTask+0x63c>)
 80057d8:	f002 f846 	bl	8007868 <HAL_GPIO_WritePin>
 80057dc:	2201      	movs	r2, #1
 80057de:	2108      	movs	r1, #8
 80057e0:	487c      	ldr	r0, [pc, #496]	; (80059d4 <runCmdTask+0x63c>)
 80057e2:	f002 f841 	bl	8007868 <HAL_GPIO_WritePin>
 80057e6:	2200      	movs	r2, #0
 80057e8:	2120      	movs	r1, #32
 80057ea:	487a      	ldr	r0, [pc, #488]	; (80059d4 <runCmdTask+0x63c>)
 80057ec:	f002 f83c 	bl	8007868 <HAL_GPIO_WritePin>
 80057f0:	2201      	movs	r2, #1
 80057f2:	2110      	movs	r1, #16
 80057f4:	4877      	ldr	r0, [pc, #476]	; (80059d4 <runCmdTask+0x63c>)
 80057f6:	f002 f837 	bl	8007868 <HAL_GPIO_WritePin>
      if (curCmd.index == 88)
 80057fa:	4b6e      	ldr	r3, [pc, #440]	; (80059b4 <runCmdTask+0x61c>)
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	2b58      	cmp	r3, #88	; 0x58
 8005800:	d11b      	bne.n	800583a <runCmdTask+0x4a2>
      {
        __SET_SERVO_TURN(&htim1, 90);
 8005802:	4b70      	ldr	r3, [pc, #448]	; (80059c4 <runCmdTask+0x62c>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	225a      	movs	r2, #90	; 0x5a
 8005808:	641a      	str	r2, [r3, #64]	; 0x40
 800580a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800580e:	f001 f8f7 	bl	8006a00 <HAL_Delay>
        targetAngle = curCmd.val;
 8005812:	4b68      	ldr	r3, [pc, #416]	; (80059b4 <runCmdTask+0x61c>)
 8005814:	885b      	ldrh	r3, [r3, #2]
 8005816:	ee07 3a90 	vmov	s15, r3
 800581a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800581e:	4b6e      	ldr	r3, [pc, #440]	; (80059d8 <runCmdTask+0x640>)
 8005820:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 1333, 2000);
 8005824:	4b6d      	ldr	r3, [pc, #436]	; (80059dc <runCmdTask+0x644>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f240 5235 	movw	r2, #1333	; 0x535
 800582c:	635a      	str	r2, [r3, #52]	; 0x34
 800582e:	4b6b      	ldr	r3, [pc, #428]	; (80059dc <runCmdTask+0x644>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005836:	639a      	str	r2, [r3, #56]	; 0x38
 8005838:	e01c      	b.n	8005874 <runCmdTask+0x4dc>
      }
      else
      {
        __SET_SERVO_TURN(&htim1, 265);
 800583a:	4b62      	ldr	r3, [pc, #392]	; (80059c4 <runCmdTask+0x62c>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f240 1209 	movw	r2, #265	; 0x109
 8005842:	641a      	str	r2, [r3, #64]	; 0x40
 8005844:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005848:	f001 f8da 	bl	8006a00 <HAL_Delay>
        targetAngle = -curCmd.val;
 800584c:	4b59      	ldr	r3, [pc, #356]	; (80059b4 <runCmdTask+0x61c>)
 800584e:	885b      	ldrh	r3, [r3, #2]
 8005850:	425b      	negs	r3, r3
 8005852:	ee07 3a90 	vmov	s15, r3
 8005856:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800585a:	4b5f      	ldr	r3, [pc, #380]	; (80059d8 <runCmdTask+0x640>)
 800585c:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 2000, 1333);
 8005860:	4b5e      	ldr	r3, [pc, #376]	; (80059dc <runCmdTask+0x644>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005868:	635a      	str	r2, [r3, #52]	; 0x34
 800586a:	4b5c      	ldr	r3, [pc, #368]	; (80059dc <runCmdTask+0x644>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f240 5235 	movw	r2, #1333	; 0x535
 8005872:	639a      	str	r2, [r3, #56]	; 0x38
      }
      __PEND_CURCMD(curCmd);
 8005874:	4b4f      	ldr	r3, [pc, #316]	; (80059b4 <runCmdTask+0x61c>)
 8005876:	2263      	movs	r2, #99	; 0x63
 8005878:	701a      	strb	r2, [r3, #0]
      RobotTurn(&targetAngle);
 800587a:	4857      	ldr	r0, [pc, #348]	; (80059d8 <runCmdTask+0x640>)
 800587c:	f7fd fc6c 	bl	8003158 <RobotTurn>
      __CLEAR_CURCMD(curCmd);
 8005880:	4b4c      	ldr	r3, [pc, #304]	; (80059b4 <runCmdTask+0x61c>)
 8005882:	2264      	movs	r2, #100	; 0x64
 8005884:	701a      	strb	r2, [r3, #0]
 8005886:	4b4b      	ldr	r3, [pc, #300]	; (80059b4 <runCmdTask+0x61c>)
 8005888:	2200      	movs	r2, #0
 800588a:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 800588c:	4a4e      	ldr	r2, [pc, #312]	; (80059c8 <runCmdTask+0x630>)
 800588e:	210f      	movs	r1, #15
 8005890:	484a      	ldr	r0, [pc, #296]	; (80059bc <runCmdTask+0x624>)
 8005892:	f009 fc97 	bl	800f1c4 <sniprintf>
 8005896:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800589a:	2206      	movs	r2, #6
 800589c:	494b      	ldr	r1, [pc, #300]	; (80059cc <runCmdTask+0x634>)
 800589e:	484c      	ldr	r0, [pc, #304]	; (80059d0 <runCmdTask+0x638>)
 80058a0:	f005 fb15 	bl	800aece <HAL_UART_Transmit>
      break;
 80058a4:	e080      	b.n	80059a8 <runCmdTask+0x610>
    case 90: // BAxxx, backward rotate right by xxx degree
    case 91: // BCxxx, backward rotate left by xxx degree
             // FIXME: To offset the stm and robot center difference:
      __SET_SERVO_TURN_MAX(&htim1, (int)(!(curCmd.index - 90)));
 80058a6:	4b43      	ldr	r3, [pc, #268]	; (80059b4 <runCmdTask+0x61c>)
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	2b5a      	cmp	r3, #90	; 0x5a
 80058ac:	d105      	bne.n	80058ba <runCmdTask+0x522>
 80058ae:	4b45      	ldr	r3, [pc, #276]	; (80059c4 <runCmdTask+0x62c>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f240 1209 	movw	r2, #265	; 0x109
 80058b6:	641a      	str	r2, [r3, #64]	; 0x40
 80058b8:	e003      	b.n	80058c2 <runCmdTask+0x52a>
 80058ba:	4b42      	ldr	r3, [pc, #264]	; (80059c4 <runCmdTask+0x62c>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2246      	movs	r2, #70	; 0x46
 80058c0:	641a      	str	r2, [r3, #64]	; 0x40
 80058c2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80058c6:	f001 f89b 	bl	8006a00 <HAL_Delay>
      __SET_MOTOR_DIRECTION(DIR_BACKWARD);
 80058ca:	2201      	movs	r2, #1
 80058cc:	2104      	movs	r1, #4
 80058ce:	4841      	ldr	r0, [pc, #260]	; (80059d4 <runCmdTask+0x63c>)
 80058d0:	f001 ffca 	bl	8007868 <HAL_GPIO_WritePin>
 80058d4:	2200      	movs	r2, #0
 80058d6:	2108      	movs	r1, #8
 80058d8:	483e      	ldr	r0, [pc, #248]	; (80059d4 <runCmdTask+0x63c>)
 80058da:	f001 ffc5 	bl	8007868 <HAL_GPIO_WritePin>
 80058de:	2201      	movs	r2, #1
 80058e0:	2120      	movs	r1, #32
 80058e2:	483c      	ldr	r0, [pc, #240]	; (80059d4 <runCmdTask+0x63c>)
 80058e4:	f001 ffc0 	bl	8007868 <HAL_GPIO_WritePin>
 80058e8:	2200      	movs	r2, #0
 80058ea:	2110      	movs	r1, #16
 80058ec:	4839      	ldr	r0, [pc, #228]	; (80059d4 <runCmdTask+0x63c>)
 80058ee:	f001 ffbb 	bl	8007868 <HAL_GPIO_WritePin>
      if (curCmd.index == 90)
 80058f2:	4b30      	ldr	r3, [pc, #192]	; (80059b4 <runCmdTask+0x61c>)
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	2b5a      	cmp	r3, #90	; 0x5a
 80058f8:	d113      	bne.n	8005922 <runCmdTask+0x58a>
      {

        targetAngle = curCmd.val;
 80058fa:	4b2e      	ldr	r3, [pc, #184]	; (80059b4 <runCmdTask+0x61c>)
 80058fc:	885b      	ldrh	r3, [r3, #2]
 80058fe:	ee07 3a90 	vmov	s15, r3
 8005902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005906:	4b34      	ldr	r3, [pc, #208]	; (80059d8 <runCmdTask+0x640>)
 8005908:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 2000, 1333);
 800590c:	4b33      	ldr	r3, [pc, #204]	; (80059dc <runCmdTask+0x644>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005914:	635a      	str	r2, [r3, #52]	; 0x34
 8005916:	4b31      	ldr	r3, [pc, #196]	; (80059dc <runCmdTask+0x644>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f240 5235 	movw	r2, #1333	; 0x535
 800591e:	639a      	str	r2, [r3, #56]	; 0x38
 8005920:	e013      	b.n	800594a <runCmdTask+0x5b2>
      }
      else
      {
        targetAngle = -curCmd.val;
 8005922:	4b24      	ldr	r3, [pc, #144]	; (80059b4 <runCmdTask+0x61c>)
 8005924:	885b      	ldrh	r3, [r3, #2]
 8005926:	425b      	negs	r3, r3
 8005928:	ee07 3a90 	vmov	s15, r3
 800592c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005930:	4b29      	ldr	r3, [pc, #164]	; (80059d8 <runCmdTask+0x640>)
 8005932:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 1333, 2000);
 8005936:	4b29      	ldr	r3, [pc, #164]	; (80059dc <runCmdTask+0x644>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f240 5235 	movw	r2, #1333	; 0x535
 800593e:	635a      	str	r2, [r3, #52]	; 0x34
 8005940:	4b26      	ldr	r3, [pc, #152]	; (80059dc <runCmdTask+0x644>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005948:	639a      	str	r2, [r3, #56]	; 0x38
      }
      __PEND_CURCMD(curCmd);
 800594a:	4b1a      	ldr	r3, [pc, #104]	; (80059b4 <runCmdTask+0x61c>)
 800594c:	2263      	movs	r2, #99	; 0x63
 800594e:	701a      	strb	r2, [r3, #0]
      RobotTurn(&targetAngle);
 8005950:	4821      	ldr	r0, [pc, #132]	; (80059d8 <runCmdTask+0x640>)
 8005952:	f7fd fc01 	bl	8003158 <RobotTurn>
      __CLEAR_CURCMD(curCmd);
 8005956:	4b17      	ldr	r3, [pc, #92]	; (80059b4 <runCmdTask+0x61c>)
 8005958:	2264      	movs	r2, #100	; 0x64
 800595a:	701a      	strb	r2, [r3, #0]
 800595c:	4b15      	ldr	r3, [pc, #84]	; (80059b4 <runCmdTask+0x61c>)
 800595e:	2200      	movs	r2, #0
 8005960:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8005962:	4a19      	ldr	r2, [pc, #100]	; (80059c8 <runCmdTask+0x630>)
 8005964:	210f      	movs	r1, #15
 8005966:	4815      	ldr	r0, [pc, #84]	; (80059bc <runCmdTask+0x624>)
 8005968:	f009 fc2c 	bl	800f1c4 <sniprintf>
 800596c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005970:	2206      	movs	r2, #6
 8005972:	4916      	ldr	r1, [pc, #88]	; (80059cc <runCmdTask+0x634>)
 8005974:	4816      	ldr	r0, [pc, #88]	; (80059d0 <runCmdTask+0x638>)
 8005976:	f005 faaa 	bl	800aece <HAL_UART_Transmit>
      break;
 800597a:	e015      	b.n	80059a8 <runCmdTask+0x610>
    case 92: // TAxx, 01 turn left, 02 turn right --TASK 2
      curTask = TASK_TURN_A;
 800597c:	4b10      	ldr	r3, [pc, #64]	; (80059c0 <runCmdTask+0x628>)
 800597e:	220b      	movs	r2, #11
 8005980:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8005982:	4b0c      	ldr	r3, [pc, #48]	; (80059b4 <runCmdTask+0x61c>)
 8005984:	2263      	movs	r2, #99	; 0x63
 8005986:	701a      	strb	r2, [r3, #0]
      break;
 8005988:	e00e      	b.n	80059a8 <runCmdTask+0x610>
    case 93: // IR move until overshoot
      curTask = TASK_TURN_IR;
 800598a:	4b0d      	ldr	r3, [pc, #52]	; (80059c0 <runCmdTask+0x628>)
 800598c:	220c      	movs	r2, #12
 800598e:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8005990:	4b08      	ldr	r3, [pc, #32]	; (80059b4 <runCmdTask+0x61c>)
 8005992:	2263      	movs	r2, #99	; 0x63
 8005994:	701a      	strb	r2, [r3, #0]
      break;
 8005996:	e007      	b.n	80059a8 <runCmdTask+0x610>
    case 94: // IR move until close to obstacle
      curTask = TASK_TURN_IR_CLOSE;
 8005998:	4b09      	ldr	r3, [pc, #36]	; (80059c0 <runCmdTask+0x628>)
 800599a:	220d      	movs	r2, #13
 800599c:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 800599e:	4b05      	ldr	r3, [pc, #20]	; (80059b4 <runCmdTask+0x61c>)
 80059a0:	2263      	movs	r2, #99	; 0x63
 80059a2:	701a      	strb	r2, [r3, #0]
      break;
 80059a4:	e000      	b.n	80059a8 <runCmdTask+0x610>
      break;
    case 100:
      break;
    default:
      //		 curCmd.index = 99;
      break;
 80059a6:	bf00      	nop
    }
    osDelay(1);
 80059a8:	2001      	movs	r0, #1
 80059aa:	f006 fbdb 	bl	800c164 <osDelay>
    switch (curCmd.index)
 80059ae:	e4f7      	b.n	80053a0 <runCmdTask+0x8>
 80059b0:	20000494 	.word	0x20000494
 80059b4:	200004c8 	.word	0x200004c8
 80059b8:	0800fbe8 	.word	0x0800fbe8
 80059bc:	200004cc 	.word	0x200004cc
 80059c0:	20000134 	.word	0x20000134
 80059c4:	200002a4 	.word	0x200002a4
 80059c8:	0800fbd8 	.word	0x0800fbd8
 80059cc:	0800fbe0 	.word	0x0800fbe0
 80059d0:	2000040c 	.word	0x2000040c
 80059d4:	40020000 	.word	0x40020000
 80059d8:	200004e0 	.word	0x200004e0
 80059dc:	200003c4 	.word	0x200003c4

080059e0 <runMoveDistObsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runMoveDistObsTask */
void runMoveDistObsTask(void *argument)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runMoveDistObsTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_OBS)
 80059e8:	4b2f      	ldr	r3, [pc, #188]	; (8005aa8 <runMoveDistObsTask+0xc8>)
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	2b09      	cmp	r3, #9
 80059ee:	d004      	beq.n	80059fa <runMoveDistObsTask+0x1a>
      osDelay(1000);
 80059f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80059f4:	f006 fbb6 	bl	800c164 <osDelay>
 80059f8:	e051      	b.n	8005a9e <runMoveDistObsTask+0xbe>
    else
    {
      targetDist = (float)curCmd.val;
 80059fa:	4b2c      	ldr	r3, [pc, #176]	; (8005aac <runMoveDistObsTask+0xcc>)
 80059fc:	885b      	ldrh	r3, [r3, #2]
 80059fe:	ee07 3a90 	vmov	s15, r3
 8005a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a06:	4b2a      	ldr	r3, [pc, #168]	; (8005ab0 <runMoveDistObsTask+0xd0>)
 8005a08:	edc3 7a00 	vstr	s15, [r3]
      RobotMoveDistObstacle(&targetDist, SPEED_MODE_2);
 8005a0c:	2102      	movs	r1, #2
 8005a0e:	4828      	ldr	r0, [pc, #160]	; (8005ab0 <runMoveDistObsTask+0xd0>)
 8005a10:	f7fd fc4e 	bl	80032b0 <RobotMoveDistObstacle>

      __ON_TASK_END(&htim8, prevTask, curTask);
 8005a14:	4b27      	ldr	r3, [pc, #156]	; (8005ab4 <runMoveDistObsTask+0xd4>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	635a      	str	r2, [r3, #52]	; 0x34
 8005a1c:	4b25      	ldr	r3, [pc, #148]	; (8005ab4 <runMoveDistObsTask+0xd4>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2200      	movs	r2, #0
 8005a22:	639a      	str	r2, [r3, #56]	; 0x38
 8005a24:	4b20      	ldr	r3, [pc, #128]	; (8005aa8 <runMoveDistObsTask+0xc8>)
 8005a26:	781a      	ldrb	r2, [r3, #0]
 8005a28:	4b23      	ldr	r3, [pc, #140]	; (8005ab8 <runMoveDistObsTask+0xd8>)
 8005a2a:	701a      	strb	r2, [r3, #0]
 8005a2c:	4b1e      	ldr	r3, [pc, #120]	; (8005aa8 <runMoveDistObsTask+0xc8>)
 8005a2e:	220e      	movs	r2, #14
 8005a30:	701a      	strb	r2, [r3, #0]
      clickOnce = 0;
 8005a32:	4b22      	ldr	r3, [pc, #136]	; (8005abc <runMoveDistObsTask+0xdc>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	601a      	str	r2, [r3, #0]

      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8005a38:	4b21      	ldr	r3, [pc, #132]	; (8005ac0 <runMoveDistObsTask+0xe0>)
 8005a3a:	781a      	ldrb	r2, [r3, #0]
 8005a3c:	4b20      	ldr	r3, [pc, #128]	; (8005ac0 <runMoveDistObsTask+0xe0>)
 8005a3e:	785b      	ldrb	r3, [r3, #1]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d112      	bne.n	8005a6a <runMoveDistObsTask+0x8a>
      {
        __CLEAR_CURCMD(curCmd);
 8005a44:	4b19      	ldr	r3, [pc, #100]	; (8005aac <runMoveDistObsTask+0xcc>)
 8005a46:	2264      	movs	r2, #100	; 0x64
 8005a48:	701a      	strb	r2, [r3, #0]
 8005a4a:	4b18      	ldr	r3, [pc, #96]	; (8005aac <runMoveDistObsTask+0xcc>)
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8005a50:	4a1c      	ldr	r2, [pc, #112]	; (8005ac4 <runMoveDistObsTask+0xe4>)
 8005a52:	210f      	movs	r1, #15
 8005a54:	481c      	ldr	r0, [pc, #112]	; (8005ac8 <runMoveDistObsTask+0xe8>)
 8005a56:	f009 fbb5 	bl	800f1c4 <sniprintf>
 8005a5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005a5e:	2206      	movs	r2, #6
 8005a60:	491a      	ldr	r1, [pc, #104]	; (8005acc <runMoveDistObsTask+0xec>)
 8005a62:	481b      	ldr	r0, [pc, #108]	; (8005ad0 <runMoveDistObsTask+0xf0>)
 8005a64:	f005 fa33 	bl	800aece <HAL_UART_Transmit>
 8005a68:	e019      	b.n	8005a9e <runMoveDistObsTask+0xbe>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8005a6a:	4b15      	ldr	r3, [pc, #84]	; (8005ac0 <runMoveDistObsTask+0xe0>)
 8005a6c:	785b      	ldrb	r3, [r3, #1]
 8005a6e:	4a0f      	ldr	r2, [pc, #60]	; (8005aac <runMoveDistObsTask+0xcc>)
 8005a70:	4913      	ldr	r1, [pc, #76]	; (8005ac0 <runMoveDistObsTask+0xe0>)
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	440b      	add	r3, r1
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	6013      	str	r3, [r2, #0]
 8005a7a:	4b11      	ldr	r3, [pc, #68]	; (8005ac0 <runMoveDistObsTask+0xe0>)
 8005a7c:	785b      	ldrb	r3, [r3, #1]
 8005a7e:	3301      	adds	r3, #1
 8005a80:	4a0f      	ldr	r2, [pc, #60]	; (8005ac0 <runMoveDistObsTask+0xe0>)
 8005a82:	7892      	ldrb	r2, [r2, #2]
 8005a84:	fb93 f1f2 	sdiv	r1, r3, r2
 8005a88:	fb01 f202 	mul.w	r2, r1, r2
 8005a8c:	1a9b      	subs	r3, r3, r2
 8005a8e:	b2da      	uxtb	r2, r3
 8005a90:	4b0b      	ldr	r3, [pc, #44]	; (8005ac0 <runMoveDistObsTask+0xe0>)
 8005a92:	705a      	strb	r2, [r3, #1]
 8005a94:	4a0f      	ldr	r2, [pc, #60]	; (8005ad4 <runMoveDistObsTask+0xf4>)
 8005a96:	210f      	movs	r1, #15
 8005a98:	480b      	ldr	r0, [pc, #44]	; (8005ac8 <runMoveDistObsTask+0xe8>)
 8005a9a:	f009 fb93 	bl	800f1c4 <sniprintf>
    }
    osDelay(1);
 8005a9e:	2001      	movs	r0, #1
 8005aa0:	f006 fb60 	bl	800c164 <osDelay>
    if (curTask != TASK_MOVE_OBS)
 8005aa4:	e7a0      	b.n	80059e8 <runMoveDistObsTask+0x8>
 8005aa6:	bf00      	nop
 8005aa8:	20000134 	.word	0x20000134
 8005aac:	200004c8 	.word	0x200004c8
 8005ab0:	200004f4 	.word	0x200004f4
 8005ab4:	200003c4 	.word	0x200003c4
 8005ab8:	20000135 	.word	0x20000135
 8005abc:	20000560 	.word	0x20000560
 8005ac0:	20000494 	.word	0x20000494
 8005ac4:	0800fbd8 	.word	0x0800fbd8
 8005ac8:	200004cc 	.word	0x200004cc
 8005acc:	0800fbe0 	.word	0x0800fbe0
 8005ad0:	2000040c 	.word	0x2000040c
 8005ad4:	0800fbe8 	.word	0x0800fbe8

08005ad8 <runTurnATask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runTurnATask */
void runTurnATask(void *argument)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af02      	add	r7, sp, #8
 8005ade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runTurnATask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_TURN_A)
 8005ae0:	4b6d      	ldr	r3, [pc, #436]	; (8005c98 <runTurnATask+0x1c0>)
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	2b0b      	cmp	r3, #11
 8005ae6:	d004      	beq.n	8005af2 <runTurnATask+0x1a>
      osDelay(1000);
 8005ae8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005aec:	f006 fb3a 	bl	800c164 <osDelay>
 8005af0:	e1f5      	b.n	8005ede <runTurnATask+0x406>
    else
    {

      switch (curCmd.val)
 8005af2:	4b6a      	ldr	r3, [pc, #424]	; (8005c9c <runTurnATask+0x1c4>)
 8005af4:	885b      	ldrh	r3, [r3, #2]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d003      	beq.n	8005b02 <runTurnATask+0x2a>
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	f000 80e8 	beq.w	8005cd0 <runTurnATask+0x1f8>
 8005b00:	e1b0      	b.n	8005e64 <runTurnATask+0x38c>
      {
      case 01: // Turn A right:
        //  FC45
        targetAngle = -45;
 8005b02:	4b67      	ldr	r3, [pc, #412]	; (8005ca0 <runTurnATask+0x1c8>)
 8005b04:	4a67      	ldr	r2, [pc, #412]	; (8005ca4 <runTurnATask+0x1cc>)
 8005b06:	601a      	str	r2, [r3, #0]
        __SET_MOTOR_DUTY(&htim8, 2000, 1333);
 8005b08:	4b67      	ldr	r3, [pc, #412]	; (8005ca8 <runTurnATask+0x1d0>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005b10:	635a      	str	r2, [r3, #52]	; 0x34
 8005b12:	4b65      	ldr	r3, [pc, #404]	; (8005ca8 <runTurnATask+0x1d0>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f240 5235 	movw	r2, #1333	; 0x535
 8005b1a:	639a      	str	r2, [r3, #56]	; 0x38
        __SET_SERVO_TURN_MAX(&htim1, 1);
 8005b1c:	4b63      	ldr	r3, [pc, #396]	; (8005cac <runTurnATask+0x1d4>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f240 1209 	movw	r2, #265	; 0x109
 8005b24:	641a      	str	r2, [r3, #64]	; 0x40
 8005b26:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005b2a:	f000 ff69 	bl	8006a00 <HAL_Delay>
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8005b2e:	2200      	movs	r2, #0
 8005b30:	2104      	movs	r1, #4
 8005b32:	485f      	ldr	r0, [pc, #380]	; (8005cb0 <runTurnATask+0x1d8>)
 8005b34:	f001 fe98 	bl	8007868 <HAL_GPIO_WritePin>
 8005b38:	2201      	movs	r2, #1
 8005b3a:	2108      	movs	r1, #8
 8005b3c:	485c      	ldr	r0, [pc, #368]	; (8005cb0 <runTurnATask+0x1d8>)
 8005b3e:	f001 fe93 	bl	8007868 <HAL_GPIO_WritePin>
 8005b42:	2200      	movs	r2, #0
 8005b44:	2120      	movs	r1, #32
 8005b46:	485a      	ldr	r0, [pc, #360]	; (8005cb0 <runTurnATask+0x1d8>)
 8005b48:	f001 fe8e 	bl	8007868 <HAL_GPIO_WritePin>
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	2110      	movs	r1, #16
 8005b50:	4857      	ldr	r0, [pc, #348]	; (8005cb0 <runTurnATask+0x1d8>)
 8005b52:	f001 fe89 	bl	8007868 <HAL_GPIO_WritePin>
        RobotTurn(&targetAngle);
 8005b56:	4852      	ldr	r0, [pc, #328]	; (8005ca0 <runTurnATask+0x1c8>)
 8005b58:	f7fd fafe 	bl	8003158 <RobotTurn>
        osDelay(300); // reset wheel
 8005b5c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005b60:	f006 fb00 	bl	800c164 <osDelay>
        // FW5
        targetDist = 5;
 8005b64:	4b53      	ldr	r3, [pc, #332]	; (8005cb4 <runTurnATask+0x1dc>)
 8005b66:	4a54      	ldr	r2, [pc, #336]	; (8005cb8 <runTurnATask+0x1e0>)
 8005b68:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	2101      	movs	r1, #1
 8005b6e:	4851      	ldr	r0, [pc, #324]	; (8005cb4 <runTurnATask+0x1dc>)
 8005b70:	f7fc feb6 	bl	80028e0 <RobotMoveDist>
        osDelay(10);
 8005b74:	200a      	movs	r0, #10
 8005b76:	f006 faf5 	bl	800c164 <osDelay>
        // FA90
        targetAngle = 90;
 8005b7a:	4b49      	ldr	r3, [pc, #292]	; (8005ca0 <runTurnATask+0x1c8>)
 8005b7c:	4a4f      	ldr	r2, [pc, #316]	; (8005cbc <runTurnATask+0x1e4>)
 8005b7e:	601a      	str	r2, [r3, #0]
        __SET_MOTOR_DUTY(&htim8, 1333, 2000);
 8005b80:	4b49      	ldr	r3, [pc, #292]	; (8005ca8 <runTurnATask+0x1d0>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f240 5235 	movw	r2, #1333	; 0x535
 8005b88:	635a      	str	r2, [r3, #52]	; 0x34
 8005b8a:	4b47      	ldr	r3, [pc, #284]	; (8005ca8 <runTurnATask+0x1d0>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005b92:	639a      	str	r2, [r3, #56]	; 0x38
        __SET_SERVO_TURN(&htim1, 90);
 8005b94:	4b45      	ldr	r3, [pc, #276]	; (8005cac <runTurnATask+0x1d4>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	225a      	movs	r2, #90	; 0x5a
 8005b9a:	641a      	str	r2, [r3, #64]	; 0x40
 8005b9c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005ba0:	f000 ff2e 	bl	8006a00 <HAL_Delay>
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	2104      	movs	r1, #4
 8005ba8:	4841      	ldr	r0, [pc, #260]	; (8005cb0 <runTurnATask+0x1d8>)
 8005baa:	f001 fe5d 	bl	8007868 <HAL_GPIO_WritePin>
 8005bae:	2201      	movs	r2, #1
 8005bb0:	2108      	movs	r1, #8
 8005bb2:	483f      	ldr	r0, [pc, #252]	; (8005cb0 <runTurnATask+0x1d8>)
 8005bb4:	f001 fe58 	bl	8007868 <HAL_GPIO_WritePin>
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2120      	movs	r1, #32
 8005bbc:	483c      	ldr	r0, [pc, #240]	; (8005cb0 <runTurnATask+0x1d8>)
 8005bbe:	f001 fe53 	bl	8007868 <HAL_GPIO_WritePin>
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	2110      	movs	r1, #16
 8005bc6:	483a      	ldr	r0, [pc, #232]	; (8005cb0 <runTurnATask+0x1d8>)
 8005bc8:	f001 fe4e 	bl	8007868 <HAL_GPIO_WritePin>
        RobotTurn(&targetAngle);
 8005bcc:	4834      	ldr	r0, [pc, #208]	; (8005ca0 <runTurnATask+0x1c8>)
 8005bce:	f7fd fac3 	bl	8003158 <RobotTurn>
        osDelay(300);
 8005bd2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005bd6:	f006 fac5 	bl	800c164 <osDelay>
        // FW05
        targetDist = 05;
 8005bda:	4b36      	ldr	r3, [pc, #216]	; (8005cb4 <runTurnATask+0x1dc>)
 8005bdc:	4a36      	ldr	r2, [pc, #216]	; (8005cb8 <runTurnATask+0x1e0>)
 8005bde:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8005be0:	2200      	movs	r2, #0
 8005be2:	2101      	movs	r1, #1
 8005be4:	4833      	ldr	r0, [pc, #204]	; (8005cb4 <runTurnATask+0x1dc>)
 8005be6:	f7fc fe7b 	bl	80028e0 <RobotMoveDist>
        osDelay(10);
 8005bea:	200a      	movs	r0, #10
 8005bec:	f006 faba 	bl	800c164 <osDelay>
        // FC45
        targetAngle = -45;
 8005bf0:	4b2b      	ldr	r3, [pc, #172]	; (8005ca0 <runTurnATask+0x1c8>)
 8005bf2:	4a2c      	ldr	r2, [pc, #176]	; (8005ca4 <runTurnATask+0x1cc>)
 8005bf4:	601a      	str	r2, [r3, #0]
        __SET_MOTOR_DUTY(&htim8, 2000, 1333);
 8005bf6:	4b2c      	ldr	r3, [pc, #176]	; (8005ca8 <runTurnATask+0x1d0>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005bfe:	635a      	str	r2, [r3, #52]	; 0x34
 8005c00:	4b29      	ldr	r3, [pc, #164]	; (8005ca8 <runTurnATask+0x1d0>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f240 5235 	movw	r2, #1333	; 0x535
 8005c08:	639a      	str	r2, [r3, #56]	; 0x38
        __SET_SERVO_TURN_MAX(&htim1, 1);
 8005c0a:	4b28      	ldr	r3, [pc, #160]	; (8005cac <runTurnATask+0x1d4>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f240 1209 	movw	r2, #265	; 0x109
 8005c12:	641a      	str	r2, [r3, #64]	; 0x40
 8005c14:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005c18:	f000 fef2 	bl	8006a00 <HAL_Delay>
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	2104      	movs	r1, #4
 8005c20:	4823      	ldr	r0, [pc, #140]	; (8005cb0 <runTurnATask+0x1d8>)
 8005c22:	f001 fe21 	bl	8007868 <HAL_GPIO_WritePin>
 8005c26:	2201      	movs	r2, #1
 8005c28:	2108      	movs	r1, #8
 8005c2a:	4821      	ldr	r0, [pc, #132]	; (8005cb0 <runTurnATask+0x1d8>)
 8005c2c:	f001 fe1c 	bl	8007868 <HAL_GPIO_WritePin>
 8005c30:	2200      	movs	r2, #0
 8005c32:	2120      	movs	r1, #32
 8005c34:	481e      	ldr	r0, [pc, #120]	; (8005cb0 <runTurnATask+0x1d8>)
 8005c36:	f001 fe17 	bl	8007868 <HAL_GPIO_WritePin>
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	2110      	movs	r1, #16
 8005c3e:	481c      	ldr	r0, [pc, #112]	; (8005cb0 <runTurnATask+0x1d8>)
 8005c40:	f001 fe12 	bl	8007868 <HAL_GPIO_WritePin>
        RobotTurn(&targetAngle);
 8005c44:	4816      	ldr	r0, [pc, #88]	; (8005ca0 <runTurnATask+0x1c8>)
 8005c46:	f7fd fa87 	bl	8003158 <RobotTurn>
        osDelay(300);
 8005c4a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005c4e:	f006 fa89 	bl	800c164 <osDelay>

        // save obstacle B distance for go home (GH) command
        obsDist_US = 1000;
 8005c52:	4b1b      	ldr	r3, [pc, #108]	; (8005cc0 <runTurnATask+0x1e8>)
 8005c54:	4a1b      	ldr	r2, [pc, #108]	; (8005cc4 <runTurnATask+0x1ec>)
 8005c56:	601a      	str	r2, [r3, #0]
        HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8005c58:	2104      	movs	r1, #4
 8005c5a:	481b      	ldr	r0, [pc, #108]	; (8005cc8 <runTurnATask+0x1f0>)
 8005c5c:	f003 fd34 	bl	80096c8 <HAL_TIM_IC_Start_IT>
        HCSR04_Read();
 8005c60:	f7fc fc46 	bl	80024f0 <HCSR04_Read>
        osDelay(100);
 8005c64:	2064      	movs	r0, #100	; 0x64
 8005c66:	f006 fa7d 	bl	800c164 <osDelay>
        obsDist_B = obsDist_US;
 8005c6a:	4b15      	ldr	r3, [pc, #84]	; (8005cc0 <runTurnATask+0x1e8>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a17      	ldr	r2, [pc, #92]	; (8005ccc <runTurnATask+0x1f4>)
 8005c70:	6013      	str	r3, [r2, #0]
        OLED_ShowNumber(0, 50, obsDist_US, 5, 12);
 8005c72:	4b13      	ldr	r3, [pc, #76]	; (8005cc0 <runTurnATask+0x1e8>)
 8005c74:	edd3 7a00 	vldr	s15, [r3]
 8005c78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c7c:	230c      	movs	r3, #12
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	2305      	movs	r3, #5
 8005c82:	ee17 2a90 	vmov	r2, s15
 8005c86:	2132      	movs	r1, #50	; 0x32
 8005c88:	2000      	movs	r0, #0
 8005c8a:	f009 f96f 	bl	800ef6c <OLED_ShowNumber>
        HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_2);
 8005c8e:	2104      	movs	r1, #4
 8005c90:	480d      	ldr	r0, [pc, #52]	; (8005cc8 <runTurnATask+0x1f0>)
 8005c92:	f003 fe41 	bl	8009918 <HAL_TIM_IC_Stop_IT>
        break;
 8005c96:	e0e5      	b.n	8005e64 <runTurnATask+0x38c>
 8005c98:	20000134 	.word	0x20000134
 8005c9c:	200004c8 	.word	0x200004c8
 8005ca0:	200004e0 	.word	0x200004e0
 8005ca4:	c2340000 	.word	0xc2340000
 8005ca8:	200003c4 	.word	0x200003c4
 8005cac:	200002a4 	.word	0x200002a4
 8005cb0:	40020000 	.word	0x40020000
 8005cb4:	200004f4 	.word	0x200004f4
 8005cb8:	40a00000 	.word	0x40a00000
 8005cbc:	42b40000 	.word	0x42b40000
 8005cc0:	20000550 	.word	0x20000550
 8005cc4:	447a0000 	.word	0x447a0000
 8005cc8:	20000334 	.word	0x20000334
 8005ccc:	2000013c 	.word	0x2000013c

      case 02: // Turn A left:
        // FA45
        targetAngle = 45;
 8005cd0:	4b85      	ldr	r3, [pc, #532]	; (8005ee8 <runTurnATask+0x410>)
 8005cd2:	4a86      	ldr	r2, [pc, #536]	; (8005eec <runTurnATask+0x414>)
 8005cd4:	601a      	str	r2, [r3, #0]
        __SET_MOTOR_DUTY(&htim8, 1333, 2000);
 8005cd6:	4b86      	ldr	r3, [pc, #536]	; (8005ef0 <runTurnATask+0x418>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f240 5235 	movw	r2, #1333	; 0x535
 8005cde:	635a      	str	r2, [r3, #52]	; 0x34
 8005ce0:	4b83      	ldr	r3, [pc, #524]	; (8005ef0 <runTurnATask+0x418>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005ce8:	639a      	str	r2, [r3, #56]	; 0x38
        __SET_SERVO_TURN(&htim1, 90);
 8005cea:	4b82      	ldr	r3, [pc, #520]	; (8005ef4 <runTurnATask+0x41c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	225a      	movs	r2, #90	; 0x5a
 8005cf0:	641a      	str	r2, [r3, #64]	; 0x40
 8005cf2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005cf6:	f000 fe83 	bl	8006a00 <HAL_Delay>
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	2104      	movs	r1, #4
 8005cfe:	487e      	ldr	r0, [pc, #504]	; (8005ef8 <runTurnATask+0x420>)
 8005d00:	f001 fdb2 	bl	8007868 <HAL_GPIO_WritePin>
 8005d04:	2201      	movs	r2, #1
 8005d06:	2108      	movs	r1, #8
 8005d08:	487b      	ldr	r0, [pc, #492]	; (8005ef8 <runTurnATask+0x420>)
 8005d0a:	f001 fdad 	bl	8007868 <HAL_GPIO_WritePin>
 8005d0e:	2200      	movs	r2, #0
 8005d10:	2120      	movs	r1, #32
 8005d12:	4879      	ldr	r0, [pc, #484]	; (8005ef8 <runTurnATask+0x420>)
 8005d14:	f001 fda8 	bl	8007868 <HAL_GPIO_WritePin>
 8005d18:	2201      	movs	r2, #1
 8005d1a:	2110      	movs	r1, #16
 8005d1c:	4876      	ldr	r0, [pc, #472]	; (8005ef8 <runTurnATask+0x420>)
 8005d1e:	f001 fda3 	bl	8007868 <HAL_GPIO_WritePin>
        RobotTurn(&targetAngle);
 8005d22:	4871      	ldr	r0, [pc, #452]	; (8005ee8 <runTurnATask+0x410>)
 8005d24:	f7fd fa18 	bl	8003158 <RobotTurn>
        osDelay(300);
 8005d28:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005d2c:	f006 fa1a 	bl	800c164 <osDelay>
        // FW5
        targetDist = 5;
 8005d30:	4b72      	ldr	r3, [pc, #456]	; (8005efc <runTurnATask+0x424>)
 8005d32:	4a73      	ldr	r2, [pc, #460]	; (8005f00 <runTurnATask+0x428>)
 8005d34:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8005d36:	2200      	movs	r2, #0
 8005d38:	2101      	movs	r1, #1
 8005d3a:	4870      	ldr	r0, [pc, #448]	; (8005efc <runTurnATask+0x424>)
 8005d3c:	f7fc fdd0 	bl	80028e0 <RobotMoveDist>
        osDelay(10);
 8005d40:	200a      	movs	r0, #10
 8005d42:	f006 fa0f 	bl	800c164 <osDelay>
        // FC90
        targetAngle = -90;
 8005d46:	4b68      	ldr	r3, [pc, #416]	; (8005ee8 <runTurnATask+0x410>)
 8005d48:	4a6e      	ldr	r2, [pc, #440]	; (8005f04 <runTurnATask+0x42c>)
 8005d4a:	601a      	str	r2, [r3, #0]
        __SET_MOTOR_DUTY(&htim8, 2000, 1333);
 8005d4c:	4b68      	ldr	r3, [pc, #416]	; (8005ef0 <runTurnATask+0x418>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005d54:	635a      	str	r2, [r3, #52]	; 0x34
 8005d56:	4b66      	ldr	r3, [pc, #408]	; (8005ef0 <runTurnATask+0x418>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f240 5235 	movw	r2, #1333	; 0x535
 8005d5e:	639a      	str	r2, [r3, #56]	; 0x38
        __SET_SERVO_TURN_MAX(&htim1, 1);
 8005d60:	4b64      	ldr	r3, [pc, #400]	; (8005ef4 <runTurnATask+0x41c>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f240 1209 	movw	r2, #265	; 0x109
 8005d68:	641a      	str	r2, [r3, #64]	; 0x40
 8005d6a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005d6e:	f000 fe47 	bl	8006a00 <HAL_Delay>
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8005d72:	2200      	movs	r2, #0
 8005d74:	2104      	movs	r1, #4
 8005d76:	4860      	ldr	r0, [pc, #384]	; (8005ef8 <runTurnATask+0x420>)
 8005d78:	f001 fd76 	bl	8007868 <HAL_GPIO_WritePin>
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	2108      	movs	r1, #8
 8005d80:	485d      	ldr	r0, [pc, #372]	; (8005ef8 <runTurnATask+0x420>)
 8005d82:	f001 fd71 	bl	8007868 <HAL_GPIO_WritePin>
 8005d86:	2200      	movs	r2, #0
 8005d88:	2120      	movs	r1, #32
 8005d8a:	485b      	ldr	r0, [pc, #364]	; (8005ef8 <runTurnATask+0x420>)
 8005d8c:	f001 fd6c 	bl	8007868 <HAL_GPIO_WritePin>
 8005d90:	2201      	movs	r2, #1
 8005d92:	2110      	movs	r1, #16
 8005d94:	4858      	ldr	r0, [pc, #352]	; (8005ef8 <runTurnATask+0x420>)
 8005d96:	f001 fd67 	bl	8007868 <HAL_GPIO_WritePin>
        RobotTurn(&targetAngle);
 8005d9a:	4853      	ldr	r0, [pc, #332]	; (8005ee8 <runTurnATask+0x410>)
 8005d9c:	f7fd f9dc 	bl	8003158 <RobotTurn>
        osDelay(300);
 8005da0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005da4:	f006 f9de 	bl	800c164 <osDelay>
        // FW05
        targetDist = 5;
 8005da8:	4b54      	ldr	r3, [pc, #336]	; (8005efc <runTurnATask+0x424>)
 8005daa:	4a55      	ldr	r2, [pc, #340]	; (8005f00 <runTurnATask+0x428>)
 8005dac:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8005dae:	2200      	movs	r2, #0
 8005db0:	2101      	movs	r1, #1
 8005db2:	4852      	ldr	r0, [pc, #328]	; (8005efc <runTurnATask+0x424>)
 8005db4:	f7fc fd94 	bl	80028e0 <RobotMoveDist>
        osDelay(10);
 8005db8:	200a      	movs	r0, #10
 8005dba:	f006 f9d3 	bl	800c164 <osDelay>
        // FA45
        targetAngle = 45;
 8005dbe:	4b4a      	ldr	r3, [pc, #296]	; (8005ee8 <runTurnATask+0x410>)
 8005dc0:	4a4a      	ldr	r2, [pc, #296]	; (8005eec <runTurnATask+0x414>)
 8005dc2:	601a      	str	r2, [r3, #0]
        __SET_MOTOR_DUTY(&htim8, 1333, 2000);
 8005dc4:	4b4a      	ldr	r3, [pc, #296]	; (8005ef0 <runTurnATask+0x418>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f240 5235 	movw	r2, #1333	; 0x535
 8005dcc:	635a      	str	r2, [r3, #52]	; 0x34
 8005dce:	4b48      	ldr	r3, [pc, #288]	; (8005ef0 <runTurnATask+0x418>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005dd6:	639a      	str	r2, [r3, #56]	; 0x38
        __SET_SERVO_TURN(&htim1, 90);
 8005dd8:	4b46      	ldr	r3, [pc, #280]	; (8005ef4 <runTurnATask+0x41c>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	225a      	movs	r2, #90	; 0x5a
 8005dde:	641a      	str	r2, [r3, #64]	; 0x40
 8005de0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005de4:	f000 fe0c 	bl	8006a00 <HAL_Delay>
        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8005de8:	2200      	movs	r2, #0
 8005dea:	2104      	movs	r1, #4
 8005dec:	4842      	ldr	r0, [pc, #264]	; (8005ef8 <runTurnATask+0x420>)
 8005dee:	f001 fd3b 	bl	8007868 <HAL_GPIO_WritePin>
 8005df2:	2201      	movs	r2, #1
 8005df4:	2108      	movs	r1, #8
 8005df6:	4840      	ldr	r0, [pc, #256]	; (8005ef8 <runTurnATask+0x420>)
 8005df8:	f001 fd36 	bl	8007868 <HAL_GPIO_WritePin>
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	2120      	movs	r1, #32
 8005e00:	483d      	ldr	r0, [pc, #244]	; (8005ef8 <runTurnATask+0x420>)
 8005e02:	f001 fd31 	bl	8007868 <HAL_GPIO_WritePin>
 8005e06:	2201      	movs	r2, #1
 8005e08:	2110      	movs	r1, #16
 8005e0a:	483b      	ldr	r0, [pc, #236]	; (8005ef8 <runTurnATask+0x420>)
 8005e0c:	f001 fd2c 	bl	8007868 <HAL_GPIO_WritePin>
        RobotTurn(&targetAngle);
 8005e10:	4835      	ldr	r0, [pc, #212]	; (8005ee8 <runTurnATask+0x410>)
 8005e12:	f7fd f9a1 	bl	8003158 <RobotTurn>
        osDelay(300);
 8005e16:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005e1a:	f006 f9a3 	bl	800c164 <osDelay>

        // save obstacle B distance for go home (GH) command
        obsDist_US = 1000;
 8005e1e:	4b3a      	ldr	r3, [pc, #232]	; (8005f08 <runTurnATask+0x430>)
 8005e20:	4a3a      	ldr	r2, [pc, #232]	; (8005f0c <runTurnATask+0x434>)
 8005e22:	601a      	str	r2, [r3, #0]
        HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8005e24:	2104      	movs	r1, #4
 8005e26:	483a      	ldr	r0, [pc, #232]	; (8005f10 <runTurnATask+0x438>)
 8005e28:	f003 fc4e 	bl	80096c8 <HAL_TIM_IC_Start_IT>
        HCSR04_Read();
 8005e2c:	f7fc fb60 	bl	80024f0 <HCSR04_Read>
        osDelay(100);
 8005e30:	2064      	movs	r0, #100	; 0x64
 8005e32:	f006 f997 	bl	800c164 <osDelay>
        obsDist_B = obsDist_US;
 8005e36:	4b34      	ldr	r3, [pc, #208]	; (8005f08 <runTurnATask+0x430>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a36      	ldr	r2, [pc, #216]	; (8005f14 <runTurnATask+0x43c>)
 8005e3c:	6013      	str	r3, [r2, #0]
        OLED_ShowNumber(0, 50, obsDist_US, 5, 12);
 8005e3e:	4b32      	ldr	r3, [pc, #200]	; (8005f08 <runTurnATask+0x430>)
 8005e40:	edd3 7a00 	vldr	s15, [r3]
 8005e44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e48:	230c      	movs	r3, #12
 8005e4a:	9300      	str	r3, [sp, #0]
 8005e4c:	2305      	movs	r3, #5
 8005e4e:	ee17 2a90 	vmov	r2, s15
 8005e52:	2132      	movs	r1, #50	; 0x32
 8005e54:	2000      	movs	r0, #0
 8005e56:	f009 f889 	bl	800ef6c <OLED_ShowNumber>
        HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_2);
 8005e5a:	2104      	movs	r1, #4
 8005e5c:	482c      	ldr	r0, [pc, #176]	; (8005f10 <runTurnATask+0x438>)
 8005e5e:	f003 fd5b 	bl	8009918 <HAL_TIM_IC_Stop_IT>
        break;
 8005e62:	bf00      	nop
      }
      clickOnce = 0;
 8005e64:	4b2c      	ldr	r3, [pc, #176]	; (8005f18 <runTurnATask+0x440>)
 8005e66:	2200      	movs	r2, #0
 8005e68:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8005e6a:	4b2c      	ldr	r3, [pc, #176]	; (8005f1c <runTurnATask+0x444>)
 8005e6c:	781a      	ldrb	r2, [r3, #0]
 8005e6e:	4b2c      	ldr	r3, [pc, #176]	; (8005f20 <runTurnATask+0x448>)
 8005e70:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8005e72:	4b2a      	ldr	r3, [pc, #168]	; (8005f1c <runTurnATask+0x444>)
 8005e74:	220e      	movs	r2, #14
 8005e76:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8005e78:	4b2a      	ldr	r3, [pc, #168]	; (8005f24 <runTurnATask+0x44c>)
 8005e7a:	781a      	ldrb	r2, [r3, #0]
 8005e7c:	4b29      	ldr	r3, [pc, #164]	; (8005f24 <runTurnATask+0x44c>)
 8005e7e:	785b      	ldrb	r3, [r3, #1]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d112      	bne.n	8005eaa <runTurnATask+0x3d2>
      {
        __CLEAR_CURCMD(curCmd);
 8005e84:	4b28      	ldr	r3, [pc, #160]	; (8005f28 <runTurnATask+0x450>)
 8005e86:	2264      	movs	r2, #100	; 0x64
 8005e88:	701a      	strb	r2, [r3, #0]
 8005e8a:	4b27      	ldr	r3, [pc, #156]	; (8005f28 <runTurnATask+0x450>)
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8005e90:	4a26      	ldr	r2, [pc, #152]	; (8005f2c <runTurnATask+0x454>)
 8005e92:	210f      	movs	r1, #15
 8005e94:	4826      	ldr	r0, [pc, #152]	; (8005f30 <runTurnATask+0x458>)
 8005e96:	f009 f995 	bl	800f1c4 <sniprintf>
 8005e9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005e9e:	2206      	movs	r2, #6
 8005ea0:	4924      	ldr	r1, [pc, #144]	; (8005f34 <runTurnATask+0x45c>)
 8005ea2:	4825      	ldr	r0, [pc, #148]	; (8005f38 <runTurnATask+0x460>)
 8005ea4:	f005 f813 	bl	800aece <HAL_UART_Transmit>
 8005ea8:	e019      	b.n	8005ede <runTurnATask+0x406>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8005eaa:	4b1e      	ldr	r3, [pc, #120]	; (8005f24 <runTurnATask+0x44c>)
 8005eac:	785b      	ldrb	r3, [r3, #1]
 8005eae:	4a1e      	ldr	r2, [pc, #120]	; (8005f28 <runTurnATask+0x450>)
 8005eb0:	491c      	ldr	r1, [pc, #112]	; (8005f24 <runTurnATask+0x44c>)
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	440b      	add	r3, r1
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	6013      	str	r3, [r2, #0]
 8005eba:	4b1a      	ldr	r3, [pc, #104]	; (8005f24 <runTurnATask+0x44c>)
 8005ebc:	785b      	ldrb	r3, [r3, #1]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	4a18      	ldr	r2, [pc, #96]	; (8005f24 <runTurnATask+0x44c>)
 8005ec2:	7892      	ldrb	r2, [r2, #2]
 8005ec4:	fb93 f1f2 	sdiv	r1, r3, r2
 8005ec8:	fb01 f202 	mul.w	r2, r1, r2
 8005ecc:	1a9b      	subs	r3, r3, r2
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	4b14      	ldr	r3, [pc, #80]	; (8005f24 <runTurnATask+0x44c>)
 8005ed2:	705a      	strb	r2, [r3, #1]
 8005ed4:	4a19      	ldr	r2, [pc, #100]	; (8005f3c <runTurnATask+0x464>)
 8005ed6:	210f      	movs	r1, #15
 8005ed8:	4815      	ldr	r0, [pc, #84]	; (8005f30 <runTurnATask+0x458>)
 8005eda:	f009 f973 	bl	800f1c4 <sniprintf>
    }
    osDelay(1);
 8005ede:	2001      	movs	r0, #1
 8005ee0:	f006 f940 	bl	800c164 <osDelay>
    if (curTask != TASK_TURN_A)
 8005ee4:	e5fc      	b.n	8005ae0 <runTurnATask+0x8>
 8005ee6:	bf00      	nop
 8005ee8:	200004e0 	.word	0x200004e0
 8005eec:	42340000 	.word	0x42340000
 8005ef0:	200003c4 	.word	0x200003c4
 8005ef4:	200002a4 	.word	0x200002a4
 8005ef8:	40020000 	.word	0x40020000
 8005efc:	200004f4 	.word	0x200004f4
 8005f00:	40a00000 	.word	0x40a00000
 8005f04:	c2b40000 	.word	0xc2b40000
 8005f08:	20000550 	.word	0x20000550
 8005f0c:	447a0000 	.word	0x447a0000
 8005f10:	20000334 	.word	0x20000334
 8005f14:	2000013c 	.word	0x2000013c
 8005f18:	20000560 	.word	0x20000560
 8005f1c:	20000134 	.word	0x20000134
 8005f20:	20000135 	.word	0x20000135
 8005f24:	20000494 	.word	0x20000494
 8005f28:	200004c8 	.word	0x200004c8
 8005f2c:	0800fbd8 	.word	0x0800fbd8
 8005f30:	200004cc 	.word	0x200004cc
 8005f34:	0800fbe0 	.word	0x0800fbe0
 8005f38:	2000040c 	.word	0x2000040c
 8005f3c:	0800fbe8 	.word	0x0800fbe8

08005f40 <runTurnIRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runTurnIRTask */
void runTurnIRTask(void *argument)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runTurnIRTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_TURN_IR)
 8005f48:	4b2c      	ldr	r3, [pc, #176]	; (8005ffc <runTurnIRTask+0xbc>)
 8005f4a:	781b      	ldrb	r3, [r3, #0]
 8005f4c:	2b0c      	cmp	r3, #12
 8005f4e:	d004      	beq.n	8005f5a <runTurnIRTask+0x1a>
      osDelay(1000);
 8005f50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f54:	f006 f906 	bl	800c164 <osDelay>
 8005f58:	e04b      	b.n	8005ff2 <runTurnIRTask+0xb2>
    else
    {
      switch (curCmd.val)
 8005f5a:	4b29      	ldr	r3, [pc, #164]	; (8006000 <runTurnIRTask+0xc0>)
 8005f5c:	885b      	ldrh	r3, [r3, #2]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d002      	beq.n	8005f68 <runTurnIRTask+0x28>
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d004      	beq.n	8005f70 <runTurnIRTask+0x30>
 8005f66:	e007      	b.n	8005f78 <runTurnIRTask+0x38>
      {
      case 01: // use right IR
        RobotMoveUntilIROvershoot(1);
 8005f68:	2001      	movs	r0, #1
 8005f6a:	f7fd fc65 	bl	8003838 <RobotMoveUntilIROvershoot>
        break;
 8005f6e:	e003      	b.n	8005f78 <runTurnIRTask+0x38>
      case 02: // use left IR
        RobotMoveUntilIROvershoot(0);
 8005f70:	2000      	movs	r0, #0
 8005f72:	f7fd fc61 	bl	8003838 <RobotMoveUntilIROvershoot>
        break;
 8005f76:	bf00      	nop
      }
      clickOnce = 0;
 8005f78:	4b22      	ldr	r3, [pc, #136]	; (8006004 <runTurnIRTask+0xc4>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8005f7e:	4b1f      	ldr	r3, [pc, #124]	; (8005ffc <runTurnIRTask+0xbc>)
 8005f80:	781a      	ldrb	r2, [r3, #0]
 8005f82:	4b21      	ldr	r3, [pc, #132]	; (8006008 <runTurnIRTask+0xc8>)
 8005f84:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8005f86:	4b1d      	ldr	r3, [pc, #116]	; (8005ffc <runTurnIRTask+0xbc>)
 8005f88:	220e      	movs	r2, #14
 8005f8a:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8005f8c:	4b1f      	ldr	r3, [pc, #124]	; (800600c <runTurnIRTask+0xcc>)
 8005f8e:	781a      	ldrb	r2, [r3, #0]
 8005f90:	4b1e      	ldr	r3, [pc, #120]	; (800600c <runTurnIRTask+0xcc>)
 8005f92:	785b      	ldrb	r3, [r3, #1]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d112      	bne.n	8005fbe <runTurnIRTask+0x7e>
      {
        __CLEAR_CURCMD(curCmd);
 8005f98:	4b19      	ldr	r3, [pc, #100]	; (8006000 <runTurnIRTask+0xc0>)
 8005f9a:	2264      	movs	r2, #100	; 0x64
 8005f9c:	701a      	strb	r2, [r3, #0]
 8005f9e:	4b18      	ldr	r3, [pc, #96]	; (8006000 <runTurnIRTask+0xc0>)
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8005fa4:	4a1a      	ldr	r2, [pc, #104]	; (8006010 <runTurnIRTask+0xd0>)
 8005fa6:	210f      	movs	r1, #15
 8005fa8:	481a      	ldr	r0, [pc, #104]	; (8006014 <runTurnIRTask+0xd4>)
 8005faa:	f009 f90b 	bl	800f1c4 <sniprintf>
 8005fae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005fb2:	2206      	movs	r2, #6
 8005fb4:	4918      	ldr	r1, [pc, #96]	; (8006018 <runTurnIRTask+0xd8>)
 8005fb6:	4819      	ldr	r0, [pc, #100]	; (800601c <runTurnIRTask+0xdc>)
 8005fb8:	f004 ff89 	bl	800aece <HAL_UART_Transmit>
 8005fbc:	e019      	b.n	8005ff2 <runTurnIRTask+0xb2>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8005fbe:	4b13      	ldr	r3, [pc, #76]	; (800600c <runTurnIRTask+0xcc>)
 8005fc0:	785b      	ldrb	r3, [r3, #1]
 8005fc2:	4a0f      	ldr	r2, [pc, #60]	; (8006000 <runTurnIRTask+0xc0>)
 8005fc4:	4911      	ldr	r1, [pc, #68]	; (800600c <runTurnIRTask+0xcc>)
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	440b      	add	r3, r1
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	4b0f      	ldr	r3, [pc, #60]	; (800600c <runTurnIRTask+0xcc>)
 8005fd0:	785b      	ldrb	r3, [r3, #1]
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	4a0d      	ldr	r2, [pc, #52]	; (800600c <runTurnIRTask+0xcc>)
 8005fd6:	7892      	ldrb	r2, [r2, #2]
 8005fd8:	fb93 f1f2 	sdiv	r1, r3, r2
 8005fdc:	fb01 f202 	mul.w	r2, r1, r2
 8005fe0:	1a9b      	subs	r3, r3, r2
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	4b09      	ldr	r3, [pc, #36]	; (800600c <runTurnIRTask+0xcc>)
 8005fe6:	705a      	strb	r2, [r3, #1]
 8005fe8:	4a0d      	ldr	r2, [pc, #52]	; (8006020 <runTurnIRTask+0xe0>)
 8005fea:	210f      	movs	r1, #15
 8005fec:	4809      	ldr	r0, [pc, #36]	; (8006014 <runTurnIRTask+0xd4>)
 8005fee:	f009 f8e9 	bl	800f1c4 <sniprintf>
    }

    osDelay(1);
 8005ff2:	2001      	movs	r0, #1
 8005ff4:	f006 f8b6 	bl	800c164 <osDelay>
    if (curTask != TASK_TURN_IR)
 8005ff8:	e7a6      	b.n	8005f48 <runTurnIRTask+0x8>
 8005ffa:	bf00      	nop
 8005ffc:	20000134 	.word	0x20000134
 8006000:	200004c8 	.word	0x200004c8
 8006004:	20000560 	.word	0x20000560
 8006008:	20000135 	.word	0x20000135
 800600c:	20000494 	.word	0x20000494
 8006010:	0800fbd8 	.word	0x0800fbd8
 8006014:	200004cc 	.word	0x200004cc
 8006018:	0800fbe0 	.word	0x0800fbe0
 800601c:	2000040c 	.word	0x2000040c
 8006020:	0800fbe8 	.word	0x0800fbe8

08006024 <runTurnIRClose>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runTurnIRClose */
void runTurnIRClose(void *argument)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runTurnIRClose */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_TURN_IR_CLOSE)
 800602c:	4b2c      	ldr	r3, [pc, #176]	; (80060e0 <runTurnIRClose+0xbc>)
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	2b0d      	cmp	r3, #13
 8006032:	d004      	beq.n	800603e <runTurnIRClose+0x1a>
      osDelay(1000);
 8006034:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006038:	f006 f894 	bl	800c164 <osDelay>
 800603c:	e04b      	b.n	80060d6 <runTurnIRClose+0xb2>
    else
    {
      switch (curCmd.val)
 800603e:	4b29      	ldr	r3, [pc, #164]	; (80060e4 <runTurnIRClose+0xc0>)
 8006040:	885b      	ldrh	r3, [r3, #2]
 8006042:	2b01      	cmp	r3, #1
 8006044:	d002      	beq.n	800604c <runTurnIRClose+0x28>
 8006046:	2b02      	cmp	r3, #2
 8006048:	d004      	beq.n	8006054 <runTurnIRClose+0x30>
 800604a:	e007      	b.n	800605c <runTurnIRClose+0x38>
      {
      case 01: // use right IR
        RobotMoveUntilIRCloseDist(1);
 800604c:	2001      	movs	r0, #1
 800604e:	f7fd fd7b 	bl	8003b48 <RobotMoveUntilIRCloseDist>
        break;
 8006052:	e003      	b.n	800605c <runTurnIRClose+0x38>
      case 02: // use left IR
        RobotMoveUntilIRCloseDist(0);
 8006054:	2000      	movs	r0, #0
 8006056:	f7fd fd77 	bl	8003b48 <RobotMoveUntilIRCloseDist>
        break;
 800605a:	bf00      	nop
      }
      clickOnce = 0;
 800605c:	4b22      	ldr	r3, [pc, #136]	; (80060e8 <runTurnIRClose+0xc4>)
 800605e:	2200      	movs	r2, #0
 8006060:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8006062:	4b1f      	ldr	r3, [pc, #124]	; (80060e0 <runTurnIRClose+0xbc>)
 8006064:	781a      	ldrb	r2, [r3, #0]
 8006066:	4b21      	ldr	r3, [pc, #132]	; (80060ec <runTurnIRClose+0xc8>)
 8006068:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 800606a:	4b1d      	ldr	r3, [pc, #116]	; (80060e0 <runTurnIRClose+0xbc>)
 800606c:	220e      	movs	r2, #14
 800606e:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8006070:	4b1f      	ldr	r3, [pc, #124]	; (80060f0 <runTurnIRClose+0xcc>)
 8006072:	781a      	ldrb	r2, [r3, #0]
 8006074:	4b1e      	ldr	r3, [pc, #120]	; (80060f0 <runTurnIRClose+0xcc>)
 8006076:	785b      	ldrb	r3, [r3, #1]
 8006078:	429a      	cmp	r2, r3
 800607a:	d112      	bne.n	80060a2 <runTurnIRClose+0x7e>
      {
        __CLEAR_CURCMD(curCmd);
 800607c:	4b19      	ldr	r3, [pc, #100]	; (80060e4 <runTurnIRClose+0xc0>)
 800607e:	2264      	movs	r2, #100	; 0x64
 8006080:	701a      	strb	r2, [r3, #0]
 8006082:	4b18      	ldr	r3, [pc, #96]	; (80060e4 <runTurnIRClose+0xc0>)
 8006084:	2200      	movs	r2, #0
 8006086:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8006088:	4a1a      	ldr	r2, [pc, #104]	; (80060f4 <runTurnIRClose+0xd0>)
 800608a:	210f      	movs	r1, #15
 800608c:	481a      	ldr	r0, [pc, #104]	; (80060f8 <runTurnIRClose+0xd4>)
 800608e:	f009 f899 	bl	800f1c4 <sniprintf>
 8006092:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006096:	2206      	movs	r2, #6
 8006098:	4918      	ldr	r1, [pc, #96]	; (80060fc <runTurnIRClose+0xd8>)
 800609a:	4819      	ldr	r0, [pc, #100]	; (8006100 <runTurnIRClose+0xdc>)
 800609c:	f004 ff17 	bl	800aece <HAL_UART_Transmit>
 80060a0:	e019      	b.n	80060d6 <runTurnIRClose+0xb2>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 80060a2:	4b13      	ldr	r3, [pc, #76]	; (80060f0 <runTurnIRClose+0xcc>)
 80060a4:	785b      	ldrb	r3, [r3, #1]
 80060a6:	4a0f      	ldr	r2, [pc, #60]	; (80060e4 <runTurnIRClose+0xc0>)
 80060a8:	4911      	ldr	r1, [pc, #68]	; (80060f0 <runTurnIRClose+0xcc>)
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	440b      	add	r3, r1
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	6013      	str	r3, [r2, #0]
 80060b2:	4b0f      	ldr	r3, [pc, #60]	; (80060f0 <runTurnIRClose+0xcc>)
 80060b4:	785b      	ldrb	r3, [r3, #1]
 80060b6:	3301      	adds	r3, #1
 80060b8:	4a0d      	ldr	r2, [pc, #52]	; (80060f0 <runTurnIRClose+0xcc>)
 80060ba:	7892      	ldrb	r2, [r2, #2]
 80060bc:	fb93 f1f2 	sdiv	r1, r3, r2
 80060c0:	fb01 f202 	mul.w	r2, r1, r2
 80060c4:	1a9b      	subs	r3, r3, r2
 80060c6:	b2da      	uxtb	r2, r3
 80060c8:	4b09      	ldr	r3, [pc, #36]	; (80060f0 <runTurnIRClose+0xcc>)
 80060ca:	705a      	strb	r2, [r3, #1]
 80060cc:	4a0d      	ldr	r2, [pc, #52]	; (8006104 <runTurnIRClose+0xe0>)
 80060ce:	210f      	movs	r1, #15
 80060d0:	4809      	ldr	r0, [pc, #36]	; (80060f8 <runTurnIRClose+0xd4>)
 80060d2:	f009 f877 	bl	800f1c4 <sniprintf>
    }

    osDelay(1);
 80060d6:	2001      	movs	r0, #1
 80060d8:	f006 f844 	bl	800c164 <osDelay>
    if (curTask != TASK_TURN_IR_CLOSE)
 80060dc:	e7a6      	b.n	800602c <runTurnIRClose+0x8>
 80060de:	bf00      	nop
 80060e0:	20000134 	.word	0x20000134
 80060e4:	200004c8 	.word	0x200004c8
 80060e8:	20000560 	.word	0x20000560
 80060ec:	20000135 	.word	0x20000135
 80060f0:	20000494 	.word	0x20000494
 80060f4:	0800fbd8 	.word	0x0800fbd8
 80060f8:	200004cc 	.word	0x200004cc
 80060fc:	0800fbe0 	.word	0x0800fbe0
 8006100:	2000040c 	.word	0x2000040c
 8006104:	0800fbe8 	.word	0x0800fbe8

08006108 <runTDTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runTDTask */
void runTDTask(void *argument)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runTDTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_OBS_MEM)
 8006110:	4b35      	ldr	r3, [pc, #212]	; (80061e8 <runTDTask+0xe0>)
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	2b0a      	cmp	r3, #10
 8006116:	d004      	beq.n	8006122 <runTDTask+0x1a>
      osDelay(1000);
 8006118:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800611c:	f006 f822 	bl	800c164 <osDelay>
 8006120:	e05d      	b.n	80061de <runTDTask+0xd6>
    else
    {
      // for debugging TD task only: save dist tick when travelling until stop given distance from obstacle
      uint16_t savedDistTick_TD = 0;
 8006122:	2300      	movs	r3, #0
 8006124:	81fb      	strh	r3, [r7, #14]
      targetDist = (float)curCmd.val;
 8006126:	4b31      	ldr	r3, [pc, #196]	; (80061ec <runTDTask+0xe4>)
 8006128:	885b      	ldrh	r3, [r3, #2]
 800612a:	ee07 3a90 	vmov	s15, r3
 800612e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006132:	4b2f      	ldr	r3, [pc, #188]	; (80061f0 <runTDTask+0xe8>)
 8006134:	edc3 7a00 	vstr	s15, [r3]

      RobotMoveDistObstacleMem(&savedDistTick_TD, &targetDist, SPEED_MODE_2);
 8006138:	f107 030e 	add.w	r3, r7, #14
 800613c:	2202      	movs	r2, #2
 800613e:	492c      	ldr	r1, [pc, #176]	; (80061f0 <runTDTask+0xe8>)
 8006140:	4618      	mov	r0, r3
 8006142:	f7fd fa11 	bl	8003568 <RobotMoveDistObstacleMem>
      RobotMoveTick(&savedDistTick_TD, DIR_BACKWARD, SPEED_MODE_2);
 8006146:	f107 030e 	add.w	r3, r7, #14
 800614a:	2202      	movs	r2, #2
 800614c:	2100      	movs	r1, #0
 800614e:	4618      	mov	r0, r3
 8006150:	f7fc fd5a 	bl	8002c08 <RobotMoveTick>

      __ON_TASK_END(&htim8, prevTask, curTask);
 8006154:	4b27      	ldr	r3, [pc, #156]	; (80061f4 <runTDTask+0xec>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2200      	movs	r2, #0
 800615a:	635a      	str	r2, [r3, #52]	; 0x34
 800615c:	4b25      	ldr	r3, [pc, #148]	; (80061f4 <runTDTask+0xec>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2200      	movs	r2, #0
 8006162:	639a      	str	r2, [r3, #56]	; 0x38
 8006164:	4b20      	ldr	r3, [pc, #128]	; (80061e8 <runTDTask+0xe0>)
 8006166:	781a      	ldrb	r2, [r3, #0]
 8006168:	4b23      	ldr	r3, [pc, #140]	; (80061f8 <runTDTask+0xf0>)
 800616a:	701a      	strb	r2, [r3, #0]
 800616c:	4b1e      	ldr	r3, [pc, #120]	; (80061e8 <runTDTask+0xe0>)
 800616e:	220e      	movs	r2, #14
 8006170:	701a      	strb	r2, [r3, #0]
      clickOnce = 0;
 8006172:	4b22      	ldr	r3, [pc, #136]	; (80061fc <runTDTask+0xf4>)
 8006174:	2200      	movs	r2, #0
 8006176:	601a      	str	r2, [r3, #0]

      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8006178:	4b21      	ldr	r3, [pc, #132]	; (8006200 <runTDTask+0xf8>)
 800617a:	781a      	ldrb	r2, [r3, #0]
 800617c:	4b20      	ldr	r3, [pc, #128]	; (8006200 <runTDTask+0xf8>)
 800617e:	785b      	ldrb	r3, [r3, #1]
 8006180:	429a      	cmp	r2, r3
 8006182:	d112      	bne.n	80061aa <runTDTask+0xa2>
      {
        __CLEAR_CURCMD(curCmd);
 8006184:	4b19      	ldr	r3, [pc, #100]	; (80061ec <runTDTask+0xe4>)
 8006186:	2264      	movs	r2, #100	; 0x64
 8006188:	701a      	strb	r2, [r3, #0]
 800618a:	4b18      	ldr	r3, [pc, #96]	; (80061ec <runTDTask+0xe4>)
 800618c:	2200      	movs	r2, #0
 800618e:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8006190:	4a1c      	ldr	r2, [pc, #112]	; (8006204 <runTDTask+0xfc>)
 8006192:	210f      	movs	r1, #15
 8006194:	481c      	ldr	r0, [pc, #112]	; (8006208 <runTDTask+0x100>)
 8006196:	f009 f815 	bl	800f1c4 <sniprintf>
 800619a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800619e:	2206      	movs	r2, #6
 80061a0:	491a      	ldr	r1, [pc, #104]	; (800620c <runTDTask+0x104>)
 80061a2:	481b      	ldr	r0, [pc, #108]	; (8006210 <runTDTask+0x108>)
 80061a4:	f004 fe93 	bl	800aece <HAL_UART_Transmit>
 80061a8:	e019      	b.n	80061de <runTDTask+0xd6>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 80061aa:	4b15      	ldr	r3, [pc, #84]	; (8006200 <runTDTask+0xf8>)
 80061ac:	785b      	ldrb	r3, [r3, #1]
 80061ae:	4a0f      	ldr	r2, [pc, #60]	; (80061ec <runTDTask+0xe4>)
 80061b0:	4913      	ldr	r1, [pc, #76]	; (8006200 <runTDTask+0xf8>)
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	440b      	add	r3, r1
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	6013      	str	r3, [r2, #0]
 80061ba:	4b11      	ldr	r3, [pc, #68]	; (8006200 <runTDTask+0xf8>)
 80061bc:	785b      	ldrb	r3, [r3, #1]
 80061be:	3301      	adds	r3, #1
 80061c0:	4a0f      	ldr	r2, [pc, #60]	; (8006200 <runTDTask+0xf8>)
 80061c2:	7892      	ldrb	r2, [r2, #2]
 80061c4:	fb93 f1f2 	sdiv	r1, r3, r2
 80061c8:	fb01 f202 	mul.w	r2, r1, r2
 80061cc:	1a9b      	subs	r3, r3, r2
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	4b0b      	ldr	r3, [pc, #44]	; (8006200 <runTDTask+0xf8>)
 80061d2:	705a      	strb	r2, [r3, #1]
 80061d4:	4a0f      	ldr	r2, [pc, #60]	; (8006214 <runTDTask+0x10c>)
 80061d6:	210f      	movs	r1, #15
 80061d8:	480b      	ldr	r0, [pc, #44]	; (8006208 <runTDTask+0x100>)
 80061da:	f008 fff3 	bl	800f1c4 <sniprintf>
    }
    osDelay(1);
 80061de:	2001      	movs	r0, #1
 80061e0:	f005 ffc0 	bl	800c164 <osDelay>
    if (curTask != TASK_MOVE_OBS_MEM)
 80061e4:	e794      	b.n	8006110 <runTDTask+0x8>
 80061e6:	bf00      	nop
 80061e8:	20000134 	.word	0x20000134
 80061ec:	200004c8 	.word	0x200004c8
 80061f0:	200004f4 	.word	0x200004f4
 80061f4:	200003c4 	.word	0x200003c4
 80061f8:	20000135 	.word	0x20000135
 80061fc:	20000560 	.word	0x20000560
 8006200:	20000494 	.word	0x20000494
 8006204:	0800fbd8 	.word	0x0800fbd8
 8006208:	200004cc 	.word	0x200004cc
 800620c:	0800fbe0 	.word	0x0800fbe0
 8006210:	2000040c 	.word	0x2000040c
 8006214:	0800fbe8 	.word	0x0800fbe8

08006218 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a04      	ldr	r2, [pc, #16]	; (8006238 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d101      	bne.n	800622e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800622a:	f000 fbc9 	bl	80069c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800622e:	bf00      	nop
 8006230:	3708      	adds	r7, #8
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	40000800 	.word	0x40000800

0800623c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800623c:	b480      	push	{r7}
 800623e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006240:	b672      	cpsid	i
}
 8006242:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006244:	e7fe      	b.n	8006244 <Error_Handler+0x8>
	...

08006248 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800624e:	2300      	movs	r3, #0
 8006250:	607b      	str	r3, [r7, #4]
 8006252:	4b12      	ldr	r3, [pc, #72]	; (800629c <HAL_MspInit+0x54>)
 8006254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006256:	4a11      	ldr	r2, [pc, #68]	; (800629c <HAL_MspInit+0x54>)
 8006258:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800625c:	6453      	str	r3, [r2, #68]	; 0x44
 800625e:	4b0f      	ldr	r3, [pc, #60]	; (800629c <HAL_MspInit+0x54>)
 8006260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006262:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006266:	607b      	str	r3, [r7, #4]
 8006268:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800626a:	2300      	movs	r3, #0
 800626c:	603b      	str	r3, [r7, #0]
 800626e:	4b0b      	ldr	r3, [pc, #44]	; (800629c <HAL_MspInit+0x54>)
 8006270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006272:	4a0a      	ldr	r2, [pc, #40]	; (800629c <HAL_MspInit+0x54>)
 8006274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006278:	6413      	str	r3, [r2, #64]	; 0x40
 800627a:	4b08      	ldr	r3, [pc, #32]	; (800629c <HAL_MspInit+0x54>)
 800627c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006282:	603b      	str	r3, [r7, #0]
 8006284:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006286:	2200      	movs	r2, #0
 8006288:	210f      	movs	r1, #15
 800628a:	f06f 0001 	mvn.w	r0, #1
 800628e:	f001 f893 	bl	80073b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006292:	bf00      	nop
 8006294:	3708      	adds	r7, #8
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	40023800 	.word	0x40023800

080062a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b08c      	sub	sp, #48	; 0x30
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062a8:	f107 031c 	add.w	r3, r7, #28
 80062ac:	2200      	movs	r2, #0
 80062ae:	601a      	str	r2, [r3, #0]
 80062b0:	605a      	str	r2, [r3, #4]
 80062b2:	609a      	str	r2, [r3, #8]
 80062b4:	60da      	str	r2, [r3, #12]
 80062b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a2e      	ldr	r2, [pc, #184]	; (8006378 <HAL_ADC_MspInit+0xd8>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d128      	bne.n	8006314 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80062c2:	2300      	movs	r3, #0
 80062c4:	61bb      	str	r3, [r7, #24]
 80062c6:	4b2d      	ldr	r3, [pc, #180]	; (800637c <HAL_ADC_MspInit+0xdc>)
 80062c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062ca:	4a2c      	ldr	r2, [pc, #176]	; (800637c <HAL_ADC_MspInit+0xdc>)
 80062cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062d0:	6453      	str	r3, [r2, #68]	; 0x44
 80062d2:	4b2a      	ldr	r3, [pc, #168]	; (800637c <HAL_ADC_MspInit+0xdc>)
 80062d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062da:	61bb      	str	r3, [r7, #24]
 80062dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80062de:	2300      	movs	r3, #0
 80062e0:	617b      	str	r3, [r7, #20]
 80062e2:	4b26      	ldr	r3, [pc, #152]	; (800637c <HAL_ADC_MspInit+0xdc>)
 80062e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e6:	4a25      	ldr	r2, [pc, #148]	; (800637c <HAL_ADC_MspInit+0xdc>)
 80062e8:	f043 0304 	orr.w	r3, r3, #4
 80062ec:	6313      	str	r3, [r2, #48]	; 0x30
 80062ee:	4b23      	ldr	r3, [pc, #140]	; (800637c <HAL_ADC_MspInit+0xdc>)
 80062f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f2:	f003 0304 	and.w	r3, r3, #4
 80062f6:	617b      	str	r3, [r7, #20]
 80062f8:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80062fa:	2302      	movs	r3, #2
 80062fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80062fe:	2303      	movs	r3, #3
 8006300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006302:	2300      	movs	r3, #0
 8006304:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006306:	f107 031c 	add.w	r3, r7, #28
 800630a:	4619      	mov	r1, r3
 800630c:	481c      	ldr	r0, [pc, #112]	; (8006380 <HAL_ADC_MspInit+0xe0>)
 800630e:	f001 f90f 	bl	8007530 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006312:	e02c      	b.n	800636e <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a1a      	ldr	r2, [pc, #104]	; (8006384 <HAL_ADC_MspInit+0xe4>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d127      	bne.n	800636e <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800631e:	2300      	movs	r3, #0
 8006320:	613b      	str	r3, [r7, #16]
 8006322:	4b16      	ldr	r3, [pc, #88]	; (800637c <HAL_ADC_MspInit+0xdc>)
 8006324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006326:	4a15      	ldr	r2, [pc, #84]	; (800637c <HAL_ADC_MspInit+0xdc>)
 8006328:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800632c:	6453      	str	r3, [r2, #68]	; 0x44
 800632e:	4b13      	ldr	r3, [pc, #76]	; (800637c <HAL_ADC_MspInit+0xdc>)
 8006330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006332:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006336:	613b      	str	r3, [r7, #16]
 8006338:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800633a:	2300      	movs	r3, #0
 800633c:	60fb      	str	r3, [r7, #12]
 800633e:	4b0f      	ldr	r3, [pc, #60]	; (800637c <HAL_ADC_MspInit+0xdc>)
 8006340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006342:	4a0e      	ldr	r2, [pc, #56]	; (800637c <HAL_ADC_MspInit+0xdc>)
 8006344:	f043 0304 	orr.w	r3, r3, #4
 8006348:	6313      	str	r3, [r2, #48]	; 0x30
 800634a:	4b0c      	ldr	r3, [pc, #48]	; (800637c <HAL_ADC_MspInit+0xdc>)
 800634c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800634e:	f003 0304 	and.w	r3, r3, #4
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006356:	2304      	movs	r3, #4
 8006358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800635a:	2303      	movs	r3, #3
 800635c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800635e:	2300      	movs	r3, #0
 8006360:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006362:	f107 031c 	add.w	r3, r7, #28
 8006366:	4619      	mov	r1, r3
 8006368:	4805      	ldr	r0, [pc, #20]	; (8006380 <HAL_ADC_MspInit+0xe0>)
 800636a:	f001 f8e1 	bl	8007530 <HAL_GPIO_Init>
}
 800636e:	bf00      	nop
 8006370:	3730      	adds	r7, #48	; 0x30
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	40012000 	.word	0x40012000
 800637c:	40023800 	.word	0x40023800
 8006380:	40020800 	.word	0x40020800
 8006384:	40012100 	.word	0x40012100

08006388 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b08a      	sub	sp, #40	; 0x28
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006390:	f107 0314 	add.w	r3, r7, #20
 8006394:	2200      	movs	r2, #0
 8006396:	601a      	str	r2, [r3, #0]
 8006398:	605a      	str	r2, [r3, #4]
 800639a:	609a      	str	r2, [r3, #8]
 800639c:	60da      	str	r2, [r3, #12]
 800639e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a19      	ldr	r2, [pc, #100]	; (800640c <HAL_I2C_MspInit+0x84>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d12c      	bne.n	8006404 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063aa:	2300      	movs	r3, #0
 80063ac:	613b      	str	r3, [r7, #16]
 80063ae:	4b18      	ldr	r3, [pc, #96]	; (8006410 <HAL_I2C_MspInit+0x88>)
 80063b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b2:	4a17      	ldr	r2, [pc, #92]	; (8006410 <HAL_I2C_MspInit+0x88>)
 80063b4:	f043 0302 	orr.w	r3, r3, #2
 80063b8:	6313      	str	r3, [r2, #48]	; 0x30
 80063ba:	4b15      	ldr	r3, [pc, #84]	; (8006410 <HAL_I2C_MspInit+0x88>)
 80063bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	613b      	str	r3, [r7, #16]
 80063c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80063c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80063ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80063cc:	2312      	movs	r3, #18
 80063ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063d0:	2300      	movs	r3, #0
 80063d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80063d4:	2303      	movs	r3, #3
 80063d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80063d8:	2304      	movs	r3, #4
 80063da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063dc:	f107 0314 	add.w	r3, r7, #20
 80063e0:	4619      	mov	r1, r3
 80063e2:	480c      	ldr	r0, [pc, #48]	; (8006414 <HAL_I2C_MspInit+0x8c>)
 80063e4:	f001 f8a4 	bl	8007530 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80063e8:	2300      	movs	r3, #0
 80063ea:	60fb      	str	r3, [r7, #12]
 80063ec:	4b08      	ldr	r3, [pc, #32]	; (8006410 <HAL_I2C_MspInit+0x88>)
 80063ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f0:	4a07      	ldr	r2, [pc, #28]	; (8006410 <HAL_I2C_MspInit+0x88>)
 80063f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80063f6:	6413      	str	r3, [r2, #64]	; 0x40
 80063f8:	4b05      	ldr	r3, [pc, #20]	; (8006410 <HAL_I2C_MspInit+0x88>)
 80063fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006400:	60fb      	str	r3, [r7, #12]
 8006402:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006404:	bf00      	nop
 8006406:	3728      	adds	r7, #40	; 0x28
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}
 800640c:	40005400 	.word	0x40005400
 8006410:	40023800 	.word	0x40023800
 8006414:	40020400 	.word	0x40020400

08006418 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b08e      	sub	sp, #56	; 0x38
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006424:	2200      	movs	r2, #0
 8006426:	601a      	str	r2, [r3, #0]
 8006428:	605a      	str	r2, [r3, #4]
 800642a:	609a      	str	r2, [r3, #8]
 800642c:	60da      	str	r2, [r3, #12]
 800642e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a4e      	ldr	r2, [pc, #312]	; (8006570 <HAL_TIM_Base_MspInit+0x158>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d116      	bne.n	8006468 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800643a:	2300      	movs	r3, #0
 800643c:	623b      	str	r3, [r7, #32]
 800643e:	4b4d      	ldr	r3, [pc, #308]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006442:	4a4c      	ldr	r2, [pc, #304]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006444:	f043 0301 	orr.w	r3, r3, #1
 8006448:	6453      	str	r3, [r2, #68]	; 0x44
 800644a:	4b4a      	ldr	r3, [pc, #296]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 800644c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800644e:	f003 0301 	and.w	r3, r3, #1
 8006452:	623b      	str	r3, [r7, #32]
 8006454:	6a3b      	ldr	r3, [r7, #32]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8006456:	2200      	movs	r2, #0
 8006458:	2105      	movs	r1, #5
 800645a:	201b      	movs	r0, #27
 800645c:	f000 ffac 	bl	80073b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8006460:	201b      	movs	r0, #27
 8006462:	f000 ffc5 	bl	80073f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8006466:	e07e      	b.n	8006566 <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM3)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a42      	ldr	r2, [pc, #264]	; (8006578 <HAL_TIM_Base_MspInit+0x160>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d134      	bne.n	80064dc <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006472:	2300      	movs	r3, #0
 8006474:	61fb      	str	r3, [r7, #28]
 8006476:	4b3f      	ldr	r3, [pc, #252]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647a:	4a3e      	ldr	r2, [pc, #248]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 800647c:	f043 0302 	orr.w	r3, r3, #2
 8006480:	6413      	str	r3, [r2, #64]	; 0x40
 8006482:	4b3c      	ldr	r3, [pc, #240]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006486:	f003 0302 	and.w	r3, r3, #2
 800648a:	61fb      	str	r3, [r7, #28]
 800648c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800648e:	2300      	movs	r3, #0
 8006490:	61bb      	str	r3, [r7, #24]
 8006492:	4b38      	ldr	r3, [pc, #224]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006496:	4a37      	ldr	r2, [pc, #220]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006498:	f043 0302 	orr.w	r3, r3, #2
 800649c:	6313      	str	r3, [r2, #48]	; 0x30
 800649e:	4b35      	ldr	r3, [pc, #212]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 80064a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064a2:	f003 0302 	and.w	r3, r3, #2
 80064a6:	61bb      	str	r3, [r7, #24]
 80064a8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = US_Echo_Pin;
 80064aa:	2320      	movs	r3, #32
 80064ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064ae:	2302      	movs	r3, #2
 80064b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064b2:	2300      	movs	r3, #0
 80064b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064b6:	2300      	movs	r3, #0
 80064b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80064ba:	2302      	movs	r3, #2
 80064bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(US_Echo_GPIO_Port, &GPIO_InitStruct);
 80064be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064c2:	4619      	mov	r1, r3
 80064c4:	482d      	ldr	r0, [pc, #180]	; (800657c <HAL_TIM_Base_MspInit+0x164>)
 80064c6:	f001 f833 	bl	8007530 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80064ca:	2200      	movs	r2, #0
 80064cc:	2105      	movs	r1, #5
 80064ce:	201d      	movs	r0, #29
 80064d0:	f000 ff72 	bl	80073b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80064d4:	201d      	movs	r0, #29
 80064d6:	f000 ff8b 	bl	80073f0 <HAL_NVIC_EnableIRQ>
}
 80064da:	e044      	b.n	8006566 <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM6)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a27      	ldr	r2, [pc, #156]	; (8006580 <HAL_TIM_Base_MspInit+0x168>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d10e      	bne.n	8006504 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80064e6:	2300      	movs	r3, #0
 80064e8:	617b      	str	r3, [r7, #20]
 80064ea:	4b22      	ldr	r3, [pc, #136]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 80064ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ee:	4a21      	ldr	r2, [pc, #132]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 80064f0:	f043 0310 	orr.w	r3, r3, #16
 80064f4:	6413      	str	r3, [r2, #64]	; 0x40
 80064f6:	4b1f      	ldr	r3, [pc, #124]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 80064f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fa:	f003 0310 	and.w	r3, r3, #16
 80064fe:	617b      	str	r3, [r7, #20]
 8006500:	697b      	ldr	r3, [r7, #20]
}
 8006502:	e030      	b.n	8006566 <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM8)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a1e      	ldr	r2, [pc, #120]	; (8006584 <HAL_TIM_Base_MspInit+0x16c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d12b      	bne.n	8006566 <HAL_TIM_Base_MspInit+0x14e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800650e:	2300      	movs	r3, #0
 8006510:	613b      	str	r3, [r7, #16]
 8006512:	4b18      	ldr	r3, [pc, #96]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006516:	4a17      	ldr	r2, [pc, #92]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006518:	f043 0302 	orr.w	r3, r3, #2
 800651c:	6453      	str	r3, [r2, #68]	; 0x44
 800651e:	4b15      	ldr	r3, [pc, #84]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	613b      	str	r3, [r7, #16]
 8006528:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800652a:	2300      	movs	r3, #0
 800652c:	60fb      	str	r3, [r7, #12]
 800652e:	4b11      	ldr	r3, [pc, #68]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006532:	4a10      	ldr	r2, [pc, #64]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 8006534:	f043 0304 	orr.w	r3, r3, #4
 8006538:	6313      	str	r3, [r2, #48]	; 0x30
 800653a:	4b0e      	ldr	r3, [pc, #56]	; (8006574 <HAL_TIM_Base_MspInit+0x15c>)
 800653c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653e:	f003 0304 	and.w	r3, r3, #4
 8006542:	60fb      	str	r3, [r7, #12]
 8006544:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8006546:	23c0      	movs	r3, #192	; 0xc0
 8006548:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800654a:	2302      	movs	r3, #2
 800654c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800654e:	2300      	movs	r3, #0
 8006550:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006552:	2300      	movs	r3, #0
 8006554:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006556:	2303      	movs	r3, #3
 8006558:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800655a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800655e:	4619      	mov	r1, r3
 8006560:	4809      	ldr	r0, [pc, #36]	; (8006588 <HAL_TIM_Base_MspInit+0x170>)
 8006562:	f000 ffe5 	bl	8007530 <HAL_GPIO_Init>
}
 8006566:	bf00      	nop
 8006568:	3738      	adds	r7, #56	; 0x38
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	40010000 	.word	0x40010000
 8006574:	40023800 	.word	0x40023800
 8006578:	40000400 	.word	0x40000400
 800657c:	40020400 	.word	0x40020400
 8006580:	40001000 	.word	0x40001000
 8006584:	40010400 	.word	0x40010400
 8006588:	40020800 	.word	0x40020800

0800658c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b08a      	sub	sp, #40	; 0x28
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006594:	f107 0314 	add.w	r3, r7, #20
 8006598:	2200      	movs	r2, #0
 800659a:	601a      	str	r2, [r3, #0]
 800659c:	605a      	str	r2, [r3, #4]
 800659e:	609a      	str	r2, [r3, #8]
 80065a0:	60da      	str	r2, [r3, #12]
 80065a2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ac:	d14a      	bne.n	8006644 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80065ae:	2300      	movs	r3, #0
 80065b0:	613b      	str	r3, [r7, #16]
 80065b2:	4b26      	ldr	r3, [pc, #152]	; (800664c <HAL_TIM_Encoder_MspInit+0xc0>)
 80065b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b6:	4a25      	ldr	r2, [pc, #148]	; (800664c <HAL_TIM_Encoder_MspInit+0xc0>)
 80065b8:	f043 0301 	orr.w	r3, r3, #1
 80065bc:	6413      	str	r3, [r2, #64]	; 0x40
 80065be:	4b23      	ldr	r3, [pc, #140]	; (800664c <HAL_TIM_Encoder_MspInit+0xc0>)
 80065c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	613b      	str	r3, [r7, #16]
 80065c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80065ca:	2300      	movs	r3, #0
 80065cc:	60fb      	str	r3, [r7, #12]
 80065ce:	4b1f      	ldr	r3, [pc, #124]	; (800664c <HAL_TIM_Encoder_MspInit+0xc0>)
 80065d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d2:	4a1e      	ldr	r2, [pc, #120]	; (800664c <HAL_TIM_Encoder_MspInit+0xc0>)
 80065d4:	f043 0301 	orr.w	r3, r3, #1
 80065d8:	6313      	str	r3, [r2, #48]	; 0x30
 80065da:	4b1c      	ldr	r3, [pc, #112]	; (800664c <HAL_TIM_Encoder_MspInit+0xc0>)
 80065dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065de:	f003 0301 	and.w	r3, r3, #1
 80065e2:	60fb      	str	r3, [r7, #12]
 80065e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065e6:	2300      	movs	r3, #0
 80065e8:	60bb      	str	r3, [r7, #8]
 80065ea:	4b18      	ldr	r3, [pc, #96]	; (800664c <HAL_TIM_Encoder_MspInit+0xc0>)
 80065ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ee:	4a17      	ldr	r2, [pc, #92]	; (800664c <HAL_TIM_Encoder_MspInit+0xc0>)
 80065f0:	f043 0302 	orr.w	r3, r3, #2
 80065f4:	6313      	str	r3, [r2, #48]	; 0x30
 80065f6:	4b15      	ldr	r3, [pc, #84]	; (800664c <HAL_TIM_Encoder_MspInit+0xc0>)
 80065f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065fa:	f003 0302 	and.w	r3, r3, #2
 80065fe:	60bb      	str	r3, [r7, #8]
 8006600:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006602:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006608:	2302      	movs	r3, #2
 800660a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800660c:	2300      	movs	r3, #0
 800660e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006610:	2300      	movs	r3, #0
 8006612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006614:	2301      	movs	r3, #1
 8006616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006618:	f107 0314 	add.w	r3, r7, #20
 800661c:	4619      	mov	r1, r3
 800661e:	480c      	ldr	r0, [pc, #48]	; (8006650 <HAL_TIM_Encoder_MspInit+0xc4>)
 8006620:	f000 ff86 	bl	8007530 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006624:	2308      	movs	r3, #8
 8006626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006628:	2302      	movs	r3, #2
 800662a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800662c:	2300      	movs	r3, #0
 800662e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006630:	2300      	movs	r3, #0
 8006632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006634:	2301      	movs	r3, #1
 8006636:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006638:	f107 0314 	add.w	r3, r7, #20
 800663c:	4619      	mov	r1, r3
 800663e:	4805      	ldr	r0, [pc, #20]	; (8006654 <HAL_TIM_Encoder_MspInit+0xc8>)
 8006640:	f000 ff76 	bl	8007530 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8006644:	bf00      	nop
 8006646:	3728      	adds	r7, #40	; 0x28
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	40023800 	.word	0x40023800
 8006650:	40020000 	.word	0x40020000
 8006654:	40020400 	.word	0x40020400

08006658 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b088      	sub	sp, #32
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006660:	f107 030c 	add.w	r3, r7, #12
 8006664:	2200      	movs	r2, #0
 8006666:	601a      	str	r2, [r3, #0]
 8006668:	605a      	str	r2, [r3, #4]
 800666a:	609a      	str	r2, [r3, #8]
 800666c:	60da      	str	r2, [r3, #12]
 800666e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a12      	ldr	r2, [pc, #72]	; (80066c0 <HAL_TIM_MspPostInit+0x68>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d11e      	bne.n	80066b8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800667a:	2300      	movs	r3, #0
 800667c:	60bb      	str	r3, [r7, #8]
 800667e:	4b11      	ldr	r3, [pc, #68]	; (80066c4 <HAL_TIM_MspPostInit+0x6c>)
 8006680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006682:	4a10      	ldr	r2, [pc, #64]	; (80066c4 <HAL_TIM_MspPostInit+0x6c>)
 8006684:	f043 0310 	orr.w	r3, r3, #16
 8006688:	6313      	str	r3, [r2, #48]	; 0x30
 800668a:	4b0e      	ldr	r3, [pc, #56]	; (80066c4 <HAL_TIM_MspPostInit+0x6c>)
 800668c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800668e:	f003 0310 	and.w	r3, r3, #16
 8006692:	60bb      	str	r3, [r7, #8]
 8006694:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006696:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800669a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800669c:	2302      	movs	r3, #2
 800669e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066a0:	2300      	movs	r3, #0
 80066a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066a4:	2300      	movs	r3, #0
 80066a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80066a8:	2301      	movs	r3, #1
 80066aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80066ac:	f107 030c 	add.w	r3, r7, #12
 80066b0:	4619      	mov	r1, r3
 80066b2:	4805      	ldr	r0, [pc, #20]	; (80066c8 <HAL_TIM_MspPostInit+0x70>)
 80066b4:	f000 ff3c 	bl	8007530 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80066b8:	bf00      	nop
 80066ba:	3720      	adds	r7, #32
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	40010000 	.word	0x40010000
 80066c4:	40023800 	.word	0x40023800
 80066c8:	40021000 	.word	0x40021000

080066cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b08a      	sub	sp, #40	; 0x28
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066d4:	f107 0314 	add.w	r3, r7, #20
 80066d8:	2200      	movs	r2, #0
 80066da:	601a      	str	r2, [r3, #0]
 80066dc:	605a      	str	r2, [r3, #4]
 80066de:	609a      	str	r2, [r3, #8]
 80066e0:	60da      	str	r2, [r3, #12]
 80066e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a1d      	ldr	r2, [pc, #116]	; (8006760 <HAL_UART_MspInit+0x94>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d134      	bne.n	8006758 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80066ee:	2300      	movs	r3, #0
 80066f0:	613b      	str	r3, [r7, #16]
 80066f2:	4b1c      	ldr	r3, [pc, #112]	; (8006764 <HAL_UART_MspInit+0x98>)
 80066f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f6:	4a1b      	ldr	r2, [pc, #108]	; (8006764 <HAL_UART_MspInit+0x98>)
 80066f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80066fc:	6413      	str	r3, [r2, #64]	; 0x40
 80066fe:	4b19      	ldr	r3, [pc, #100]	; (8006764 <HAL_UART_MspInit+0x98>)
 8006700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006702:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006706:	613b      	str	r3, [r7, #16]
 8006708:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800670a:	2300      	movs	r3, #0
 800670c:	60fb      	str	r3, [r7, #12]
 800670e:	4b15      	ldr	r3, [pc, #84]	; (8006764 <HAL_UART_MspInit+0x98>)
 8006710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006712:	4a14      	ldr	r2, [pc, #80]	; (8006764 <HAL_UART_MspInit+0x98>)
 8006714:	f043 0304 	orr.w	r3, r3, #4
 8006718:	6313      	str	r3, [r2, #48]	; 0x30
 800671a:	4b12      	ldr	r3, [pc, #72]	; (8006764 <HAL_UART_MspInit+0x98>)
 800671c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671e:	f003 0304 	and.w	r3, r3, #4
 8006722:	60fb      	str	r3, [r7, #12]
 8006724:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006726:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800672a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800672c:	2302      	movs	r3, #2
 800672e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006730:	2300      	movs	r3, #0
 8006732:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006734:	2303      	movs	r3, #3
 8006736:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006738:	2307      	movs	r3, #7
 800673a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800673c:	f107 0314 	add.w	r3, r7, #20
 8006740:	4619      	mov	r1, r3
 8006742:	4809      	ldr	r0, [pc, #36]	; (8006768 <HAL_UART_MspInit+0x9c>)
 8006744:	f000 fef4 	bl	8007530 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8006748:	2200      	movs	r2, #0
 800674a:	2105      	movs	r1, #5
 800674c:	2027      	movs	r0, #39	; 0x27
 800674e:	f000 fe33 	bl	80073b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006752:	2027      	movs	r0, #39	; 0x27
 8006754:	f000 fe4c 	bl	80073f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006758:	bf00      	nop
 800675a:	3728      	adds	r7, #40	; 0x28
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	40004800 	.word	0x40004800
 8006764:	40023800 	.word	0x40023800
 8006768:	40020800 	.word	0x40020800

0800676c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b08c      	sub	sp, #48	; 0x30
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006774:	2300      	movs	r3, #0
 8006776:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8006778:	2300      	movs	r3, #0
 800677a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 800677c:	2200      	movs	r2, #0
 800677e:	6879      	ldr	r1, [r7, #4]
 8006780:	201e      	movs	r0, #30
 8006782:	f000 fe19 	bl	80073b8 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006786:	201e      	movs	r0, #30
 8006788:	f000 fe32 	bl	80073f0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800678c:	2300      	movs	r3, #0
 800678e:	60fb      	str	r3, [r7, #12]
 8006790:	4b1e      	ldr	r3, [pc, #120]	; (800680c <HAL_InitTick+0xa0>)
 8006792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006794:	4a1d      	ldr	r2, [pc, #116]	; (800680c <HAL_InitTick+0xa0>)
 8006796:	f043 0304 	orr.w	r3, r3, #4
 800679a:	6413      	str	r3, [r2, #64]	; 0x40
 800679c:	4b1b      	ldr	r3, [pc, #108]	; (800680c <HAL_InitTick+0xa0>)
 800679e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a0:	f003 0304 	and.w	r3, r3, #4
 80067a4:	60fb      	str	r3, [r7, #12]
 80067a6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80067a8:	f107 0210 	add.w	r2, r7, #16
 80067ac:	f107 0314 	add.w	r3, r7, #20
 80067b0:	4611      	mov	r1, r2
 80067b2:	4618      	mov	r0, r3
 80067b4:	f002 fcb2 	bl	800911c <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80067b8:	f002 fc88 	bl	80090cc <HAL_RCC_GetPCLK1Freq>
 80067bc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80067be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c0:	4a13      	ldr	r2, [pc, #76]	; (8006810 <HAL_InitTick+0xa4>)
 80067c2:	fba2 2303 	umull	r2, r3, r2, r3
 80067c6:	0c9b      	lsrs	r3, r3, #18
 80067c8:	3b01      	subs	r3, #1
 80067ca:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80067cc:	4b11      	ldr	r3, [pc, #68]	; (8006814 <HAL_InitTick+0xa8>)
 80067ce:	4a12      	ldr	r2, [pc, #72]	; (8006818 <HAL_InitTick+0xac>)
 80067d0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80067d2:	4b10      	ldr	r3, [pc, #64]	; (8006814 <HAL_InitTick+0xa8>)
 80067d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80067d8:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80067da:	4a0e      	ldr	r2, [pc, #56]	; (8006814 <HAL_InitTick+0xa8>)
 80067dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067de:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80067e0:	4b0c      	ldr	r3, [pc, #48]	; (8006814 <HAL_InitTick+0xa8>)
 80067e2:	2200      	movs	r2, #0
 80067e4:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067e6:	4b0b      	ldr	r3, [pc, #44]	; (8006814 <HAL_InitTick+0xa8>)
 80067e8:	2200      	movs	r2, #0
 80067ea:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80067ec:	4809      	ldr	r0, [pc, #36]	; (8006814 <HAL_InitTick+0xa8>)
 80067ee:	f002 fcc7 	bl	8009180 <HAL_TIM_Base_Init>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d104      	bne.n	8006802 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80067f8:	4806      	ldr	r0, [pc, #24]	; (8006814 <HAL_InitTick+0xa8>)
 80067fa:	f002 fd79 	bl	80092f0 <HAL_TIM_Base_Start_IT>
 80067fe:	4603      	mov	r3, r0
 8006800:	e000      	b.n	8006804 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8006802:	2301      	movs	r3, #1
}
 8006804:	4618      	mov	r0, r3
 8006806:	3730      	adds	r7, #48	; 0x30
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	40023800 	.word	0x40023800
 8006810:	431bde83 	.word	0x431bde83
 8006814:	20000568 	.word	0x20000568
 8006818:	40000800 	.word	0x40000800

0800681c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800681c:	b480      	push	{r7}
 800681e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006820:	e7fe      	b.n	8006820 <NMI_Handler+0x4>

08006822 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006822:	b480      	push	{r7}
 8006824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006826:	e7fe      	b.n	8006826 <HardFault_Handler+0x4>

08006828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006828:	b480      	push	{r7}
 800682a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800682c:	e7fe      	b.n	800682c <MemManage_Handler+0x4>

0800682e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800682e:	b480      	push	{r7}
 8006830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006832:	e7fe      	b.n	8006832 <BusFault_Handler+0x4>

08006834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006834:	b480      	push	{r7}
 8006836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006838:	e7fe      	b.n	8006838 <UsageFault_Handler+0x4>

0800683a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800683a:	b480      	push	{r7}
 800683c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800683e:	bf00      	nop
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800684c:	4802      	ldr	r0, [pc, #8]	; (8006858 <TIM1_CC_IRQHandler+0x10>)
 800684e:	f003 fa45 	bl	8009cdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8006852:	bf00      	nop
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	200002a4 	.word	0x200002a4

0800685c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006860:	4802      	ldr	r0, [pc, #8]	; (800686c <TIM3_IRQHandler+0x10>)
 8006862:	f003 fa3b 	bl	8009cdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8006866:	bf00      	nop
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	20000334 	.word	0x20000334

08006870 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006874:	4802      	ldr	r0, [pc, #8]	; (8006880 <TIM4_IRQHandler+0x10>)
 8006876:	f003 fa31 	bl	8009cdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800687a:	bf00      	nop
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	20000568 	.word	0x20000568

08006884 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006888:	4802      	ldr	r0, [pc, #8]	; (8006894 <USART3_IRQHandler+0x10>)
 800688a:	f004 fbe3 	bl	800b054 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800688e:	bf00      	nop
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	2000040c 	.word	0x2000040c

08006898 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b086      	sub	sp, #24
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80068a0:	4a14      	ldr	r2, [pc, #80]	; (80068f4 <_sbrk+0x5c>)
 80068a2:	4b15      	ldr	r3, [pc, #84]	; (80068f8 <_sbrk+0x60>)
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80068ac:	4b13      	ldr	r3, [pc, #76]	; (80068fc <_sbrk+0x64>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d102      	bne.n	80068ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80068b4:	4b11      	ldr	r3, [pc, #68]	; (80068fc <_sbrk+0x64>)
 80068b6:	4a12      	ldr	r2, [pc, #72]	; (8006900 <_sbrk+0x68>)
 80068b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80068ba:	4b10      	ldr	r3, [pc, #64]	; (80068fc <_sbrk+0x64>)
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4413      	add	r3, r2
 80068c2:	693a      	ldr	r2, [r7, #16]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d207      	bcs.n	80068d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80068c8:	f008 fcb8 	bl	800f23c <__errno>
 80068cc:	4603      	mov	r3, r0
 80068ce:	220c      	movs	r2, #12
 80068d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80068d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068d6:	e009      	b.n	80068ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80068d8:	4b08      	ldr	r3, [pc, #32]	; (80068fc <_sbrk+0x64>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80068de:	4b07      	ldr	r3, [pc, #28]	; (80068fc <_sbrk+0x64>)
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4413      	add	r3, r2
 80068e6:	4a05      	ldr	r2, [pc, #20]	; (80068fc <_sbrk+0x64>)
 80068e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80068ea:	68fb      	ldr	r3, [r7, #12]
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3718      	adds	r7, #24
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	20020000 	.word	0x20020000
 80068f8:	00000400 	.word	0x00000400
 80068fc:	200005b0 	.word	0x200005b0
 8006900:	20005450 	.word	0x20005450

08006904 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006904:	b480      	push	{r7}
 8006906:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006908:	4b06      	ldr	r3, [pc, #24]	; (8006924 <SystemInit+0x20>)
 800690a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800690e:	4a05      	ldr	r2, [pc, #20]	; (8006924 <SystemInit+0x20>)
 8006910:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006914:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006918:	bf00      	nop
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	e000ed00 	.word	0xe000ed00

08006928 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006928:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006960 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800692c:	480d      	ldr	r0, [pc, #52]	; (8006964 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800692e:	490e      	ldr	r1, [pc, #56]	; (8006968 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006930:	4a0e      	ldr	r2, [pc, #56]	; (800696c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006932:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006934:	e002      	b.n	800693c <LoopCopyDataInit>

08006936 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006936:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006938:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800693a:	3304      	adds	r3, #4

0800693c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800693c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800693e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006940:	d3f9      	bcc.n	8006936 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006942:	4a0b      	ldr	r2, [pc, #44]	; (8006970 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006944:	4c0b      	ldr	r4, [pc, #44]	; (8006974 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006946:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006948:	e001      	b.n	800694e <LoopFillZerobss>

0800694a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800694a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800694c:	3204      	adds	r2, #4

0800694e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800694e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006950:	d3fb      	bcc.n	800694a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006952:	f7ff ffd7 	bl	8006904 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006956:	f008 fc77 	bl	800f248 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800695a:	f7fa facd 	bl	8000ef8 <main>
  bx  lr    
 800695e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006960:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006964:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006968:	200001a4 	.word	0x200001a4
  ldr r2, =_sidata
 800696c:	080108c0 	.word	0x080108c0
  ldr r2, =_sbss
 8006970:	200001a4 	.word	0x200001a4
  ldr r4, =_ebss
 8006974:	20005450 	.word	0x20005450

08006978 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006978:	e7fe      	b.n	8006978 <ADC_IRQHandler>
	...

0800697c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006980:	4b0e      	ldr	r3, [pc, #56]	; (80069bc <HAL_Init+0x40>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a0d      	ldr	r2, [pc, #52]	; (80069bc <HAL_Init+0x40>)
 8006986:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800698a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800698c:	4b0b      	ldr	r3, [pc, #44]	; (80069bc <HAL_Init+0x40>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a0a      	ldr	r2, [pc, #40]	; (80069bc <HAL_Init+0x40>)
 8006992:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006996:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006998:	4b08      	ldr	r3, [pc, #32]	; (80069bc <HAL_Init+0x40>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a07      	ldr	r2, [pc, #28]	; (80069bc <HAL_Init+0x40>)
 800699e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80069a4:	2003      	movs	r0, #3
 80069a6:	f000 fcfc 	bl	80073a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80069aa:	200f      	movs	r0, #15
 80069ac:	f7ff fede 	bl	800676c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80069b0:	f7ff fc4a 	bl	8006248 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop
 80069bc:	40023c00 	.word	0x40023c00

080069c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80069c0:	b480      	push	{r7}
 80069c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80069c4:	4b06      	ldr	r3, [pc, #24]	; (80069e0 <HAL_IncTick+0x20>)
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	461a      	mov	r2, r3
 80069ca:	4b06      	ldr	r3, [pc, #24]	; (80069e4 <HAL_IncTick+0x24>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4413      	add	r3, r2
 80069d0:	4a04      	ldr	r2, [pc, #16]	; (80069e4 <HAL_IncTick+0x24>)
 80069d2:	6013      	str	r3, [r2, #0]
}
 80069d4:	bf00      	nop
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	2000014c 	.word	0x2000014c
 80069e4:	200005b4 	.word	0x200005b4

080069e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80069e8:	b480      	push	{r7}
 80069ea:	af00      	add	r7, sp, #0
  return uwTick;
 80069ec:	4b03      	ldr	r3, [pc, #12]	; (80069fc <HAL_GetTick+0x14>)
 80069ee:	681b      	ldr	r3, [r3, #0]
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	200005b4 	.word	0x200005b4

08006a00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006a08:	f7ff ffee 	bl	80069e8 <HAL_GetTick>
 8006a0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a18:	d005      	beq.n	8006a26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006a1a:	4b0a      	ldr	r3, [pc, #40]	; (8006a44 <HAL_Delay+0x44>)
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	461a      	mov	r2, r3
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	4413      	add	r3, r2
 8006a24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006a26:	bf00      	nop
 8006a28:	f7ff ffde 	bl	80069e8 <HAL_GetTick>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	68fa      	ldr	r2, [r7, #12]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d8f7      	bhi.n	8006a28 <HAL_Delay+0x28>
  {
  }
}
 8006a38:	bf00      	nop
 8006a3a:	bf00      	nop
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	2000014c 	.word	0x2000014c

08006a48 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a50:	2300      	movs	r3, #0
 8006a52:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d101      	bne.n	8006a5e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e033      	b.n	8006ac6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d109      	bne.n	8006a7a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f7ff fc1a 	bl	80062a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a7e:	f003 0310 	and.w	r3, r3, #16
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d118      	bne.n	8006ab8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a8a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006a8e:	f023 0302 	bic.w	r3, r3, #2
 8006a92:	f043 0202 	orr.w	r2, r3, #2
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f000 fad8 	bl	8007050 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aaa:	f023 0303 	bic.w	r3, r3, #3
 8006aae:	f043 0201 	orr.w	r2, r3, #1
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	641a      	str	r2, [r3, #64]	; 0x40
 8006ab6:	e001      	b.n	8006abc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
	...

08006ad0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d101      	bne.n	8006aea <HAL_ADC_Start+0x1a>
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	e0b2      	b.n	8006c50 <HAL_ADC_Start+0x180>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f003 0301 	and.w	r3, r3, #1
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d018      	beq.n	8006b32 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	689a      	ldr	r2, [r3, #8]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f042 0201 	orr.w	r2, r2, #1
 8006b0e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006b10:	4b52      	ldr	r3, [pc, #328]	; (8006c5c <HAL_ADC_Start+0x18c>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a52      	ldr	r2, [pc, #328]	; (8006c60 <HAL_ADC_Start+0x190>)
 8006b16:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1a:	0c9a      	lsrs	r2, r3, #18
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	005b      	lsls	r3, r3, #1
 8006b20:	4413      	add	r3, r2
 8006b22:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8006b24:	e002      	b.n	8006b2c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1f9      	bne.n	8006b26 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d17a      	bne.n	8006c36 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b44:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006b48:	f023 0301 	bic.w	r3, r3, #1
 8006b4c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d007      	beq.n	8006b72 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b66:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006b6a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b7e:	d106      	bne.n	8006b8e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b84:	f023 0206 	bic.w	r2, r3, #6
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	645a      	str	r2, [r3, #68]	; 0x44
 8006b8c:	e002      	b.n	8006b94 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006b9c:	4b31      	ldr	r3, [pc, #196]	; (8006c64 <HAL_ADC_Start+0x194>)
 8006b9e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006ba8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	f003 031f 	and.w	r3, r3, #31
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d12a      	bne.n	8006c0c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a2b      	ldr	r2, [pc, #172]	; (8006c68 <HAL_ADC_Start+0x198>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d015      	beq.n	8006bec <HAL_ADC_Start+0x11c>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a29      	ldr	r2, [pc, #164]	; (8006c6c <HAL_ADC_Start+0x19c>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d105      	bne.n	8006bd6 <HAL_ADC_Start+0x106>
 8006bca:	4b26      	ldr	r3, [pc, #152]	; (8006c64 <HAL_ADC_Start+0x194>)
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	f003 031f 	and.w	r3, r3, #31
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00a      	beq.n	8006bec <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a25      	ldr	r2, [pc, #148]	; (8006c70 <HAL_ADC_Start+0x1a0>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d136      	bne.n	8006c4e <HAL_ADC_Start+0x17e>
 8006be0:	4b20      	ldr	r3, [pc, #128]	; (8006c64 <HAL_ADC_Start+0x194>)
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	f003 0310 	and.w	r3, r3, #16
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d130      	bne.n	8006c4e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d129      	bne.n	8006c4e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	689a      	ldr	r2, [r3, #8]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006c08:	609a      	str	r2, [r3, #8]
 8006c0a:	e020      	b.n	8006c4e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a15      	ldr	r2, [pc, #84]	; (8006c68 <HAL_ADC_Start+0x198>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d11b      	bne.n	8006c4e <HAL_ADC_Start+0x17e>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d114      	bne.n	8006c4e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	689a      	ldr	r2, [r3, #8]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006c32:	609a      	str	r2, [r3, #8]
 8006c34:	e00b      	b.n	8006c4e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c3a:	f043 0210 	orr.w	r2, r3, #16
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c46:	f043 0201 	orr.w	r2, r3, #1
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3714      	adds	r7, #20
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr
 8006c5c:	20000144 	.word	0x20000144
 8006c60:	431bde83 	.word	0x431bde83
 8006c64:	40012300 	.word	0x40012300
 8006c68:	40012000 	.word	0x40012000
 8006c6c:	40012100 	.word	0x40012100
 8006c70:	40012200 	.word	0x40012200

08006c74 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d101      	bne.n	8006c8a <HAL_ADC_Stop+0x16>
 8006c86:	2302      	movs	r3, #2
 8006c88:	e021      	b.n	8006cce <HAL_ADC_Stop+0x5a>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689a      	ldr	r2, [r3, #8]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f022 0201 	bic.w	r2, r2, #1
 8006ca0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f003 0301 	and.w	r3, r3, #1
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d109      	bne.n	8006cc4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006cb8:	f023 0301 	bic.w	r3, r3, #1
 8006cbc:	f043 0201 	orr.w	r2, r3, #1
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	370c      	adds	r7, #12
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr

08006cda <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b084      	sub	sp, #16
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
 8006ce2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cf6:	d113      	bne.n	8006d20 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006d02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d06:	d10b      	bne.n	8006d20 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d0c:	f043 0220 	orr.w	r2, r3, #32
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e063      	b.n	8006de8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8006d20:	f7ff fe62 	bl	80069e8 <HAL_GetTick>
 8006d24:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006d26:	e021      	b.n	8006d6c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d2e:	d01d      	beq.n	8006d6c <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d007      	beq.n	8006d46 <HAL_ADC_PollForConversion+0x6c>
 8006d36:	f7ff fe57 	bl	80069e8 <HAL_GetTick>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	683a      	ldr	r2, [r7, #0]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d212      	bcs.n	8006d6c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f003 0302 	and.w	r3, r3, #2
 8006d50:	2b02      	cmp	r3, #2
 8006d52:	d00b      	beq.n	8006d6c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d58:	f043 0204 	orr.w	r2, r3, #4
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8006d68:	2303      	movs	r3, #3
 8006d6a:	e03d      	b.n	8006de8 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0302 	and.w	r3, r3, #2
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d1d6      	bne.n	8006d28 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f06f 0212 	mvn.w	r2, #18
 8006d82:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d88:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d123      	bne.n	8006de6 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d11f      	bne.n	8006de6 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dac:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d006      	beq.n	8006dc2 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d111      	bne.n	8006de6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d105      	bne.n	8006de6 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dde:	f043 0201 	orr.w	r2, r3, #1
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3710      	adds	r7, #16
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8006df0:	b480      	push	{r7}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	370c      	adds	r7, #12
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
	...

08006e0c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d101      	bne.n	8006e28 <HAL_ADC_ConfigChannel+0x1c>
 8006e24:	2302      	movs	r3, #2
 8006e26:	e105      	b.n	8007034 <HAL_ADC_ConfigChannel+0x228>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2b09      	cmp	r3, #9
 8006e36:	d925      	bls.n	8006e84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68d9      	ldr	r1, [r3, #12]
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	461a      	mov	r2, r3
 8006e46:	4613      	mov	r3, r2
 8006e48:	005b      	lsls	r3, r3, #1
 8006e4a:	4413      	add	r3, r2
 8006e4c:	3b1e      	subs	r3, #30
 8006e4e:	2207      	movs	r2, #7
 8006e50:	fa02 f303 	lsl.w	r3, r2, r3
 8006e54:	43da      	mvns	r2, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	400a      	ands	r2, r1
 8006e5c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68d9      	ldr	r1, [r3, #12]
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	689a      	ldr	r2, [r3, #8]
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	4618      	mov	r0, r3
 8006e70:	4603      	mov	r3, r0
 8006e72:	005b      	lsls	r3, r3, #1
 8006e74:	4403      	add	r3, r0
 8006e76:	3b1e      	subs	r3, #30
 8006e78:	409a      	lsls	r2, r3
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	430a      	orrs	r2, r1
 8006e80:	60da      	str	r2, [r3, #12]
 8006e82:	e022      	b.n	8006eca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	6919      	ldr	r1, [r3, #16]
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	461a      	mov	r2, r3
 8006e92:	4613      	mov	r3, r2
 8006e94:	005b      	lsls	r3, r3, #1
 8006e96:	4413      	add	r3, r2
 8006e98:	2207      	movs	r2, #7
 8006e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9e:	43da      	mvns	r2, r3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	400a      	ands	r2, r1
 8006ea6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6919      	ldr	r1, [r3, #16]
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	689a      	ldr	r2, [r3, #8]
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	4618      	mov	r0, r3
 8006eba:	4603      	mov	r3, r0
 8006ebc:	005b      	lsls	r3, r3, #1
 8006ebe:	4403      	add	r3, r0
 8006ec0:	409a      	lsls	r2, r3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	430a      	orrs	r2, r1
 8006ec8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	2b06      	cmp	r3, #6
 8006ed0:	d824      	bhi.n	8006f1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	4613      	mov	r3, r2
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	4413      	add	r3, r2
 8006ee2:	3b05      	subs	r3, #5
 8006ee4:	221f      	movs	r2, #31
 8006ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eea:	43da      	mvns	r2, r3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	400a      	ands	r2, r1
 8006ef2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	4618      	mov	r0, r3
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	4613      	mov	r3, r2
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	4413      	add	r3, r2
 8006f0c:	3b05      	subs	r3, #5
 8006f0e:	fa00 f203 	lsl.w	r2, r0, r3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	430a      	orrs	r2, r1
 8006f18:	635a      	str	r2, [r3, #52]	; 0x34
 8006f1a:	e04c      	b.n	8006fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	2b0c      	cmp	r3, #12
 8006f22:	d824      	bhi.n	8006f6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	685a      	ldr	r2, [r3, #4]
 8006f2e:	4613      	mov	r3, r2
 8006f30:	009b      	lsls	r3, r3, #2
 8006f32:	4413      	add	r3, r2
 8006f34:	3b23      	subs	r3, #35	; 0x23
 8006f36:	221f      	movs	r2, #31
 8006f38:	fa02 f303 	lsl.w	r3, r2, r3
 8006f3c:	43da      	mvns	r2, r3
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	400a      	ands	r2, r1
 8006f44:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	4618      	mov	r0, r3
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	4613      	mov	r3, r2
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	4413      	add	r3, r2
 8006f5e:	3b23      	subs	r3, #35	; 0x23
 8006f60:	fa00 f203 	lsl.w	r2, r0, r3
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	430a      	orrs	r2, r1
 8006f6a:	631a      	str	r2, [r3, #48]	; 0x30
 8006f6c:	e023      	b.n	8006fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	685a      	ldr	r2, [r3, #4]
 8006f78:	4613      	mov	r3, r2
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	3b41      	subs	r3, #65	; 0x41
 8006f80:	221f      	movs	r2, #31
 8006f82:	fa02 f303 	lsl.w	r3, r2, r3
 8006f86:	43da      	mvns	r2, r3
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	400a      	ands	r2, r1
 8006f8e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	685a      	ldr	r2, [r3, #4]
 8006fa2:	4613      	mov	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4413      	add	r3, r2
 8006fa8:	3b41      	subs	r3, #65	; 0x41
 8006faa:	fa00 f203 	lsl.w	r2, r0, r3
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	430a      	orrs	r2, r1
 8006fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006fb6:	4b22      	ldr	r3, [pc, #136]	; (8007040 <HAL_ADC_ConfigChannel+0x234>)
 8006fb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a21      	ldr	r2, [pc, #132]	; (8007044 <HAL_ADC_ConfigChannel+0x238>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d109      	bne.n	8006fd8 <HAL_ADC_ConfigChannel+0x1cc>
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b12      	cmp	r3, #18
 8006fca:	d105      	bne.n	8006fd8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a19      	ldr	r2, [pc, #100]	; (8007044 <HAL_ADC_ConfigChannel+0x238>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d123      	bne.n	800702a <HAL_ADC_ConfigChannel+0x21e>
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2b10      	cmp	r3, #16
 8006fe8:	d003      	beq.n	8006ff2 <HAL_ADC_ConfigChannel+0x1e6>
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2b11      	cmp	r3, #17
 8006ff0:	d11b      	bne.n	800702a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2b10      	cmp	r3, #16
 8007004:	d111      	bne.n	800702a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007006:	4b10      	ldr	r3, [pc, #64]	; (8007048 <HAL_ADC_ConfigChannel+0x23c>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a10      	ldr	r2, [pc, #64]	; (800704c <HAL_ADC_ConfigChannel+0x240>)
 800700c:	fba2 2303 	umull	r2, r3, r2, r3
 8007010:	0c9a      	lsrs	r2, r3, #18
 8007012:	4613      	mov	r3, r2
 8007014:	009b      	lsls	r3, r3, #2
 8007016:	4413      	add	r3, r2
 8007018:	005b      	lsls	r3, r3, #1
 800701a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800701c:	e002      	b.n	8007024 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	3b01      	subs	r3, #1
 8007022:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d1f9      	bne.n	800701e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3714      	adds	r7, #20
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr
 8007040:	40012300 	.word	0x40012300
 8007044:	40012000 	.word	0x40012000
 8007048:	20000144 	.word	0x20000144
 800704c:	431bde83 	.word	0x431bde83

08007050 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007050:	b480      	push	{r7}
 8007052:	b085      	sub	sp, #20
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007058:	4b79      	ldr	r3, [pc, #484]	; (8007240 <ADC_Init+0x1f0>)
 800705a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	431a      	orrs	r2, r3
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007084:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	6859      	ldr	r1, [r3, #4]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	021a      	lsls	r2, r3, #8
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	430a      	orrs	r2, r1
 8007098:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685a      	ldr	r2, [r3, #4]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80070a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	6859      	ldr	r1, [r3, #4]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689a      	ldr	r2, [r3, #8]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	430a      	orrs	r2, r1
 80070ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	689a      	ldr	r2, [r3, #8]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	6899      	ldr	r1, [r3, #8]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68da      	ldr	r2, [r3, #12]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	430a      	orrs	r2, r1
 80070dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e2:	4a58      	ldr	r2, [pc, #352]	; (8007244 <ADC_Init+0x1f4>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d022      	beq.n	800712e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	689a      	ldr	r2, [r3, #8]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80070f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	6899      	ldr	r1, [r3, #8]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	430a      	orrs	r2, r1
 8007108:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	689a      	ldr	r2, [r3, #8]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007118:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6899      	ldr	r1, [r3, #8]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	430a      	orrs	r2, r1
 800712a:	609a      	str	r2, [r3, #8]
 800712c:	e00f      	b.n	800714e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	689a      	ldr	r2, [r3, #8]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800713c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	689a      	ldr	r2, [r3, #8]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800714c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	689a      	ldr	r2, [r3, #8]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f022 0202 	bic.w	r2, r2, #2
 800715c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	6899      	ldr	r1, [r3, #8]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	7e1b      	ldrb	r3, [r3, #24]
 8007168:	005a      	lsls	r2, r3, #1
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	430a      	orrs	r2, r1
 8007170:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d01b      	beq.n	80071b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800718a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800719a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	6859      	ldr	r1, [r3, #4]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a6:	3b01      	subs	r3, #1
 80071a8:	035a      	lsls	r2, r3, #13
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	605a      	str	r2, [r3, #4]
 80071b2:	e007      	b.n	80071c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	685a      	ldr	r2, [r3, #4]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80071d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	69db      	ldr	r3, [r3, #28]
 80071de:	3b01      	subs	r3, #1
 80071e0:	051a      	lsls	r2, r3, #20
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	430a      	orrs	r2, r1
 80071e8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	689a      	ldr	r2, [r3, #8]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80071f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6899      	ldr	r1, [r3, #8]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007206:	025a      	lsls	r2, r3, #9
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	430a      	orrs	r2, r1
 800720e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	689a      	ldr	r2, [r3, #8]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800721e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	6899      	ldr	r1, [r3, #8]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	695b      	ldr	r3, [r3, #20]
 800722a:	029a      	lsls	r2, r3, #10
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	609a      	str	r2, [r3, #8]
}
 8007234:	bf00      	nop
 8007236:	3714      	adds	r7, #20
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr
 8007240:	40012300 	.word	0x40012300
 8007244:	0f000001 	.word	0x0f000001

08007248 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007248:	b480      	push	{r7}
 800724a:	b085      	sub	sp, #20
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f003 0307 	and.w	r3, r3, #7
 8007256:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007258:	4b0c      	ldr	r3, [pc, #48]	; (800728c <__NVIC_SetPriorityGrouping+0x44>)
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800725e:	68ba      	ldr	r2, [r7, #8]
 8007260:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007264:	4013      	ands	r3, r2
 8007266:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007270:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007274:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007278:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800727a:	4a04      	ldr	r2, [pc, #16]	; (800728c <__NVIC_SetPriorityGrouping+0x44>)
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	60d3      	str	r3, [r2, #12]
}
 8007280:	bf00      	nop
 8007282:	3714      	adds	r7, #20
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr
 800728c:	e000ed00 	.word	0xe000ed00

08007290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007290:	b480      	push	{r7}
 8007292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007294:	4b04      	ldr	r3, [pc, #16]	; (80072a8 <__NVIC_GetPriorityGrouping+0x18>)
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	0a1b      	lsrs	r3, r3, #8
 800729a:	f003 0307 	and.w	r3, r3, #7
}
 800729e:	4618      	mov	r0, r3
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	e000ed00 	.word	0xe000ed00

080072ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	4603      	mov	r3, r0
 80072b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	db0b      	blt.n	80072d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80072be:	79fb      	ldrb	r3, [r7, #7]
 80072c0:	f003 021f 	and.w	r2, r3, #31
 80072c4:	4907      	ldr	r1, [pc, #28]	; (80072e4 <__NVIC_EnableIRQ+0x38>)
 80072c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072ca:	095b      	lsrs	r3, r3, #5
 80072cc:	2001      	movs	r0, #1
 80072ce:	fa00 f202 	lsl.w	r2, r0, r2
 80072d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80072d6:	bf00      	nop
 80072d8:	370c      	adds	r7, #12
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr
 80072e2:	bf00      	nop
 80072e4:	e000e100 	.word	0xe000e100

080072e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	4603      	mov	r3, r0
 80072f0:	6039      	str	r1, [r7, #0]
 80072f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	db0a      	blt.n	8007312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	b2da      	uxtb	r2, r3
 8007300:	490c      	ldr	r1, [pc, #48]	; (8007334 <__NVIC_SetPriority+0x4c>)
 8007302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007306:	0112      	lsls	r2, r2, #4
 8007308:	b2d2      	uxtb	r2, r2
 800730a:	440b      	add	r3, r1
 800730c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007310:	e00a      	b.n	8007328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	b2da      	uxtb	r2, r3
 8007316:	4908      	ldr	r1, [pc, #32]	; (8007338 <__NVIC_SetPriority+0x50>)
 8007318:	79fb      	ldrb	r3, [r7, #7]
 800731a:	f003 030f 	and.w	r3, r3, #15
 800731e:	3b04      	subs	r3, #4
 8007320:	0112      	lsls	r2, r2, #4
 8007322:	b2d2      	uxtb	r2, r2
 8007324:	440b      	add	r3, r1
 8007326:	761a      	strb	r2, [r3, #24]
}
 8007328:	bf00      	nop
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr
 8007334:	e000e100 	.word	0xe000e100
 8007338:	e000ed00 	.word	0xe000ed00

0800733c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800733c:	b480      	push	{r7}
 800733e:	b089      	sub	sp, #36	; 0x24
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f003 0307 	and.w	r3, r3, #7
 800734e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	f1c3 0307 	rsb	r3, r3, #7
 8007356:	2b04      	cmp	r3, #4
 8007358:	bf28      	it	cs
 800735a:	2304      	movcs	r3, #4
 800735c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	3304      	adds	r3, #4
 8007362:	2b06      	cmp	r3, #6
 8007364:	d902      	bls.n	800736c <NVIC_EncodePriority+0x30>
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	3b03      	subs	r3, #3
 800736a:	e000      	b.n	800736e <NVIC_EncodePriority+0x32>
 800736c:	2300      	movs	r3, #0
 800736e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007370:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	fa02 f303 	lsl.w	r3, r2, r3
 800737a:	43da      	mvns	r2, r3
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	401a      	ands	r2, r3
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007384:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	fa01 f303 	lsl.w	r3, r1, r3
 800738e:	43d9      	mvns	r1, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007394:	4313      	orrs	r3, r2
         );
}
 8007396:	4618      	mov	r0, r3
 8007398:	3724      	adds	r7, #36	; 0x24
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr

080073a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80073a2:	b580      	push	{r7, lr}
 80073a4:	b082      	sub	sp, #8
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f7ff ff4c 	bl	8007248 <__NVIC_SetPriorityGrouping>
}
 80073b0:	bf00      	nop
 80073b2:	3708      	adds	r7, #8
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b086      	sub	sp, #24
 80073bc:	af00      	add	r7, sp, #0
 80073be:	4603      	mov	r3, r0
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
 80073c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80073c6:	2300      	movs	r3, #0
 80073c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80073ca:	f7ff ff61 	bl	8007290 <__NVIC_GetPriorityGrouping>
 80073ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	68b9      	ldr	r1, [r7, #8]
 80073d4:	6978      	ldr	r0, [r7, #20]
 80073d6:	f7ff ffb1 	bl	800733c <NVIC_EncodePriority>
 80073da:	4602      	mov	r2, r0
 80073dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073e0:	4611      	mov	r1, r2
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7ff ff80 	bl	80072e8 <__NVIC_SetPriority>
}
 80073e8:	bf00      	nop
 80073ea:	3718      	adds	r7, #24
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b082      	sub	sp, #8
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	4603      	mov	r3, r0
 80073f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80073fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073fe:	4618      	mov	r0, r3
 8007400:	f7ff ff54 	bl	80072ac <__NVIC_EnableIRQ>
}
 8007404:	bf00      	nop
 8007406:	3708      	adds	r7, #8
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007418:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800741a:	f7ff fae5 	bl	80069e8 <HAL_GetTick>
 800741e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007426:	b2db      	uxtb	r3, r3
 8007428:	2b02      	cmp	r3, #2
 800742a:	d008      	beq.n	800743e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2280      	movs	r2, #128	; 0x80
 8007430:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e052      	b.n	80074e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f022 0216 	bic.w	r2, r2, #22
 800744c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	695a      	ldr	r2, [r3, #20]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800745c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007462:	2b00      	cmp	r3, #0
 8007464:	d103      	bne.n	800746e <HAL_DMA_Abort+0x62>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800746a:	2b00      	cmp	r3, #0
 800746c:	d007      	beq.n	800747e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f022 0208 	bic.w	r2, r2, #8
 800747c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	681a      	ldr	r2, [r3, #0]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f022 0201 	bic.w	r2, r2, #1
 800748c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800748e:	e013      	b.n	80074b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007490:	f7ff faaa 	bl	80069e8 <HAL_GetTick>
 8007494:	4602      	mov	r2, r0
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	1ad3      	subs	r3, r2, r3
 800749a:	2b05      	cmp	r3, #5
 800749c:	d90c      	bls.n	80074b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2220      	movs	r2, #32
 80074a2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2203      	movs	r2, #3
 80074a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80074b4:	2303      	movs	r3, #3
 80074b6:	e015      	b.n	80074e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 0301 	and.w	r3, r3, #1
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d1e4      	bne.n	8007490 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074ca:	223f      	movs	r2, #63	; 0x3f
 80074cc:	409a      	lsls	r2, r3
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2201      	movs	r2, #1
 80074d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80074e2:	2300      	movs	r3, #0
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3710      	adds	r7, #16
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	2b02      	cmp	r3, #2
 80074fe:	d004      	beq.n	800750a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2280      	movs	r2, #128	; 0x80
 8007504:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e00c      	b.n	8007524 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2205      	movs	r2, #5
 800750e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f022 0201 	bic.w	r2, r2, #1
 8007520:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007522:	2300      	movs	r3, #0
}
 8007524:	4618      	mov	r0, r3
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007530:	b480      	push	{r7}
 8007532:	b089      	sub	sp, #36	; 0x24
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800753a:	2300      	movs	r3, #0
 800753c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800753e:	2300      	movs	r3, #0
 8007540:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007542:	2300      	movs	r3, #0
 8007544:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007546:	2300      	movs	r3, #0
 8007548:	61fb      	str	r3, [r7, #28]
 800754a:	e16b      	b.n	8007824 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800754c:	2201      	movs	r2, #1
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	fa02 f303 	lsl.w	r3, r2, r3
 8007554:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	4013      	ands	r3, r2
 800755e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007560:	693a      	ldr	r2, [r7, #16]
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	429a      	cmp	r2, r3
 8007566:	f040 815a 	bne.w	800781e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	f003 0303 	and.w	r3, r3, #3
 8007572:	2b01      	cmp	r3, #1
 8007574:	d005      	beq.n	8007582 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800757e:	2b02      	cmp	r3, #2
 8007580:	d130      	bne.n	80075e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	005b      	lsls	r3, r3, #1
 800758c:	2203      	movs	r2, #3
 800758e:	fa02 f303 	lsl.w	r3, r2, r3
 8007592:	43db      	mvns	r3, r3
 8007594:	69ba      	ldr	r2, [r7, #24]
 8007596:	4013      	ands	r3, r2
 8007598:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	68da      	ldr	r2, [r3, #12]
 800759e:	69fb      	ldr	r3, [r7, #28]
 80075a0:	005b      	lsls	r3, r3, #1
 80075a2:	fa02 f303 	lsl.w	r3, r2, r3
 80075a6:	69ba      	ldr	r2, [r7, #24]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	69ba      	ldr	r2, [r7, #24]
 80075b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80075b8:	2201      	movs	r2, #1
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	fa02 f303 	lsl.w	r3, r2, r3
 80075c0:	43db      	mvns	r3, r3
 80075c2:	69ba      	ldr	r2, [r7, #24]
 80075c4:	4013      	ands	r3, r2
 80075c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	091b      	lsrs	r3, r3, #4
 80075ce:	f003 0201 	and.w	r2, r3, #1
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	fa02 f303 	lsl.w	r3, r2, r3
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	4313      	orrs	r3, r2
 80075dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	69ba      	ldr	r2, [r7, #24]
 80075e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	f003 0303 	and.w	r3, r3, #3
 80075ec:	2b03      	cmp	r3, #3
 80075ee:	d017      	beq.n	8007620 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80075f6:	69fb      	ldr	r3, [r7, #28]
 80075f8:	005b      	lsls	r3, r3, #1
 80075fa:	2203      	movs	r2, #3
 80075fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007600:	43db      	mvns	r3, r3
 8007602:	69ba      	ldr	r2, [r7, #24]
 8007604:	4013      	ands	r3, r2
 8007606:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	689a      	ldr	r2, [r3, #8]
 800760c:	69fb      	ldr	r3, [r7, #28]
 800760e:	005b      	lsls	r3, r3, #1
 8007610:	fa02 f303 	lsl.w	r3, r2, r3
 8007614:	69ba      	ldr	r2, [r7, #24]
 8007616:	4313      	orrs	r3, r2
 8007618:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	69ba      	ldr	r2, [r7, #24]
 800761e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	f003 0303 	and.w	r3, r3, #3
 8007628:	2b02      	cmp	r3, #2
 800762a:	d123      	bne.n	8007674 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	08da      	lsrs	r2, r3, #3
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	3208      	adds	r2, #8
 8007634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007638:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800763a:	69fb      	ldr	r3, [r7, #28]
 800763c:	f003 0307 	and.w	r3, r3, #7
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	220f      	movs	r2, #15
 8007644:	fa02 f303 	lsl.w	r3, r2, r3
 8007648:	43db      	mvns	r3, r3
 800764a:	69ba      	ldr	r2, [r7, #24]
 800764c:	4013      	ands	r3, r2
 800764e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	691a      	ldr	r2, [r3, #16]
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	f003 0307 	and.w	r3, r3, #7
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	fa02 f303 	lsl.w	r3, r2, r3
 8007660:	69ba      	ldr	r2, [r7, #24]
 8007662:	4313      	orrs	r3, r2
 8007664:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007666:	69fb      	ldr	r3, [r7, #28]
 8007668:	08da      	lsrs	r2, r3, #3
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	3208      	adds	r2, #8
 800766e:	69b9      	ldr	r1, [r7, #24]
 8007670:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800767a:	69fb      	ldr	r3, [r7, #28]
 800767c:	005b      	lsls	r3, r3, #1
 800767e:	2203      	movs	r2, #3
 8007680:	fa02 f303 	lsl.w	r3, r2, r3
 8007684:	43db      	mvns	r3, r3
 8007686:	69ba      	ldr	r2, [r7, #24]
 8007688:	4013      	ands	r3, r2
 800768a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	f003 0203 	and.w	r2, r3, #3
 8007694:	69fb      	ldr	r3, [r7, #28]
 8007696:	005b      	lsls	r3, r3, #1
 8007698:	fa02 f303 	lsl.w	r3, r2, r3
 800769c:	69ba      	ldr	r2, [r7, #24]
 800769e:	4313      	orrs	r3, r2
 80076a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	69ba      	ldr	r2, [r7, #24]
 80076a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f000 80b4 	beq.w	800781e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80076b6:	2300      	movs	r3, #0
 80076b8:	60fb      	str	r3, [r7, #12]
 80076ba:	4b60      	ldr	r3, [pc, #384]	; (800783c <HAL_GPIO_Init+0x30c>)
 80076bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076be:	4a5f      	ldr	r2, [pc, #380]	; (800783c <HAL_GPIO_Init+0x30c>)
 80076c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80076c4:	6453      	str	r3, [r2, #68]	; 0x44
 80076c6:	4b5d      	ldr	r3, [pc, #372]	; (800783c <HAL_GPIO_Init+0x30c>)
 80076c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076ce:	60fb      	str	r3, [r7, #12]
 80076d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80076d2:	4a5b      	ldr	r2, [pc, #364]	; (8007840 <HAL_GPIO_Init+0x310>)
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	089b      	lsrs	r3, r3, #2
 80076d8:	3302      	adds	r3, #2
 80076da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80076e0:	69fb      	ldr	r3, [r7, #28]
 80076e2:	f003 0303 	and.w	r3, r3, #3
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	220f      	movs	r2, #15
 80076ea:	fa02 f303 	lsl.w	r3, r2, r3
 80076ee:	43db      	mvns	r3, r3
 80076f0:	69ba      	ldr	r2, [r7, #24]
 80076f2:	4013      	ands	r3, r2
 80076f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a52      	ldr	r2, [pc, #328]	; (8007844 <HAL_GPIO_Init+0x314>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d02b      	beq.n	8007756 <HAL_GPIO_Init+0x226>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a51      	ldr	r2, [pc, #324]	; (8007848 <HAL_GPIO_Init+0x318>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d025      	beq.n	8007752 <HAL_GPIO_Init+0x222>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a50      	ldr	r2, [pc, #320]	; (800784c <HAL_GPIO_Init+0x31c>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d01f      	beq.n	800774e <HAL_GPIO_Init+0x21e>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a4f      	ldr	r2, [pc, #316]	; (8007850 <HAL_GPIO_Init+0x320>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d019      	beq.n	800774a <HAL_GPIO_Init+0x21a>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a4e      	ldr	r2, [pc, #312]	; (8007854 <HAL_GPIO_Init+0x324>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d013      	beq.n	8007746 <HAL_GPIO_Init+0x216>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a4d      	ldr	r2, [pc, #308]	; (8007858 <HAL_GPIO_Init+0x328>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d00d      	beq.n	8007742 <HAL_GPIO_Init+0x212>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a4c      	ldr	r2, [pc, #304]	; (800785c <HAL_GPIO_Init+0x32c>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d007      	beq.n	800773e <HAL_GPIO_Init+0x20e>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a4b      	ldr	r2, [pc, #300]	; (8007860 <HAL_GPIO_Init+0x330>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d101      	bne.n	800773a <HAL_GPIO_Init+0x20a>
 8007736:	2307      	movs	r3, #7
 8007738:	e00e      	b.n	8007758 <HAL_GPIO_Init+0x228>
 800773a:	2308      	movs	r3, #8
 800773c:	e00c      	b.n	8007758 <HAL_GPIO_Init+0x228>
 800773e:	2306      	movs	r3, #6
 8007740:	e00a      	b.n	8007758 <HAL_GPIO_Init+0x228>
 8007742:	2305      	movs	r3, #5
 8007744:	e008      	b.n	8007758 <HAL_GPIO_Init+0x228>
 8007746:	2304      	movs	r3, #4
 8007748:	e006      	b.n	8007758 <HAL_GPIO_Init+0x228>
 800774a:	2303      	movs	r3, #3
 800774c:	e004      	b.n	8007758 <HAL_GPIO_Init+0x228>
 800774e:	2302      	movs	r3, #2
 8007750:	e002      	b.n	8007758 <HAL_GPIO_Init+0x228>
 8007752:	2301      	movs	r3, #1
 8007754:	e000      	b.n	8007758 <HAL_GPIO_Init+0x228>
 8007756:	2300      	movs	r3, #0
 8007758:	69fa      	ldr	r2, [r7, #28]
 800775a:	f002 0203 	and.w	r2, r2, #3
 800775e:	0092      	lsls	r2, r2, #2
 8007760:	4093      	lsls	r3, r2
 8007762:	69ba      	ldr	r2, [r7, #24]
 8007764:	4313      	orrs	r3, r2
 8007766:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007768:	4935      	ldr	r1, [pc, #212]	; (8007840 <HAL_GPIO_Init+0x310>)
 800776a:	69fb      	ldr	r3, [r7, #28]
 800776c:	089b      	lsrs	r3, r3, #2
 800776e:	3302      	adds	r3, #2
 8007770:	69ba      	ldr	r2, [r7, #24]
 8007772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007776:	4b3b      	ldr	r3, [pc, #236]	; (8007864 <HAL_GPIO_Init+0x334>)
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	43db      	mvns	r3, r3
 8007780:	69ba      	ldr	r2, [r7, #24]
 8007782:	4013      	ands	r3, r2
 8007784:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800778e:	2b00      	cmp	r3, #0
 8007790:	d003      	beq.n	800779a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007792:	69ba      	ldr	r2, [r7, #24]
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	4313      	orrs	r3, r2
 8007798:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800779a:	4a32      	ldr	r2, [pc, #200]	; (8007864 <HAL_GPIO_Init+0x334>)
 800779c:	69bb      	ldr	r3, [r7, #24]
 800779e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80077a0:	4b30      	ldr	r3, [pc, #192]	; (8007864 <HAL_GPIO_Init+0x334>)
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	43db      	mvns	r3, r3
 80077aa:	69ba      	ldr	r2, [r7, #24]
 80077ac:	4013      	ands	r3, r2
 80077ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d003      	beq.n	80077c4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80077bc:	69ba      	ldr	r2, [r7, #24]
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80077c4:	4a27      	ldr	r2, [pc, #156]	; (8007864 <HAL_GPIO_Init+0x334>)
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80077ca:	4b26      	ldr	r3, [pc, #152]	; (8007864 <HAL_GPIO_Init+0x334>)
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	43db      	mvns	r3, r3
 80077d4:	69ba      	ldr	r2, [r7, #24]
 80077d6:	4013      	ands	r3, r2
 80077d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d003      	beq.n	80077ee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80077e6:	69ba      	ldr	r2, [r7, #24]
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	4313      	orrs	r3, r2
 80077ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80077ee:	4a1d      	ldr	r2, [pc, #116]	; (8007864 <HAL_GPIO_Init+0x334>)
 80077f0:	69bb      	ldr	r3, [r7, #24]
 80077f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80077f4:	4b1b      	ldr	r3, [pc, #108]	; (8007864 <HAL_GPIO_Init+0x334>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	43db      	mvns	r3, r3
 80077fe:	69ba      	ldr	r2, [r7, #24]
 8007800:	4013      	ands	r3, r2
 8007802:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800780c:	2b00      	cmp	r3, #0
 800780e:	d003      	beq.n	8007818 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007810:	69ba      	ldr	r2, [r7, #24]
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	4313      	orrs	r3, r2
 8007816:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007818:	4a12      	ldr	r2, [pc, #72]	; (8007864 <HAL_GPIO_Init+0x334>)
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800781e:	69fb      	ldr	r3, [r7, #28]
 8007820:	3301      	adds	r3, #1
 8007822:	61fb      	str	r3, [r7, #28]
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	2b0f      	cmp	r3, #15
 8007828:	f67f ae90 	bls.w	800754c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800782c:	bf00      	nop
 800782e:	bf00      	nop
 8007830:	3724      	adds	r7, #36	; 0x24
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	40023800 	.word	0x40023800
 8007840:	40013800 	.word	0x40013800
 8007844:	40020000 	.word	0x40020000
 8007848:	40020400 	.word	0x40020400
 800784c:	40020800 	.word	0x40020800
 8007850:	40020c00 	.word	0x40020c00
 8007854:	40021000 	.word	0x40021000
 8007858:	40021400 	.word	0x40021400
 800785c:	40021800 	.word	0x40021800
 8007860:	40021c00 	.word	0x40021c00
 8007864:	40013c00 	.word	0x40013c00

08007868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	460b      	mov	r3, r1
 8007872:	807b      	strh	r3, [r7, #2]
 8007874:	4613      	mov	r3, r2
 8007876:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007878:	787b      	ldrb	r3, [r7, #1]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d003      	beq.n	8007886 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800787e:	887a      	ldrh	r2, [r7, #2]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007884:	e003      	b.n	800788e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007886:	887b      	ldrh	r3, [r7, #2]
 8007888:	041a      	lsls	r2, r3, #16
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	619a      	str	r2, [r3, #24]
}
 800788e:	bf00      	nop
 8007890:	370c      	adds	r7, #12
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr
	...

0800789c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d101      	bne.n	80078ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80078aa:	2301      	movs	r3, #1
 80078ac:	e12b      	b.n	8007b06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d106      	bne.n	80078c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f7fe fd60 	bl	8006388 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2224      	movs	r2, #36	; 0x24
 80078cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f022 0201 	bic.w	r2, r2, #1
 80078de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80078ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80078fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007900:	f001 fbe4 	bl	80090cc <HAL_RCC_GetPCLK1Freq>
 8007904:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	4a81      	ldr	r2, [pc, #516]	; (8007b10 <HAL_I2C_Init+0x274>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d807      	bhi.n	8007920 <HAL_I2C_Init+0x84>
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	4a80      	ldr	r2, [pc, #512]	; (8007b14 <HAL_I2C_Init+0x278>)
 8007914:	4293      	cmp	r3, r2
 8007916:	bf94      	ite	ls
 8007918:	2301      	movls	r3, #1
 800791a:	2300      	movhi	r3, #0
 800791c:	b2db      	uxtb	r3, r3
 800791e:	e006      	b.n	800792e <HAL_I2C_Init+0x92>
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	4a7d      	ldr	r2, [pc, #500]	; (8007b18 <HAL_I2C_Init+0x27c>)
 8007924:	4293      	cmp	r3, r2
 8007926:	bf94      	ite	ls
 8007928:	2301      	movls	r3, #1
 800792a:	2300      	movhi	r3, #0
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b00      	cmp	r3, #0
 8007930:	d001      	beq.n	8007936 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e0e7      	b.n	8007b06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	4a78      	ldr	r2, [pc, #480]	; (8007b1c <HAL_I2C_Init+0x280>)
 800793a:	fba2 2303 	umull	r2, r3, r2, r3
 800793e:	0c9b      	lsrs	r3, r3, #18
 8007940:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	430a      	orrs	r2, r1
 8007954:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	4a6a      	ldr	r2, [pc, #424]	; (8007b10 <HAL_I2C_Init+0x274>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d802      	bhi.n	8007970 <HAL_I2C_Init+0xd4>
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	3301      	adds	r3, #1
 800796e:	e009      	b.n	8007984 <HAL_I2C_Init+0xe8>
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007976:	fb02 f303 	mul.w	r3, r2, r3
 800797a:	4a69      	ldr	r2, [pc, #420]	; (8007b20 <HAL_I2C_Init+0x284>)
 800797c:	fba2 2303 	umull	r2, r3, r2, r3
 8007980:	099b      	lsrs	r3, r3, #6
 8007982:	3301      	adds	r3, #1
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	6812      	ldr	r2, [r2, #0]
 8007988:	430b      	orrs	r3, r1
 800798a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	69db      	ldr	r3, [r3, #28]
 8007992:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007996:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	495c      	ldr	r1, [pc, #368]	; (8007b10 <HAL_I2C_Init+0x274>)
 80079a0:	428b      	cmp	r3, r1
 80079a2:	d819      	bhi.n	80079d8 <HAL_I2C_Init+0x13c>
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	1e59      	subs	r1, r3, #1
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	005b      	lsls	r3, r3, #1
 80079ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80079b2:	1c59      	adds	r1, r3, #1
 80079b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80079b8:	400b      	ands	r3, r1
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d00a      	beq.n	80079d4 <HAL_I2C_Init+0x138>
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	1e59      	subs	r1, r3, #1
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	005b      	lsls	r3, r3, #1
 80079c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80079cc:	3301      	adds	r3, #1
 80079ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079d2:	e051      	b.n	8007a78 <HAL_I2C_Init+0x1dc>
 80079d4:	2304      	movs	r3, #4
 80079d6:	e04f      	b.n	8007a78 <HAL_I2C_Init+0x1dc>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d111      	bne.n	8007a04 <HAL_I2C_Init+0x168>
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	1e58      	subs	r0, r3, #1
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6859      	ldr	r1, [r3, #4]
 80079e8:	460b      	mov	r3, r1
 80079ea:	005b      	lsls	r3, r3, #1
 80079ec:	440b      	add	r3, r1
 80079ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80079f2:	3301      	adds	r3, #1
 80079f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	bf0c      	ite	eq
 80079fc:	2301      	moveq	r3, #1
 80079fe:	2300      	movne	r3, #0
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	e012      	b.n	8007a2a <HAL_I2C_Init+0x18e>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	1e58      	subs	r0, r3, #1
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6859      	ldr	r1, [r3, #4]
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	440b      	add	r3, r1
 8007a12:	0099      	lsls	r1, r3, #2
 8007a14:	440b      	add	r3, r1
 8007a16:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	bf0c      	ite	eq
 8007a24:	2301      	moveq	r3, #1
 8007a26:	2300      	movne	r3, #0
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <HAL_I2C_Init+0x196>
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e022      	b.n	8007a78 <HAL_I2C_Init+0x1dc>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d10e      	bne.n	8007a58 <HAL_I2C_Init+0x1bc>
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	1e58      	subs	r0, r3, #1
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6859      	ldr	r1, [r3, #4]
 8007a42:	460b      	mov	r3, r1
 8007a44:	005b      	lsls	r3, r3, #1
 8007a46:	440b      	add	r3, r1
 8007a48:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a56:	e00f      	b.n	8007a78 <HAL_I2C_Init+0x1dc>
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	1e58      	subs	r0, r3, #1
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6859      	ldr	r1, [r3, #4]
 8007a60:	460b      	mov	r3, r1
 8007a62:	009b      	lsls	r3, r3, #2
 8007a64:	440b      	add	r3, r1
 8007a66:	0099      	lsls	r1, r3, #2
 8007a68:	440b      	add	r3, r1
 8007a6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a6e:	3301      	adds	r3, #1
 8007a70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a78:	6879      	ldr	r1, [r7, #4]
 8007a7a:	6809      	ldr	r1, [r1, #0]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	69da      	ldr	r2, [r3, #28]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a1b      	ldr	r3, [r3, #32]
 8007a92:	431a      	orrs	r2, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	430a      	orrs	r2, r1
 8007a9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007aa6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	6911      	ldr	r1, [r2, #16]
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	68d2      	ldr	r2, [r2, #12]
 8007ab2:	4311      	orrs	r1, r2
 8007ab4:	687a      	ldr	r2, [r7, #4]
 8007ab6:	6812      	ldr	r2, [r2, #0]
 8007ab8:	430b      	orrs	r3, r1
 8007aba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	695a      	ldr	r2, [r3, #20]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	699b      	ldr	r3, [r3, #24]
 8007ace:	431a      	orrs	r2, r3
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	430a      	orrs	r2, r1
 8007ad6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f042 0201 	orr.w	r2, r2, #1
 8007ae6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2220      	movs	r2, #32
 8007af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b04:	2300      	movs	r3, #0
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3710      	adds	r7, #16
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
 8007b0e:	bf00      	nop
 8007b10:	000186a0 	.word	0x000186a0
 8007b14:	001e847f 	.word	0x001e847f
 8007b18:	003d08ff 	.word	0x003d08ff
 8007b1c:	431bde83 	.word	0x431bde83
 8007b20:	10624dd3 	.word	0x10624dd3

08007b24 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b088      	sub	sp, #32
 8007b28:	af02      	add	r7, sp, #8
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	4608      	mov	r0, r1
 8007b2e:	4611      	mov	r1, r2
 8007b30:	461a      	mov	r2, r3
 8007b32:	4603      	mov	r3, r0
 8007b34:	817b      	strh	r3, [r7, #10]
 8007b36:	460b      	mov	r3, r1
 8007b38:	813b      	strh	r3, [r7, #8]
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007b3e:	f7fe ff53 	bl	80069e8 <HAL_GetTick>
 8007b42:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	2b20      	cmp	r3, #32
 8007b4e:	f040 80d9 	bne.w	8007d04 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	2319      	movs	r3, #25
 8007b58:	2201      	movs	r2, #1
 8007b5a:	496d      	ldr	r1, [pc, #436]	; (8007d10 <HAL_I2C_Mem_Write+0x1ec>)
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f000 fc7f 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d001      	beq.n	8007b6c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007b68:	2302      	movs	r3, #2
 8007b6a:	e0cc      	b.n	8007d06 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d101      	bne.n	8007b7a <HAL_I2C_Mem_Write+0x56>
 8007b76:	2302      	movs	r3, #2
 8007b78:	e0c5      	b.n	8007d06 <HAL_I2C_Mem_Write+0x1e2>
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 0301 	and.w	r3, r3, #1
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d007      	beq.n	8007ba0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	681a      	ldr	r2, [r3, #0]
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f042 0201 	orr.w	r2, r2, #1
 8007b9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007bae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2221      	movs	r2, #33	; 0x21
 8007bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2240      	movs	r2, #64	; 0x40
 8007bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	6a3a      	ldr	r2, [r7, #32]
 8007bca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007bd0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bd6:	b29a      	uxth	r2, r3
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	4a4d      	ldr	r2, [pc, #308]	; (8007d14 <HAL_I2C_Mem_Write+0x1f0>)
 8007be0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007be2:	88f8      	ldrh	r0, [r7, #6]
 8007be4:	893a      	ldrh	r2, [r7, #8]
 8007be6:	8979      	ldrh	r1, [r7, #10]
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	9301      	str	r3, [sp, #4]
 8007bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bee:	9300      	str	r3, [sp, #0]
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	68f8      	ldr	r0, [r7, #12]
 8007bf4:	f000 fab6 	bl	8008164 <I2C_RequestMemoryWrite>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d052      	beq.n	8007ca4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e081      	b.n	8007d06 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f000 fd00 	bl	800860c <I2C_WaitOnTXEFlagUntilTimeout>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d00d      	beq.n	8007c2e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c16:	2b04      	cmp	r3, #4
 8007c18:	d107      	bne.n	8007c2a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c28:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e06b      	b.n	8007d06 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c32:	781a      	ldrb	r2, [r3, #0]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c3e:	1c5a      	adds	r2, r3, #1
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	3b01      	subs	r3, #1
 8007c58:	b29a      	uxth	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	695b      	ldr	r3, [r3, #20]
 8007c64:	f003 0304 	and.w	r3, r3, #4
 8007c68:	2b04      	cmp	r3, #4
 8007c6a:	d11b      	bne.n	8007ca4 <HAL_I2C_Mem_Write+0x180>
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d017      	beq.n	8007ca4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c78:	781a      	ldrb	r2, [r3, #0]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c84:	1c5a      	adds	r2, r3, #1
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	b29a      	uxth	r2, r3
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	b29a      	uxth	r2, r3
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1aa      	bne.n	8007c02 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007cac:	697a      	ldr	r2, [r7, #20]
 8007cae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f000 fcec 	bl	800868e <I2C_WaitOnBTFFlagUntilTimeout>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00d      	beq.n	8007cd8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc0:	2b04      	cmp	r3, #4
 8007cc2:	d107      	bne.n	8007cd4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cd2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	e016      	b.n	8007d06 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ce6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2220      	movs	r2, #32
 8007cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007d00:	2300      	movs	r3, #0
 8007d02:	e000      	b.n	8007d06 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007d04:	2302      	movs	r3, #2
  }
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3718      	adds	r7, #24
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop
 8007d10:	00100002 	.word	0x00100002
 8007d14:	ffff0000 	.word	0xffff0000

08007d18 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b08c      	sub	sp, #48	; 0x30
 8007d1c:	af02      	add	r7, sp, #8
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	4608      	mov	r0, r1
 8007d22:	4611      	mov	r1, r2
 8007d24:	461a      	mov	r2, r3
 8007d26:	4603      	mov	r3, r0
 8007d28:	817b      	strh	r3, [r7, #10]
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	813b      	strh	r3, [r7, #8]
 8007d2e:	4613      	mov	r3, r2
 8007d30:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007d32:	f7fe fe59 	bl	80069e8 <HAL_GetTick>
 8007d36:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	2b20      	cmp	r3, #32
 8007d42:	f040 8208 	bne.w	8008156 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d48:	9300      	str	r3, [sp, #0]
 8007d4a:	2319      	movs	r3, #25
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	497b      	ldr	r1, [pc, #492]	; (8007f3c <HAL_I2C_Mem_Read+0x224>)
 8007d50:	68f8      	ldr	r0, [r7, #12]
 8007d52:	f000 fb85 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007d56:	4603      	mov	r3, r0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d001      	beq.n	8007d60 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007d5c:	2302      	movs	r3, #2
 8007d5e:	e1fb      	b.n	8008158 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d101      	bne.n	8007d6e <HAL_I2C_Mem_Read+0x56>
 8007d6a:	2302      	movs	r3, #2
 8007d6c:	e1f4      	b.n	8008158 <HAL_I2C_Mem_Read+0x440>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f003 0301 	and.w	r3, r3, #1
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d007      	beq.n	8007d94 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f042 0201 	orr.w	r2, r2, #1
 8007d92:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007da2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2222      	movs	r2, #34	; 0x22
 8007da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2240      	movs	r2, #64	; 0x40
 8007db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007dbe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007dc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	4a5b      	ldr	r2, [pc, #364]	; (8007f40 <HAL_I2C_Mem_Read+0x228>)
 8007dd4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007dd6:	88f8      	ldrh	r0, [r7, #6]
 8007dd8:	893a      	ldrh	r2, [r7, #8]
 8007dda:	8979      	ldrh	r1, [r7, #10]
 8007ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dde:	9301      	str	r3, [sp, #4]
 8007de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007de2:	9300      	str	r3, [sp, #0]
 8007de4:	4603      	mov	r3, r0
 8007de6:	68f8      	ldr	r0, [r7, #12]
 8007de8:	f000 fa52 	bl	8008290 <I2C_RequestMemoryRead>
 8007dec:	4603      	mov	r3, r0
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d001      	beq.n	8007df6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007df2:	2301      	movs	r3, #1
 8007df4:	e1b0      	b.n	8008158 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d113      	bne.n	8007e26 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dfe:	2300      	movs	r3, #0
 8007e00:	623b      	str	r3, [r7, #32]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	695b      	ldr	r3, [r3, #20]
 8007e08:	623b      	str	r3, [r7, #32]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	699b      	ldr	r3, [r3, #24]
 8007e10:	623b      	str	r3, [r7, #32]
 8007e12:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e22:	601a      	str	r2, [r3, #0]
 8007e24:	e184      	b.n	8008130 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d11b      	bne.n	8007e66 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e3e:	2300      	movs	r3, #0
 8007e40:	61fb      	str	r3, [r7, #28]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	695b      	ldr	r3, [r3, #20]
 8007e48:	61fb      	str	r3, [r7, #28]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	699b      	ldr	r3, [r3, #24]
 8007e50:	61fb      	str	r3, [r7, #28]
 8007e52:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e62:	601a      	str	r2, [r3, #0]
 8007e64:	e164      	b.n	8008130 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e6a:	2b02      	cmp	r3, #2
 8007e6c:	d11b      	bne.n	8007ea6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681a      	ldr	r2, [r3, #0]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e7c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e8c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e8e:	2300      	movs	r3, #0
 8007e90:	61bb      	str	r3, [r7, #24]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	695b      	ldr	r3, [r3, #20]
 8007e98:	61bb      	str	r3, [r7, #24]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	699b      	ldr	r3, [r3, #24]
 8007ea0:	61bb      	str	r3, [r7, #24]
 8007ea2:	69bb      	ldr	r3, [r7, #24]
 8007ea4:	e144      	b.n	8008130 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	617b      	str	r3, [r7, #20]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	695b      	ldr	r3, [r3, #20]
 8007eb0:	617b      	str	r3, [r7, #20]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	617b      	str	r3, [r7, #20]
 8007eba:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007ebc:	e138      	b.n	8008130 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ec2:	2b03      	cmp	r3, #3
 8007ec4:	f200 80f1 	bhi.w	80080aa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d123      	bne.n	8007f18 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ed2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007ed4:	68f8      	ldr	r0, [r7, #12]
 8007ed6:	f000 fc1b 	bl	8008710 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007eda:	4603      	mov	r3, r0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d001      	beq.n	8007ee4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	e139      	b.n	8008158 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	691a      	ldr	r2, [r3, #16]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eee:	b2d2      	uxtb	r2, r2
 8007ef0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef6:	1c5a      	adds	r2, r3, #1
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f00:	3b01      	subs	r3, #1
 8007f02:	b29a      	uxth	r2, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007f16:	e10b      	b.n	8008130 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d14e      	bne.n	8007fbe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f26:	2200      	movs	r2, #0
 8007f28:	4906      	ldr	r1, [pc, #24]	; (8007f44 <HAL_I2C_Mem_Read+0x22c>)
 8007f2a:	68f8      	ldr	r0, [r7, #12]
 8007f2c:	f000 fa98 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d008      	beq.n	8007f48 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007f36:	2301      	movs	r3, #1
 8007f38:	e10e      	b.n	8008158 <HAL_I2C_Mem_Read+0x440>
 8007f3a:	bf00      	nop
 8007f3c:	00100002 	.word	0x00100002
 8007f40:	ffff0000 	.word	0xffff0000
 8007f44:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	691a      	ldr	r2, [r3, #16]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f62:	b2d2      	uxtb	r2, r2
 8007f64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f6a:	1c5a      	adds	r2, r3, #1
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f74:	3b01      	subs	r3, #1
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	3b01      	subs	r3, #1
 8007f84:	b29a      	uxth	r2, r3
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	691a      	ldr	r2, [r3, #16]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f94:	b2d2      	uxtb	r2, r2
 8007f96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f9c:	1c5a      	adds	r2, r3, #1
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	b29a      	uxth	r2, r3
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	b29a      	uxth	r2, r3
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007fbc:	e0b8      	b.n	8008130 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc0:	9300      	str	r3, [sp, #0]
 8007fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	4966      	ldr	r1, [pc, #408]	; (8008160 <HAL_I2C_Mem_Read+0x448>)
 8007fc8:	68f8      	ldr	r0, [r7, #12]
 8007fca:	f000 fa49 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d001      	beq.n	8007fd8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	e0bf      	b.n	8008158 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	681a      	ldr	r2, [r3, #0]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fe6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	691a      	ldr	r2, [r3, #16]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff2:	b2d2      	uxtb	r2, r2
 8007ff4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ffa:	1c5a      	adds	r2, r3, #1
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008004:	3b01      	subs	r3, #1
 8008006:	b29a      	uxth	r2, r3
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008010:	b29b      	uxth	r3, r3
 8008012:	3b01      	subs	r3, #1
 8008014:	b29a      	uxth	r2, r3
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800801a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008020:	2200      	movs	r2, #0
 8008022:	494f      	ldr	r1, [pc, #316]	; (8008160 <HAL_I2C_Mem_Read+0x448>)
 8008024:	68f8      	ldr	r0, [r7, #12]
 8008026:	f000 fa1b 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d001      	beq.n	8008034 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	e091      	b.n	8008158 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008042:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	691a      	ldr	r2, [r3, #16]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800804e:	b2d2      	uxtb	r2, r2
 8008050:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008056:	1c5a      	adds	r2, r3, #1
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008060:	3b01      	subs	r3, #1
 8008062:	b29a      	uxth	r2, r3
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800806c:	b29b      	uxth	r3, r3
 800806e:	3b01      	subs	r3, #1
 8008070:	b29a      	uxth	r2, r3
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	691a      	ldr	r2, [r3, #16]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008080:	b2d2      	uxtb	r2, r2
 8008082:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008088:	1c5a      	adds	r2, r3, #1
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008092:	3b01      	subs	r3, #1
 8008094:	b29a      	uxth	r2, r3
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800809e:	b29b      	uxth	r3, r3
 80080a0:	3b01      	subs	r3, #1
 80080a2:	b29a      	uxth	r2, r3
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80080a8:	e042      	b.n	8008130 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80080aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080ac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80080ae:	68f8      	ldr	r0, [r7, #12]
 80080b0:	f000 fb2e 	bl	8008710 <I2C_WaitOnRXNEFlagUntilTimeout>
 80080b4:	4603      	mov	r3, r0
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d001      	beq.n	80080be <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e04c      	b.n	8008158 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	691a      	ldr	r2, [r3, #16]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c8:	b2d2      	uxtb	r2, r2
 80080ca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d0:	1c5a      	adds	r2, r3, #1
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080da:	3b01      	subs	r3, #1
 80080dc:	b29a      	uxth	r2, r3
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	3b01      	subs	r3, #1
 80080ea:	b29a      	uxth	r2, r3
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	695b      	ldr	r3, [r3, #20]
 80080f6:	f003 0304 	and.w	r3, r3, #4
 80080fa:	2b04      	cmp	r3, #4
 80080fc:	d118      	bne.n	8008130 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	691a      	ldr	r2, [r3, #16]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008108:	b2d2      	uxtb	r2, r2
 800810a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008110:	1c5a      	adds	r2, r3, #1
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800811a:	3b01      	subs	r3, #1
 800811c:	b29a      	uxth	r2, r3
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008126:	b29b      	uxth	r3, r3
 8008128:	3b01      	subs	r3, #1
 800812a:	b29a      	uxth	r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008134:	2b00      	cmp	r3, #0
 8008136:	f47f aec2 	bne.w	8007ebe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2220      	movs	r2, #32
 800813e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2200      	movs	r2, #0
 8008146:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008152:	2300      	movs	r3, #0
 8008154:	e000      	b.n	8008158 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008156:	2302      	movs	r3, #2
  }
}
 8008158:	4618      	mov	r0, r3
 800815a:	3728      	adds	r7, #40	; 0x28
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}
 8008160:	00010004 	.word	0x00010004

08008164 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b088      	sub	sp, #32
 8008168:	af02      	add	r7, sp, #8
 800816a:	60f8      	str	r0, [r7, #12]
 800816c:	4608      	mov	r0, r1
 800816e:	4611      	mov	r1, r2
 8008170:	461a      	mov	r2, r3
 8008172:	4603      	mov	r3, r0
 8008174:	817b      	strh	r3, [r7, #10]
 8008176:	460b      	mov	r3, r1
 8008178:	813b      	strh	r3, [r7, #8]
 800817a:	4613      	mov	r3, r2
 800817c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800818c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800818e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008190:	9300      	str	r3, [sp, #0]
 8008192:	6a3b      	ldr	r3, [r7, #32]
 8008194:	2200      	movs	r2, #0
 8008196:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	f000 f960 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00d      	beq.n	80081c2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081b4:	d103      	bne.n	80081be <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80081bc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	e05f      	b.n	8008282 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80081c2:	897b      	ldrh	r3, [r7, #10]
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	461a      	mov	r2, r3
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80081d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80081d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d4:	6a3a      	ldr	r2, [r7, #32]
 80081d6:	492d      	ldr	r1, [pc, #180]	; (800828c <I2C_RequestMemoryWrite+0x128>)
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f000 f998 	bl	800850e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d001      	beq.n	80081e8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e04c      	b.n	8008282 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081e8:	2300      	movs	r3, #0
 80081ea:	617b      	str	r3, [r7, #20]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	695b      	ldr	r3, [r3, #20]
 80081f2:	617b      	str	r3, [r7, #20]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	699b      	ldr	r3, [r3, #24]
 80081fa:	617b      	str	r3, [r7, #20]
 80081fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008200:	6a39      	ldr	r1, [r7, #32]
 8008202:	68f8      	ldr	r0, [r7, #12]
 8008204:	f000 fa02 	bl	800860c <I2C_WaitOnTXEFlagUntilTimeout>
 8008208:	4603      	mov	r3, r0
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00d      	beq.n	800822a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008212:	2b04      	cmp	r3, #4
 8008214:	d107      	bne.n	8008226 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008224:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	e02b      	b.n	8008282 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800822a:	88fb      	ldrh	r3, [r7, #6]
 800822c:	2b01      	cmp	r3, #1
 800822e:	d105      	bne.n	800823c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008230:	893b      	ldrh	r3, [r7, #8]
 8008232:	b2da      	uxtb	r2, r3
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	611a      	str	r2, [r3, #16]
 800823a:	e021      	b.n	8008280 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800823c:	893b      	ldrh	r3, [r7, #8]
 800823e:	0a1b      	lsrs	r3, r3, #8
 8008240:	b29b      	uxth	r3, r3
 8008242:	b2da      	uxtb	r2, r3
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800824a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800824c:	6a39      	ldr	r1, [r7, #32]
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f000 f9dc 	bl	800860c <I2C_WaitOnTXEFlagUntilTimeout>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00d      	beq.n	8008276 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800825e:	2b04      	cmp	r3, #4
 8008260:	d107      	bne.n	8008272 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008270:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e005      	b.n	8008282 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008276:	893b      	ldrh	r3, [r7, #8]
 8008278:	b2da      	uxtb	r2, r3
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008280:	2300      	movs	r3, #0
}
 8008282:	4618      	mov	r0, r3
 8008284:	3718      	adds	r7, #24
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	00010002 	.word	0x00010002

08008290 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b088      	sub	sp, #32
 8008294:	af02      	add	r7, sp, #8
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	4608      	mov	r0, r1
 800829a:	4611      	mov	r1, r2
 800829c:	461a      	mov	r2, r3
 800829e:	4603      	mov	r3, r0
 80082a0:	817b      	strh	r3, [r7, #10]
 80082a2:	460b      	mov	r3, r1
 80082a4:	813b      	strh	r3, [r7, #8]
 80082a6:	4613      	mov	r3, r2
 80082a8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80082b8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80082ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	6a3b      	ldr	r3, [r7, #32]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f000 f8c2 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00d      	beq.n	80082fe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082f0:	d103      	bne.n	80082fa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80082f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e0aa      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80082fe:	897b      	ldrh	r3, [r7, #10]
 8008300:	b2db      	uxtb	r3, r3
 8008302:	461a      	mov	r2, r3
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800830c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800830e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008310:	6a3a      	ldr	r2, [r7, #32]
 8008312:	4952      	ldr	r1, [pc, #328]	; (800845c <I2C_RequestMemoryRead+0x1cc>)
 8008314:	68f8      	ldr	r0, [r7, #12]
 8008316:	f000 f8fa 	bl	800850e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d001      	beq.n	8008324 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e097      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008324:	2300      	movs	r3, #0
 8008326:	617b      	str	r3, [r7, #20]
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	695b      	ldr	r3, [r3, #20]
 800832e:	617b      	str	r3, [r7, #20]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	699b      	ldr	r3, [r3, #24]
 8008336:	617b      	str	r3, [r7, #20]
 8008338:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800833a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800833c:	6a39      	ldr	r1, [r7, #32]
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f000 f964 	bl	800860c <I2C_WaitOnTXEFlagUntilTimeout>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00d      	beq.n	8008366 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800834e:	2b04      	cmp	r3, #4
 8008350:	d107      	bne.n	8008362 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008360:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e076      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008366:	88fb      	ldrh	r3, [r7, #6]
 8008368:	2b01      	cmp	r3, #1
 800836a:	d105      	bne.n	8008378 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800836c:	893b      	ldrh	r3, [r7, #8]
 800836e:	b2da      	uxtb	r2, r3
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	611a      	str	r2, [r3, #16]
 8008376:	e021      	b.n	80083bc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008378:	893b      	ldrh	r3, [r7, #8]
 800837a:	0a1b      	lsrs	r3, r3, #8
 800837c:	b29b      	uxth	r3, r3
 800837e:	b2da      	uxtb	r2, r3
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008388:	6a39      	ldr	r1, [r7, #32]
 800838a:	68f8      	ldr	r0, [r7, #12]
 800838c:	f000 f93e 	bl	800860c <I2C_WaitOnTXEFlagUntilTimeout>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00d      	beq.n	80083b2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800839a:	2b04      	cmp	r3, #4
 800839c:	d107      	bne.n	80083ae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e050      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80083b2:	893b      	ldrh	r3, [r7, #8]
 80083b4:	b2da      	uxtb	r2, r3
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083be:	6a39      	ldr	r1, [r7, #32]
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f000 f923 	bl	800860c <I2C_WaitOnTXEFlagUntilTimeout>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d00d      	beq.n	80083e8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083d0:	2b04      	cmp	r3, #4
 80083d2:	d107      	bne.n	80083e4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80083e4:	2301      	movs	r3, #1
 80083e6:	e035      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80083f6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80083f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083fa:	9300      	str	r3, [sp, #0]
 80083fc:	6a3b      	ldr	r3, [r7, #32]
 80083fe:	2200      	movs	r2, #0
 8008400:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f000 f82b 	bl	8008460 <I2C_WaitOnFlagUntilTimeout>
 800840a:	4603      	mov	r3, r0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00d      	beq.n	800842c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800841a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800841e:	d103      	bne.n	8008428 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008426:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008428:	2303      	movs	r3, #3
 800842a:	e013      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800842c:	897b      	ldrh	r3, [r7, #10]
 800842e:	b2db      	uxtb	r3, r3
 8008430:	f043 0301 	orr.w	r3, r3, #1
 8008434:	b2da      	uxtb	r2, r3
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800843c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843e:	6a3a      	ldr	r2, [r7, #32]
 8008440:	4906      	ldr	r1, [pc, #24]	; (800845c <I2C_RequestMemoryRead+0x1cc>)
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f000 f863 	bl	800850e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008448:	4603      	mov	r3, r0
 800844a:	2b00      	cmp	r3, #0
 800844c:	d001      	beq.n	8008452 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e000      	b.n	8008454 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008452:	2300      	movs	r3, #0
}
 8008454:	4618      	mov	r0, r3
 8008456:	3718      	adds	r7, #24
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}
 800845c:	00010002 	.word	0x00010002

08008460 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	603b      	str	r3, [r7, #0]
 800846c:	4613      	mov	r3, r2
 800846e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008470:	e025      	b.n	80084be <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008478:	d021      	beq.n	80084be <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800847a:	f7fe fab5 	bl	80069e8 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	69bb      	ldr	r3, [r7, #24]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	683a      	ldr	r2, [r7, #0]
 8008486:	429a      	cmp	r2, r3
 8008488:	d302      	bcc.n	8008490 <I2C_WaitOnFlagUntilTimeout+0x30>
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d116      	bne.n	80084be <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2200      	movs	r2, #0
 8008494:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2220      	movs	r2, #32
 800849a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2200      	movs	r2, #0
 80084a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084aa:	f043 0220 	orr.w	r2, r3, #32
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80084ba:	2301      	movs	r3, #1
 80084bc:	e023      	b.n	8008506 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	0c1b      	lsrs	r3, r3, #16
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d10d      	bne.n	80084e4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	695b      	ldr	r3, [r3, #20]
 80084ce:	43da      	mvns	r2, r3
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	4013      	ands	r3, r2
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	bf0c      	ite	eq
 80084da:	2301      	moveq	r3, #1
 80084dc:	2300      	movne	r3, #0
 80084de:	b2db      	uxtb	r3, r3
 80084e0:	461a      	mov	r2, r3
 80084e2:	e00c      	b.n	80084fe <I2C_WaitOnFlagUntilTimeout+0x9e>
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	699b      	ldr	r3, [r3, #24]
 80084ea:	43da      	mvns	r2, r3
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	4013      	ands	r3, r2
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	bf0c      	ite	eq
 80084f6:	2301      	moveq	r3, #1
 80084f8:	2300      	movne	r3, #0
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	461a      	mov	r2, r3
 80084fe:	79fb      	ldrb	r3, [r7, #7]
 8008500:	429a      	cmp	r2, r3
 8008502:	d0b6      	beq.n	8008472 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008504:	2300      	movs	r3, #0
}
 8008506:	4618      	mov	r0, r3
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}

0800850e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800850e:	b580      	push	{r7, lr}
 8008510:	b084      	sub	sp, #16
 8008512:	af00      	add	r7, sp, #0
 8008514:	60f8      	str	r0, [r7, #12]
 8008516:	60b9      	str	r1, [r7, #8]
 8008518:	607a      	str	r2, [r7, #4]
 800851a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800851c:	e051      	b.n	80085c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	695b      	ldr	r3, [r3, #20]
 8008524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008528:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800852c:	d123      	bne.n	8008576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800853c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008546:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2220      	movs	r2, #32
 8008552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2200      	movs	r2, #0
 800855a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008562:	f043 0204 	orr.w	r2, r3, #4
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	e046      	b.n	8008604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800857c:	d021      	beq.n	80085c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800857e:	f7fe fa33 	bl	80069e8 <HAL_GetTick>
 8008582:	4602      	mov	r2, r0
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	1ad3      	subs	r3, r2, r3
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	429a      	cmp	r2, r3
 800858c:	d302      	bcc.n	8008594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d116      	bne.n	80085c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2220      	movs	r2, #32
 800859e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ae:	f043 0220 	orr.w	r2, r3, #32
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2200      	movs	r2, #0
 80085ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	e020      	b.n	8008604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	0c1b      	lsrs	r3, r3, #16
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d10c      	bne.n	80085e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	695b      	ldr	r3, [r3, #20]
 80085d2:	43da      	mvns	r2, r3
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	4013      	ands	r3, r2
 80085d8:	b29b      	uxth	r3, r3
 80085da:	2b00      	cmp	r3, #0
 80085dc:	bf14      	ite	ne
 80085de:	2301      	movne	r3, #1
 80085e0:	2300      	moveq	r3, #0
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	e00b      	b.n	80085fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	43da      	mvns	r2, r3
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	4013      	ands	r3, r2
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	bf14      	ite	ne
 80085f8:	2301      	movne	r3, #1
 80085fa:	2300      	moveq	r3, #0
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d18d      	bne.n	800851e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008602:	2300      	movs	r3, #0
}
 8008604:	4618      	mov	r0, r3
 8008606:	3710      	adds	r7, #16
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	60b9      	str	r1, [r7, #8]
 8008616:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008618:	e02d      	b.n	8008676 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800861a:	68f8      	ldr	r0, [r7, #12]
 800861c:	f000 f8ce 	bl	80087bc <I2C_IsAcknowledgeFailed>
 8008620:	4603      	mov	r3, r0
 8008622:	2b00      	cmp	r3, #0
 8008624:	d001      	beq.n	800862a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	e02d      	b.n	8008686 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008630:	d021      	beq.n	8008676 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008632:	f7fe f9d9 	bl	80069e8 <HAL_GetTick>
 8008636:	4602      	mov	r2, r0
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	68ba      	ldr	r2, [r7, #8]
 800863e:	429a      	cmp	r2, r3
 8008640:	d302      	bcc.n	8008648 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d116      	bne.n	8008676 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2200      	movs	r2, #0
 800864c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2220      	movs	r2, #32
 8008652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2200      	movs	r2, #0
 800865a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008662:	f043 0220 	orr.w	r2, r3, #32
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	e007      	b.n	8008686 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	695b      	ldr	r3, [r3, #20]
 800867c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008680:	2b80      	cmp	r3, #128	; 0x80
 8008682:	d1ca      	bne.n	800861a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3710      	adds	r7, #16
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}

0800868e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800868e:	b580      	push	{r7, lr}
 8008690:	b084      	sub	sp, #16
 8008692:	af00      	add	r7, sp, #0
 8008694:	60f8      	str	r0, [r7, #12]
 8008696:	60b9      	str	r1, [r7, #8]
 8008698:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800869a:	e02d      	b.n	80086f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800869c:	68f8      	ldr	r0, [r7, #12]
 800869e:	f000 f88d 	bl	80087bc <I2C_IsAcknowledgeFailed>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d001      	beq.n	80086ac <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e02d      	b.n	8008708 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086b2:	d021      	beq.n	80086f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086b4:	f7fe f998 	bl	80069e8 <HAL_GetTick>
 80086b8:	4602      	mov	r2, r0
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	1ad3      	subs	r3, r2, r3
 80086be:	68ba      	ldr	r2, [r7, #8]
 80086c0:	429a      	cmp	r2, r3
 80086c2:	d302      	bcc.n	80086ca <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d116      	bne.n	80086f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2200      	movs	r2, #0
 80086ce:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2220      	movs	r2, #32
 80086d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086e4:	f043 0220 	orr.w	r2, r3, #32
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	e007      	b.n	8008708 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	695b      	ldr	r3, [r3, #20]
 80086fe:	f003 0304 	and.w	r3, r3, #4
 8008702:	2b04      	cmp	r3, #4
 8008704:	d1ca      	bne.n	800869c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3710      	adds	r7, #16
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b084      	sub	sp, #16
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800871c:	e042      	b.n	80087a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	695b      	ldr	r3, [r3, #20]
 8008724:	f003 0310 	and.w	r3, r3, #16
 8008728:	2b10      	cmp	r3, #16
 800872a:	d119      	bne.n	8008760 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f06f 0210 	mvn.w	r2, #16
 8008734:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2200      	movs	r2, #0
 800873a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2220      	movs	r2, #32
 8008740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2200      	movs	r2, #0
 8008748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2200      	movs	r2, #0
 8008758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	e029      	b.n	80087b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008760:	f7fe f942 	bl	80069e8 <HAL_GetTick>
 8008764:	4602      	mov	r2, r0
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	1ad3      	subs	r3, r2, r3
 800876a:	68ba      	ldr	r2, [r7, #8]
 800876c:	429a      	cmp	r2, r3
 800876e:	d302      	bcc.n	8008776 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d116      	bne.n	80087a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2200      	movs	r2, #0
 800877a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2220      	movs	r2, #32
 8008780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2200      	movs	r2, #0
 8008788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008790:	f043 0220 	orr.w	r2, r3, #32
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80087a0:	2301      	movs	r3, #1
 80087a2:	e007      	b.n	80087b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	695b      	ldr	r3, [r3, #20]
 80087aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087ae:	2b40      	cmp	r3, #64	; 0x40
 80087b0:	d1b5      	bne.n	800871e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3710      	adds	r7, #16
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}

080087bc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80087bc:	b480      	push	{r7}
 80087be:	b083      	sub	sp, #12
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	695b      	ldr	r3, [r3, #20]
 80087ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087d2:	d11b      	bne.n	800880c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80087dc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2200      	movs	r2, #0
 80087e2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2220      	movs	r2, #32
 80087e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f8:	f043 0204 	orr.w	r2, r3, #4
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e000      	b.n	800880e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	370c      	adds	r7, #12
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr
	...

0800881c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8008822:	4b06      	ldr	r3, [pc, #24]	; (800883c <HAL_PWR_EnableBkUpAccess+0x20>)
 8008824:	2201      	movs	r2, #1
 8008826:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8008828:	4b05      	ldr	r3, [pc, #20]	; (8008840 <HAL_PWR_EnableBkUpAccess+0x24>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800882e:	687b      	ldr	r3, [r7, #4]
}
 8008830:	bf00      	nop
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr
 800883c:	420e0020 	.word	0x420e0020
 8008840:	40007000 	.word	0x40007000

08008844 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 800884a:	4b06      	ldr	r3, [pc, #24]	; (8008864 <HAL_PWR_DisableBkUpAccess+0x20>)
 800884c:	2200      	movs	r2, #0
 800884e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8008850:	4b05      	ldr	r3, [pc, #20]	; (8008868 <HAL_PWR_DisableBkUpAccess+0x24>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8008856:	687b      	ldr	r3, [r7, #4]
}
 8008858:	bf00      	nop
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr
 8008864:	420e0020 	.word	0x420e0020
 8008868:	40007000 	.word	0x40007000

0800886c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b086      	sub	sp, #24
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d101      	bne.n	800887e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e267      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f003 0301 	and.w	r3, r3, #1
 8008886:	2b00      	cmp	r3, #0
 8008888:	d075      	beq.n	8008976 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800888a:	4b88      	ldr	r3, [pc, #544]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	f003 030c 	and.w	r3, r3, #12
 8008892:	2b04      	cmp	r3, #4
 8008894:	d00c      	beq.n	80088b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008896:	4b85      	ldr	r3, [pc, #532]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800889e:	2b08      	cmp	r3, #8
 80088a0:	d112      	bne.n	80088c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80088a2:	4b82      	ldr	r3, [pc, #520]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80088ae:	d10b      	bne.n	80088c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088b0:	4b7e      	ldr	r3, [pc, #504]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d05b      	beq.n	8008974 <HAL_RCC_OscConfig+0x108>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d157      	bne.n	8008974 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80088c4:	2301      	movs	r3, #1
 80088c6:	e242      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088d0:	d106      	bne.n	80088e0 <HAL_RCC_OscConfig+0x74>
 80088d2:	4b76      	ldr	r3, [pc, #472]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a75      	ldr	r2, [pc, #468]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80088d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80088dc:	6013      	str	r3, [r2, #0]
 80088de:	e01d      	b.n	800891c <HAL_RCC_OscConfig+0xb0>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80088e8:	d10c      	bne.n	8008904 <HAL_RCC_OscConfig+0x98>
 80088ea:	4b70      	ldr	r3, [pc, #448]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a6f      	ldr	r2, [pc, #444]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80088f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80088f4:	6013      	str	r3, [r2, #0]
 80088f6:	4b6d      	ldr	r3, [pc, #436]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4a6c      	ldr	r2, [pc, #432]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80088fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008900:	6013      	str	r3, [r2, #0]
 8008902:	e00b      	b.n	800891c <HAL_RCC_OscConfig+0xb0>
 8008904:	4b69      	ldr	r3, [pc, #420]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a68      	ldr	r2, [pc, #416]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 800890a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800890e:	6013      	str	r3, [r2, #0]
 8008910:	4b66      	ldr	r3, [pc, #408]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a65      	ldr	r2, [pc, #404]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800891a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d013      	beq.n	800894c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008924:	f7fe f860 	bl	80069e8 <HAL_GetTick>
 8008928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800892a:	e008      	b.n	800893e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800892c:	f7fe f85c 	bl	80069e8 <HAL_GetTick>
 8008930:	4602      	mov	r2, r0
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	1ad3      	subs	r3, r2, r3
 8008936:	2b64      	cmp	r3, #100	; 0x64
 8008938:	d901      	bls.n	800893e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e207      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800893e:	4b5b      	ldr	r3, [pc, #364]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008946:	2b00      	cmp	r3, #0
 8008948:	d0f0      	beq.n	800892c <HAL_RCC_OscConfig+0xc0>
 800894a:	e014      	b.n	8008976 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800894c:	f7fe f84c 	bl	80069e8 <HAL_GetTick>
 8008950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008952:	e008      	b.n	8008966 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008954:	f7fe f848 	bl	80069e8 <HAL_GetTick>
 8008958:	4602      	mov	r2, r0
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	1ad3      	subs	r3, r2, r3
 800895e:	2b64      	cmp	r3, #100	; 0x64
 8008960:	d901      	bls.n	8008966 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008962:	2303      	movs	r3, #3
 8008964:	e1f3      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008966:	4b51      	ldr	r3, [pc, #324]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1f0      	bne.n	8008954 <HAL_RCC_OscConfig+0xe8>
 8008972:	e000      	b.n	8008976 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f003 0302 	and.w	r3, r3, #2
 800897e:	2b00      	cmp	r3, #0
 8008980:	d063      	beq.n	8008a4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008982:	4b4a      	ldr	r3, [pc, #296]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	f003 030c 	and.w	r3, r3, #12
 800898a:	2b00      	cmp	r3, #0
 800898c:	d00b      	beq.n	80089a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800898e:	4b47      	ldr	r3, [pc, #284]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008990:	689b      	ldr	r3, [r3, #8]
 8008992:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008996:	2b08      	cmp	r3, #8
 8008998:	d11c      	bne.n	80089d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800899a:	4b44      	ldr	r3, [pc, #272]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d116      	bne.n	80089d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80089a6:	4b41      	ldr	r3, [pc, #260]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f003 0302 	and.w	r3, r3, #2
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d005      	beq.n	80089be <HAL_RCC_OscConfig+0x152>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d001      	beq.n	80089be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80089ba:	2301      	movs	r3, #1
 80089bc:	e1c7      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089be:	4b3b      	ldr	r3, [pc, #236]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	691b      	ldr	r3, [r3, #16]
 80089ca:	00db      	lsls	r3, r3, #3
 80089cc:	4937      	ldr	r1, [pc, #220]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80089ce:	4313      	orrs	r3, r2
 80089d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80089d2:	e03a      	b.n	8008a4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d020      	beq.n	8008a1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80089dc:	4b34      	ldr	r3, [pc, #208]	; (8008ab0 <HAL_RCC_OscConfig+0x244>)
 80089de:	2201      	movs	r2, #1
 80089e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089e2:	f7fe f801 	bl	80069e8 <HAL_GetTick>
 80089e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089e8:	e008      	b.n	80089fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80089ea:	f7fd fffd 	bl	80069e8 <HAL_GetTick>
 80089ee:	4602      	mov	r2, r0
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	1ad3      	subs	r3, r2, r3
 80089f4:	2b02      	cmp	r3, #2
 80089f6:	d901      	bls.n	80089fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80089f8:	2303      	movs	r3, #3
 80089fa:	e1a8      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089fc:	4b2b      	ldr	r3, [pc, #172]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 0302 	and.w	r3, r3, #2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d0f0      	beq.n	80089ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a08:	4b28      	ldr	r3, [pc, #160]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	691b      	ldr	r3, [r3, #16]
 8008a14:	00db      	lsls	r3, r3, #3
 8008a16:	4925      	ldr	r1, [pc, #148]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	600b      	str	r3, [r1, #0]
 8008a1c:	e015      	b.n	8008a4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a1e:	4b24      	ldr	r3, [pc, #144]	; (8008ab0 <HAL_RCC_OscConfig+0x244>)
 8008a20:	2200      	movs	r2, #0
 8008a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a24:	f7fd ffe0 	bl	80069e8 <HAL_GetTick>
 8008a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a2a:	e008      	b.n	8008a3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008a2c:	f7fd ffdc 	bl	80069e8 <HAL_GetTick>
 8008a30:	4602      	mov	r2, r0
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	1ad3      	subs	r3, r2, r3
 8008a36:	2b02      	cmp	r3, #2
 8008a38:	d901      	bls.n	8008a3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008a3a:	2303      	movs	r3, #3
 8008a3c:	e187      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a3e:	4b1b      	ldr	r3, [pc, #108]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f003 0302 	and.w	r3, r3, #2
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d1f0      	bne.n	8008a2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f003 0308 	and.w	r3, r3, #8
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d036      	beq.n	8008ac4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	695b      	ldr	r3, [r3, #20]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d016      	beq.n	8008a8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a5e:	4b15      	ldr	r3, [pc, #84]	; (8008ab4 <HAL_RCC_OscConfig+0x248>)
 8008a60:	2201      	movs	r2, #1
 8008a62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a64:	f7fd ffc0 	bl	80069e8 <HAL_GetTick>
 8008a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a6a:	e008      	b.n	8008a7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008a6c:	f7fd ffbc 	bl	80069e8 <HAL_GetTick>
 8008a70:	4602      	mov	r2, r0
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	1ad3      	subs	r3, r2, r3
 8008a76:	2b02      	cmp	r3, #2
 8008a78:	d901      	bls.n	8008a7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008a7a:	2303      	movs	r3, #3
 8008a7c:	e167      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a7e:	4b0b      	ldr	r3, [pc, #44]	; (8008aac <HAL_RCC_OscConfig+0x240>)
 8008a80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a82:	f003 0302 	and.w	r3, r3, #2
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d0f0      	beq.n	8008a6c <HAL_RCC_OscConfig+0x200>
 8008a8a:	e01b      	b.n	8008ac4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a8c:	4b09      	ldr	r3, [pc, #36]	; (8008ab4 <HAL_RCC_OscConfig+0x248>)
 8008a8e:	2200      	movs	r2, #0
 8008a90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a92:	f7fd ffa9 	bl	80069e8 <HAL_GetTick>
 8008a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a98:	e00e      	b.n	8008ab8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008a9a:	f7fd ffa5 	bl	80069e8 <HAL_GetTick>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	1ad3      	subs	r3, r2, r3
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d907      	bls.n	8008ab8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008aa8:	2303      	movs	r3, #3
 8008aaa:	e150      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
 8008aac:	40023800 	.word	0x40023800
 8008ab0:	42470000 	.word	0x42470000
 8008ab4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008ab8:	4b88      	ldr	r3, [pc, #544]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008aba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008abc:	f003 0302 	and.w	r3, r3, #2
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d1ea      	bne.n	8008a9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f003 0304 	and.w	r3, r3, #4
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f000 8097 	beq.w	8008c00 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008ad6:	4b81      	ldr	r3, [pc, #516]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d10f      	bne.n	8008b02 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	60bb      	str	r3, [r7, #8]
 8008ae6:	4b7d      	ldr	r3, [pc, #500]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aea:	4a7c      	ldr	r2, [pc, #496]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008af0:	6413      	str	r3, [r2, #64]	; 0x40
 8008af2:	4b7a      	ldr	r3, [pc, #488]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008afa:	60bb      	str	r3, [r7, #8]
 8008afc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008afe:	2301      	movs	r3, #1
 8008b00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b02:	4b77      	ldr	r3, [pc, #476]	; (8008ce0 <HAL_RCC_OscConfig+0x474>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d118      	bne.n	8008b40 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b0e:	4b74      	ldr	r3, [pc, #464]	; (8008ce0 <HAL_RCC_OscConfig+0x474>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a73      	ldr	r2, [pc, #460]	; (8008ce0 <HAL_RCC_OscConfig+0x474>)
 8008b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b1a:	f7fd ff65 	bl	80069e8 <HAL_GetTick>
 8008b1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b20:	e008      	b.n	8008b34 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b22:	f7fd ff61 	bl	80069e8 <HAL_GetTick>
 8008b26:	4602      	mov	r2, r0
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	1ad3      	subs	r3, r2, r3
 8008b2c:	2b02      	cmp	r3, #2
 8008b2e:	d901      	bls.n	8008b34 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008b30:	2303      	movs	r3, #3
 8008b32:	e10c      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b34:	4b6a      	ldr	r3, [pc, #424]	; (8008ce0 <HAL_RCC_OscConfig+0x474>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d0f0      	beq.n	8008b22 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d106      	bne.n	8008b56 <HAL_RCC_OscConfig+0x2ea>
 8008b48:	4b64      	ldr	r3, [pc, #400]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b4c:	4a63      	ldr	r2, [pc, #396]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b4e:	f043 0301 	orr.w	r3, r3, #1
 8008b52:	6713      	str	r3, [r2, #112]	; 0x70
 8008b54:	e01c      	b.n	8008b90 <HAL_RCC_OscConfig+0x324>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	689b      	ldr	r3, [r3, #8]
 8008b5a:	2b05      	cmp	r3, #5
 8008b5c:	d10c      	bne.n	8008b78 <HAL_RCC_OscConfig+0x30c>
 8008b5e:	4b5f      	ldr	r3, [pc, #380]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b62:	4a5e      	ldr	r2, [pc, #376]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b64:	f043 0304 	orr.w	r3, r3, #4
 8008b68:	6713      	str	r3, [r2, #112]	; 0x70
 8008b6a:	4b5c      	ldr	r3, [pc, #368]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b6e:	4a5b      	ldr	r2, [pc, #364]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b70:	f043 0301 	orr.w	r3, r3, #1
 8008b74:	6713      	str	r3, [r2, #112]	; 0x70
 8008b76:	e00b      	b.n	8008b90 <HAL_RCC_OscConfig+0x324>
 8008b78:	4b58      	ldr	r3, [pc, #352]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b7c:	4a57      	ldr	r2, [pc, #348]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b7e:	f023 0301 	bic.w	r3, r3, #1
 8008b82:	6713      	str	r3, [r2, #112]	; 0x70
 8008b84:	4b55      	ldr	r3, [pc, #340]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b88:	4a54      	ldr	r2, [pc, #336]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008b8a:	f023 0304 	bic.w	r3, r3, #4
 8008b8e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d015      	beq.n	8008bc4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b98:	f7fd ff26 	bl	80069e8 <HAL_GetTick>
 8008b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b9e:	e00a      	b.n	8008bb6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008ba0:	f7fd ff22 	bl	80069e8 <HAL_GetTick>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	1ad3      	subs	r3, r2, r3
 8008baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d901      	bls.n	8008bb6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008bb2:	2303      	movs	r3, #3
 8008bb4:	e0cb      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bb6:	4b49      	ldr	r3, [pc, #292]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bba:	f003 0302 	and.w	r3, r3, #2
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d0ee      	beq.n	8008ba0 <HAL_RCC_OscConfig+0x334>
 8008bc2:	e014      	b.n	8008bee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008bc4:	f7fd ff10 	bl	80069e8 <HAL_GetTick>
 8008bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008bca:	e00a      	b.n	8008be2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008bcc:	f7fd ff0c 	bl	80069e8 <HAL_GetTick>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	1ad3      	subs	r3, r2, r3
 8008bd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d901      	bls.n	8008be2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008bde:	2303      	movs	r3, #3
 8008be0:	e0b5      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008be2:	4b3e      	ldr	r3, [pc, #248]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008be6:	f003 0302 	and.w	r3, r3, #2
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d1ee      	bne.n	8008bcc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008bee:	7dfb      	ldrb	r3, [r7, #23]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d105      	bne.n	8008c00 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008bf4:	4b39      	ldr	r3, [pc, #228]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bf8:	4a38      	ldr	r2, [pc, #224]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008bfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008bfe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	699b      	ldr	r3, [r3, #24]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 80a1 	beq.w	8008d4c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008c0a:	4b34      	ldr	r3, [pc, #208]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	f003 030c 	and.w	r3, r3, #12
 8008c12:	2b08      	cmp	r3, #8
 8008c14:	d05c      	beq.n	8008cd0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	699b      	ldr	r3, [r3, #24]
 8008c1a:	2b02      	cmp	r3, #2
 8008c1c:	d141      	bne.n	8008ca2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c1e:	4b31      	ldr	r3, [pc, #196]	; (8008ce4 <HAL_RCC_OscConfig+0x478>)
 8008c20:	2200      	movs	r2, #0
 8008c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c24:	f7fd fee0 	bl	80069e8 <HAL_GetTick>
 8008c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c2a:	e008      	b.n	8008c3e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c2c:	f7fd fedc 	bl	80069e8 <HAL_GetTick>
 8008c30:	4602      	mov	r2, r0
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	1ad3      	subs	r3, r2, r3
 8008c36:	2b02      	cmp	r3, #2
 8008c38:	d901      	bls.n	8008c3e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008c3a:	2303      	movs	r3, #3
 8008c3c:	e087      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c3e:	4b27      	ldr	r3, [pc, #156]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d1f0      	bne.n	8008c2c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	69da      	ldr	r2, [r3, #28]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6a1b      	ldr	r3, [r3, #32]
 8008c52:	431a      	orrs	r2, r3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c58:	019b      	lsls	r3, r3, #6
 8008c5a:	431a      	orrs	r2, r3
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c60:	085b      	lsrs	r3, r3, #1
 8008c62:	3b01      	subs	r3, #1
 8008c64:	041b      	lsls	r3, r3, #16
 8008c66:	431a      	orrs	r2, r3
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c6c:	061b      	lsls	r3, r3, #24
 8008c6e:	491b      	ldr	r1, [pc, #108]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008c70:	4313      	orrs	r3, r2
 8008c72:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c74:	4b1b      	ldr	r3, [pc, #108]	; (8008ce4 <HAL_RCC_OscConfig+0x478>)
 8008c76:	2201      	movs	r2, #1
 8008c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c7a:	f7fd feb5 	bl	80069e8 <HAL_GetTick>
 8008c7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c80:	e008      	b.n	8008c94 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c82:	f7fd feb1 	bl	80069e8 <HAL_GetTick>
 8008c86:	4602      	mov	r2, r0
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	1ad3      	subs	r3, r2, r3
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	d901      	bls.n	8008c94 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008c90:	2303      	movs	r3, #3
 8008c92:	e05c      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c94:	4b11      	ldr	r3, [pc, #68]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d0f0      	beq.n	8008c82 <HAL_RCC_OscConfig+0x416>
 8008ca0:	e054      	b.n	8008d4c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ca2:	4b10      	ldr	r3, [pc, #64]	; (8008ce4 <HAL_RCC_OscConfig+0x478>)
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ca8:	f7fd fe9e 	bl	80069e8 <HAL_GetTick>
 8008cac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cae:	e008      	b.n	8008cc2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008cb0:	f7fd fe9a 	bl	80069e8 <HAL_GetTick>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	1ad3      	subs	r3, r2, r3
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d901      	bls.n	8008cc2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008cbe:	2303      	movs	r3, #3
 8008cc0:	e045      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cc2:	4b06      	ldr	r3, [pc, #24]	; (8008cdc <HAL_RCC_OscConfig+0x470>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1f0      	bne.n	8008cb0 <HAL_RCC_OscConfig+0x444>
 8008cce:	e03d      	b.n	8008d4c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	699b      	ldr	r3, [r3, #24]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d107      	bne.n	8008ce8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e038      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
 8008cdc:	40023800 	.word	0x40023800
 8008ce0:	40007000 	.word	0x40007000
 8008ce4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008ce8:	4b1b      	ldr	r3, [pc, #108]	; (8008d58 <HAL_RCC_OscConfig+0x4ec>)
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	699b      	ldr	r3, [r3, #24]
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d028      	beq.n	8008d48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d121      	bne.n	8008d48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d0e:	429a      	cmp	r2, r3
 8008d10:	d11a      	bne.n	8008d48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d12:	68fa      	ldr	r2, [r7, #12]
 8008d14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008d18:	4013      	ands	r3, r2
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008d1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d111      	bne.n	8008d48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d2e:	085b      	lsrs	r3, r3, #1
 8008d30:	3b01      	subs	r3, #1
 8008d32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d107      	bne.n	8008d48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d001      	beq.n	8008d4c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008d48:	2301      	movs	r3, #1
 8008d4a:	e000      	b.n	8008d4e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008d4c:	2300      	movs	r3, #0
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3718      	adds	r7, #24
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	40023800 	.word	0x40023800

08008d5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b084      	sub	sp, #16
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d101      	bne.n	8008d70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	e0cc      	b.n	8008f0a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008d70:	4b68      	ldr	r3, [pc, #416]	; (8008f14 <HAL_RCC_ClockConfig+0x1b8>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f003 0307 	and.w	r3, r3, #7
 8008d78:	683a      	ldr	r2, [r7, #0]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d90c      	bls.n	8008d98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d7e:	4b65      	ldr	r3, [pc, #404]	; (8008f14 <HAL_RCC_ClockConfig+0x1b8>)
 8008d80:	683a      	ldr	r2, [r7, #0]
 8008d82:	b2d2      	uxtb	r2, r2
 8008d84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d86:	4b63      	ldr	r3, [pc, #396]	; (8008f14 <HAL_RCC_ClockConfig+0x1b8>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 0307 	and.w	r3, r3, #7
 8008d8e:	683a      	ldr	r2, [r7, #0]
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d001      	beq.n	8008d98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008d94:	2301      	movs	r3, #1
 8008d96:	e0b8      	b.n	8008f0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f003 0302 	and.w	r3, r3, #2
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d020      	beq.n	8008de6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f003 0304 	and.w	r3, r3, #4
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d005      	beq.n	8008dbc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008db0:	4b59      	ldr	r3, [pc, #356]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008db2:	689b      	ldr	r3, [r3, #8]
 8008db4:	4a58      	ldr	r2, [pc, #352]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008db6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008dba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 0308 	and.w	r3, r3, #8
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d005      	beq.n	8008dd4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008dc8:	4b53      	ldr	r3, [pc, #332]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	4a52      	ldr	r2, [pc, #328]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008dce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008dd2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008dd4:	4b50      	ldr	r3, [pc, #320]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	494d      	ldr	r1, [pc, #308]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008de2:	4313      	orrs	r3, r2
 8008de4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f003 0301 	and.w	r3, r3, #1
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d044      	beq.n	8008e7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d107      	bne.n	8008e0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008dfa:	4b47      	ldr	r3, [pc, #284]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d119      	bne.n	8008e3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e06:	2301      	movs	r3, #1
 8008e08:	e07f      	b.n	8008f0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	d003      	beq.n	8008e1a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008e16:	2b03      	cmp	r3, #3
 8008e18:	d107      	bne.n	8008e2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008e1a:	4b3f      	ldr	r3, [pc, #252]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d109      	bne.n	8008e3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e26:	2301      	movs	r3, #1
 8008e28:	e06f      	b.n	8008f0a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e2a:	4b3b      	ldr	r3, [pc, #236]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f003 0302 	and.w	r3, r3, #2
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d101      	bne.n	8008e3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e36:	2301      	movs	r3, #1
 8008e38:	e067      	b.n	8008f0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008e3a:	4b37      	ldr	r3, [pc, #220]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	f023 0203 	bic.w	r2, r3, #3
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	4934      	ldr	r1, [pc, #208]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008e4c:	f7fd fdcc 	bl	80069e8 <HAL_GetTick>
 8008e50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e52:	e00a      	b.n	8008e6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e54:	f7fd fdc8 	bl	80069e8 <HAL_GetTick>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	1ad3      	subs	r3, r2, r3
 8008e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d901      	bls.n	8008e6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008e66:	2303      	movs	r3, #3
 8008e68:	e04f      	b.n	8008f0a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e6a:	4b2b      	ldr	r3, [pc, #172]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f003 020c 	and.w	r2, r3, #12
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	009b      	lsls	r3, r3, #2
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d1eb      	bne.n	8008e54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008e7c:	4b25      	ldr	r3, [pc, #148]	; (8008f14 <HAL_RCC_ClockConfig+0x1b8>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f003 0307 	and.w	r3, r3, #7
 8008e84:	683a      	ldr	r2, [r7, #0]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d20c      	bcs.n	8008ea4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e8a:	4b22      	ldr	r3, [pc, #136]	; (8008f14 <HAL_RCC_ClockConfig+0x1b8>)
 8008e8c:	683a      	ldr	r2, [r7, #0]
 8008e8e:	b2d2      	uxtb	r2, r2
 8008e90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e92:	4b20      	ldr	r3, [pc, #128]	; (8008f14 <HAL_RCC_ClockConfig+0x1b8>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f003 0307 	and.w	r3, r3, #7
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d001      	beq.n	8008ea4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	e032      	b.n	8008f0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f003 0304 	and.w	r3, r3, #4
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d008      	beq.n	8008ec2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008eb0:	4b19      	ldr	r3, [pc, #100]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	68db      	ldr	r3, [r3, #12]
 8008ebc:	4916      	ldr	r1, [pc, #88]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008ebe:	4313      	orrs	r3, r2
 8008ec0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 0308 	and.w	r3, r3, #8
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d009      	beq.n	8008ee2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008ece:	4b12      	ldr	r3, [pc, #72]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	691b      	ldr	r3, [r3, #16]
 8008eda:	00db      	lsls	r3, r3, #3
 8008edc:	490e      	ldr	r1, [pc, #56]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008ee2:	f000 f821 	bl	8008f28 <HAL_RCC_GetSysClockFreq>
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	4b0b      	ldr	r3, [pc, #44]	; (8008f18 <HAL_RCC_ClockConfig+0x1bc>)
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	091b      	lsrs	r3, r3, #4
 8008eee:	f003 030f 	and.w	r3, r3, #15
 8008ef2:	490a      	ldr	r1, [pc, #40]	; (8008f1c <HAL_RCC_ClockConfig+0x1c0>)
 8008ef4:	5ccb      	ldrb	r3, [r1, r3]
 8008ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8008efa:	4a09      	ldr	r2, [pc, #36]	; (8008f20 <HAL_RCC_ClockConfig+0x1c4>)
 8008efc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008efe:	4b09      	ldr	r3, [pc, #36]	; (8008f24 <HAL_RCC_ClockConfig+0x1c8>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7fd fc32 	bl	800676c <HAL_InitTick>

  return HAL_OK;
 8008f08:	2300      	movs	r3, #0
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3710      	adds	r7, #16
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	bf00      	nop
 8008f14:	40023c00 	.word	0x40023c00
 8008f18:	40023800 	.word	0x40023800
 8008f1c:	0800fe00 	.word	0x0800fe00
 8008f20:	20000144 	.word	0x20000144
 8008f24:	20000148 	.word	0x20000148

08008f28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f2c:	b090      	sub	sp, #64	; 0x40
 8008f2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008f30:	2300      	movs	r3, #0
 8008f32:	637b      	str	r3, [r7, #52]	; 0x34
 8008f34:	2300      	movs	r3, #0
 8008f36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f38:	2300      	movs	r3, #0
 8008f3a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008f40:	4b59      	ldr	r3, [pc, #356]	; (80090a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008f42:	689b      	ldr	r3, [r3, #8]
 8008f44:	f003 030c 	and.w	r3, r3, #12
 8008f48:	2b08      	cmp	r3, #8
 8008f4a:	d00d      	beq.n	8008f68 <HAL_RCC_GetSysClockFreq+0x40>
 8008f4c:	2b08      	cmp	r3, #8
 8008f4e:	f200 80a1 	bhi.w	8009094 <HAL_RCC_GetSysClockFreq+0x16c>
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d002      	beq.n	8008f5c <HAL_RCC_GetSysClockFreq+0x34>
 8008f56:	2b04      	cmp	r3, #4
 8008f58:	d003      	beq.n	8008f62 <HAL_RCC_GetSysClockFreq+0x3a>
 8008f5a:	e09b      	b.n	8009094 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008f5c:	4b53      	ldr	r3, [pc, #332]	; (80090ac <HAL_RCC_GetSysClockFreq+0x184>)
 8008f5e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8008f60:	e09b      	b.n	800909a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008f62:	4b53      	ldr	r3, [pc, #332]	; (80090b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008f64:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008f66:	e098      	b.n	800909a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008f68:	4b4f      	ldr	r3, [pc, #316]	; (80090a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f70:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008f72:	4b4d      	ldr	r3, [pc, #308]	; (80090a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d028      	beq.n	8008fd0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008f7e:	4b4a      	ldr	r3, [pc, #296]	; (80090a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	099b      	lsrs	r3, r3, #6
 8008f84:	2200      	movs	r2, #0
 8008f86:	623b      	str	r3, [r7, #32]
 8008f88:	627a      	str	r2, [r7, #36]	; 0x24
 8008f8a:	6a3b      	ldr	r3, [r7, #32]
 8008f8c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008f90:	2100      	movs	r1, #0
 8008f92:	4b47      	ldr	r3, [pc, #284]	; (80090b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008f94:	fb03 f201 	mul.w	r2, r3, r1
 8008f98:	2300      	movs	r3, #0
 8008f9a:	fb00 f303 	mul.w	r3, r0, r3
 8008f9e:	4413      	add	r3, r2
 8008fa0:	4a43      	ldr	r2, [pc, #268]	; (80090b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008fa2:	fba0 1202 	umull	r1, r2, r0, r2
 8008fa6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008fa8:	460a      	mov	r2, r1
 8008faa:	62ba      	str	r2, [r7, #40]	; 0x28
 8008fac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fae:	4413      	add	r3, r2
 8008fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	61bb      	str	r3, [r7, #24]
 8008fb8:	61fa      	str	r2, [r7, #28]
 8008fba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008fbe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008fc2:	f7f7 fe1b 	bl	8000bfc <__aeabi_uldivmod>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	460b      	mov	r3, r1
 8008fca:	4613      	mov	r3, r2
 8008fcc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008fce:	e053      	b.n	8009078 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008fd0:	4b35      	ldr	r3, [pc, #212]	; (80090a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	099b      	lsrs	r3, r3, #6
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	613b      	str	r3, [r7, #16]
 8008fda:	617a      	str	r2, [r7, #20]
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008fe2:	f04f 0b00 	mov.w	fp, #0
 8008fe6:	4652      	mov	r2, sl
 8008fe8:	465b      	mov	r3, fp
 8008fea:	f04f 0000 	mov.w	r0, #0
 8008fee:	f04f 0100 	mov.w	r1, #0
 8008ff2:	0159      	lsls	r1, r3, #5
 8008ff4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008ff8:	0150      	lsls	r0, r2, #5
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	ebb2 080a 	subs.w	r8, r2, sl
 8009002:	eb63 090b 	sbc.w	r9, r3, fp
 8009006:	f04f 0200 	mov.w	r2, #0
 800900a:	f04f 0300 	mov.w	r3, #0
 800900e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8009012:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009016:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800901a:	ebb2 0408 	subs.w	r4, r2, r8
 800901e:	eb63 0509 	sbc.w	r5, r3, r9
 8009022:	f04f 0200 	mov.w	r2, #0
 8009026:	f04f 0300 	mov.w	r3, #0
 800902a:	00eb      	lsls	r3, r5, #3
 800902c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009030:	00e2      	lsls	r2, r4, #3
 8009032:	4614      	mov	r4, r2
 8009034:	461d      	mov	r5, r3
 8009036:	eb14 030a 	adds.w	r3, r4, sl
 800903a:	603b      	str	r3, [r7, #0]
 800903c:	eb45 030b 	adc.w	r3, r5, fp
 8009040:	607b      	str	r3, [r7, #4]
 8009042:	f04f 0200 	mov.w	r2, #0
 8009046:	f04f 0300 	mov.w	r3, #0
 800904a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800904e:	4629      	mov	r1, r5
 8009050:	028b      	lsls	r3, r1, #10
 8009052:	4621      	mov	r1, r4
 8009054:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009058:	4621      	mov	r1, r4
 800905a:	028a      	lsls	r2, r1, #10
 800905c:	4610      	mov	r0, r2
 800905e:	4619      	mov	r1, r3
 8009060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009062:	2200      	movs	r2, #0
 8009064:	60bb      	str	r3, [r7, #8]
 8009066:	60fa      	str	r2, [r7, #12]
 8009068:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800906c:	f7f7 fdc6 	bl	8000bfc <__aeabi_uldivmod>
 8009070:	4602      	mov	r2, r0
 8009072:	460b      	mov	r3, r1
 8009074:	4613      	mov	r3, r2
 8009076:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009078:	4b0b      	ldr	r3, [pc, #44]	; (80090a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	0c1b      	lsrs	r3, r3, #16
 800907e:	f003 0303 	and.w	r3, r3, #3
 8009082:	3301      	adds	r3, #1
 8009084:	005b      	lsls	r3, r3, #1
 8009086:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8009088:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800908a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800908c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009090:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009092:	e002      	b.n	800909a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009094:	4b05      	ldr	r3, [pc, #20]	; (80090ac <HAL_RCC_GetSysClockFreq+0x184>)
 8009096:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800909a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800909c:	4618      	mov	r0, r3
 800909e:	3740      	adds	r7, #64	; 0x40
 80090a0:	46bd      	mov	sp, r7
 80090a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090a6:	bf00      	nop
 80090a8:	40023800 	.word	0x40023800
 80090ac:	00f42400 	.word	0x00f42400
 80090b0:	017d7840 	.word	0x017d7840

080090b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80090b4:	b480      	push	{r7}
 80090b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80090b8:	4b03      	ldr	r3, [pc, #12]	; (80090c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80090ba:	681b      	ldr	r3, [r3, #0]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr
 80090c6:	bf00      	nop
 80090c8:	20000144 	.word	0x20000144

080090cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80090d0:	f7ff fff0 	bl	80090b4 <HAL_RCC_GetHCLKFreq>
 80090d4:	4602      	mov	r2, r0
 80090d6:	4b05      	ldr	r3, [pc, #20]	; (80090ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	0a9b      	lsrs	r3, r3, #10
 80090dc:	f003 0307 	and.w	r3, r3, #7
 80090e0:	4903      	ldr	r1, [pc, #12]	; (80090f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80090e2:	5ccb      	ldrb	r3, [r1, r3]
 80090e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	40023800 	.word	0x40023800
 80090f0:	0800fe10 	.word	0x0800fe10

080090f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80090f8:	f7ff ffdc 	bl	80090b4 <HAL_RCC_GetHCLKFreq>
 80090fc:	4602      	mov	r2, r0
 80090fe:	4b05      	ldr	r3, [pc, #20]	; (8009114 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	0b5b      	lsrs	r3, r3, #13
 8009104:	f003 0307 	and.w	r3, r3, #7
 8009108:	4903      	ldr	r1, [pc, #12]	; (8009118 <HAL_RCC_GetPCLK2Freq+0x24>)
 800910a:	5ccb      	ldrb	r3, [r1, r3]
 800910c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009110:	4618      	mov	r0, r3
 8009112:	bd80      	pop	{r7, pc}
 8009114:	40023800 	.word	0x40023800
 8009118:	0800fe10 	.word	0x0800fe10

0800911c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800911c:	b480      	push	{r7}
 800911e:	b083      	sub	sp, #12
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	220f      	movs	r2, #15
 800912a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800912c:	4b12      	ldr	r3, [pc, #72]	; (8009178 <HAL_RCC_GetClockConfig+0x5c>)
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	f003 0203 	and.w	r2, r3, #3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009138:	4b0f      	ldr	r3, [pc, #60]	; (8009178 <HAL_RCC_GetClockConfig+0x5c>)
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009144:	4b0c      	ldr	r3, [pc, #48]	; (8009178 <HAL_RCC_GetClockConfig+0x5c>)
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009150:	4b09      	ldr	r3, [pc, #36]	; (8009178 <HAL_RCC_GetClockConfig+0x5c>)
 8009152:	689b      	ldr	r3, [r3, #8]
 8009154:	08db      	lsrs	r3, r3, #3
 8009156:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800915e:	4b07      	ldr	r3, [pc, #28]	; (800917c <HAL_RCC_GetClockConfig+0x60>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f003 0207 	and.w	r2, r3, #7
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	601a      	str	r2, [r3, #0]
}
 800916a:	bf00      	nop
 800916c:	370c      	adds	r7, #12
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr
 8009176:	bf00      	nop
 8009178:	40023800 	.word	0x40023800
 800917c:	40023c00 	.word	0x40023c00

08009180 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b082      	sub	sp, #8
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d101      	bne.n	8009192 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	e041      	b.n	8009216 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009198:	b2db      	uxtb	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	d106      	bne.n	80091ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7fd f936 	bl	8006418 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2202      	movs	r2, #2
 80091b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	3304      	adds	r3, #4
 80091bc:	4619      	mov	r1, r3
 80091be:	4610      	mov	r0, r2
 80091c0:	f001 f91c 	bl	800a3fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2201      	movs	r2, #1
 80091e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2201      	movs	r2, #1
 8009200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2201      	movs	r2, #1
 8009208:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3708      	adds	r7, #8
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}
	...

08009220 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009220:	b480      	push	{r7}
 8009222:	b085      	sub	sp, #20
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800922e:	b2db      	uxtb	r3, r3
 8009230:	2b01      	cmp	r3, #1
 8009232:	d001      	beq.n	8009238 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009234:	2301      	movs	r3, #1
 8009236:	e046      	b.n	80092c6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2202      	movs	r2, #2
 800923c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a23      	ldr	r2, [pc, #140]	; (80092d4 <HAL_TIM_Base_Start+0xb4>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d022      	beq.n	8009290 <HAL_TIM_Base_Start+0x70>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009252:	d01d      	beq.n	8009290 <HAL_TIM_Base_Start+0x70>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a1f      	ldr	r2, [pc, #124]	; (80092d8 <HAL_TIM_Base_Start+0xb8>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d018      	beq.n	8009290 <HAL_TIM_Base_Start+0x70>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a1e      	ldr	r2, [pc, #120]	; (80092dc <HAL_TIM_Base_Start+0xbc>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d013      	beq.n	8009290 <HAL_TIM_Base_Start+0x70>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a1c      	ldr	r2, [pc, #112]	; (80092e0 <HAL_TIM_Base_Start+0xc0>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d00e      	beq.n	8009290 <HAL_TIM_Base_Start+0x70>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a1b      	ldr	r2, [pc, #108]	; (80092e4 <HAL_TIM_Base_Start+0xc4>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d009      	beq.n	8009290 <HAL_TIM_Base_Start+0x70>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a19      	ldr	r2, [pc, #100]	; (80092e8 <HAL_TIM_Base_Start+0xc8>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d004      	beq.n	8009290 <HAL_TIM_Base_Start+0x70>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a18      	ldr	r2, [pc, #96]	; (80092ec <HAL_TIM_Base_Start+0xcc>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d111      	bne.n	80092b4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	f003 0307 	and.w	r3, r3, #7
 800929a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2b06      	cmp	r3, #6
 80092a0:	d010      	beq.n	80092c4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f042 0201 	orr.w	r2, r2, #1
 80092b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092b2:	e007      	b.n	80092c4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	681a      	ldr	r2, [r3, #0]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f042 0201 	orr.w	r2, r2, #1
 80092c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80092c4:	2300      	movs	r3, #0
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3714      	adds	r7, #20
 80092ca:	46bd      	mov	sp, r7
 80092cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop
 80092d4:	40010000 	.word	0x40010000
 80092d8:	40000400 	.word	0x40000400
 80092dc:	40000800 	.word	0x40000800
 80092e0:	40000c00 	.word	0x40000c00
 80092e4:	40010400 	.word	0x40010400
 80092e8:	40014000 	.word	0x40014000
 80092ec:	40001800 	.word	0x40001800

080092f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b085      	sub	sp, #20
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	2b01      	cmp	r3, #1
 8009302:	d001      	beq.n	8009308 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	e04e      	b.n	80093a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2202      	movs	r2, #2
 800930c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	68da      	ldr	r2, [r3, #12]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f042 0201 	orr.w	r2, r2, #1
 800931e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a23      	ldr	r2, [pc, #140]	; (80093b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d022      	beq.n	8009370 <HAL_TIM_Base_Start_IT+0x80>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009332:	d01d      	beq.n	8009370 <HAL_TIM_Base_Start_IT+0x80>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4a1f      	ldr	r2, [pc, #124]	; (80093b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d018      	beq.n	8009370 <HAL_TIM_Base_Start_IT+0x80>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a1e      	ldr	r2, [pc, #120]	; (80093bc <HAL_TIM_Base_Start_IT+0xcc>)
 8009344:	4293      	cmp	r3, r2
 8009346:	d013      	beq.n	8009370 <HAL_TIM_Base_Start_IT+0x80>
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4a1c      	ldr	r2, [pc, #112]	; (80093c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d00e      	beq.n	8009370 <HAL_TIM_Base_Start_IT+0x80>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4a1b      	ldr	r2, [pc, #108]	; (80093c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d009      	beq.n	8009370 <HAL_TIM_Base_Start_IT+0x80>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a19      	ldr	r2, [pc, #100]	; (80093c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d004      	beq.n	8009370 <HAL_TIM_Base_Start_IT+0x80>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	4a18      	ldr	r2, [pc, #96]	; (80093cc <HAL_TIM_Base_Start_IT+0xdc>)
 800936c:	4293      	cmp	r3, r2
 800936e:	d111      	bne.n	8009394 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	f003 0307 	and.w	r3, r3, #7
 800937a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	2b06      	cmp	r3, #6
 8009380:	d010      	beq.n	80093a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	681a      	ldr	r2, [r3, #0]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f042 0201 	orr.w	r2, r2, #1
 8009390:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009392:	e007      	b.n	80093a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	681a      	ldr	r2, [r3, #0]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f042 0201 	orr.w	r2, r2, #1
 80093a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80093a4:	2300      	movs	r3, #0
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3714      	adds	r7, #20
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr
 80093b2:	bf00      	nop
 80093b4:	40010000 	.word	0x40010000
 80093b8:	40000400 	.word	0x40000400
 80093bc:	40000800 	.word	0x40000800
 80093c0:	40000c00 	.word	0x40000c00
 80093c4:	40010400 	.word	0x40010400
 80093c8:	40014000 	.word	0x40014000
 80093cc:	40001800 	.word	0x40001800

080093d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d101      	bne.n	80093e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80093de:	2301      	movs	r3, #1
 80093e0:	e041      	b.n	8009466 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093e8:	b2db      	uxtb	r3, r3
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d106      	bne.n	80093fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2200      	movs	r2, #0
 80093f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f000 f839 	bl	800946e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2202      	movs	r2, #2
 8009400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	3304      	adds	r3, #4
 800940c:	4619      	mov	r1, r3
 800940e:	4610      	mov	r0, r2
 8009410:	f000 fff4 	bl	800a3fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2201      	movs	r2, #1
 8009418:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2201      	movs	r2, #1
 8009420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2201      	movs	r2, #1
 8009428:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2201      	movs	r2, #1
 8009430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2201      	movs	r2, #1
 8009440:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2201      	movs	r2, #1
 8009448:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2201      	movs	r2, #1
 8009450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2201      	movs	r2, #1
 8009458:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2201      	movs	r2, #1
 8009460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3708      	adds	r7, #8
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}

0800946e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800946e:	b480      	push	{r7}
 8009470:	b083      	sub	sp, #12
 8009472:	af00      	add	r7, sp, #0
 8009474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009476:	bf00      	nop
 8009478:	370c      	adds	r7, #12
 800947a:	46bd      	mov	sp, r7
 800947c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009480:	4770      	bx	lr
	...

08009484 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d109      	bne.n	80094a8 <HAL_TIM_PWM_Start+0x24>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800949a:	b2db      	uxtb	r3, r3
 800949c:	2b01      	cmp	r3, #1
 800949e:	bf14      	ite	ne
 80094a0:	2301      	movne	r3, #1
 80094a2:	2300      	moveq	r3, #0
 80094a4:	b2db      	uxtb	r3, r3
 80094a6:	e022      	b.n	80094ee <HAL_TIM_PWM_Start+0x6a>
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	2b04      	cmp	r3, #4
 80094ac:	d109      	bne.n	80094c2 <HAL_TIM_PWM_Start+0x3e>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	2b01      	cmp	r3, #1
 80094b8:	bf14      	ite	ne
 80094ba:	2301      	movne	r3, #1
 80094bc:	2300      	moveq	r3, #0
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	e015      	b.n	80094ee <HAL_TIM_PWM_Start+0x6a>
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	2b08      	cmp	r3, #8
 80094c6:	d109      	bne.n	80094dc <HAL_TIM_PWM_Start+0x58>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80094ce:	b2db      	uxtb	r3, r3
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	bf14      	ite	ne
 80094d4:	2301      	movne	r3, #1
 80094d6:	2300      	moveq	r3, #0
 80094d8:	b2db      	uxtb	r3, r3
 80094da:	e008      	b.n	80094ee <HAL_TIM_PWM_Start+0x6a>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	bf14      	ite	ne
 80094e8:	2301      	movne	r3, #1
 80094ea:	2300      	moveq	r3, #0
 80094ec:	b2db      	uxtb	r3, r3
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d001      	beq.n	80094f6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80094f2:	2301      	movs	r3, #1
 80094f4:	e07c      	b.n	80095f0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d104      	bne.n	8009506 <HAL_TIM_PWM_Start+0x82>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2202      	movs	r2, #2
 8009500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009504:	e013      	b.n	800952e <HAL_TIM_PWM_Start+0xaa>
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	2b04      	cmp	r3, #4
 800950a:	d104      	bne.n	8009516 <HAL_TIM_PWM_Start+0x92>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2202      	movs	r2, #2
 8009510:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009514:	e00b      	b.n	800952e <HAL_TIM_PWM_Start+0xaa>
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	2b08      	cmp	r3, #8
 800951a:	d104      	bne.n	8009526 <HAL_TIM_PWM_Start+0xa2>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2202      	movs	r2, #2
 8009520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009524:	e003      	b.n	800952e <HAL_TIM_PWM_Start+0xaa>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2202      	movs	r2, #2
 800952a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2201      	movs	r2, #1
 8009534:	6839      	ldr	r1, [r7, #0]
 8009536:	4618      	mov	r0, r3
 8009538:	f001 fb74 	bl	800ac24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a2d      	ldr	r2, [pc, #180]	; (80095f8 <HAL_TIM_PWM_Start+0x174>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d004      	beq.n	8009550 <HAL_TIM_PWM_Start+0xcc>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a2c      	ldr	r2, [pc, #176]	; (80095fc <HAL_TIM_PWM_Start+0x178>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d101      	bne.n	8009554 <HAL_TIM_PWM_Start+0xd0>
 8009550:	2301      	movs	r3, #1
 8009552:	e000      	b.n	8009556 <HAL_TIM_PWM_Start+0xd2>
 8009554:	2300      	movs	r3, #0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d007      	beq.n	800956a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009568:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a22      	ldr	r2, [pc, #136]	; (80095f8 <HAL_TIM_PWM_Start+0x174>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d022      	beq.n	80095ba <HAL_TIM_PWM_Start+0x136>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800957c:	d01d      	beq.n	80095ba <HAL_TIM_PWM_Start+0x136>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a1f      	ldr	r2, [pc, #124]	; (8009600 <HAL_TIM_PWM_Start+0x17c>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d018      	beq.n	80095ba <HAL_TIM_PWM_Start+0x136>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a1d      	ldr	r2, [pc, #116]	; (8009604 <HAL_TIM_PWM_Start+0x180>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d013      	beq.n	80095ba <HAL_TIM_PWM_Start+0x136>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a1c      	ldr	r2, [pc, #112]	; (8009608 <HAL_TIM_PWM_Start+0x184>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d00e      	beq.n	80095ba <HAL_TIM_PWM_Start+0x136>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a16      	ldr	r2, [pc, #88]	; (80095fc <HAL_TIM_PWM_Start+0x178>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d009      	beq.n	80095ba <HAL_TIM_PWM_Start+0x136>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a18      	ldr	r2, [pc, #96]	; (800960c <HAL_TIM_PWM_Start+0x188>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d004      	beq.n	80095ba <HAL_TIM_PWM_Start+0x136>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a16      	ldr	r2, [pc, #88]	; (8009610 <HAL_TIM_PWM_Start+0x18c>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d111      	bne.n	80095de <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	f003 0307 	and.w	r3, r3, #7
 80095c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2b06      	cmp	r3, #6
 80095ca:	d010      	beq.n	80095ee <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	681a      	ldr	r2, [r3, #0]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f042 0201 	orr.w	r2, r2, #1
 80095da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095dc:	e007      	b.n	80095ee <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	681a      	ldr	r2, [r3, #0]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f042 0201 	orr.w	r2, r2, #1
 80095ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80095ee:	2300      	movs	r3, #0
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3710      	adds	r7, #16
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	40010000 	.word	0x40010000
 80095fc:	40010400 	.word	0x40010400
 8009600:	40000400 	.word	0x40000400
 8009604:	40000800 	.word	0x40000800
 8009608:	40000c00 	.word	0x40000c00
 800960c:	40014000 	.word	0x40014000
 8009610:	40001800 	.word	0x40001800

08009614 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d101      	bne.n	8009626 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e041      	b.n	80096aa <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	d106      	bne.n	8009640 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 f839 	bl	80096b2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2202      	movs	r2, #2
 8009644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	3304      	adds	r3, #4
 8009650:	4619      	mov	r1, r3
 8009652:	4610      	mov	r0, r2
 8009654:	f000 fed2 	bl	800a3fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2201      	movs	r2, #1
 80096a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3708      	adds	r7, #8
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80096b2:	b480      	push	{r7}
 80096b4:	b083      	sub	sp, #12
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80096ba:	bf00      	nop
 80096bc:	370c      	adds	r7, #12
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr
	...

080096c8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b084      	sub	sp, #16
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80096d2:	2300      	movs	r3, #0
 80096d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d104      	bne.n	80096e6 <HAL_TIM_IC_Start_IT+0x1e>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	e013      	b.n	800970e <HAL_TIM_IC_Start_IT+0x46>
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	2b04      	cmp	r3, #4
 80096ea:	d104      	bne.n	80096f6 <HAL_TIM_IC_Start_IT+0x2e>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	e00b      	b.n	800970e <HAL_TIM_IC_Start_IT+0x46>
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	2b08      	cmp	r3, #8
 80096fa:	d104      	bne.n	8009706 <HAL_TIM_IC_Start_IT+0x3e>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009702:	b2db      	uxtb	r3, r3
 8009704:	e003      	b.n	800970e <HAL_TIM_IC_Start_IT+0x46>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800970c:	b2db      	uxtb	r3, r3
 800970e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d104      	bne.n	8009720 <HAL_TIM_IC_Start_IT+0x58>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800971c:	b2db      	uxtb	r3, r3
 800971e:	e013      	b.n	8009748 <HAL_TIM_IC_Start_IT+0x80>
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	2b04      	cmp	r3, #4
 8009724:	d104      	bne.n	8009730 <HAL_TIM_IC_Start_IT+0x68>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800972c:	b2db      	uxtb	r3, r3
 800972e:	e00b      	b.n	8009748 <HAL_TIM_IC_Start_IT+0x80>
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	2b08      	cmp	r3, #8
 8009734:	d104      	bne.n	8009740 <HAL_TIM_IC_Start_IT+0x78>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800973c:	b2db      	uxtb	r3, r3
 800973e:	e003      	b.n	8009748 <HAL_TIM_IC_Start_IT+0x80>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009746:	b2db      	uxtb	r3, r3
 8009748:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800974a:	7bbb      	ldrb	r3, [r7, #14]
 800974c:	2b01      	cmp	r3, #1
 800974e:	d102      	bne.n	8009756 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009750:	7b7b      	ldrb	r3, [r7, #13]
 8009752:	2b01      	cmp	r3, #1
 8009754:	d001      	beq.n	800975a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	e0cc      	b.n	80098f4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d104      	bne.n	800976a <HAL_TIM_IC_Start_IT+0xa2>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2202      	movs	r2, #2
 8009764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009768:	e013      	b.n	8009792 <HAL_TIM_IC_Start_IT+0xca>
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	2b04      	cmp	r3, #4
 800976e:	d104      	bne.n	800977a <HAL_TIM_IC_Start_IT+0xb2>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2202      	movs	r2, #2
 8009774:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009778:	e00b      	b.n	8009792 <HAL_TIM_IC_Start_IT+0xca>
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	2b08      	cmp	r3, #8
 800977e:	d104      	bne.n	800978a <HAL_TIM_IC_Start_IT+0xc2>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2202      	movs	r2, #2
 8009784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009788:	e003      	b.n	8009792 <HAL_TIM_IC_Start_IT+0xca>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2202      	movs	r2, #2
 800978e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d104      	bne.n	80097a2 <HAL_TIM_IC_Start_IT+0xda>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2202      	movs	r2, #2
 800979c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097a0:	e013      	b.n	80097ca <HAL_TIM_IC_Start_IT+0x102>
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	2b04      	cmp	r3, #4
 80097a6:	d104      	bne.n	80097b2 <HAL_TIM_IC_Start_IT+0xea>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2202      	movs	r2, #2
 80097ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80097b0:	e00b      	b.n	80097ca <HAL_TIM_IC_Start_IT+0x102>
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	2b08      	cmp	r3, #8
 80097b6:	d104      	bne.n	80097c2 <HAL_TIM_IC_Start_IT+0xfa>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2202      	movs	r2, #2
 80097bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097c0:	e003      	b.n	80097ca <HAL_TIM_IC_Start_IT+0x102>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2202      	movs	r2, #2
 80097c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	2b0c      	cmp	r3, #12
 80097ce:	d841      	bhi.n	8009854 <HAL_TIM_IC_Start_IT+0x18c>
 80097d0:	a201      	add	r2, pc, #4	; (adr r2, 80097d8 <HAL_TIM_IC_Start_IT+0x110>)
 80097d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097d6:	bf00      	nop
 80097d8:	0800980d 	.word	0x0800980d
 80097dc:	08009855 	.word	0x08009855
 80097e0:	08009855 	.word	0x08009855
 80097e4:	08009855 	.word	0x08009855
 80097e8:	0800981f 	.word	0x0800981f
 80097ec:	08009855 	.word	0x08009855
 80097f0:	08009855 	.word	0x08009855
 80097f4:	08009855 	.word	0x08009855
 80097f8:	08009831 	.word	0x08009831
 80097fc:	08009855 	.word	0x08009855
 8009800:	08009855 	.word	0x08009855
 8009804:	08009855 	.word	0x08009855
 8009808:	08009843 	.word	0x08009843
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	68da      	ldr	r2, [r3, #12]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f042 0202 	orr.w	r2, r2, #2
 800981a:	60da      	str	r2, [r3, #12]
      break;
 800981c:	e01d      	b.n	800985a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	68da      	ldr	r2, [r3, #12]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f042 0204 	orr.w	r2, r2, #4
 800982c:	60da      	str	r2, [r3, #12]
      break;
 800982e:	e014      	b.n	800985a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	68da      	ldr	r2, [r3, #12]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f042 0208 	orr.w	r2, r2, #8
 800983e:	60da      	str	r2, [r3, #12]
      break;
 8009840:	e00b      	b.n	800985a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	68da      	ldr	r2, [r3, #12]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f042 0210 	orr.w	r2, r2, #16
 8009850:	60da      	str	r2, [r3, #12]
      break;
 8009852:	e002      	b.n	800985a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8009854:	2301      	movs	r3, #1
 8009856:	73fb      	strb	r3, [r7, #15]
      break;
 8009858:	bf00      	nop
  }

  if (status == HAL_OK)
 800985a:	7bfb      	ldrb	r3, [r7, #15]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d148      	bne.n	80098f2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2201      	movs	r2, #1
 8009866:	6839      	ldr	r1, [r7, #0]
 8009868:	4618      	mov	r0, r3
 800986a:	f001 f9db 	bl	800ac24 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	4a22      	ldr	r2, [pc, #136]	; (80098fc <HAL_TIM_IC_Start_IT+0x234>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d022      	beq.n	80098be <HAL_TIM_IC_Start_IT+0x1f6>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009880:	d01d      	beq.n	80098be <HAL_TIM_IC_Start_IT+0x1f6>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4a1e      	ldr	r2, [pc, #120]	; (8009900 <HAL_TIM_IC_Start_IT+0x238>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d018      	beq.n	80098be <HAL_TIM_IC_Start_IT+0x1f6>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4a1c      	ldr	r2, [pc, #112]	; (8009904 <HAL_TIM_IC_Start_IT+0x23c>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d013      	beq.n	80098be <HAL_TIM_IC_Start_IT+0x1f6>
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	4a1b      	ldr	r2, [pc, #108]	; (8009908 <HAL_TIM_IC_Start_IT+0x240>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d00e      	beq.n	80098be <HAL_TIM_IC_Start_IT+0x1f6>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	4a19      	ldr	r2, [pc, #100]	; (800990c <HAL_TIM_IC_Start_IT+0x244>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d009      	beq.n	80098be <HAL_TIM_IC_Start_IT+0x1f6>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4a18      	ldr	r2, [pc, #96]	; (8009910 <HAL_TIM_IC_Start_IT+0x248>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d004      	beq.n	80098be <HAL_TIM_IC_Start_IT+0x1f6>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4a16      	ldr	r2, [pc, #88]	; (8009914 <HAL_TIM_IC_Start_IT+0x24c>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d111      	bne.n	80098e2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	f003 0307 	and.w	r3, r3, #7
 80098c8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	2b06      	cmp	r3, #6
 80098ce:	d010      	beq.n	80098f2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	681a      	ldr	r2, [r3, #0]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f042 0201 	orr.w	r2, r2, #1
 80098de:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098e0:	e007      	b.n	80098f2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f042 0201 	orr.w	r2, r2, #1
 80098f0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80098f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3710      	adds	r7, #16
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	40010000 	.word	0x40010000
 8009900:	40000400 	.word	0x40000400
 8009904:	40000800 	.word	0x40000800
 8009908:	40000c00 	.word	0x40000c00
 800990c:	40010400 	.word	0x40010400
 8009910:	40014000 	.word	0x40014000
 8009914:	40001800 	.word	0x40001800

08009918 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b084      	sub	sp, #16
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009922:	2300      	movs	r3, #0
 8009924:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	2b0c      	cmp	r3, #12
 800992a:	d841      	bhi.n	80099b0 <HAL_TIM_IC_Stop_IT+0x98>
 800992c:	a201      	add	r2, pc, #4	; (adr r2, 8009934 <HAL_TIM_IC_Stop_IT+0x1c>)
 800992e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009932:	bf00      	nop
 8009934:	08009969 	.word	0x08009969
 8009938:	080099b1 	.word	0x080099b1
 800993c:	080099b1 	.word	0x080099b1
 8009940:	080099b1 	.word	0x080099b1
 8009944:	0800997b 	.word	0x0800997b
 8009948:	080099b1 	.word	0x080099b1
 800994c:	080099b1 	.word	0x080099b1
 8009950:	080099b1 	.word	0x080099b1
 8009954:	0800998d 	.word	0x0800998d
 8009958:	080099b1 	.word	0x080099b1
 800995c:	080099b1 	.word	0x080099b1
 8009960:	080099b1 	.word	0x080099b1
 8009964:	0800999f 	.word	0x0800999f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	68da      	ldr	r2, [r3, #12]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f022 0202 	bic.w	r2, r2, #2
 8009976:	60da      	str	r2, [r3, #12]
      break;
 8009978:	e01d      	b.n	80099b6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68da      	ldr	r2, [r3, #12]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f022 0204 	bic.w	r2, r2, #4
 8009988:	60da      	str	r2, [r3, #12]
      break;
 800998a:	e014      	b.n	80099b6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	68da      	ldr	r2, [r3, #12]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f022 0208 	bic.w	r2, r2, #8
 800999a:	60da      	str	r2, [r3, #12]
      break;
 800999c:	e00b      	b.n	80099b6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	68da      	ldr	r2, [r3, #12]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f022 0210 	bic.w	r2, r2, #16
 80099ac:	60da      	str	r2, [r3, #12]
      break;
 80099ae:	e002      	b.n	80099b6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80099b0:	2301      	movs	r3, #1
 80099b2:	73fb      	strb	r3, [r7, #15]
      break;
 80099b4:	bf00      	nop
  }

  if (status == HAL_OK)
 80099b6:	7bfb      	ldrb	r3, [r7, #15]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d156      	bne.n	8009a6a <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	2200      	movs	r2, #0
 80099c2:	6839      	ldr	r1, [r7, #0]
 80099c4:	4618      	mov	r0, r3
 80099c6:	f001 f92d 	bl	800ac24 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	6a1a      	ldr	r2, [r3, #32]
 80099d0:	f241 1311 	movw	r3, #4369	; 0x1111
 80099d4:	4013      	ands	r3, r2
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d10f      	bne.n	80099fa <HAL_TIM_IC_Stop_IT+0xe2>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	6a1a      	ldr	r2, [r3, #32]
 80099e0:	f240 4344 	movw	r3, #1092	; 0x444
 80099e4:	4013      	ands	r3, r2
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d107      	bne.n	80099fa <HAL_TIM_IC_Stop_IT+0xe2>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f022 0201 	bic.w	r2, r2, #1
 80099f8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d104      	bne.n	8009a0a <HAL_TIM_IC_Stop_IT+0xf2>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2201      	movs	r2, #1
 8009a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a08:	e013      	b.n	8009a32 <HAL_TIM_IC_Stop_IT+0x11a>
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	2b04      	cmp	r3, #4
 8009a0e:	d104      	bne.n	8009a1a <HAL_TIM_IC_Stop_IT+0x102>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2201      	movs	r2, #1
 8009a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a18:	e00b      	b.n	8009a32 <HAL_TIM_IC_Stop_IT+0x11a>
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	2b08      	cmp	r3, #8
 8009a1e:	d104      	bne.n	8009a2a <HAL_TIM_IC_Stop_IT+0x112>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2201      	movs	r2, #1
 8009a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a28:	e003      	b.n	8009a32 <HAL_TIM_IC_Stop_IT+0x11a>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d104      	bne.n	8009a42 <HAL_TIM_IC_Stop_IT+0x12a>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a40:	e013      	b.n	8009a6a <HAL_TIM_IC_Stop_IT+0x152>
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	2b04      	cmp	r3, #4
 8009a46:	d104      	bne.n	8009a52 <HAL_TIM_IC_Stop_IT+0x13a>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009a50:	e00b      	b.n	8009a6a <HAL_TIM_IC_Stop_IT+0x152>
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	2b08      	cmp	r3, #8
 8009a56:	d104      	bne.n	8009a62 <HAL_TIM_IC_Stop_IT+0x14a>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a60:	e003      	b.n	8009a6a <HAL_TIM_IC_Stop_IT+0x152>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2201      	movs	r2, #1
 8009a66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 8009a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3710      	adds	r7, #16
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}

08009a74 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b086      	sub	sp, #24
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
 8009a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d101      	bne.n	8009a88 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009a84:	2301      	movs	r3, #1
 8009a86:	e097      	b.n	8009bb8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d106      	bne.n	8009aa2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2200      	movs	r2, #0
 8009a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f7fc fd75 	bl	800658c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2202      	movs	r2, #2
 8009aa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	689b      	ldr	r3, [r3, #8]
 8009ab0:	687a      	ldr	r2, [r7, #4]
 8009ab2:	6812      	ldr	r2, [r2, #0]
 8009ab4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ab8:	f023 0307 	bic.w	r3, r3, #7
 8009abc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	3304      	adds	r3, #4
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	4610      	mov	r0, r2
 8009aca:	f000 fc97 	bl	800a3fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	689b      	ldr	r3, [r3, #8]
 8009ad4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	699b      	ldr	r3, [r3, #24]
 8009adc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	6a1b      	ldr	r3, [r3, #32]
 8009ae4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	697a      	ldr	r2, [r7, #20]
 8009aec:	4313      	orrs	r3, r2
 8009aee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009af6:	f023 0303 	bic.w	r3, r3, #3
 8009afa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	689a      	ldr	r2, [r3, #8]
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	699b      	ldr	r3, [r3, #24]
 8009b04:	021b      	lsls	r3, r3, #8
 8009b06:	4313      	orrs	r3, r2
 8009b08:	693a      	ldr	r2, [r7, #16]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009b14:	f023 030c 	bic.w	r3, r3, #12
 8009b18:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009b24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	68da      	ldr	r2, [r3, #12]
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	69db      	ldr	r3, [r3, #28]
 8009b2e:	021b      	lsls	r3, r3, #8
 8009b30:	4313      	orrs	r3, r2
 8009b32:	693a      	ldr	r2, [r7, #16]
 8009b34:	4313      	orrs	r3, r2
 8009b36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	691b      	ldr	r3, [r3, #16]
 8009b3c:	011a      	lsls	r2, r3, #4
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	6a1b      	ldr	r3, [r3, #32]
 8009b42:	031b      	lsls	r3, r3, #12
 8009b44:	4313      	orrs	r3, r2
 8009b46:	693a      	ldr	r2, [r7, #16]
 8009b48:	4313      	orrs	r3, r2
 8009b4a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009b52:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009b5a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	685a      	ldr	r2, [r3, #4]
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	695b      	ldr	r3, [r3, #20]
 8009b64:	011b      	lsls	r3, r3, #4
 8009b66:	4313      	orrs	r3, r2
 8009b68:	68fa      	ldr	r2, [r7, #12]
 8009b6a:	4313      	orrs	r3, r2
 8009b6c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	697a      	ldr	r2, [r7, #20]
 8009b74:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	693a      	ldr	r2, [r7, #16]
 8009b7c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2201      	movs	r2, #1
 8009b8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2201      	movs	r2, #1
 8009b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2201      	movs	r2, #1
 8009b9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2201      	movs	r2, #1
 8009baa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3718      	adds	r7, #24
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009bd0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009bd8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009be0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009be8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d110      	bne.n	8009c12 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009bf0:	7bfb      	ldrb	r3, [r7, #15]
 8009bf2:	2b01      	cmp	r3, #1
 8009bf4:	d102      	bne.n	8009bfc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009bf6:	7b7b      	ldrb	r3, [r7, #13]
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	d001      	beq.n	8009c00 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e069      	b.n	8009cd4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2202      	movs	r2, #2
 8009c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2202      	movs	r2, #2
 8009c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009c10:	e031      	b.n	8009c76 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	2b04      	cmp	r3, #4
 8009c16:	d110      	bne.n	8009c3a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c18:	7bbb      	ldrb	r3, [r7, #14]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d102      	bne.n	8009c24 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c1e:	7b3b      	ldrb	r3, [r7, #12]
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d001      	beq.n	8009c28 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009c24:	2301      	movs	r3, #1
 8009c26:	e055      	b.n	8009cd4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2202      	movs	r2, #2
 8009c2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2202      	movs	r2, #2
 8009c34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009c38:	e01d      	b.n	8009c76 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c3a:	7bfb      	ldrb	r3, [r7, #15]
 8009c3c:	2b01      	cmp	r3, #1
 8009c3e:	d108      	bne.n	8009c52 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c40:	7bbb      	ldrb	r3, [r7, #14]
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d105      	bne.n	8009c52 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c46:	7b7b      	ldrb	r3, [r7, #13]
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	d102      	bne.n	8009c52 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c4c:	7b3b      	ldrb	r3, [r7, #12]
 8009c4e:	2b01      	cmp	r3, #1
 8009c50:	d001      	beq.n	8009c56 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009c52:	2301      	movs	r3, #1
 8009c54:	e03e      	b.n	8009cd4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2202      	movs	r2, #2
 8009c5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2202      	movs	r2, #2
 8009c62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2202      	movs	r2, #2
 8009c6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2202      	movs	r2, #2
 8009c72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d003      	beq.n	8009c84 <HAL_TIM_Encoder_Start+0xc4>
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	2b04      	cmp	r3, #4
 8009c80:	d008      	beq.n	8009c94 <HAL_TIM_Encoder_Start+0xd4>
 8009c82:	e00f      	b.n	8009ca4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2201      	movs	r2, #1
 8009c8a:	2100      	movs	r1, #0
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f000 ffc9 	bl	800ac24 <TIM_CCxChannelCmd>
      break;
 8009c92:	e016      	b.n	8009cc2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	2104      	movs	r1, #4
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f000 ffc1 	bl	800ac24 <TIM_CCxChannelCmd>
      break;
 8009ca2:	e00e      	b.n	8009cc2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	2201      	movs	r2, #1
 8009caa:	2100      	movs	r1, #0
 8009cac:	4618      	mov	r0, r3
 8009cae:	f000 ffb9 	bl	800ac24 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	2104      	movs	r1, #4
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f000 ffb2 	bl	800ac24 <TIM_CCxChannelCmd>
      break;
 8009cc0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f042 0201 	orr.w	r2, r2, #1
 8009cd0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009cd2:	2300      	movs	r3, #0
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3710      	adds	r7, #16
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}

08009cdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b082      	sub	sp, #8
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	691b      	ldr	r3, [r3, #16]
 8009cea:	f003 0302 	and.w	r3, r3, #2
 8009cee:	2b02      	cmp	r3, #2
 8009cf0:	d122      	bne.n	8009d38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	68db      	ldr	r3, [r3, #12]
 8009cf8:	f003 0302 	and.w	r3, r3, #2
 8009cfc:	2b02      	cmp	r3, #2
 8009cfe:	d11b      	bne.n	8009d38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f06f 0202 	mvn.w	r2, #2
 8009d08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	699b      	ldr	r3, [r3, #24]
 8009d16:	f003 0303 	and.w	r3, r3, #3
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d003      	beq.n	8009d26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f7f7 fe9a 	bl	8001a58 <HAL_TIM_IC_CaptureCallback>
 8009d24:	e005      	b.n	8009d32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	f000 fb4a 	bl	800a3c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	f000 fb51 	bl	800a3d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2200      	movs	r2, #0
 8009d36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	691b      	ldr	r3, [r3, #16]
 8009d3e:	f003 0304 	and.w	r3, r3, #4
 8009d42:	2b04      	cmp	r3, #4
 8009d44:	d122      	bne.n	8009d8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	68db      	ldr	r3, [r3, #12]
 8009d4c:	f003 0304 	and.w	r3, r3, #4
 8009d50:	2b04      	cmp	r3, #4
 8009d52:	d11b      	bne.n	8009d8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f06f 0204 	mvn.w	r2, #4
 8009d5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2202      	movs	r2, #2
 8009d62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	699b      	ldr	r3, [r3, #24]
 8009d6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d003      	beq.n	8009d7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f7f7 fe70 	bl	8001a58 <HAL_TIM_IC_CaptureCallback>
 8009d78:	e005      	b.n	8009d86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f000 fb20 	bl	800a3c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f000 fb27 	bl	800a3d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	691b      	ldr	r3, [r3, #16]
 8009d92:	f003 0308 	and.w	r3, r3, #8
 8009d96:	2b08      	cmp	r3, #8
 8009d98:	d122      	bne.n	8009de0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	68db      	ldr	r3, [r3, #12]
 8009da0:	f003 0308 	and.w	r3, r3, #8
 8009da4:	2b08      	cmp	r3, #8
 8009da6:	d11b      	bne.n	8009de0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f06f 0208 	mvn.w	r2, #8
 8009db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2204      	movs	r2, #4
 8009db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	69db      	ldr	r3, [r3, #28]
 8009dbe:	f003 0303 	and.w	r3, r3, #3
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d003      	beq.n	8009dce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f7f7 fe46 	bl	8001a58 <HAL_TIM_IC_CaptureCallback>
 8009dcc:	e005      	b.n	8009dda <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f000 faf6 	bl	800a3c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f000 fafd 	bl	800a3d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	691b      	ldr	r3, [r3, #16]
 8009de6:	f003 0310 	and.w	r3, r3, #16
 8009dea:	2b10      	cmp	r3, #16
 8009dec:	d122      	bne.n	8009e34 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	68db      	ldr	r3, [r3, #12]
 8009df4:	f003 0310 	and.w	r3, r3, #16
 8009df8:	2b10      	cmp	r3, #16
 8009dfa:	d11b      	bne.n	8009e34 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f06f 0210 	mvn.w	r2, #16
 8009e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2208      	movs	r2, #8
 8009e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	69db      	ldr	r3, [r3, #28]
 8009e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d003      	beq.n	8009e22 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f7f7 fe1c 	bl	8001a58 <HAL_TIM_IC_CaptureCallback>
 8009e20:	e005      	b.n	8009e2e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 facc 	bl	800a3c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f000 fad3 	bl	800a3d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	691b      	ldr	r3, [r3, #16]
 8009e3a:	f003 0301 	and.w	r3, r3, #1
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d10e      	bne.n	8009e60 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	68db      	ldr	r3, [r3, #12]
 8009e48:	f003 0301 	and.w	r3, r3, #1
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d107      	bne.n	8009e60 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f06f 0201 	mvn.w	r2, #1
 8009e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f7fc f9dc 	bl	8006218 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	691b      	ldr	r3, [r3, #16]
 8009e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e6a:	2b80      	cmp	r3, #128	; 0x80
 8009e6c:	d10e      	bne.n	8009e8c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	68db      	ldr	r3, [r3, #12]
 8009e74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e78:	2b80      	cmp	r3, #128	; 0x80
 8009e7a:	d107      	bne.n	8009e8c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 ffca 	bl	800ae20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	691b      	ldr	r3, [r3, #16]
 8009e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e96:	2b40      	cmp	r3, #64	; 0x40
 8009e98:	d10e      	bne.n	8009eb8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	68db      	ldr	r3, [r3, #12]
 8009ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ea4:	2b40      	cmp	r3, #64	; 0x40
 8009ea6:	d107      	bne.n	8009eb8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f000 fa98 	bl	800a3e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	f003 0320 	and.w	r3, r3, #32
 8009ec2:	2b20      	cmp	r3, #32
 8009ec4:	d10e      	bne.n	8009ee4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68db      	ldr	r3, [r3, #12]
 8009ecc:	f003 0320 	and.w	r3, r3, #32
 8009ed0:	2b20      	cmp	r3, #32
 8009ed2:	d107      	bne.n	8009ee4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f06f 0220 	mvn.w	r2, #32
 8009edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 ff94 	bl	800ae0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009ee4:	bf00      	nop
 8009ee6:	3708      	adds	r7, #8
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}

08009eec <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b086      	sub	sp, #24
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	60f8      	str	r0, [r7, #12]
 8009ef4:	60b9      	str	r1, [r7, #8]
 8009ef6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d101      	bne.n	8009f0a <HAL_TIM_IC_ConfigChannel+0x1e>
 8009f06:	2302      	movs	r3, #2
 8009f08:	e088      	b.n	800a01c <HAL_TIM_IC_ConfigChannel+0x130>
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d11b      	bne.n	8009f50 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	6818      	ldr	r0, [r3, #0]
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	6819      	ldr	r1, [r3, #0]
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	685a      	ldr	r2, [r3, #4]
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	68db      	ldr	r3, [r3, #12]
 8009f28:	f000 fcb8 	bl	800a89c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	699a      	ldr	r2, [r3, #24]
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f022 020c 	bic.w	r2, r2, #12
 8009f3a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	6999      	ldr	r1, [r3, #24]
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	689a      	ldr	r2, [r3, #8]
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	430a      	orrs	r2, r1
 8009f4c:	619a      	str	r2, [r3, #24]
 8009f4e:	e060      	b.n	800a012 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2b04      	cmp	r3, #4
 8009f54:	d11c      	bne.n	8009f90 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6818      	ldr	r0, [r3, #0]
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	6819      	ldr	r1, [r3, #0]
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	685a      	ldr	r2, [r3, #4]
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	68db      	ldr	r3, [r3, #12]
 8009f66:	f000 fd3c 	bl	800a9e2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	699a      	ldr	r2, [r3, #24]
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009f78:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	6999      	ldr	r1, [r3, #24]
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	021a      	lsls	r2, r3, #8
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	430a      	orrs	r2, r1
 8009f8c:	619a      	str	r2, [r3, #24]
 8009f8e:	e040      	b.n	800a012 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2b08      	cmp	r3, #8
 8009f94:	d11b      	bne.n	8009fce <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	6818      	ldr	r0, [r3, #0]
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	6819      	ldr	r1, [r3, #0]
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	685a      	ldr	r2, [r3, #4]
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	68db      	ldr	r3, [r3, #12]
 8009fa6:	f000 fd89 	bl	800aabc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	69da      	ldr	r2, [r3, #28]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f022 020c 	bic.w	r2, r2, #12
 8009fb8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	69d9      	ldr	r1, [r3, #28]
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	689a      	ldr	r2, [r3, #8]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	430a      	orrs	r2, r1
 8009fca:	61da      	str	r2, [r3, #28]
 8009fcc:	e021      	b.n	800a012 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2b0c      	cmp	r3, #12
 8009fd2:	d11c      	bne.n	800a00e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	6818      	ldr	r0, [r3, #0]
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	6819      	ldr	r1, [r3, #0]
 8009fdc:	68bb      	ldr	r3, [r7, #8]
 8009fde:	685a      	ldr	r2, [r3, #4]
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	68db      	ldr	r3, [r3, #12]
 8009fe4:	f000 fda6 	bl	800ab34 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	69da      	ldr	r2, [r3, #28]
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009ff6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	69d9      	ldr	r1, [r3, #28]
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	689b      	ldr	r3, [r3, #8]
 800a002:	021a      	lsls	r2, r3, #8
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	430a      	orrs	r2, r1
 800a00a:	61da      	str	r2, [r3, #28]
 800a00c:	e001      	b.n	800a012 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2200      	movs	r2, #0
 800a016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a01a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3718      	adds	r7, #24
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b086      	sub	sp, #24
 800a028:	af00      	add	r7, sp, #0
 800a02a:	60f8      	str	r0, [r7, #12]
 800a02c:	60b9      	str	r1, [r7, #8]
 800a02e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a030:	2300      	movs	r3, #0
 800a032:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a03a:	2b01      	cmp	r3, #1
 800a03c:	d101      	bne.n	800a042 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a03e:	2302      	movs	r3, #2
 800a040:	e0ae      	b.n	800a1a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	2201      	movs	r2, #1
 800a046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2b0c      	cmp	r3, #12
 800a04e:	f200 809f 	bhi.w	800a190 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a052:	a201      	add	r2, pc, #4	; (adr r2, 800a058 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a058:	0800a08d 	.word	0x0800a08d
 800a05c:	0800a191 	.word	0x0800a191
 800a060:	0800a191 	.word	0x0800a191
 800a064:	0800a191 	.word	0x0800a191
 800a068:	0800a0cd 	.word	0x0800a0cd
 800a06c:	0800a191 	.word	0x0800a191
 800a070:	0800a191 	.word	0x0800a191
 800a074:	0800a191 	.word	0x0800a191
 800a078:	0800a10f 	.word	0x0800a10f
 800a07c:	0800a191 	.word	0x0800a191
 800a080:	0800a191 	.word	0x0800a191
 800a084:	0800a191 	.word	0x0800a191
 800a088:	0800a14f 	.word	0x0800a14f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	68b9      	ldr	r1, [r7, #8]
 800a092:	4618      	mov	r0, r3
 800a094:	f000 fa52 	bl	800a53c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	699a      	ldr	r2, [r3, #24]
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f042 0208 	orr.w	r2, r2, #8
 800a0a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	699a      	ldr	r2, [r3, #24]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f022 0204 	bic.w	r2, r2, #4
 800a0b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	6999      	ldr	r1, [r3, #24]
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	691a      	ldr	r2, [r3, #16]
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	619a      	str	r2, [r3, #24]
      break;
 800a0ca:	e064      	b.n	800a196 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	68b9      	ldr	r1, [r7, #8]
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f000 faa2 	bl	800a61c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	699a      	ldr	r2, [r3, #24]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	699a      	ldr	r2, [r3, #24]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a0f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	6999      	ldr	r1, [r3, #24]
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	691b      	ldr	r3, [r3, #16]
 800a102:	021a      	lsls	r2, r3, #8
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	430a      	orrs	r2, r1
 800a10a:	619a      	str	r2, [r3, #24]
      break;
 800a10c:	e043      	b.n	800a196 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	68b9      	ldr	r1, [r7, #8]
 800a114:	4618      	mov	r0, r3
 800a116:	f000 faf7 	bl	800a708 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	69da      	ldr	r2, [r3, #28]
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f042 0208 	orr.w	r2, r2, #8
 800a128:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	69da      	ldr	r2, [r3, #28]
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f022 0204 	bic.w	r2, r2, #4
 800a138:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	69d9      	ldr	r1, [r3, #28]
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	691a      	ldr	r2, [r3, #16]
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	430a      	orrs	r2, r1
 800a14a:	61da      	str	r2, [r3, #28]
      break;
 800a14c:	e023      	b.n	800a196 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	68b9      	ldr	r1, [r7, #8]
 800a154:	4618      	mov	r0, r3
 800a156:	f000 fb4b 	bl	800a7f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	69da      	ldr	r2, [r3, #28]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a168:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	69da      	ldr	r2, [r3, #28]
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a178:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	69d9      	ldr	r1, [r3, #28]
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	691b      	ldr	r3, [r3, #16]
 800a184:	021a      	lsls	r2, r3, #8
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	430a      	orrs	r2, r1
 800a18c:	61da      	str	r2, [r3, #28]
      break;
 800a18e:	e002      	b.n	800a196 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	75fb      	strb	r3, [r7, #23]
      break;
 800a194:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2200      	movs	r2, #0
 800a19a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a19e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3718      	adds	r7, #24
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}

0800a1a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
 800a1b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d101      	bne.n	800a1c4 <HAL_TIM_ConfigClockSource+0x1c>
 800a1c0:	2302      	movs	r3, #2
 800a1c2:	e0b4      	b.n	800a32e <HAL_TIM_ConfigClockSource+0x186>
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2202      	movs	r2, #2
 800a1d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	689b      	ldr	r3, [r3, #8]
 800a1da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a1e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a1ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	68ba      	ldr	r2, [r7, #8]
 800a1f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a1fc:	d03e      	beq.n	800a27c <HAL_TIM_ConfigClockSource+0xd4>
 800a1fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a202:	f200 8087 	bhi.w	800a314 <HAL_TIM_ConfigClockSource+0x16c>
 800a206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a20a:	f000 8086 	beq.w	800a31a <HAL_TIM_ConfigClockSource+0x172>
 800a20e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a212:	d87f      	bhi.n	800a314 <HAL_TIM_ConfigClockSource+0x16c>
 800a214:	2b70      	cmp	r3, #112	; 0x70
 800a216:	d01a      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0xa6>
 800a218:	2b70      	cmp	r3, #112	; 0x70
 800a21a:	d87b      	bhi.n	800a314 <HAL_TIM_ConfigClockSource+0x16c>
 800a21c:	2b60      	cmp	r3, #96	; 0x60
 800a21e:	d050      	beq.n	800a2c2 <HAL_TIM_ConfigClockSource+0x11a>
 800a220:	2b60      	cmp	r3, #96	; 0x60
 800a222:	d877      	bhi.n	800a314 <HAL_TIM_ConfigClockSource+0x16c>
 800a224:	2b50      	cmp	r3, #80	; 0x50
 800a226:	d03c      	beq.n	800a2a2 <HAL_TIM_ConfigClockSource+0xfa>
 800a228:	2b50      	cmp	r3, #80	; 0x50
 800a22a:	d873      	bhi.n	800a314 <HAL_TIM_ConfigClockSource+0x16c>
 800a22c:	2b40      	cmp	r3, #64	; 0x40
 800a22e:	d058      	beq.n	800a2e2 <HAL_TIM_ConfigClockSource+0x13a>
 800a230:	2b40      	cmp	r3, #64	; 0x40
 800a232:	d86f      	bhi.n	800a314 <HAL_TIM_ConfigClockSource+0x16c>
 800a234:	2b30      	cmp	r3, #48	; 0x30
 800a236:	d064      	beq.n	800a302 <HAL_TIM_ConfigClockSource+0x15a>
 800a238:	2b30      	cmp	r3, #48	; 0x30
 800a23a:	d86b      	bhi.n	800a314 <HAL_TIM_ConfigClockSource+0x16c>
 800a23c:	2b20      	cmp	r3, #32
 800a23e:	d060      	beq.n	800a302 <HAL_TIM_ConfigClockSource+0x15a>
 800a240:	2b20      	cmp	r3, #32
 800a242:	d867      	bhi.n	800a314 <HAL_TIM_ConfigClockSource+0x16c>
 800a244:	2b00      	cmp	r3, #0
 800a246:	d05c      	beq.n	800a302 <HAL_TIM_ConfigClockSource+0x15a>
 800a248:	2b10      	cmp	r3, #16
 800a24a:	d05a      	beq.n	800a302 <HAL_TIM_ConfigClockSource+0x15a>
 800a24c:	e062      	b.n	800a314 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6818      	ldr	r0, [r3, #0]
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	6899      	ldr	r1, [r3, #8]
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	685a      	ldr	r2, [r3, #4]
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	68db      	ldr	r3, [r3, #12]
 800a25e:	f000 fcc1 	bl	800abe4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a270:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	68ba      	ldr	r2, [r7, #8]
 800a278:	609a      	str	r2, [r3, #8]
      break;
 800a27a:	e04f      	b.n	800a31c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6818      	ldr	r0, [r3, #0]
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	6899      	ldr	r1, [r3, #8]
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	685a      	ldr	r2, [r3, #4]
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	68db      	ldr	r3, [r3, #12]
 800a28c:	f000 fcaa 	bl	800abe4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	689a      	ldr	r2, [r3, #8]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a29e:	609a      	str	r2, [r3, #8]
      break;
 800a2a0:	e03c      	b.n	800a31c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6818      	ldr	r0, [r3, #0]
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	6859      	ldr	r1, [r3, #4]
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	68db      	ldr	r3, [r3, #12]
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	f000 fb68 	bl	800a984 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2150      	movs	r1, #80	; 0x50
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f000 fc77 	bl	800abae <TIM_ITRx_SetConfig>
      break;
 800a2c0:	e02c      	b.n	800a31c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6818      	ldr	r0, [r3, #0]
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	6859      	ldr	r1, [r3, #4]
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	68db      	ldr	r3, [r3, #12]
 800a2ce:	461a      	mov	r2, r3
 800a2d0:	f000 fbc4 	bl	800aa5c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	2160      	movs	r1, #96	; 0x60
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f000 fc67 	bl	800abae <TIM_ITRx_SetConfig>
      break;
 800a2e0:	e01c      	b.n	800a31c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6818      	ldr	r0, [r3, #0]
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	6859      	ldr	r1, [r3, #4]
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	68db      	ldr	r3, [r3, #12]
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	f000 fb48 	bl	800a984 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	2140      	movs	r1, #64	; 0x40
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f000 fc57 	bl	800abae <TIM_ITRx_SetConfig>
      break;
 800a300:	e00c      	b.n	800a31c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681a      	ldr	r2, [r3, #0]
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4619      	mov	r1, r3
 800a30c:	4610      	mov	r0, r2
 800a30e:	f000 fc4e 	bl	800abae <TIM_ITRx_SetConfig>
      break;
 800a312:	e003      	b.n	800a31c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a314:	2301      	movs	r3, #1
 800a316:	73fb      	strb	r3, [r7, #15]
      break;
 800a318:	e000      	b.n	800a31c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a31a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a32c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3710      	adds	r7, #16
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
	...

0800a338 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a338:	b480      	push	{r7}
 800a33a:	b085      	sub	sp, #20
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800a342:	2300      	movs	r3, #0
 800a344:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	2b0c      	cmp	r3, #12
 800a34a:	d831      	bhi.n	800a3b0 <HAL_TIM_ReadCapturedValue+0x78>
 800a34c:	a201      	add	r2, pc, #4	; (adr r2, 800a354 <HAL_TIM_ReadCapturedValue+0x1c>)
 800a34e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a352:	bf00      	nop
 800a354:	0800a389 	.word	0x0800a389
 800a358:	0800a3b1 	.word	0x0800a3b1
 800a35c:	0800a3b1 	.word	0x0800a3b1
 800a360:	0800a3b1 	.word	0x0800a3b1
 800a364:	0800a393 	.word	0x0800a393
 800a368:	0800a3b1 	.word	0x0800a3b1
 800a36c:	0800a3b1 	.word	0x0800a3b1
 800a370:	0800a3b1 	.word	0x0800a3b1
 800a374:	0800a39d 	.word	0x0800a39d
 800a378:	0800a3b1 	.word	0x0800a3b1
 800a37c:	0800a3b1 	.word	0x0800a3b1
 800a380:	0800a3b1 	.word	0x0800a3b1
 800a384:	0800a3a7 	.word	0x0800a3a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a38e:	60fb      	str	r3, [r7, #12]

      break;
 800a390:	e00f      	b.n	800a3b2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a398:	60fb      	str	r3, [r7, #12]

      break;
 800a39a:	e00a      	b.n	800a3b2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3a2:	60fb      	str	r3, [r7, #12]

      break;
 800a3a4:	e005      	b.n	800a3b2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3ac:	60fb      	str	r3, [r7, #12]

      break;
 800a3ae:	e000      	b.n	800a3b2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800a3b0:	bf00      	nop
  }

  return tmpreg;
 800a3b2:	68fb      	ldr	r3, [r7, #12]
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3714      	adds	r7, #20
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr

0800a3c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a3c8:	bf00      	nop
 800a3ca:	370c      	adds	r7, #12
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr

0800a3d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b083      	sub	sp, #12
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a3dc:	bf00      	nop
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a3f0:	bf00      	nop
 800a3f2:	370c      	adds	r7, #12
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fa:	4770      	bx	lr

0800a3fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b085      	sub	sp, #20
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	4a40      	ldr	r2, [pc, #256]	; (800a510 <TIM_Base_SetConfig+0x114>)
 800a410:	4293      	cmp	r3, r2
 800a412:	d013      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a41a:	d00f      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	4a3d      	ldr	r2, [pc, #244]	; (800a514 <TIM_Base_SetConfig+0x118>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d00b      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	4a3c      	ldr	r2, [pc, #240]	; (800a518 <TIM_Base_SetConfig+0x11c>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d007      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	4a3b      	ldr	r2, [pc, #236]	; (800a51c <TIM_Base_SetConfig+0x120>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d003      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	4a3a      	ldr	r2, [pc, #232]	; (800a520 <TIM_Base_SetConfig+0x124>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d108      	bne.n	800a44e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a442:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	68fa      	ldr	r2, [r7, #12]
 800a44a:	4313      	orrs	r3, r2
 800a44c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	4a2f      	ldr	r2, [pc, #188]	; (800a510 <TIM_Base_SetConfig+0x114>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d02b      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a45c:	d027      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	4a2c      	ldr	r2, [pc, #176]	; (800a514 <TIM_Base_SetConfig+0x118>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d023      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	4a2b      	ldr	r2, [pc, #172]	; (800a518 <TIM_Base_SetConfig+0x11c>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d01f      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	4a2a      	ldr	r2, [pc, #168]	; (800a51c <TIM_Base_SetConfig+0x120>)
 800a472:	4293      	cmp	r3, r2
 800a474:	d01b      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	4a29      	ldr	r2, [pc, #164]	; (800a520 <TIM_Base_SetConfig+0x124>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d017      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	4a28      	ldr	r2, [pc, #160]	; (800a524 <TIM_Base_SetConfig+0x128>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d013      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	4a27      	ldr	r2, [pc, #156]	; (800a528 <TIM_Base_SetConfig+0x12c>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d00f      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	4a26      	ldr	r2, [pc, #152]	; (800a52c <TIM_Base_SetConfig+0x130>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d00b      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	4a25      	ldr	r2, [pc, #148]	; (800a530 <TIM_Base_SetConfig+0x134>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d007      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	4a24      	ldr	r2, [pc, #144]	; (800a534 <TIM_Base_SetConfig+0x138>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d003      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	4a23      	ldr	r2, [pc, #140]	; (800a538 <TIM_Base_SetConfig+0x13c>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d108      	bne.n	800a4c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	68fa      	ldr	r2, [r7, #12]
 800a4bc:	4313      	orrs	r3, r2
 800a4be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	695b      	ldr	r3, [r3, #20]
 800a4ca:	4313      	orrs	r3, r2
 800a4cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	68fa      	ldr	r2, [r7, #12]
 800a4d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	689a      	ldr	r2, [r3, #8]
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	681a      	ldr	r2, [r3, #0]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	4a0a      	ldr	r2, [pc, #40]	; (800a510 <TIM_Base_SetConfig+0x114>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d003      	beq.n	800a4f4 <TIM_Base_SetConfig+0xf8>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	4a0c      	ldr	r2, [pc, #48]	; (800a520 <TIM_Base_SetConfig+0x124>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d103      	bne.n	800a4fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	691a      	ldr	r2, [r3, #16]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2201      	movs	r2, #1
 800a500:	615a      	str	r2, [r3, #20]
}
 800a502:	bf00      	nop
 800a504:	3714      	adds	r7, #20
 800a506:	46bd      	mov	sp, r7
 800a508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50c:	4770      	bx	lr
 800a50e:	bf00      	nop
 800a510:	40010000 	.word	0x40010000
 800a514:	40000400 	.word	0x40000400
 800a518:	40000800 	.word	0x40000800
 800a51c:	40000c00 	.word	0x40000c00
 800a520:	40010400 	.word	0x40010400
 800a524:	40014000 	.word	0x40014000
 800a528:	40014400 	.word	0x40014400
 800a52c:	40014800 	.word	0x40014800
 800a530:	40001800 	.word	0x40001800
 800a534:	40001c00 	.word	0x40001c00
 800a538:	40002000 	.word	0x40002000

0800a53c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b087      	sub	sp, #28
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6a1b      	ldr	r3, [r3, #32]
 800a54a:	f023 0201 	bic.w	r2, r3, #1
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6a1b      	ldr	r3, [r3, #32]
 800a556:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	699b      	ldr	r3, [r3, #24]
 800a562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a56a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f023 0303 	bic.w	r3, r3, #3
 800a572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	4313      	orrs	r3, r2
 800a57c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	f023 0302 	bic.w	r3, r3, #2
 800a584:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	689b      	ldr	r3, [r3, #8]
 800a58a:	697a      	ldr	r2, [r7, #20]
 800a58c:	4313      	orrs	r3, r2
 800a58e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	4a20      	ldr	r2, [pc, #128]	; (800a614 <TIM_OC1_SetConfig+0xd8>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d003      	beq.n	800a5a0 <TIM_OC1_SetConfig+0x64>
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	4a1f      	ldr	r2, [pc, #124]	; (800a618 <TIM_OC1_SetConfig+0xdc>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d10c      	bne.n	800a5ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	f023 0308 	bic.w	r3, r3, #8
 800a5a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	68db      	ldr	r3, [r3, #12]
 800a5ac:	697a      	ldr	r2, [r7, #20]
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	f023 0304 	bic.w	r3, r3, #4
 800a5b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	4a15      	ldr	r2, [pc, #84]	; (800a614 <TIM_OC1_SetConfig+0xd8>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d003      	beq.n	800a5ca <TIM_OC1_SetConfig+0x8e>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	4a14      	ldr	r2, [pc, #80]	; (800a618 <TIM_OC1_SetConfig+0xdc>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d111      	bne.n	800a5ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a5d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a5d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	695b      	ldr	r3, [r3, #20]
 800a5de:	693a      	ldr	r2, [r7, #16]
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	699b      	ldr	r3, [r3, #24]
 800a5e8:	693a      	ldr	r2, [r7, #16]
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	693a      	ldr	r2, [r7, #16]
 800a5f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	68fa      	ldr	r2, [r7, #12]
 800a5f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	685a      	ldr	r2, [r3, #4]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	697a      	ldr	r2, [r7, #20]
 800a606:	621a      	str	r2, [r3, #32]
}
 800a608:	bf00      	nop
 800a60a:	371c      	adds	r7, #28
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr
 800a614:	40010000 	.word	0x40010000
 800a618:	40010400 	.word	0x40010400

0800a61c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b087      	sub	sp, #28
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
 800a624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6a1b      	ldr	r3, [r3, #32]
 800a62a:	f023 0210 	bic.w	r2, r3, #16
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6a1b      	ldr	r3, [r3, #32]
 800a636:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	699b      	ldr	r3, [r3, #24]
 800a642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a64a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a652:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	021b      	lsls	r3, r3, #8
 800a65a:	68fa      	ldr	r2, [r7, #12]
 800a65c:	4313      	orrs	r3, r2
 800a65e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	f023 0320 	bic.w	r3, r3, #32
 800a666:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	011b      	lsls	r3, r3, #4
 800a66e:	697a      	ldr	r2, [r7, #20]
 800a670:	4313      	orrs	r3, r2
 800a672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	4a22      	ldr	r2, [pc, #136]	; (800a700 <TIM_OC2_SetConfig+0xe4>)
 800a678:	4293      	cmp	r3, r2
 800a67a:	d003      	beq.n	800a684 <TIM_OC2_SetConfig+0x68>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	4a21      	ldr	r2, [pc, #132]	; (800a704 <TIM_OC2_SetConfig+0xe8>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d10d      	bne.n	800a6a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a68a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	68db      	ldr	r3, [r3, #12]
 800a690:	011b      	lsls	r3, r3, #4
 800a692:	697a      	ldr	r2, [r7, #20]
 800a694:	4313      	orrs	r3, r2
 800a696:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a698:	697b      	ldr	r3, [r7, #20]
 800a69a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a69e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	4a17      	ldr	r2, [pc, #92]	; (800a700 <TIM_OC2_SetConfig+0xe4>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d003      	beq.n	800a6b0 <TIM_OC2_SetConfig+0x94>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	4a16      	ldr	r2, [pc, #88]	; (800a704 <TIM_OC2_SetConfig+0xe8>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d113      	bne.n	800a6d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a6b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a6be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	695b      	ldr	r3, [r3, #20]
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	693a      	ldr	r2, [r7, #16]
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	699b      	ldr	r3, [r3, #24]
 800a6d0:	009b      	lsls	r3, r3, #2
 800a6d2:	693a      	ldr	r2, [r7, #16]
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	693a      	ldr	r2, [r7, #16]
 800a6dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	68fa      	ldr	r2, [r7, #12]
 800a6e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	685a      	ldr	r2, [r3, #4]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	697a      	ldr	r2, [r7, #20]
 800a6f0:	621a      	str	r2, [r3, #32]
}
 800a6f2:	bf00      	nop
 800a6f4:	371c      	adds	r7, #28
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr
 800a6fe:	bf00      	nop
 800a700:	40010000 	.word	0x40010000
 800a704:	40010400 	.word	0x40010400

0800a708 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a708:	b480      	push	{r7}
 800a70a:	b087      	sub	sp, #28
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6a1b      	ldr	r3, [r3, #32]
 800a716:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6a1b      	ldr	r3, [r3, #32]
 800a722:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	69db      	ldr	r3, [r3, #28]
 800a72e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f023 0303 	bic.w	r3, r3, #3
 800a73e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	4313      	orrs	r3, r2
 800a748:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a750:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	689b      	ldr	r3, [r3, #8]
 800a756:	021b      	lsls	r3, r3, #8
 800a758:	697a      	ldr	r2, [r7, #20]
 800a75a:	4313      	orrs	r3, r2
 800a75c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	4a21      	ldr	r2, [pc, #132]	; (800a7e8 <TIM_OC3_SetConfig+0xe0>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d003      	beq.n	800a76e <TIM_OC3_SetConfig+0x66>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	4a20      	ldr	r2, [pc, #128]	; (800a7ec <TIM_OC3_SetConfig+0xe4>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d10d      	bne.n	800a78a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a774:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	68db      	ldr	r3, [r3, #12]
 800a77a:	021b      	lsls	r3, r3, #8
 800a77c:	697a      	ldr	r2, [r7, #20]
 800a77e:	4313      	orrs	r3, r2
 800a780:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a788:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	4a16      	ldr	r2, [pc, #88]	; (800a7e8 <TIM_OC3_SetConfig+0xe0>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d003      	beq.n	800a79a <TIM_OC3_SetConfig+0x92>
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	4a15      	ldr	r2, [pc, #84]	; (800a7ec <TIM_OC3_SetConfig+0xe4>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d113      	bne.n	800a7c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a7a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a7a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	695b      	ldr	r3, [r3, #20]
 800a7ae:	011b      	lsls	r3, r3, #4
 800a7b0:	693a      	ldr	r2, [r7, #16]
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	699b      	ldr	r3, [r3, #24]
 800a7ba:	011b      	lsls	r3, r3, #4
 800a7bc:	693a      	ldr	r2, [r7, #16]
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	693a      	ldr	r2, [r7, #16]
 800a7c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	68fa      	ldr	r2, [r7, #12]
 800a7cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	685a      	ldr	r2, [r3, #4]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	697a      	ldr	r2, [r7, #20]
 800a7da:	621a      	str	r2, [r3, #32]
}
 800a7dc:	bf00      	nop
 800a7de:	371c      	adds	r7, #28
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr
 800a7e8:	40010000 	.word	0x40010000
 800a7ec:	40010400 	.word	0x40010400

0800a7f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b087      	sub	sp, #28
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
 800a7f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6a1b      	ldr	r3, [r3, #32]
 800a7fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6a1b      	ldr	r3, [r3, #32]
 800a80a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	69db      	ldr	r3, [r3, #28]
 800a816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a81e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a826:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	021b      	lsls	r3, r3, #8
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	4313      	orrs	r3, r2
 800a832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a83a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	031b      	lsls	r3, r3, #12
 800a842:	693a      	ldr	r2, [r7, #16]
 800a844:	4313      	orrs	r3, r2
 800a846:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	4a12      	ldr	r2, [pc, #72]	; (800a894 <TIM_OC4_SetConfig+0xa4>)
 800a84c:	4293      	cmp	r3, r2
 800a84e:	d003      	beq.n	800a858 <TIM_OC4_SetConfig+0x68>
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	4a11      	ldr	r2, [pc, #68]	; (800a898 <TIM_OC4_SetConfig+0xa8>)
 800a854:	4293      	cmp	r3, r2
 800a856:	d109      	bne.n	800a86c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a858:	697b      	ldr	r3, [r7, #20]
 800a85a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a85e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	695b      	ldr	r3, [r3, #20]
 800a864:	019b      	lsls	r3, r3, #6
 800a866:	697a      	ldr	r2, [r7, #20]
 800a868:	4313      	orrs	r3, r2
 800a86a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	697a      	ldr	r2, [r7, #20]
 800a870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	685a      	ldr	r2, [r3, #4]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	693a      	ldr	r2, [r7, #16]
 800a884:	621a      	str	r2, [r3, #32]
}
 800a886:	bf00      	nop
 800a888:	371c      	adds	r7, #28
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr
 800a892:	bf00      	nop
 800a894:	40010000 	.word	0x40010000
 800a898:	40010400 	.word	0x40010400

0800a89c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b087      	sub	sp, #28
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	60f8      	str	r0, [r7, #12]
 800a8a4:	60b9      	str	r1, [r7, #8]
 800a8a6:	607a      	str	r2, [r7, #4]
 800a8a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	6a1b      	ldr	r3, [r3, #32]
 800a8ae:	f023 0201 	bic.w	r2, r3, #1
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	699b      	ldr	r3, [r3, #24]
 800a8ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	6a1b      	ldr	r3, [r3, #32]
 800a8c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	4a28      	ldr	r2, [pc, #160]	; (800a968 <TIM_TI1_SetConfig+0xcc>)
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	d01b      	beq.n	800a902 <TIM_TI1_SetConfig+0x66>
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8d0:	d017      	beq.n	800a902 <TIM_TI1_SetConfig+0x66>
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	4a25      	ldr	r2, [pc, #148]	; (800a96c <TIM_TI1_SetConfig+0xd0>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d013      	beq.n	800a902 <TIM_TI1_SetConfig+0x66>
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	4a24      	ldr	r2, [pc, #144]	; (800a970 <TIM_TI1_SetConfig+0xd4>)
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d00f      	beq.n	800a902 <TIM_TI1_SetConfig+0x66>
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	4a23      	ldr	r2, [pc, #140]	; (800a974 <TIM_TI1_SetConfig+0xd8>)
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	d00b      	beq.n	800a902 <TIM_TI1_SetConfig+0x66>
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	4a22      	ldr	r2, [pc, #136]	; (800a978 <TIM_TI1_SetConfig+0xdc>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d007      	beq.n	800a902 <TIM_TI1_SetConfig+0x66>
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	4a21      	ldr	r2, [pc, #132]	; (800a97c <TIM_TI1_SetConfig+0xe0>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d003      	beq.n	800a902 <TIM_TI1_SetConfig+0x66>
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	4a20      	ldr	r2, [pc, #128]	; (800a980 <TIM_TI1_SetConfig+0xe4>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d101      	bne.n	800a906 <TIM_TI1_SetConfig+0x6a>
 800a902:	2301      	movs	r3, #1
 800a904:	e000      	b.n	800a908 <TIM_TI1_SetConfig+0x6c>
 800a906:	2300      	movs	r3, #0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d008      	beq.n	800a91e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	f023 0303 	bic.w	r3, r3, #3
 800a912:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a914:	697a      	ldr	r2, [r7, #20]
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	4313      	orrs	r3, r2
 800a91a:	617b      	str	r3, [r7, #20]
 800a91c:	e003      	b.n	800a926 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a91e:	697b      	ldr	r3, [r7, #20]
 800a920:	f043 0301 	orr.w	r3, r3, #1
 800a924:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a92c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	011b      	lsls	r3, r3, #4
 800a932:	b2db      	uxtb	r3, r3
 800a934:	697a      	ldr	r2, [r7, #20]
 800a936:	4313      	orrs	r3, r2
 800a938:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	f023 030a 	bic.w	r3, r3, #10
 800a940:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	f003 030a 	and.w	r3, r3, #10
 800a948:	693a      	ldr	r2, [r7, #16]
 800a94a:	4313      	orrs	r3, r2
 800a94c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	697a      	ldr	r2, [r7, #20]
 800a952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	693a      	ldr	r2, [r7, #16]
 800a958:	621a      	str	r2, [r3, #32]
}
 800a95a:	bf00      	nop
 800a95c:	371c      	adds	r7, #28
 800a95e:	46bd      	mov	sp, r7
 800a960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a964:	4770      	bx	lr
 800a966:	bf00      	nop
 800a968:	40010000 	.word	0x40010000
 800a96c:	40000400 	.word	0x40000400
 800a970:	40000800 	.word	0x40000800
 800a974:	40000c00 	.word	0x40000c00
 800a978:	40010400 	.word	0x40010400
 800a97c:	40014000 	.word	0x40014000
 800a980:	40001800 	.word	0x40001800

0800a984 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a984:	b480      	push	{r7}
 800a986:	b087      	sub	sp, #28
 800a988:	af00      	add	r7, sp, #0
 800a98a:	60f8      	str	r0, [r7, #12]
 800a98c:	60b9      	str	r1, [r7, #8]
 800a98e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	6a1b      	ldr	r3, [r3, #32]
 800a994:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	6a1b      	ldr	r3, [r3, #32]
 800a99a:	f023 0201 	bic.w	r2, r3, #1
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	699b      	ldr	r3, [r3, #24]
 800a9a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a9ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	011b      	lsls	r3, r3, #4
 800a9b4:	693a      	ldr	r2, [r7, #16]
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	f023 030a 	bic.w	r3, r3, #10
 800a9c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a9c2:	697a      	ldr	r2, [r7, #20]
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	693a      	ldr	r2, [r7, #16]
 800a9ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	697a      	ldr	r2, [r7, #20]
 800a9d4:	621a      	str	r2, [r3, #32]
}
 800a9d6:	bf00      	nop
 800a9d8:	371c      	adds	r7, #28
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr

0800a9e2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a9e2:	b480      	push	{r7}
 800a9e4:	b087      	sub	sp, #28
 800a9e6:	af00      	add	r7, sp, #0
 800a9e8:	60f8      	str	r0, [r7, #12]
 800a9ea:	60b9      	str	r1, [r7, #8]
 800a9ec:	607a      	str	r2, [r7, #4]
 800a9ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	6a1b      	ldr	r3, [r3, #32]
 800a9f4:	f023 0210 	bic.w	r2, r3, #16
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	699b      	ldr	r3, [r3, #24]
 800aa00:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	6a1b      	ldr	r3, [r3, #32]
 800aa06:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa0e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	021b      	lsls	r3, r3, #8
 800aa14:	697a      	ldr	r2, [r7, #20]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800aa20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	031b      	lsls	r3, r3, #12
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	697a      	ldr	r2, [r7, #20]
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aa2e:	693b      	ldr	r3, [r7, #16]
 800aa30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800aa34:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	011b      	lsls	r3, r3, #4
 800aa3a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800aa3e:	693a      	ldr	r2, [r7, #16]
 800aa40:	4313      	orrs	r3, r2
 800aa42:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	697a      	ldr	r2, [r7, #20]
 800aa48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	693a      	ldr	r2, [r7, #16]
 800aa4e:	621a      	str	r2, [r3, #32]
}
 800aa50:	bf00      	nop
 800aa52:	371c      	adds	r7, #28
 800aa54:	46bd      	mov	sp, r7
 800aa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5a:	4770      	bx	lr

0800aa5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aa5c:	b480      	push	{r7}
 800aa5e:	b087      	sub	sp, #28
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	60f8      	str	r0, [r7, #12]
 800aa64:	60b9      	str	r1, [r7, #8]
 800aa66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	6a1b      	ldr	r3, [r3, #32]
 800aa6c:	f023 0210 	bic.w	r2, r3, #16
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	699b      	ldr	r3, [r3, #24]
 800aa78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	6a1b      	ldr	r3, [r3, #32]
 800aa7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800aa86:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	031b      	lsls	r3, r3, #12
 800aa8c:	697a      	ldr	r2, [r7, #20]
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aa92:	693b      	ldr	r3, [r7, #16]
 800aa94:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800aa98:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	011b      	lsls	r3, r3, #4
 800aa9e:	693a      	ldr	r2, [r7, #16]
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	697a      	ldr	r2, [r7, #20]
 800aaa8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	693a      	ldr	r2, [r7, #16]
 800aaae:	621a      	str	r2, [r3, #32]
}
 800aab0:	bf00      	nop
 800aab2:	371c      	adds	r7, #28
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr

0800aabc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b087      	sub	sp, #28
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	60f8      	str	r0, [r7, #12]
 800aac4:	60b9      	str	r1, [r7, #8]
 800aac6:	607a      	str	r2, [r7, #4]
 800aac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	6a1b      	ldr	r3, [r3, #32]
 800aace:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	69db      	ldr	r3, [r3, #28]
 800aada:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	6a1b      	ldr	r3, [r3, #32]
 800aae0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800aae2:	697b      	ldr	r3, [r7, #20]
 800aae4:	f023 0303 	bic.w	r3, r3, #3
 800aae8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800aaea:	697a      	ldr	r2, [r7, #20]
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	4313      	orrs	r3, r2
 800aaf0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aaf8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	011b      	lsls	r3, r3, #4
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	697a      	ldr	r2, [r7, #20]
 800ab02:	4313      	orrs	r3, r2
 800ab04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800ab0c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	021b      	lsls	r3, r3, #8
 800ab12:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800ab16:	693a      	ldr	r2, [r7, #16]
 800ab18:	4313      	orrs	r3, r2
 800ab1a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	697a      	ldr	r2, [r7, #20]
 800ab20:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	693a      	ldr	r2, [r7, #16]
 800ab26:	621a      	str	r2, [r3, #32]
}
 800ab28:	bf00      	nop
 800ab2a:	371c      	adds	r7, #28
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab32:	4770      	bx	lr

0800ab34 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ab34:	b480      	push	{r7}
 800ab36:	b087      	sub	sp, #28
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	60f8      	str	r0, [r7, #12]
 800ab3c:	60b9      	str	r1, [r7, #8]
 800ab3e:	607a      	str	r2, [r7, #4]
 800ab40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	6a1b      	ldr	r3, [r3, #32]
 800ab46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	69db      	ldr	r3, [r3, #28]
 800ab52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	6a1b      	ldr	r3, [r3, #32]
 800ab58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab60:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	021b      	lsls	r3, r3, #8
 800ab66:	697a      	ldr	r2, [r7, #20]
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ab72:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	031b      	lsls	r3, r3, #12
 800ab78:	b29b      	uxth	r3, r3
 800ab7a:	697a      	ldr	r2, [r7, #20]
 800ab7c:	4313      	orrs	r3, r2
 800ab7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800ab86:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	031b      	lsls	r3, r3, #12
 800ab8c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800ab90:	693a      	ldr	r2, [r7, #16]
 800ab92:	4313      	orrs	r3, r2
 800ab94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	697a      	ldr	r2, [r7, #20]
 800ab9a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	693a      	ldr	r2, [r7, #16]
 800aba0:	621a      	str	r2, [r3, #32]
}
 800aba2:	bf00      	nop
 800aba4:	371c      	adds	r7, #28
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr

0800abae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800abae:	b480      	push	{r7}
 800abb0:	b085      	sub	sp, #20
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
 800abb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	689b      	ldr	r3, [r3, #8]
 800abbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800abc6:	683a      	ldr	r2, [r7, #0]
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	4313      	orrs	r3, r2
 800abcc:	f043 0307 	orr.w	r3, r3, #7
 800abd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	68fa      	ldr	r2, [r7, #12]
 800abd6:	609a      	str	r2, [r3, #8]
}
 800abd8:	bf00      	nop
 800abda:	3714      	adds	r7, #20
 800abdc:	46bd      	mov	sp, r7
 800abde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe2:	4770      	bx	lr

0800abe4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b087      	sub	sp, #28
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	60b9      	str	r1, [r7, #8]
 800abee:	607a      	str	r2, [r7, #4]
 800abf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	689b      	ldr	r3, [r3, #8]
 800abf6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800abfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	021a      	lsls	r2, r3, #8
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	431a      	orrs	r2, r3
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	697a      	ldr	r2, [r7, #20]
 800ac0e:	4313      	orrs	r3, r2
 800ac10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	697a      	ldr	r2, [r7, #20]
 800ac16:	609a      	str	r2, [r3, #8]
}
 800ac18:	bf00      	nop
 800ac1a:	371c      	adds	r7, #28
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac22:	4770      	bx	lr

0800ac24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ac24:	b480      	push	{r7}
 800ac26:	b087      	sub	sp, #28
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	60f8      	str	r0, [r7, #12]
 800ac2c:	60b9      	str	r1, [r7, #8]
 800ac2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	f003 031f 	and.w	r3, r3, #31
 800ac36:	2201      	movs	r2, #1
 800ac38:	fa02 f303 	lsl.w	r3, r2, r3
 800ac3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	6a1a      	ldr	r2, [r3, #32]
 800ac42:	697b      	ldr	r3, [r7, #20]
 800ac44:	43db      	mvns	r3, r3
 800ac46:	401a      	ands	r2, r3
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	6a1a      	ldr	r2, [r3, #32]
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	f003 031f 	and.w	r3, r3, #31
 800ac56:	6879      	ldr	r1, [r7, #4]
 800ac58:	fa01 f303 	lsl.w	r3, r1, r3
 800ac5c:	431a      	orrs	r2, r3
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	621a      	str	r2, [r3, #32]
}
 800ac62:	bf00      	nop
 800ac64:	371c      	adds	r7, #28
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr
	...

0800ac70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b085      	sub	sp, #20
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
 800ac78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	d101      	bne.n	800ac88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ac84:	2302      	movs	r3, #2
 800ac86:	e05a      	b.n	800ad3e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2202      	movs	r2, #2
 800ac94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	685b      	ldr	r3, [r3, #4]
 800ac9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	689b      	ldr	r3, [r3, #8]
 800aca6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	68fa      	ldr	r2, [r7, #12]
 800acb6:	4313      	orrs	r3, r2
 800acb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	68fa      	ldr	r2, [r7, #12]
 800acc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	4a21      	ldr	r2, [pc, #132]	; (800ad4c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d022      	beq.n	800ad12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800acd4:	d01d      	beq.n	800ad12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4a1d      	ldr	r2, [pc, #116]	; (800ad50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800acdc:	4293      	cmp	r3, r2
 800acde:	d018      	beq.n	800ad12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	4a1b      	ldr	r2, [pc, #108]	; (800ad54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d013      	beq.n	800ad12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a1a      	ldr	r2, [pc, #104]	; (800ad58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d00e      	beq.n	800ad12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4a18      	ldr	r2, [pc, #96]	; (800ad5c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d009      	beq.n	800ad12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	4a17      	ldr	r2, [pc, #92]	; (800ad60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d004      	beq.n	800ad12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	4a15      	ldr	r2, [pc, #84]	; (800ad64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d10c      	bne.n	800ad2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ad18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	68ba      	ldr	r2, [r7, #8]
 800ad20:	4313      	orrs	r3, r2
 800ad22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	68ba      	ldr	r2, [r7, #8]
 800ad2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2201      	movs	r2, #1
 800ad30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2200      	movs	r2, #0
 800ad38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ad3c:	2300      	movs	r3, #0
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3714      	adds	r7, #20
 800ad42:	46bd      	mov	sp, r7
 800ad44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad48:	4770      	bx	lr
 800ad4a:	bf00      	nop
 800ad4c:	40010000 	.word	0x40010000
 800ad50:	40000400 	.word	0x40000400
 800ad54:	40000800 	.word	0x40000800
 800ad58:	40000c00 	.word	0x40000c00
 800ad5c:	40010400 	.word	0x40010400
 800ad60:	40014000 	.word	0x40014000
 800ad64:	40001800 	.word	0x40001800

0800ad68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
 800ad70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ad72:	2300      	movs	r3, #0
 800ad74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad7c:	2b01      	cmp	r3, #1
 800ad7e:	d101      	bne.n	800ad84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ad80:	2302      	movs	r3, #2
 800ad82:	e03d      	b.n	800ae00 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2201      	movs	r2, #1
 800ad88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	68db      	ldr	r3, [r3, #12]
 800ad96:	4313      	orrs	r3, r2
 800ad98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	689b      	ldr	r3, [r3, #8]
 800ada4:	4313      	orrs	r3, r2
 800ada6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	685b      	ldr	r3, [r3, #4]
 800adb2:	4313      	orrs	r3, r2
 800adb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4313      	orrs	r3, r2
 800adc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	691b      	ldr	r3, [r3, #16]
 800adce:	4313      	orrs	r3, r2
 800add0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	695b      	ldr	r3, [r3, #20]
 800addc:	4313      	orrs	r3, r2
 800adde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	69db      	ldr	r3, [r3, #28]
 800adea:	4313      	orrs	r3, r2
 800adec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	68fa      	ldr	r2, [r7, #12]
 800adf4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800adfe:	2300      	movs	r3, #0
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3714      	adds	r7, #20
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr

0800ae0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ae0c:	b480      	push	{r7}
 800ae0e:	b083      	sub	sp, #12
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ae14:	bf00      	nop
 800ae16:	370c      	adds	r7, #12
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1e:	4770      	bx	lr

0800ae20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ae20:	b480      	push	{r7}
 800ae22:	b083      	sub	sp, #12
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ae28:	bf00      	nop
 800ae2a:	370c      	adds	r7, #12
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae32:	4770      	bx	lr

0800ae34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b082      	sub	sp, #8
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d101      	bne.n	800ae46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ae42:	2301      	movs	r3, #1
 800ae44:	e03f      	b.n	800aec6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d106      	bne.n	800ae60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2200      	movs	r2, #0
 800ae56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f7fb fc36 	bl	80066cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2224      	movs	r2, #36	; 0x24
 800ae64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	68da      	ldr	r2, [r3, #12]
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ae76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ae78:	6878      	ldr	r0, [r7, #4]
 800ae7a:	f000 fddf 	bl	800ba3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	691a      	ldr	r2, [r3, #16]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ae8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	695a      	ldr	r2, [r3, #20]
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ae9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	68da      	ldr	r2, [r3, #12]
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aeac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2220      	movs	r2, #32
 800aeb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2220      	movs	r2, #32
 800aec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800aec4:	2300      	movs	r3, #0
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3708      	adds	r7, #8
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}

0800aece <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aece:	b580      	push	{r7, lr}
 800aed0:	b08a      	sub	sp, #40	; 0x28
 800aed2:	af02      	add	r7, sp, #8
 800aed4:	60f8      	str	r0, [r7, #12]
 800aed6:	60b9      	str	r1, [r7, #8]
 800aed8:	603b      	str	r3, [r7, #0]
 800aeda:	4613      	mov	r3, r2
 800aedc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800aede:	2300      	movs	r3, #0
 800aee0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aee8:	b2db      	uxtb	r3, r3
 800aeea:	2b20      	cmp	r3, #32
 800aeec:	d17c      	bne.n	800afe8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d002      	beq.n	800aefa <HAL_UART_Transmit+0x2c>
 800aef4:	88fb      	ldrh	r3, [r7, #6]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d101      	bne.n	800aefe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800aefa:	2301      	movs	r3, #1
 800aefc:	e075      	b.n	800afea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af04:	2b01      	cmp	r3, #1
 800af06:	d101      	bne.n	800af0c <HAL_UART_Transmit+0x3e>
 800af08:	2302      	movs	r3, #2
 800af0a:	e06e      	b.n	800afea <HAL_UART_Transmit+0x11c>
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2201      	movs	r2, #1
 800af10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2200      	movs	r2, #0
 800af18:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	2221      	movs	r2, #33	; 0x21
 800af1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800af22:	f7fb fd61 	bl	80069e8 <HAL_GetTick>
 800af26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	88fa      	ldrh	r2, [r7, #6]
 800af2c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	88fa      	ldrh	r2, [r7, #6]
 800af32:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af3c:	d108      	bne.n	800af50 <HAL_UART_Transmit+0x82>
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	691b      	ldr	r3, [r3, #16]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d104      	bne.n	800af50 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800af46:	2300      	movs	r3, #0
 800af48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	61bb      	str	r3, [r7, #24]
 800af4e:	e003      	b.n	800af58 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800af50:	68bb      	ldr	r3, [r7, #8]
 800af52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800af54:	2300      	movs	r3, #0
 800af56:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	2200      	movs	r2, #0
 800af5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800af60:	e02a      	b.n	800afb8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	9300      	str	r3, [sp, #0]
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	2200      	movs	r2, #0
 800af6a:	2180      	movs	r1, #128	; 0x80
 800af6c:	68f8      	ldr	r0, [r7, #12]
 800af6e:	f000 fb1f 	bl	800b5b0 <UART_WaitOnFlagUntilTimeout>
 800af72:	4603      	mov	r3, r0
 800af74:	2b00      	cmp	r3, #0
 800af76:	d001      	beq.n	800af7c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800af78:	2303      	movs	r3, #3
 800af7a:	e036      	b.n	800afea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800af7c:	69fb      	ldr	r3, [r7, #28]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d10b      	bne.n	800af9a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800af82:	69bb      	ldr	r3, [r7, #24]
 800af84:	881b      	ldrh	r3, [r3, #0]
 800af86:	461a      	mov	r2, r3
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	3302      	adds	r3, #2
 800af96:	61bb      	str	r3, [r7, #24]
 800af98:	e007      	b.n	800afaa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800af9a:	69fb      	ldr	r3, [r7, #28]
 800af9c:	781a      	ldrb	r2, [r3, #0]
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800afa4:	69fb      	ldr	r3, [r7, #28]
 800afa6:	3301      	adds	r3, #1
 800afa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800afae:	b29b      	uxth	r3, r3
 800afb0:	3b01      	subs	r3, #1
 800afb2:	b29a      	uxth	r2, r3
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800afbc:	b29b      	uxth	r3, r3
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d1cf      	bne.n	800af62 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	9300      	str	r3, [sp, #0]
 800afc6:	697b      	ldr	r3, [r7, #20]
 800afc8:	2200      	movs	r2, #0
 800afca:	2140      	movs	r1, #64	; 0x40
 800afcc:	68f8      	ldr	r0, [r7, #12]
 800afce:	f000 faef 	bl	800b5b0 <UART_WaitOnFlagUntilTimeout>
 800afd2:	4603      	mov	r3, r0
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d001      	beq.n	800afdc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800afd8:	2303      	movs	r3, #3
 800afda:	e006      	b.n	800afea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2220      	movs	r2, #32
 800afe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800afe4:	2300      	movs	r3, #0
 800afe6:	e000      	b.n	800afea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800afe8:	2302      	movs	r3, #2
  }
}
 800afea:	4618      	mov	r0, r3
 800afec:	3720      	adds	r7, #32
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}

0800aff2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aff2:	b580      	push	{r7, lr}
 800aff4:	b084      	sub	sp, #16
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	60f8      	str	r0, [r7, #12]
 800affa:	60b9      	str	r1, [r7, #8]
 800affc:	4613      	mov	r3, r2
 800affe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b006:	b2db      	uxtb	r3, r3
 800b008:	2b20      	cmp	r3, #32
 800b00a:	d11d      	bne.n	800b048 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d002      	beq.n	800b018 <HAL_UART_Receive_IT+0x26>
 800b012:	88fb      	ldrh	r3, [r7, #6]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d101      	bne.n	800b01c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b018:	2301      	movs	r3, #1
 800b01a:	e016      	b.n	800b04a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b022:	2b01      	cmp	r3, #1
 800b024:	d101      	bne.n	800b02a <HAL_UART_Receive_IT+0x38>
 800b026:	2302      	movs	r3, #2
 800b028:	e00f      	b.n	800b04a <HAL_UART_Receive_IT+0x58>
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	2201      	movs	r2, #1
 800b02e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	2200      	movs	r2, #0
 800b036:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b038:	88fb      	ldrh	r3, [r7, #6]
 800b03a:	461a      	mov	r2, r3
 800b03c:	68b9      	ldr	r1, [r7, #8]
 800b03e:	68f8      	ldr	r0, [r7, #12]
 800b040:	f000 fb24 	bl	800b68c <UART_Start_Receive_IT>
 800b044:	4603      	mov	r3, r0
 800b046:	e000      	b.n	800b04a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b048:	2302      	movs	r3, #2
  }
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3710      	adds	r7, #16
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}
	...

0800b054 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b0ba      	sub	sp, #232	; 0xe8
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	68db      	ldr	r3, [r3, #12]
 800b06c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	695b      	ldr	r3, [r3, #20]
 800b076:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800b07a:	2300      	movs	r3, #0
 800b07c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800b080:	2300      	movs	r3, #0
 800b082:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b08a:	f003 030f 	and.w	r3, r3, #15
 800b08e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800b092:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b096:	2b00      	cmp	r3, #0
 800b098:	d10f      	bne.n	800b0ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b09a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b09e:	f003 0320 	and.w	r3, r3, #32
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d009      	beq.n	800b0ba <HAL_UART_IRQHandler+0x66>
 800b0a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b0aa:	f003 0320 	and.w	r3, r3, #32
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d003      	beq.n	800b0ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	f000 fc07 	bl	800b8c6 <UART_Receive_IT>
      return;
 800b0b8:	e256      	b.n	800b568 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b0ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	f000 80de 	beq.w	800b280 <HAL_UART_IRQHandler+0x22c>
 800b0c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b0c8:	f003 0301 	and.w	r3, r3, #1
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d106      	bne.n	800b0de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b0d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b0d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	f000 80d1 	beq.w	800b280 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b0de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0e2:	f003 0301 	and.w	r3, r3, #1
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d00b      	beq.n	800b102 <HAL_UART_IRQHandler+0xae>
 800b0ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b0ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d005      	beq.n	800b102 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0fa:	f043 0201 	orr.w	r2, r3, #1
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b106:	f003 0304 	and.w	r3, r3, #4
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d00b      	beq.n	800b126 <HAL_UART_IRQHandler+0xd2>
 800b10e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b112:	f003 0301 	and.w	r3, r3, #1
 800b116:	2b00      	cmp	r3, #0
 800b118:	d005      	beq.n	800b126 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b11e:	f043 0202 	orr.w	r2, r3, #2
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b12a:	f003 0302 	and.w	r3, r3, #2
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d00b      	beq.n	800b14a <HAL_UART_IRQHandler+0xf6>
 800b132:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b136:	f003 0301 	and.w	r3, r3, #1
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d005      	beq.n	800b14a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b142:	f043 0204 	orr.w	r2, r3, #4
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b14a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b14e:	f003 0308 	and.w	r3, r3, #8
 800b152:	2b00      	cmp	r3, #0
 800b154:	d011      	beq.n	800b17a <HAL_UART_IRQHandler+0x126>
 800b156:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b15a:	f003 0320 	and.w	r3, r3, #32
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d105      	bne.n	800b16e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b166:	f003 0301 	and.w	r3, r3, #1
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d005      	beq.n	800b17a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b172:	f043 0208 	orr.w	r2, r3, #8
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b17e:	2b00      	cmp	r3, #0
 800b180:	f000 81ed 	beq.w	800b55e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b188:	f003 0320 	and.w	r3, r3, #32
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d008      	beq.n	800b1a2 <HAL_UART_IRQHandler+0x14e>
 800b190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b194:	f003 0320 	and.w	r3, r3, #32
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d002      	beq.n	800b1a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f000 fb92 	bl	800b8c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	695b      	ldr	r3, [r3, #20]
 800b1a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1ac:	2b40      	cmp	r3, #64	; 0x40
 800b1ae:	bf0c      	ite	eq
 800b1b0:	2301      	moveq	r3, #1
 800b1b2:	2300      	movne	r3, #0
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1be:	f003 0308 	and.w	r3, r3, #8
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d103      	bne.n	800b1ce <HAL_UART_IRQHandler+0x17a>
 800b1c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d04f      	beq.n	800b26e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f000 fa9a 	bl	800b708 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	695b      	ldr	r3, [r3, #20]
 800b1da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1de:	2b40      	cmp	r3, #64	; 0x40
 800b1e0:	d141      	bne.n	800b266 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	3314      	adds	r3, #20
 800b1e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b1f0:	e853 3f00 	ldrex	r3, [r3]
 800b1f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b1f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b1fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b200:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	3314      	adds	r3, #20
 800b20a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b20e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b212:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b216:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b21a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b21e:	e841 2300 	strex	r3, r2, [r1]
 800b222:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b226:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d1d9      	bne.n	800b1e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b232:	2b00      	cmp	r3, #0
 800b234:	d013      	beq.n	800b25e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b23a:	4a7d      	ldr	r2, [pc, #500]	; (800b430 <HAL_UART_IRQHandler+0x3dc>)
 800b23c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b242:	4618      	mov	r0, r3
 800b244:	f7fc f952 	bl	80074ec <HAL_DMA_Abort_IT>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d016      	beq.n	800b27c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b254:	687a      	ldr	r2, [r7, #4]
 800b256:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b258:	4610      	mov	r0, r2
 800b25a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b25c:	e00e      	b.n	800b27c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f000 f990 	bl	800b584 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b264:	e00a      	b.n	800b27c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f000 f98c 	bl	800b584 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b26c:	e006      	b.n	800b27c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f000 f988 	bl	800b584 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b27a:	e170      	b.n	800b55e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b27c:	bf00      	nop
    return;
 800b27e:	e16e      	b.n	800b55e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b284:	2b01      	cmp	r3, #1
 800b286:	f040 814a 	bne.w	800b51e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b28a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b28e:	f003 0310 	and.w	r3, r3, #16
 800b292:	2b00      	cmp	r3, #0
 800b294:	f000 8143 	beq.w	800b51e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b29c:	f003 0310 	and.w	r3, r3, #16
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	f000 813c 	beq.w	800b51e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	60bb      	str	r3, [r7, #8]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	60bb      	str	r3, [r7, #8]
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	685b      	ldr	r3, [r3, #4]
 800b2b8:	60bb      	str	r3, [r7, #8]
 800b2ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	695b      	ldr	r3, [r3, #20]
 800b2c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2c6:	2b40      	cmp	r3, #64	; 0x40
 800b2c8:	f040 80b4 	bne.w	800b434 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	685b      	ldr	r3, [r3, #4]
 800b2d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b2d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	f000 8140 	beq.w	800b562 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b2e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b2ea:	429a      	cmp	r2, r3
 800b2ec:	f080 8139 	bcs.w	800b562 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b2f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2fc:	69db      	ldr	r3, [r3, #28]
 800b2fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b302:	f000 8088 	beq.w	800b416 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	330c      	adds	r3, #12
 800b30c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b310:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b314:	e853 3f00 	ldrex	r3, [r3]
 800b318:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b31c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b324:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	330c      	adds	r3, #12
 800b32e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b332:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b336:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b33a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b33e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b342:	e841 2300 	strex	r3, r2, [r1]
 800b346:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b34a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d1d9      	bne.n	800b306 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	3314      	adds	r3, #20
 800b358:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b35a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b35c:	e853 3f00 	ldrex	r3, [r3]
 800b360:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b362:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b364:	f023 0301 	bic.w	r3, r3, #1
 800b368:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	3314      	adds	r3, #20
 800b372:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b376:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b37a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b37c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b37e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b382:	e841 2300 	strex	r3, r2, [r1]
 800b386:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b388:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d1e1      	bne.n	800b352 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	3314      	adds	r3, #20
 800b394:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b396:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b398:	e853 3f00 	ldrex	r3, [r3]
 800b39c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b39e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b3a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b3a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	3314      	adds	r3, #20
 800b3ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b3b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b3b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b3b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b3ba:	e841 2300 	strex	r3, r2, [r1]
 800b3be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b3c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d1e3      	bne.n	800b38e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2220      	movs	r2, #32
 800b3ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	330c      	adds	r3, #12
 800b3da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3de:	e853 3f00 	ldrex	r3, [r3]
 800b3e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b3e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b3e6:	f023 0310 	bic.w	r3, r3, #16
 800b3ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	330c      	adds	r3, #12
 800b3f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b3f8:	65ba      	str	r2, [r7, #88]	; 0x58
 800b3fa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b3fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b400:	e841 2300 	strex	r3, r2, [r1]
 800b404:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d1e3      	bne.n	800b3d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b410:	4618      	mov	r0, r3
 800b412:	f7fb fffb 	bl	800740c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b41e:	b29b      	uxth	r3, r3
 800b420:	1ad3      	subs	r3, r2, r3
 800b422:	b29b      	uxth	r3, r3
 800b424:	4619      	mov	r1, r3
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f000 f8b6 	bl	800b598 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b42c:	e099      	b.n	800b562 <HAL_UART_IRQHandler+0x50e>
 800b42e:	bf00      	nop
 800b430:	0800b7cf 	.word	0x0800b7cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b43c:	b29b      	uxth	r3, r3
 800b43e:	1ad3      	subs	r3, r2, r3
 800b440:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b448:	b29b      	uxth	r3, r3
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	f000 808b 	beq.w	800b566 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800b450:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b454:	2b00      	cmp	r3, #0
 800b456:	f000 8086 	beq.w	800b566 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	330c      	adds	r3, #12
 800b460:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b464:	e853 3f00 	ldrex	r3, [r3]
 800b468:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b46a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b46c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b470:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	330c      	adds	r3, #12
 800b47a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b47e:	647a      	str	r2, [r7, #68]	; 0x44
 800b480:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b482:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b484:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b486:	e841 2300 	strex	r3, r2, [r1]
 800b48a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b48c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d1e3      	bne.n	800b45a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	3314      	adds	r3, #20
 800b498:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b49c:	e853 3f00 	ldrex	r3, [r3]
 800b4a0:	623b      	str	r3, [r7, #32]
   return(result);
 800b4a2:	6a3b      	ldr	r3, [r7, #32]
 800b4a4:	f023 0301 	bic.w	r3, r3, #1
 800b4a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	3314      	adds	r3, #20
 800b4b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b4b6:	633a      	str	r2, [r7, #48]	; 0x30
 800b4b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b4bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b4be:	e841 2300 	strex	r3, r2, [r1]
 800b4c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b4c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d1e3      	bne.n	800b492 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2220      	movs	r2, #32
 800b4ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	330c      	adds	r3, #12
 800b4de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4e0:	693b      	ldr	r3, [r7, #16]
 800b4e2:	e853 3f00 	ldrex	r3, [r3]
 800b4e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f023 0310 	bic.w	r3, r3, #16
 800b4ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	330c      	adds	r3, #12
 800b4f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b4fc:	61fa      	str	r2, [r7, #28]
 800b4fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b500:	69b9      	ldr	r1, [r7, #24]
 800b502:	69fa      	ldr	r2, [r7, #28]
 800b504:	e841 2300 	strex	r3, r2, [r1]
 800b508:	617b      	str	r3, [r7, #20]
   return(result);
 800b50a:	697b      	ldr	r3, [r7, #20]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d1e3      	bne.n	800b4d8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b510:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b514:	4619      	mov	r1, r3
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f000 f83e 	bl	800b598 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b51c:	e023      	b.n	800b566 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b51e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b526:	2b00      	cmp	r3, #0
 800b528:	d009      	beq.n	800b53e <HAL_UART_IRQHandler+0x4ea>
 800b52a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b52e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b532:	2b00      	cmp	r3, #0
 800b534:	d003      	beq.n	800b53e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f000 f95d 	bl	800b7f6 <UART_Transmit_IT>
    return;
 800b53c:	e014      	b.n	800b568 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b53e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b546:	2b00      	cmp	r3, #0
 800b548:	d00e      	beq.n	800b568 <HAL_UART_IRQHandler+0x514>
 800b54a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b54e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b552:	2b00      	cmp	r3, #0
 800b554:	d008      	beq.n	800b568 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	f000 f99d 	bl	800b896 <UART_EndTransmit_IT>
    return;
 800b55c:	e004      	b.n	800b568 <HAL_UART_IRQHandler+0x514>
    return;
 800b55e:	bf00      	nop
 800b560:	e002      	b.n	800b568 <HAL_UART_IRQHandler+0x514>
      return;
 800b562:	bf00      	nop
 800b564:	e000      	b.n	800b568 <HAL_UART_IRQHandler+0x514>
      return;
 800b566:	bf00      	nop
  }
}
 800b568:	37e8      	adds	r7, #232	; 0xe8
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	bf00      	nop

0800b570 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b570:	b480      	push	{r7}
 800b572:	b083      	sub	sp, #12
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b578:	bf00      	nop
 800b57a:	370c      	adds	r7, #12
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr

0800b584 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b584:	b480      	push	{r7}
 800b586:	b083      	sub	sp, #12
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b58c:	bf00      	nop
 800b58e:	370c      	adds	r7, #12
 800b590:	46bd      	mov	sp, r7
 800b592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b596:	4770      	bx	lr

0800b598 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b598:	b480      	push	{r7}
 800b59a:	b083      	sub	sp, #12
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
 800b5a0:	460b      	mov	r3, r1
 800b5a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b5a4:	bf00      	nop
 800b5a6:	370c      	adds	r7, #12
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr

0800b5b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b090      	sub	sp, #64	; 0x40
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	60f8      	str	r0, [r7, #12]
 800b5b8:	60b9      	str	r1, [r7, #8]
 800b5ba:	603b      	str	r3, [r7, #0]
 800b5bc:	4613      	mov	r3, r2
 800b5be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b5c0:	e050      	b.n	800b664 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b5c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b5c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b5c8:	d04c      	beq.n	800b664 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b5ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d007      	beq.n	800b5e0 <UART_WaitOnFlagUntilTimeout+0x30>
 800b5d0:	f7fb fa0a 	bl	80069e8 <HAL_GetTick>
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	1ad3      	subs	r3, r2, r3
 800b5da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b5dc:	429a      	cmp	r2, r3
 800b5de:	d241      	bcs.n	800b664 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	330c      	adds	r3, #12
 800b5e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ea:	e853 3f00 	ldrex	r3, [r3]
 800b5ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b5f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b5f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	330c      	adds	r3, #12
 800b5fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b600:	637a      	str	r2, [r7, #52]	; 0x34
 800b602:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b604:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b606:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b608:	e841 2300 	strex	r3, r2, [r1]
 800b60c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b60e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b610:	2b00      	cmp	r3, #0
 800b612:	d1e5      	bne.n	800b5e0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	3314      	adds	r3, #20
 800b61a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	e853 3f00 	ldrex	r3, [r3]
 800b622:	613b      	str	r3, [r7, #16]
   return(result);
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	f023 0301 	bic.w	r3, r3, #1
 800b62a:	63bb      	str	r3, [r7, #56]	; 0x38
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	3314      	adds	r3, #20
 800b632:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b634:	623a      	str	r2, [r7, #32]
 800b636:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b638:	69f9      	ldr	r1, [r7, #28]
 800b63a:	6a3a      	ldr	r2, [r7, #32]
 800b63c:	e841 2300 	strex	r3, r2, [r1]
 800b640:	61bb      	str	r3, [r7, #24]
   return(result);
 800b642:	69bb      	ldr	r3, [r7, #24]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d1e5      	bne.n	800b614 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	2220      	movs	r2, #32
 800b64c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	2220      	movs	r2, #32
 800b654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	2200      	movs	r2, #0
 800b65c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b660:	2303      	movs	r3, #3
 800b662:	e00f      	b.n	800b684 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	681a      	ldr	r2, [r3, #0]
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	4013      	ands	r3, r2
 800b66e:	68ba      	ldr	r2, [r7, #8]
 800b670:	429a      	cmp	r2, r3
 800b672:	bf0c      	ite	eq
 800b674:	2301      	moveq	r3, #1
 800b676:	2300      	movne	r3, #0
 800b678:	b2db      	uxtb	r3, r3
 800b67a:	461a      	mov	r2, r3
 800b67c:	79fb      	ldrb	r3, [r7, #7]
 800b67e:	429a      	cmp	r2, r3
 800b680:	d09f      	beq.n	800b5c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b682:	2300      	movs	r3, #0
}
 800b684:	4618      	mov	r0, r3
 800b686:	3740      	adds	r7, #64	; 0x40
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}

0800b68c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b085      	sub	sp, #20
 800b690:	af00      	add	r7, sp, #0
 800b692:	60f8      	str	r0, [r7, #12]
 800b694:	60b9      	str	r1, [r7, #8]
 800b696:	4613      	mov	r3, r2
 800b698:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	68ba      	ldr	r2, [r7, #8]
 800b69e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	88fa      	ldrh	r2, [r7, #6]
 800b6a4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	88fa      	ldrh	r2, [r7, #6]
 800b6aa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	2222      	movs	r2, #34	; 0x22
 800b6b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	2200      	movs	r2, #0
 800b6be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	691b      	ldr	r3, [r3, #16]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d007      	beq.n	800b6da <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	68da      	ldr	r2, [r3, #12]
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b6d8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	695a      	ldr	r2, [r3, #20]
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f042 0201 	orr.w	r2, r2, #1
 800b6e8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	68da      	ldr	r2, [r3, #12]
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f042 0220 	orr.w	r2, r2, #32
 800b6f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b6fa:	2300      	movs	r3, #0
}
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	3714      	adds	r7, #20
 800b700:	46bd      	mov	sp, r7
 800b702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b706:	4770      	bx	lr

0800b708 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b708:	b480      	push	{r7}
 800b70a:	b095      	sub	sp, #84	; 0x54
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	330c      	adds	r3, #12
 800b716:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b71a:	e853 3f00 	ldrex	r3, [r3]
 800b71e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b722:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b726:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	330c      	adds	r3, #12
 800b72e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b730:	643a      	str	r2, [r7, #64]	; 0x40
 800b732:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b734:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b736:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b738:	e841 2300 	strex	r3, r2, [r1]
 800b73c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b73e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b740:	2b00      	cmp	r3, #0
 800b742:	d1e5      	bne.n	800b710 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	3314      	adds	r3, #20
 800b74a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b74c:	6a3b      	ldr	r3, [r7, #32]
 800b74e:	e853 3f00 	ldrex	r3, [r3]
 800b752:	61fb      	str	r3, [r7, #28]
   return(result);
 800b754:	69fb      	ldr	r3, [r7, #28]
 800b756:	f023 0301 	bic.w	r3, r3, #1
 800b75a:	64bb      	str	r3, [r7, #72]	; 0x48
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	3314      	adds	r3, #20
 800b762:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b764:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b766:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b768:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b76a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b76c:	e841 2300 	strex	r3, r2, [r1]
 800b770:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b774:	2b00      	cmp	r3, #0
 800b776:	d1e5      	bne.n	800b744 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b77c:	2b01      	cmp	r3, #1
 800b77e:	d119      	bne.n	800b7b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	330c      	adds	r3, #12
 800b786:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	e853 3f00 	ldrex	r3, [r3]
 800b78e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	f023 0310 	bic.w	r3, r3, #16
 800b796:	647b      	str	r3, [r7, #68]	; 0x44
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	330c      	adds	r3, #12
 800b79e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b7a0:	61ba      	str	r2, [r7, #24]
 800b7a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7a4:	6979      	ldr	r1, [r7, #20]
 800b7a6:	69ba      	ldr	r2, [r7, #24]
 800b7a8:	e841 2300 	strex	r3, r2, [r1]
 800b7ac:	613b      	str	r3, [r7, #16]
   return(result);
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d1e5      	bne.n	800b780 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2220      	movs	r2, #32
 800b7b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b7c2:	bf00      	nop
 800b7c4:	3754      	adds	r7, #84	; 0x54
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7cc:	4770      	bx	lr

0800b7ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b7ce:	b580      	push	{r7, lr}
 800b7d0:	b084      	sub	sp, #16
 800b7d2:	af00      	add	r7, sp, #0
 800b7d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b7e8:	68f8      	ldr	r0, [r7, #12]
 800b7ea:	f7ff fecb 	bl	800b584 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b7ee:	bf00      	nop
 800b7f0:	3710      	adds	r7, #16
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}

0800b7f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b7f6:	b480      	push	{r7}
 800b7f8:	b085      	sub	sp, #20
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b804:	b2db      	uxtb	r3, r3
 800b806:	2b21      	cmp	r3, #33	; 0x21
 800b808:	d13e      	bne.n	800b888 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	689b      	ldr	r3, [r3, #8]
 800b80e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b812:	d114      	bne.n	800b83e <UART_Transmit_IT+0x48>
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	691b      	ldr	r3, [r3, #16]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d110      	bne.n	800b83e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	6a1b      	ldr	r3, [r3, #32]
 800b820:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	881b      	ldrh	r3, [r3, #0]
 800b826:	461a      	mov	r2, r3
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b830:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6a1b      	ldr	r3, [r3, #32]
 800b836:	1c9a      	adds	r2, r3, #2
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	621a      	str	r2, [r3, #32]
 800b83c:	e008      	b.n	800b850 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	6a1b      	ldr	r3, [r3, #32]
 800b842:	1c59      	adds	r1, r3, #1
 800b844:	687a      	ldr	r2, [r7, #4]
 800b846:	6211      	str	r1, [r2, #32]
 800b848:	781a      	ldrb	r2, [r3, #0]
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b854:	b29b      	uxth	r3, r3
 800b856:	3b01      	subs	r3, #1
 800b858:	b29b      	uxth	r3, r3
 800b85a:	687a      	ldr	r2, [r7, #4]
 800b85c:	4619      	mov	r1, r3
 800b85e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b860:	2b00      	cmp	r3, #0
 800b862:	d10f      	bne.n	800b884 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	68da      	ldr	r2, [r3, #12]
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b872:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	68da      	ldr	r2, [r3, #12]
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b882:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b884:	2300      	movs	r3, #0
 800b886:	e000      	b.n	800b88a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b888:	2302      	movs	r3, #2
  }
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3714      	adds	r7, #20
 800b88e:	46bd      	mov	sp, r7
 800b890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b894:	4770      	bx	lr

0800b896 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b896:	b580      	push	{r7, lr}
 800b898:	b082      	sub	sp, #8
 800b89a:	af00      	add	r7, sp, #0
 800b89c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	68da      	ldr	r2, [r3, #12]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2220      	movs	r2, #32
 800b8b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f7ff fe5a 	bl	800b570 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b8bc:	2300      	movs	r3, #0
}
 800b8be:	4618      	mov	r0, r3
 800b8c0:	3708      	adds	r7, #8
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	bd80      	pop	{r7, pc}

0800b8c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b8c6:	b580      	push	{r7, lr}
 800b8c8:	b08c      	sub	sp, #48	; 0x30
 800b8ca:	af00      	add	r7, sp, #0
 800b8cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b8d4:	b2db      	uxtb	r3, r3
 800b8d6:	2b22      	cmp	r3, #34	; 0x22
 800b8d8:	f040 80ab 	bne.w	800ba32 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	689b      	ldr	r3, [r3, #8]
 800b8e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8e4:	d117      	bne.n	800b916 <UART_Receive_IT+0x50>
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	691b      	ldr	r3, [r3, #16]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d113      	bne.n	800b916 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	685b      	ldr	r3, [r3, #4]
 800b8fe:	b29b      	uxth	r3, r3
 800b900:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b904:	b29a      	uxth	r2, r3
 800b906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b908:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b90e:	1c9a      	adds	r2, r3, #2
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	629a      	str	r2, [r3, #40]	; 0x28
 800b914:	e026      	b.n	800b964 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b91a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b91c:	2300      	movs	r3, #0
 800b91e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	689b      	ldr	r3, [r3, #8]
 800b924:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b928:	d007      	beq.n	800b93a <UART_Receive_IT+0x74>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	689b      	ldr	r3, [r3, #8]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d10a      	bne.n	800b948 <UART_Receive_IT+0x82>
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	691b      	ldr	r3, [r3, #16]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d106      	bne.n	800b948 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	b2da      	uxtb	r2, r3
 800b942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b944:	701a      	strb	r2, [r3, #0]
 800b946:	e008      	b.n	800b95a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	685b      	ldr	r3, [r3, #4]
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b954:	b2da      	uxtb	r2, r3
 800b956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b958:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b95e:	1c5a      	adds	r2, r3, #1
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b968:	b29b      	uxth	r3, r3
 800b96a:	3b01      	subs	r3, #1
 800b96c:	b29b      	uxth	r3, r3
 800b96e:	687a      	ldr	r2, [r7, #4]
 800b970:	4619      	mov	r1, r3
 800b972:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b974:	2b00      	cmp	r3, #0
 800b976:	d15a      	bne.n	800ba2e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	68da      	ldr	r2, [r3, #12]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f022 0220 	bic.w	r2, r2, #32
 800b986:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	68da      	ldr	r2, [r3, #12]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b996:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	695a      	ldr	r2, [r3, #20]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f022 0201 	bic.w	r2, r2, #1
 800b9a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2220      	movs	r2, #32
 800b9ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9b4:	2b01      	cmp	r3, #1
 800b9b6:	d135      	bne.n	800ba24 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	330c      	adds	r3, #12
 800b9c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	e853 3f00 	ldrex	r3, [r3]
 800b9cc:	613b      	str	r3, [r7, #16]
   return(result);
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	f023 0310 	bic.w	r3, r3, #16
 800b9d4:	627b      	str	r3, [r7, #36]	; 0x24
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	330c      	adds	r3, #12
 800b9dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b9de:	623a      	str	r2, [r7, #32]
 800b9e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9e2:	69f9      	ldr	r1, [r7, #28]
 800b9e4:	6a3a      	ldr	r2, [r7, #32]
 800b9e6:	e841 2300 	strex	r3, r2, [r1]
 800b9ea:	61bb      	str	r3, [r7, #24]
   return(result);
 800b9ec:	69bb      	ldr	r3, [r7, #24]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d1e5      	bne.n	800b9be <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f003 0310 	and.w	r3, r3, #16
 800b9fc:	2b10      	cmp	r3, #16
 800b9fe:	d10a      	bne.n	800ba16 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ba00:	2300      	movs	r3, #0
 800ba02:	60fb      	str	r3, [r7, #12]
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	60fb      	str	r3, [r7, #12]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	685b      	ldr	r3, [r3, #4]
 800ba12:	60fb      	str	r3, [r7, #12]
 800ba14:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ba1a:	4619      	mov	r1, r3
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f7ff fdbb 	bl	800b598 <HAL_UARTEx_RxEventCallback>
 800ba22:	e002      	b.n	800ba2a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f7f6 f8c1 	bl	8001bac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	e002      	b.n	800ba34 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800ba2e:	2300      	movs	r3, #0
 800ba30:	e000      	b.n	800ba34 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800ba32:	2302      	movs	r3, #2
  }
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	3730      	adds	r7, #48	; 0x30
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}

0800ba3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ba3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ba40:	b0c0      	sub	sp, #256	; 0x100
 800ba42:	af00      	add	r7, sp, #0
 800ba44:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ba48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	691b      	ldr	r3, [r3, #16]
 800ba50:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ba54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba58:	68d9      	ldr	r1, [r3, #12]
 800ba5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba5e:	681a      	ldr	r2, [r3, #0]
 800ba60:	ea40 0301 	orr.w	r3, r0, r1
 800ba64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ba66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba6a:	689a      	ldr	r2, [r3, #8]
 800ba6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba70:	691b      	ldr	r3, [r3, #16]
 800ba72:	431a      	orrs	r2, r3
 800ba74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba78:	695b      	ldr	r3, [r3, #20]
 800ba7a:	431a      	orrs	r2, r3
 800ba7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba80:	69db      	ldr	r3, [r3, #28]
 800ba82:	4313      	orrs	r3, r2
 800ba84:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ba88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	68db      	ldr	r3, [r3, #12]
 800ba90:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ba94:	f021 010c 	bic.w	r1, r1, #12
 800ba98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba9c:	681a      	ldr	r2, [r3, #0]
 800ba9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800baa2:	430b      	orrs	r3, r1
 800baa4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800baa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	695b      	ldr	r3, [r3, #20]
 800baae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800bab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bab6:	6999      	ldr	r1, [r3, #24]
 800bab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800babc:	681a      	ldr	r2, [r3, #0]
 800babe:	ea40 0301 	orr.w	r3, r0, r1
 800bac2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bac8:	681a      	ldr	r2, [r3, #0]
 800baca:	4b8f      	ldr	r3, [pc, #572]	; (800bd08 <UART_SetConfig+0x2cc>)
 800bacc:	429a      	cmp	r2, r3
 800bace:	d005      	beq.n	800badc <UART_SetConfig+0xa0>
 800bad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	4b8d      	ldr	r3, [pc, #564]	; (800bd0c <UART_SetConfig+0x2d0>)
 800bad8:	429a      	cmp	r2, r3
 800bada:	d104      	bne.n	800bae6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800badc:	f7fd fb0a 	bl	80090f4 <HAL_RCC_GetPCLK2Freq>
 800bae0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800bae4:	e003      	b.n	800baee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bae6:	f7fd faf1 	bl	80090cc <HAL_RCC_GetPCLK1Freq>
 800baea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800baee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800baf2:	69db      	ldr	r3, [r3, #28]
 800baf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800baf8:	f040 810c 	bne.w	800bd14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bafc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb00:	2200      	movs	r2, #0
 800bb02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bb06:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800bb0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800bb0e:	4622      	mov	r2, r4
 800bb10:	462b      	mov	r3, r5
 800bb12:	1891      	adds	r1, r2, r2
 800bb14:	65b9      	str	r1, [r7, #88]	; 0x58
 800bb16:	415b      	adcs	r3, r3
 800bb18:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bb1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800bb1e:	4621      	mov	r1, r4
 800bb20:	eb12 0801 	adds.w	r8, r2, r1
 800bb24:	4629      	mov	r1, r5
 800bb26:	eb43 0901 	adc.w	r9, r3, r1
 800bb2a:	f04f 0200 	mov.w	r2, #0
 800bb2e:	f04f 0300 	mov.w	r3, #0
 800bb32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bb36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bb3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bb3e:	4690      	mov	r8, r2
 800bb40:	4699      	mov	r9, r3
 800bb42:	4623      	mov	r3, r4
 800bb44:	eb18 0303 	adds.w	r3, r8, r3
 800bb48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bb4c:	462b      	mov	r3, r5
 800bb4e:	eb49 0303 	adc.w	r3, r9, r3
 800bb52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bb56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb5a:	685b      	ldr	r3, [r3, #4]
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bb62:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800bb66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bb6a:	460b      	mov	r3, r1
 800bb6c:	18db      	adds	r3, r3, r3
 800bb6e:	653b      	str	r3, [r7, #80]	; 0x50
 800bb70:	4613      	mov	r3, r2
 800bb72:	eb42 0303 	adc.w	r3, r2, r3
 800bb76:	657b      	str	r3, [r7, #84]	; 0x54
 800bb78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800bb7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800bb80:	f7f5 f83c 	bl	8000bfc <__aeabi_uldivmod>
 800bb84:	4602      	mov	r2, r0
 800bb86:	460b      	mov	r3, r1
 800bb88:	4b61      	ldr	r3, [pc, #388]	; (800bd10 <UART_SetConfig+0x2d4>)
 800bb8a:	fba3 2302 	umull	r2, r3, r3, r2
 800bb8e:	095b      	lsrs	r3, r3, #5
 800bb90:	011c      	lsls	r4, r3, #4
 800bb92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb96:	2200      	movs	r2, #0
 800bb98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bb9c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800bba0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800bba4:	4642      	mov	r2, r8
 800bba6:	464b      	mov	r3, r9
 800bba8:	1891      	adds	r1, r2, r2
 800bbaa:	64b9      	str	r1, [r7, #72]	; 0x48
 800bbac:	415b      	adcs	r3, r3
 800bbae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bbb0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800bbb4:	4641      	mov	r1, r8
 800bbb6:	eb12 0a01 	adds.w	sl, r2, r1
 800bbba:	4649      	mov	r1, r9
 800bbbc:	eb43 0b01 	adc.w	fp, r3, r1
 800bbc0:	f04f 0200 	mov.w	r2, #0
 800bbc4:	f04f 0300 	mov.w	r3, #0
 800bbc8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bbcc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bbd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bbd4:	4692      	mov	sl, r2
 800bbd6:	469b      	mov	fp, r3
 800bbd8:	4643      	mov	r3, r8
 800bbda:	eb1a 0303 	adds.w	r3, sl, r3
 800bbde:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bbe2:	464b      	mov	r3, r9
 800bbe4:	eb4b 0303 	adc.w	r3, fp, r3
 800bbe8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bbec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbf0:	685b      	ldr	r3, [r3, #4]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bbf8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800bbfc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bc00:	460b      	mov	r3, r1
 800bc02:	18db      	adds	r3, r3, r3
 800bc04:	643b      	str	r3, [r7, #64]	; 0x40
 800bc06:	4613      	mov	r3, r2
 800bc08:	eb42 0303 	adc.w	r3, r2, r3
 800bc0c:	647b      	str	r3, [r7, #68]	; 0x44
 800bc0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800bc12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800bc16:	f7f4 fff1 	bl	8000bfc <__aeabi_uldivmod>
 800bc1a:	4602      	mov	r2, r0
 800bc1c:	460b      	mov	r3, r1
 800bc1e:	4611      	mov	r1, r2
 800bc20:	4b3b      	ldr	r3, [pc, #236]	; (800bd10 <UART_SetConfig+0x2d4>)
 800bc22:	fba3 2301 	umull	r2, r3, r3, r1
 800bc26:	095b      	lsrs	r3, r3, #5
 800bc28:	2264      	movs	r2, #100	; 0x64
 800bc2a:	fb02 f303 	mul.w	r3, r2, r3
 800bc2e:	1acb      	subs	r3, r1, r3
 800bc30:	00db      	lsls	r3, r3, #3
 800bc32:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800bc36:	4b36      	ldr	r3, [pc, #216]	; (800bd10 <UART_SetConfig+0x2d4>)
 800bc38:	fba3 2302 	umull	r2, r3, r3, r2
 800bc3c:	095b      	lsrs	r3, r3, #5
 800bc3e:	005b      	lsls	r3, r3, #1
 800bc40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bc44:	441c      	add	r4, r3
 800bc46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bc50:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800bc54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800bc58:	4642      	mov	r2, r8
 800bc5a:	464b      	mov	r3, r9
 800bc5c:	1891      	adds	r1, r2, r2
 800bc5e:	63b9      	str	r1, [r7, #56]	; 0x38
 800bc60:	415b      	adcs	r3, r3
 800bc62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800bc68:	4641      	mov	r1, r8
 800bc6a:	1851      	adds	r1, r2, r1
 800bc6c:	6339      	str	r1, [r7, #48]	; 0x30
 800bc6e:	4649      	mov	r1, r9
 800bc70:	414b      	adcs	r3, r1
 800bc72:	637b      	str	r3, [r7, #52]	; 0x34
 800bc74:	f04f 0200 	mov.w	r2, #0
 800bc78:	f04f 0300 	mov.w	r3, #0
 800bc7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800bc80:	4659      	mov	r1, fp
 800bc82:	00cb      	lsls	r3, r1, #3
 800bc84:	4651      	mov	r1, sl
 800bc86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bc8a:	4651      	mov	r1, sl
 800bc8c:	00ca      	lsls	r2, r1, #3
 800bc8e:	4610      	mov	r0, r2
 800bc90:	4619      	mov	r1, r3
 800bc92:	4603      	mov	r3, r0
 800bc94:	4642      	mov	r2, r8
 800bc96:	189b      	adds	r3, r3, r2
 800bc98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bc9c:	464b      	mov	r3, r9
 800bc9e:	460a      	mov	r2, r1
 800bca0:	eb42 0303 	adc.w	r3, r2, r3
 800bca4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800bcb4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800bcb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	18db      	adds	r3, r3, r3
 800bcc0:	62bb      	str	r3, [r7, #40]	; 0x28
 800bcc2:	4613      	mov	r3, r2
 800bcc4:	eb42 0303 	adc.w	r3, r2, r3
 800bcc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bcca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bcce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800bcd2:	f7f4 ff93 	bl	8000bfc <__aeabi_uldivmod>
 800bcd6:	4602      	mov	r2, r0
 800bcd8:	460b      	mov	r3, r1
 800bcda:	4b0d      	ldr	r3, [pc, #52]	; (800bd10 <UART_SetConfig+0x2d4>)
 800bcdc:	fba3 1302 	umull	r1, r3, r3, r2
 800bce0:	095b      	lsrs	r3, r3, #5
 800bce2:	2164      	movs	r1, #100	; 0x64
 800bce4:	fb01 f303 	mul.w	r3, r1, r3
 800bce8:	1ad3      	subs	r3, r2, r3
 800bcea:	00db      	lsls	r3, r3, #3
 800bcec:	3332      	adds	r3, #50	; 0x32
 800bcee:	4a08      	ldr	r2, [pc, #32]	; (800bd10 <UART_SetConfig+0x2d4>)
 800bcf0:	fba2 2303 	umull	r2, r3, r2, r3
 800bcf4:	095b      	lsrs	r3, r3, #5
 800bcf6:	f003 0207 	and.w	r2, r3, #7
 800bcfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	4422      	add	r2, r4
 800bd02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bd04:	e106      	b.n	800bf14 <UART_SetConfig+0x4d8>
 800bd06:	bf00      	nop
 800bd08:	40011000 	.word	0x40011000
 800bd0c:	40011400 	.word	0x40011400
 800bd10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bd14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bd18:	2200      	movs	r2, #0
 800bd1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800bd1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800bd22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800bd26:	4642      	mov	r2, r8
 800bd28:	464b      	mov	r3, r9
 800bd2a:	1891      	adds	r1, r2, r2
 800bd2c:	6239      	str	r1, [r7, #32]
 800bd2e:	415b      	adcs	r3, r3
 800bd30:	627b      	str	r3, [r7, #36]	; 0x24
 800bd32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bd36:	4641      	mov	r1, r8
 800bd38:	1854      	adds	r4, r2, r1
 800bd3a:	4649      	mov	r1, r9
 800bd3c:	eb43 0501 	adc.w	r5, r3, r1
 800bd40:	f04f 0200 	mov.w	r2, #0
 800bd44:	f04f 0300 	mov.w	r3, #0
 800bd48:	00eb      	lsls	r3, r5, #3
 800bd4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bd4e:	00e2      	lsls	r2, r4, #3
 800bd50:	4614      	mov	r4, r2
 800bd52:	461d      	mov	r5, r3
 800bd54:	4643      	mov	r3, r8
 800bd56:	18e3      	adds	r3, r4, r3
 800bd58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bd5c:	464b      	mov	r3, r9
 800bd5e:	eb45 0303 	adc.w	r3, r5, r3
 800bd62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bd66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bd6a:	685b      	ldr	r3, [r3, #4]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bd72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bd76:	f04f 0200 	mov.w	r2, #0
 800bd7a:	f04f 0300 	mov.w	r3, #0
 800bd7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800bd82:	4629      	mov	r1, r5
 800bd84:	008b      	lsls	r3, r1, #2
 800bd86:	4621      	mov	r1, r4
 800bd88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bd8c:	4621      	mov	r1, r4
 800bd8e:	008a      	lsls	r2, r1, #2
 800bd90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800bd94:	f7f4 ff32 	bl	8000bfc <__aeabi_uldivmod>
 800bd98:	4602      	mov	r2, r0
 800bd9a:	460b      	mov	r3, r1
 800bd9c:	4b60      	ldr	r3, [pc, #384]	; (800bf20 <UART_SetConfig+0x4e4>)
 800bd9e:	fba3 2302 	umull	r2, r3, r3, r2
 800bda2:	095b      	lsrs	r3, r3, #5
 800bda4:	011c      	lsls	r4, r3, #4
 800bda6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bdaa:	2200      	movs	r2, #0
 800bdac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bdb0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800bdb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800bdb8:	4642      	mov	r2, r8
 800bdba:	464b      	mov	r3, r9
 800bdbc:	1891      	adds	r1, r2, r2
 800bdbe:	61b9      	str	r1, [r7, #24]
 800bdc0:	415b      	adcs	r3, r3
 800bdc2:	61fb      	str	r3, [r7, #28]
 800bdc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bdc8:	4641      	mov	r1, r8
 800bdca:	1851      	adds	r1, r2, r1
 800bdcc:	6139      	str	r1, [r7, #16]
 800bdce:	4649      	mov	r1, r9
 800bdd0:	414b      	adcs	r3, r1
 800bdd2:	617b      	str	r3, [r7, #20]
 800bdd4:	f04f 0200 	mov.w	r2, #0
 800bdd8:	f04f 0300 	mov.w	r3, #0
 800bddc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bde0:	4659      	mov	r1, fp
 800bde2:	00cb      	lsls	r3, r1, #3
 800bde4:	4651      	mov	r1, sl
 800bde6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bdea:	4651      	mov	r1, sl
 800bdec:	00ca      	lsls	r2, r1, #3
 800bdee:	4610      	mov	r0, r2
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	4642      	mov	r2, r8
 800bdf6:	189b      	adds	r3, r3, r2
 800bdf8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bdfc:	464b      	mov	r3, r9
 800bdfe:	460a      	mov	r2, r1
 800be00:	eb42 0303 	adc.w	r3, r2, r3
 800be04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800be08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800be0c:	685b      	ldr	r3, [r3, #4]
 800be0e:	2200      	movs	r2, #0
 800be10:	67bb      	str	r3, [r7, #120]	; 0x78
 800be12:	67fa      	str	r2, [r7, #124]	; 0x7c
 800be14:	f04f 0200 	mov.w	r2, #0
 800be18:	f04f 0300 	mov.w	r3, #0
 800be1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800be20:	4649      	mov	r1, r9
 800be22:	008b      	lsls	r3, r1, #2
 800be24:	4641      	mov	r1, r8
 800be26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800be2a:	4641      	mov	r1, r8
 800be2c:	008a      	lsls	r2, r1, #2
 800be2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800be32:	f7f4 fee3 	bl	8000bfc <__aeabi_uldivmod>
 800be36:	4602      	mov	r2, r0
 800be38:	460b      	mov	r3, r1
 800be3a:	4611      	mov	r1, r2
 800be3c:	4b38      	ldr	r3, [pc, #224]	; (800bf20 <UART_SetConfig+0x4e4>)
 800be3e:	fba3 2301 	umull	r2, r3, r3, r1
 800be42:	095b      	lsrs	r3, r3, #5
 800be44:	2264      	movs	r2, #100	; 0x64
 800be46:	fb02 f303 	mul.w	r3, r2, r3
 800be4a:	1acb      	subs	r3, r1, r3
 800be4c:	011b      	lsls	r3, r3, #4
 800be4e:	3332      	adds	r3, #50	; 0x32
 800be50:	4a33      	ldr	r2, [pc, #204]	; (800bf20 <UART_SetConfig+0x4e4>)
 800be52:	fba2 2303 	umull	r2, r3, r2, r3
 800be56:	095b      	lsrs	r3, r3, #5
 800be58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800be5c:	441c      	add	r4, r3
 800be5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800be62:	2200      	movs	r2, #0
 800be64:	673b      	str	r3, [r7, #112]	; 0x70
 800be66:	677a      	str	r2, [r7, #116]	; 0x74
 800be68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800be6c:	4642      	mov	r2, r8
 800be6e:	464b      	mov	r3, r9
 800be70:	1891      	adds	r1, r2, r2
 800be72:	60b9      	str	r1, [r7, #8]
 800be74:	415b      	adcs	r3, r3
 800be76:	60fb      	str	r3, [r7, #12]
 800be78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800be7c:	4641      	mov	r1, r8
 800be7e:	1851      	adds	r1, r2, r1
 800be80:	6039      	str	r1, [r7, #0]
 800be82:	4649      	mov	r1, r9
 800be84:	414b      	adcs	r3, r1
 800be86:	607b      	str	r3, [r7, #4]
 800be88:	f04f 0200 	mov.w	r2, #0
 800be8c:	f04f 0300 	mov.w	r3, #0
 800be90:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800be94:	4659      	mov	r1, fp
 800be96:	00cb      	lsls	r3, r1, #3
 800be98:	4651      	mov	r1, sl
 800be9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800be9e:	4651      	mov	r1, sl
 800bea0:	00ca      	lsls	r2, r1, #3
 800bea2:	4610      	mov	r0, r2
 800bea4:	4619      	mov	r1, r3
 800bea6:	4603      	mov	r3, r0
 800bea8:	4642      	mov	r2, r8
 800beaa:	189b      	adds	r3, r3, r2
 800beac:	66bb      	str	r3, [r7, #104]	; 0x68
 800beae:	464b      	mov	r3, r9
 800beb0:	460a      	mov	r2, r1
 800beb2:	eb42 0303 	adc.w	r3, r2, r3
 800beb6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800beb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bebc:	685b      	ldr	r3, [r3, #4]
 800bebe:	2200      	movs	r2, #0
 800bec0:	663b      	str	r3, [r7, #96]	; 0x60
 800bec2:	667a      	str	r2, [r7, #100]	; 0x64
 800bec4:	f04f 0200 	mov.w	r2, #0
 800bec8:	f04f 0300 	mov.w	r3, #0
 800becc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bed0:	4649      	mov	r1, r9
 800bed2:	008b      	lsls	r3, r1, #2
 800bed4:	4641      	mov	r1, r8
 800bed6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800beda:	4641      	mov	r1, r8
 800bedc:	008a      	lsls	r2, r1, #2
 800bede:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800bee2:	f7f4 fe8b 	bl	8000bfc <__aeabi_uldivmod>
 800bee6:	4602      	mov	r2, r0
 800bee8:	460b      	mov	r3, r1
 800beea:	4b0d      	ldr	r3, [pc, #52]	; (800bf20 <UART_SetConfig+0x4e4>)
 800beec:	fba3 1302 	umull	r1, r3, r3, r2
 800bef0:	095b      	lsrs	r3, r3, #5
 800bef2:	2164      	movs	r1, #100	; 0x64
 800bef4:	fb01 f303 	mul.w	r3, r1, r3
 800bef8:	1ad3      	subs	r3, r2, r3
 800befa:	011b      	lsls	r3, r3, #4
 800befc:	3332      	adds	r3, #50	; 0x32
 800befe:	4a08      	ldr	r2, [pc, #32]	; (800bf20 <UART_SetConfig+0x4e4>)
 800bf00:	fba2 2303 	umull	r2, r3, r2, r3
 800bf04:	095b      	lsrs	r3, r3, #5
 800bf06:	f003 020f 	and.w	r2, r3, #15
 800bf0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4422      	add	r2, r4
 800bf12:	609a      	str	r2, [r3, #8]
}
 800bf14:	bf00      	nop
 800bf16:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bf20:	51eb851f 	.word	0x51eb851f

0800bf24 <__NVIC_SetPriority>:
{
 800bf24:	b480      	push	{r7}
 800bf26:	b083      	sub	sp, #12
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	6039      	str	r1, [r7, #0]
 800bf2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bf30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	db0a      	blt.n	800bf4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	b2da      	uxtb	r2, r3
 800bf3c:	490c      	ldr	r1, [pc, #48]	; (800bf70 <__NVIC_SetPriority+0x4c>)
 800bf3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf42:	0112      	lsls	r2, r2, #4
 800bf44:	b2d2      	uxtb	r2, r2
 800bf46:	440b      	add	r3, r1
 800bf48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800bf4c:	e00a      	b.n	800bf64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	b2da      	uxtb	r2, r3
 800bf52:	4908      	ldr	r1, [pc, #32]	; (800bf74 <__NVIC_SetPriority+0x50>)
 800bf54:	79fb      	ldrb	r3, [r7, #7]
 800bf56:	f003 030f 	and.w	r3, r3, #15
 800bf5a:	3b04      	subs	r3, #4
 800bf5c:	0112      	lsls	r2, r2, #4
 800bf5e:	b2d2      	uxtb	r2, r2
 800bf60:	440b      	add	r3, r1
 800bf62:	761a      	strb	r2, [r3, #24]
}
 800bf64:	bf00      	nop
 800bf66:	370c      	adds	r7, #12
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6e:	4770      	bx	lr
 800bf70:	e000e100 	.word	0xe000e100
 800bf74:	e000ed00 	.word	0xe000ed00

0800bf78 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800bf7c:	4b05      	ldr	r3, [pc, #20]	; (800bf94 <SysTick_Handler+0x1c>)
 800bf7e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800bf80:	f001 fcfe 	bl	800d980 <xTaskGetSchedulerState>
 800bf84:	4603      	mov	r3, r0
 800bf86:	2b01      	cmp	r3, #1
 800bf88:	d001      	beq.n	800bf8e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800bf8a:	f002 fae5 	bl	800e558 <xPortSysTickHandler>
  }
}
 800bf8e:	bf00      	nop
 800bf90:	bd80      	pop	{r7, pc}
 800bf92:	bf00      	nop
 800bf94:	e000e010 	.word	0xe000e010

0800bf98 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800bf9c:	2100      	movs	r1, #0
 800bf9e:	f06f 0004 	mvn.w	r0, #4
 800bfa2:	f7ff ffbf 	bl	800bf24 <__NVIC_SetPriority>
#endif
}
 800bfa6:	bf00      	nop
 800bfa8:	bd80      	pop	{r7, pc}
	...

0800bfac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800bfac:	b480      	push	{r7}
 800bfae:	b083      	sub	sp, #12
 800bfb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bfb2:	f3ef 8305 	mrs	r3, IPSR
 800bfb6:	603b      	str	r3, [r7, #0]
  return(result);
 800bfb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d003      	beq.n	800bfc6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800bfbe:	f06f 0305 	mvn.w	r3, #5
 800bfc2:	607b      	str	r3, [r7, #4]
 800bfc4:	e00c      	b.n	800bfe0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800bfc6:	4b0a      	ldr	r3, [pc, #40]	; (800bff0 <osKernelInitialize+0x44>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d105      	bne.n	800bfda <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800bfce:	4b08      	ldr	r3, [pc, #32]	; (800bff0 <osKernelInitialize+0x44>)
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	607b      	str	r3, [r7, #4]
 800bfd8:	e002      	b.n	800bfe0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800bfda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bfde:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bfe0:	687b      	ldr	r3, [r7, #4]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	370c      	adds	r7, #12
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfec:	4770      	bx	lr
 800bfee:	bf00      	nop
 800bff0:	200005b8 	.word	0x200005b8

0800bff4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b082      	sub	sp, #8
 800bff8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bffa:	f3ef 8305 	mrs	r3, IPSR
 800bffe:	603b      	str	r3, [r7, #0]
  return(result);
 800c000:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c002:	2b00      	cmp	r3, #0
 800c004:	d003      	beq.n	800c00e <osKernelStart+0x1a>
    stat = osErrorISR;
 800c006:	f06f 0305 	mvn.w	r3, #5
 800c00a:	607b      	str	r3, [r7, #4]
 800c00c:	e010      	b.n	800c030 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c00e:	4b0b      	ldr	r3, [pc, #44]	; (800c03c <osKernelStart+0x48>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	2b01      	cmp	r3, #1
 800c014:	d109      	bne.n	800c02a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c016:	f7ff ffbf 	bl	800bf98 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c01a:	4b08      	ldr	r3, [pc, #32]	; (800c03c <osKernelStart+0x48>)
 800c01c:	2202      	movs	r2, #2
 800c01e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c020:	f001 f866 	bl	800d0f0 <vTaskStartScheduler>
      stat = osOK;
 800c024:	2300      	movs	r3, #0
 800c026:	607b      	str	r3, [r7, #4]
 800c028:	e002      	b.n	800c030 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c02a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c02e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c030:	687b      	ldr	r3, [r7, #4]
}
 800c032:	4618      	mov	r0, r3
 800c034:	3708      	adds	r7, #8
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}
 800c03a:	bf00      	nop
 800c03c:	200005b8 	.word	0x200005b8

0800c040 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c040:	b580      	push	{r7, lr}
 800c042:	b08e      	sub	sp, #56	; 0x38
 800c044:	af04      	add	r7, sp, #16
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c04c:	2300      	movs	r3, #0
 800c04e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c050:	f3ef 8305 	mrs	r3, IPSR
 800c054:	617b      	str	r3, [r7, #20]
  return(result);
 800c056:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d17e      	bne.n	800c15a <osThreadNew+0x11a>
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d07b      	beq.n	800c15a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c062:	2380      	movs	r3, #128	; 0x80
 800c064:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c066:	2318      	movs	r3, #24
 800c068:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c06a:	2300      	movs	r3, #0
 800c06c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800c06e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c072:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d045      	beq.n	800c106 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d002      	beq.n	800c088 <osThreadNew+0x48>
        name = attr->name;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	699b      	ldr	r3, [r3, #24]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d002      	beq.n	800c096 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	699b      	ldr	r3, [r3, #24]
 800c094:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c096:	69fb      	ldr	r3, [r7, #28]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d008      	beq.n	800c0ae <osThreadNew+0x6e>
 800c09c:	69fb      	ldr	r3, [r7, #28]
 800c09e:	2b38      	cmp	r3, #56	; 0x38
 800c0a0:	d805      	bhi.n	800c0ae <osThreadNew+0x6e>
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	685b      	ldr	r3, [r3, #4]
 800c0a6:	f003 0301 	and.w	r3, r3, #1
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d001      	beq.n	800c0b2 <osThreadNew+0x72>
        return (NULL);
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	e054      	b.n	800c15c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	695b      	ldr	r3, [r3, #20]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d003      	beq.n	800c0c2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	695b      	ldr	r3, [r3, #20]
 800c0be:	089b      	lsrs	r3, r3, #2
 800c0c0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	689b      	ldr	r3, [r3, #8]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d00e      	beq.n	800c0e8 <osThreadNew+0xa8>
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	68db      	ldr	r3, [r3, #12]
 800c0ce:	2b5b      	cmp	r3, #91	; 0x5b
 800c0d0:	d90a      	bls.n	800c0e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d006      	beq.n	800c0e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	695b      	ldr	r3, [r3, #20]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d002      	beq.n	800c0e8 <osThreadNew+0xa8>
        mem = 1;
 800c0e2:	2301      	movs	r3, #1
 800c0e4:	61bb      	str	r3, [r7, #24]
 800c0e6:	e010      	b.n	800c10a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	689b      	ldr	r3, [r3, #8]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d10c      	bne.n	800c10a <osThreadNew+0xca>
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	68db      	ldr	r3, [r3, #12]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d108      	bne.n	800c10a <osThreadNew+0xca>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	691b      	ldr	r3, [r3, #16]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d104      	bne.n	800c10a <osThreadNew+0xca>
          mem = 0;
 800c100:	2300      	movs	r3, #0
 800c102:	61bb      	str	r3, [r7, #24]
 800c104:	e001      	b.n	800c10a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c106:	2300      	movs	r3, #0
 800c108:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c10a:	69bb      	ldr	r3, [r7, #24]
 800c10c:	2b01      	cmp	r3, #1
 800c10e:	d110      	bne.n	800c132 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c114:	687a      	ldr	r2, [r7, #4]
 800c116:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c118:	9202      	str	r2, [sp, #8]
 800c11a:	9301      	str	r3, [sp, #4]
 800c11c:	69fb      	ldr	r3, [r7, #28]
 800c11e:	9300      	str	r3, [sp, #0]
 800c120:	68bb      	ldr	r3, [r7, #8]
 800c122:	6a3a      	ldr	r2, [r7, #32]
 800c124:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c126:	68f8      	ldr	r0, [r7, #12]
 800c128:	f000 fe0c 	bl	800cd44 <xTaskCreateStatic>
 800c12c:	4603      	mov	r3, r0
 800c12e:	613b      	str	r3, [r7, #16]
 800c130:	e013      	b.n	800c15a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c132:	69bb      	ldr	r3, [r7, #24]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d110      	bne.n	800c15a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c138:	6a3b      	ldr	r3, [r7, #32]
 800c13a:	b29a      	uxth	r2, r3
 800c13c:	f107 0310 	add.w	r3, r7, #16
 800c140:	9301      	str	r3, [sp, #4]
 800c142:	69fb      	ldr	r3, [r7, #28]
 800c144:	9300      	str	r3, [sp, #0]
 800c146:	68bb      	ldr	r3, [r7, #8]
 800c148:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c14a:	68f8      	ldr	r0, [r7, #12]
 800c14c:	f000 fe57 	bl	800cdfe <xTaskCreate>
 800c150:	4603      	mov	r3, r0
 800c152:	2b01      	cmp	r3, #1
 800c154:	d001      	beq.n	800c15a <osThreadNew+0x11a>
            hTask = NULL;
 800c156:	2300      	movs	r3, #0
 800c158:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c15a:	693b      	ldr	r3, [r7, #16]
}
 800c15c:	4618      	mov	r0, r3
 800c15e:	3728      	adds	r7, #40	; 0x28
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}

0800c164 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c164:	b580      	push	{r7, lr}
 800c166:	b084      	sub	sp, #16
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c16c:	f3ef 8305 	mrs	r3, IPSR
 800c170:	60bb      	str	r3, [r7, #8]
  return(result);
 800c172:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c174:	2b00      	cmp	r3, #0
 800c176:	d003      	beq.n	800c180 <osDelay+0x1c>
    stat = osErrorISR;
 800c178:	f06f 0305 	mvn.w	r3, #5
 800c17c:	60fb      	str	r3, [r7, #12]
 800c17e:	e007      	b.n	800c190 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c180:	2300      	movs	r3, #0
 800c182:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d002      	beq.n	800c190 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f000 ff7c 	bl	800d088 <vTaskDelay>
    }
  }

  return (stat);
 800c190:	68fb      	ldr	r3, [r7, #12]
}
 800c192:	4618      	mov	r0, r3
 800c194:	3710      	adds	r7, #16
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}
	...

0800c19c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c19c:	b480      	push	{r7}
 800c19e:	b085      	sub	sp, #20
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	60f8      	str	r0, [r7, #12]
 800c1a4:	60b9      	str	r1, [r7, #8]
 800c1a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	4a07      	ldr	r2, [pc, #28]	; (800c1c8 <vApplicationGetIdleTaskMemory+0x2c>)
 800c1ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	4a06      	ldr	r2, [pc, #24]	; (800c1cc <vApplicationGetIdleTaskMemory+0x30>)
 800c1b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2280      	movs	r2, #128	; 0x80
 800c1b8:	601a      	str	r2, [r3, #0]
}
 800c1ba:	bf00      	nop
 800c1bc:	3714      	adds	r7, #20
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c4:	4770      	bx	lr
 800c1c6:	bf00      	nop
 800c1c8:	200005bc 	.word	0x200005bc
 800c1cc:	20000618 	.word	0x20000618

0800c1d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c1d0:	b480      	push	{r7}
 800c1d2:	b085      	sub	sp, #20
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	60f8      	str	r0, [r7, #12]
 800c1d8:	60b9      	str	r1, [r7, #8]
 800c1da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	4a07      	ldr	r2, [pc, #28]	; (800c1fc <vApplicationGetTimerTaskMemory+0x2c>)
 800c1e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	4a06      	ldr	r2, [pc, #24]	; (800c200 <vApplicationGetTimerTaskMemory+0x30>)
 800c1e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c1ee:	601a      	str	r2, [r3, #0]
}
 800c1f0:	bf00      	nop
 800c1f2:	3714      	adds	r7, #20
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fa:	4770      	bx	lr
 800c1fc:	20000818 	.word	0x20000818
 800c200:	20000874 	.word	0x20000874

0800c204 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c204:	b480      	push	{r7}
 800c206:	b083      	sub	sp, #12
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	f103 0208 	add.w	r2, r3, #8
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c21c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	f103 0208 	add.w	r2, r3, #8
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	f103 0208 	add.w	r2, r3, #8
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	2200      	movs	r2, #0
 800c236:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c238:	bf00      	nop
 800c23a:	370c      	adds	r7, #12
 800c23c:	46bd      	mov	sp, r7
 800c23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c242:	4770      	bx	lr

0800c244 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c244:	b480      	push	{r7}
 800c246:	b083      	sub	sp, #12
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2200      	movs	r2, #0
 800c250:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c252:	bf00      	nop
 800c254:	370c      	adds	r7, #12
 800c256:	46bd      	mov	sp, r7
 800c258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25c:	4770      	bx	lr

0800c25e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c25e:	b480      	push	{r7}
 800c260:	b085      	sub	sp, #20
 800c262:	af00      	add	r7, sp, #0
 800c264:	6078      	str	r0, [r7, #4]
 800c266:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	68fa      	ldr	r2, [r7, #12]
 800c272:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	689a      	ldr	r2, [r3, #8]
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	689b      	ldr	r3, [r3, #8]
 800c280:	683a      	ldr	r2, [r7, #0]
 800c282:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	683a      	ldr	r2, [r7, #0]
 800c288:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	687a      	ldr	r2, [r7, #4]
 800c28e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	1c5a      	adds	r2, r3, #1
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	601a      	str	r2, [r3, #0]
}
 800c29a:	bf00      	nop
 800c29c:	3714      	adds	r7, #20
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a4:	4770      	bx	lr

0800c2a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c2a6:	b480      	push	{r7}
 800c2a8:	b085      	sub	sp, #20
 800c2aa:	af00      	add	r7, sp, #0
 800c2ac:	6078      	str	r0, [r7, #4]
 800c2ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c2bc:	d103      	bne.n	800c2c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	691b      	ldr	r3, [r3, #16]
 800c2c2:	60fb      	str	r3, [r7, #12]
 800c2c4:	e00c      	b.n	800c2e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	3308      	adds	r3, #8
 800c2ca:	60fb      	str	r3, [r7, #12]
 800c2cc:	e002      	b.n	800c2d4 <vListInsert+0x2e>
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	685b      	ldr	r3, [r3, #4]
 800c2d2:	60fb      	str	r3, [r7, #12]
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	685b      	ldr	r3, [r3, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	68ba      	ldr	r2, [r7, #8]
 800c2dc:	429a      	cmp	r2, r3
 800c2de:	d2f6      	bcs.n	800c2ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	685a      	ldr	r2, [r3, #4]
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	685b      	ldr	r3, [r3, #4]
 800c2ec:	683a      	ldr	r2, [r7, #0]
 800c2ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c2f0:	683b      	ldr	r3, [r7, #0]
 800c2f2:	68fa      	ldr	r2, [r7, #12]
 800c2f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	683a      	ldr	r2, [r7, #0]
 800c2fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	687a      	ldr	r2, [r7, #4]
 800c300:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	1c5a      	adds	r2, r3, #1
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	601a      	str	r2, [r3, #0]
}
 800c30c:	bf00      	nop
 800c30e:	3714      	adds	r7, #20
 800c310:	46bd      	mov	sp, r7
 800c312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c316:	4770      	bx	lr

0800c318 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c318:	b480      	push	{r7}
 800c31a:	b085      	sub	sp, #20
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	691b      	ldr	r3, [r3, #16]
 800c324:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	687a      	ldr	r2, [r7, #4]
 800c32c:	6892      	ldr	r2, [r2, #8]
 800c32e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	689b      	ldr	r3, [r3, #8]
 800c334:	687a      	ldr	r2, [r7, #4]
 800c336:	6852      	ldr	r2, [r2, #4]
 800c338:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	685b      	ldr	r3, [r3, #4]
 800c33e:	687a      	ldr	r2, [r7, #4]
 800c340:	429a      	cmp	r2, r3
 800c342:	d103      	bne.n	800c34c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	689a      	ldr	r2, [r3, #8]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2200      	movs	r2, #0
 800c350:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	1e5a      	subs	r2, r3, #1
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	681b      	ldr	r3, [r3, #0]
}
 800c360:	4618      	mov	r0, r3
 800c362:	3714      	adds	r7, #20
 800c364:	46bd      	mov	sp, r7
 800c366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36a:	4770      	bx	lr

0800c36c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b084      	sub	sp, #16
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d10a      	bne.n	800c396 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c380:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c384:	f383 8811 	msr	BASEPRI, r3
 800c388:	f3bf 8f6f 	isb	sy
 800c38c:	f3bf 8f4f 	dsb	sy
 800c390:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c392:	bf00      	nop
 800c394:	e7fe      	b.n	800c394 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c396:	f002 f84d 	bl	800e434 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681a      	ldr	r2, [r3, #0]
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3a2:	68f9      	ldr	r1, [r7, #12]
 800c3a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c3a6:	fb01 f303 	mul.w	r3, r1, r3
 800c3aa:	441a      	add	r2, r3
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	681a      	ldr	r2, [r3, #0]
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681a      	ldr	r2, [r3, #0]
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3c6:	3b01      	subs	r3, #1
 800c3c8:	68f9      	ldr	r1, [r7, #12]
 800c3ca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c3cc:	fb01 f303 	mul.w	r3, r1, r3
 800c3d0:	441a      	add	r2, r3
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	22ff      	movs	r2, #255	; 0xff
 800c3da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	22ff      	movs	r2, #255	; 0xff
 800c3e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d114      	bne.n	800c416 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	691b      	ldr	r3, [r3, #16]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d01a      	beq.n	800c42a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	3310      	adds	r3, #16
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f001 f903 	bl	800d604 <xTaskRemoveFromEventList>
 800c3fe:	4603      	mov	r3, r0
 800c400:	2b00      	cmp	r3, #0
 800c402:	d012      	beq.n	800c42a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c404:	4b0c      	ldr	r3, [pc, #48]	; (800c438 <xQueueGenericReset+0xcc>)
 800c406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c40a:	601a      	str	r2, [r3, #0]
 800c40c:	f3bf 8f4f 	dsb	sy
 800c410:	f3bf 8f6f 	isb	sy
 800c414:	e009      	b.n	800c42a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	3310      	adds	r3, #16
 800c41a:	4618      	mov	r0, r3
 800c41c:	f7ff fef2 	bl	800c204 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	3324      	adds	r3, #36	; 0x24
 800c424:	4618      	mov	r0, r3
 800c426:	f7ff feed 	bl	800c204 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c42a:	f002 f833 	bl	800e494 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c42e:	2301      	movs	r3, #1
}
 800c430:	4618      	mov	r0, r3
 800c432:	3710      	adds	r7, #16
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}
 800c438:	e000ed04 	.word	0xe000ed04

0800c43c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b08e      	sub	sp, #56	; 0x38
 800c440:	af02      	add	r7, sp, #8
 800c442:	60f8      	str	r0, [r7, #12]
 800c444:	60b9      	str	r1, [r7, #8]
 800c446:	607a      	str	r2, [r7, #4]
 800c448:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d10a      	bne.n	800c466 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800c450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c454:	f383 8811 	msr	BASEPRI, r3
 800c458:	f3bf 8f6f 	isb	sy
 800c45c:	f3bf 8f4f 	dsb	sy
 800c460:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c462:	bf00      	nop
 800c464:	e7fe      	b.n	800c464 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d10a      	bne.n	800c482 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800c46c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c470:	f383 8811 	msr	BASEPRI, r3
 800c474:	f3bf 8f6f 	isb	sy
 800c478:	f3bf 8f4f 	dsb	sy
 800c47c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c47e:	bf00      	nop
 800c480:	e7fe      	b.n	800c480 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d002      	beq.n	800c48e <xQueueGenericCreateStatic+0x52>
 800c488:	68bb      	ldr	r3, [r7, #8]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d001      	beq.n	800c492 <xQueueGenericCreateStatic+0x56>
 800c48e:	2301      	movs	r3, #1
 800c490:	e000      	b.n	800c494 <xQueueGenericCreateStatic+0x58>
 800c492:	2300      	movs	r3, #0
 800c494:	2b00      	cmp	r3, #0
 800c496:	d10a      	bne.n	800c4ae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800c498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c49c:	f383 8811 	msr	BASEPRI, r3
 800c4a0:	f3bf 8f6f 	isb	sy
 800c4a4:	f3bf 8f4f 	dsb	sy
 800c4a8:	623b      	str	r3, [r7, #32]
}
 800c4aa:	bf00      	nop
 800c4ac:	e7fe      	b.n	800c4ac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d102      	bne.n	800c4ba <xQueueGenericCreateStatic+0x7e>
 800c4b4:	68bb      	ldr	r3, [r7, #8]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d101      	bne.n	800c4be <xQueueGenericCreateStatic+0x82>
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	e000      	b.n	800c4c0 <xQueueGenericCreateStatic+0x84>
 800c4be:	2300      	movs	r3, #0
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d10a      	bne.n	800c4da <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800c4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c8:	f383 8811 	msr	BASEPRI, r3
 800c4cc:	f3bf 8f6f 	isb	sy
 800c4d0:	f3bf 8f4f 	dsb	sy
 800c4d4:	61fb      	str	r3, [r7, #28]
}
 800c4d6:	bf00      	nop
 800c4d8:	e7fe      	b.n	800c4d8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c4da:	2350      	movs	r3, #80	; 0x50
 800c4dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c4de:	697b      	ldr	r3, [r7, #20]
 800c4e0:	2b50      	cmp	r3, #80	; 0x50
 800c4e2:	d00a      	beq.n	800c4fa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800c4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4e8:	f383 8811 	msr	BASEPRI, r3
 800c4ec:	f3bf 8f6f 	isb	sy
 800c4f0:	f3bf 8f4f 	dsb	sy
 800c4f4:	61bb      	str	r3, [r7, #24]
}
 800c4f6:	bf00      	nop
 800c4f8:	e7fe      	b.n	800c4f8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c4fa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800c500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c502:	2b00      	cmp	r3, #0
 800c504:	d00d      	beq.n	800c522 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c508:	2201      	movs	r2, #1
 800c50a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c50e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800c512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c514:	9300      	str	r3, [sp, #0]
 800c516:	4613      	mov	r3, r2
 800c518:	687a      	ldr	r2, [r7, #4]
 800c51a:	68b9      	ldr	r1, [r7, #8]
 800c51c:	68f8      	ldr	r0, [r7, #12]
 800c51e:	f000 f805 	bl	800c52c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800c524:	4618      	mov	r0, r3
 800c526:	3730      	adds	r7, #48	; 0x30
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}

0800c52c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b084      	sub	sp, #16
 800c530:	af00      	add	r7, sp, #0
 800c532:	60f8      	str	r0, [r7, #12]
 800c534:	60b9      	str	r1, [r7, #8]
 800c536:	607a      	str	r2, [r7, #4]
 800c538:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d103      	bne.n	800c548 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c540:	69bb      	ldr	r3, [r7, #24]
 800c542:	69ba      	ldr	r2, [r7, #24]
 800c544:	601a      	str	r2, [r3, #0]
 800c546:	e002      	b.n	800c54e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c548:	69bb      	ldr	r3, [r7, #24]
 800c54a:	687a      	ldr	r2, [r7, #4]
 800c54c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c54e:	69bb      	ldr	r3, [r7, #24]
 800c550:	68fa      	ldr	r2, [r7, #12]
 800c552:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	68ba      	ldr	r2, [r7, #8]
 800c558:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c55a:	2101      	movs	r1, #1
 800c55c:	69b8      	ldr	r0, [r7, #24]
 800c55e:	f7ff ff05 	bl	800c36c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c562:	69bb      	ldr	r3, [r7, #24]
 800c564:	78fa      	ldrb	r2, [r7, #3]
 800c566:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c56a:	bf00      	nop
 800c56c:	3710      	adds	r7, #16
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}
	...

0800c574 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b08e      	sub	sp, #56	; 0x38
 800c578:	af00      	add	r7, sp, #0
 800c57a:	60f8      	str	r0, [r7, #12]
 800c57c:	60b9      	str	r1, [r7, #8]
 800c57e:	607a      	str	r2, [r7, #4]
 800c580:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c582:	2300      	movs	r3, #0
 800c584:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c58a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d10a      	bne.n	800c5a6 <xQueueGenericSend+0x32>
	__asm volatile
 800c590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c594:	f383 8811 	msr	BASEPRI, r3
 800c598:	f3bf 8f6f 	isb	sy
 800c59c:	f3bf 8f4f 	dsb	sy
 800c5a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c5a2:	bf00      	nop
 800c5a4:	e7fe      	b.n	800c5a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d103      	bne.n	800c5b4 <xQueueGenericSend+0x40>
 800c5ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d101      	bne.n	800c5b8 <xQueueGenericSend+0x44>
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	e000      	b.n	800c5ba <xQueueGenericSend+0x46>
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d10a      	bne.n	800c5d4 <xQueueGenericSend+0x60>
	__asm volatile
 800c5be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5c2:	f383 8811 	msr	BASEPRI, r3
 800c5c6:	f3bf 8f6f 	isb	sy
 800c5ca:	f3bf 8f4f 	dsb	sy
 800c5ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c5d0:	bf00      	nop
 800c5d2:	e7fe      	b.n	800c5d2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	2b02      	cmp	r3, #2
 800c5d8:	d103      	bne.n	800c5e2 <xQueueGenericSend+0x6e>
 800c5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5de:	2b01      	cmp	r3, #1
 800c5e0:	d101      	bne.n	800c5e6 <xQueueGenericSend+0x72>
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	e000      	b.n	800c5e8 <xQueueGenericSend+0x74>
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d10a      	bne.n	800c602 <xQueueGenericSend+0x8e>
	__asm volatile
 800c5ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f0:	f383 8811 	msr	BASEPRI, r3
 800c5f4:	f3bf 8f6f 	isb	sy
 800c5f8:	f3bf 8f4f 	dsb	sy
 800c5fc:	623b      	str	r3, [r7, #32]
}
 800c5fe:	bf00      	nop
 800c600:	e7fe      	b.n	800c600 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c602:	f001 f9bd 	bl	800d980 <xTaskGetSchedulerState>
 800c606:	4603      	mov	r3, r0
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d102      	bne.n	800c612 <xQueueGenericSend+0x9e>
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d101      	bne.n	800c616 <xQueueGenericSend+0xa2>
 800c612:	2301      	movs	r3, #1
 800c614:	e000      	b.n	800c618 <xQueueGenericSend+0xa4>
 800c616:	2300      	movs	r3, #0
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d10a      	bne.n	800c632 <xQueueGenericSend+0xbe>
	__asm volatile
 800c61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c620:	f383 8811 	msr	BASEPRI, r3
 800c624:	f3bf 8f6f 	isb	sy
 800c628:	f3bf 8f4f 	dsb	sy
 800c62c:	61fb      	str	r3, [r7, #28]
}
 800c62e:	bf00      	nop
 800c630:	e7fe      	b.n	800c630 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c632:	f001 feff 	bl	800e434 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c638:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c63c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c63e:	429a      	cmp	r2, r3
 800c640:	d302      	bcc.n	800c648 <xQueueGenericSend+0xd4>
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	2b02      	cmp	r3, #2
 800c646:	d129      	bne.n	800c69c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c648:	683a      	ldr	r2, [r7, #0]
 800c64a:	68b9      	ldr	r1, [r7, #8]
 800c64c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c64e:	f000 fa0b 	bl	800ca68 <prvCopyDataToQueue>
 800c652:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d010      	beq.n	800c67e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c65c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c65e:	3324      	adds	r3, #36	; 0x24
 800c660:	4618      	mov	r0, r3
 800c662:	f000 ffcf 	bl	800d604 <xTaskRemoveFromEventList>
 800c666:	4603      	mov	r3, r0
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d013      	beq.n	800c694 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c66c:	4b3f      	ldr	r3, [pc, #252]	; (800c76c <xQueueGenericSend+0x1f8>)
 800c66e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c672:	601a      	str	r2, [r3, #0]
 800c674:	f3bf 8f4f 	dsb	sy
 800c678:	f3bf 8f6f 	isb	sy
 800c67c:	e00a      	b.n	800c694 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c67e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c680:	2b00      	cmp	r3, #0
 800c682:	d007      	beq.n	800c694 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c684:	4b39      	ldr	r3, [pc, #228]	; (800c76c <xQueueGenericSend+0x1f8>)
 800c686:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c68a:	601a      	str	r2, [r3, #0]
 800c68c:	f3bf 8f4f 	dsb	sy
 800c690:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c694:	f001 fefe 	bl	800e494 <vPortExitCritical>
				return pdPASS;
 800c698:	2301      	movs	r3, #1
 800c69a:	e063      	b.n	800c764 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d103      	bne.n	800c6aa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c6a2:	f001 fef7 	bl	800e494 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	e05c      	b.n	800c764 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c6aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d106      	bne.n	800c6be <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c6b0:	f107 0314 	add.w	r3, r7, #20
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	f001 f809 	bl	800d6cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c6ba:	2301      	movs	r3, #1
 800c6bc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c6be:	f001 fee9 	bl	800e494 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c6c2:	f000 fd7b 	bl	800d1bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c6c6:	f001 feb5 	bl	800e434 <vPortEnterCritical>
 800c6ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c6d0:	b25b      	sxtb	r3, r3
 800c6d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6d6:	d103      	bne.n	800c6e0 <xQueueGenericSend+0x16c>
 800c6d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6da:	2200      	movs	r2, #0
 800c6dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c6e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c6e6:	b25b      	sxtb	r3, r3
 800c6e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6ec:	d103      	bne.n	800c6f6 <xQueueGenericSend+0x182>
 800c6ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c6f6:	f001 fecd 	bl	800e494 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c6fa:	1d3a      	adds	r2, r7, #4
 800c6fc:	f107 0314 	add.w	r3, r7, #20
 800c700:	4611      	mov	r1, r2
 800c702:	4618      	mov	r0, r3
 800c704:	f000 fff8 	bl	800d6f8 <xTaskCheckForTimeOut>
 800c708:	4603      	mov	r3, r0
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d124      	bne.n	800c758 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c70e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c710:	f000 faa2 	bl	800cc58 <prvIsQueueFull>
 800c714:	4603      	mov	r3, r0
 800c716:	2b00      	cmp	r3, #0
 800c718:	d018      	beq.n	800c74c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c71a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c71c:	3310      	adds	r3, #16
 800c71e:	687a      	ldr	r2, [r7, #4]
 800c720:	4611      	mov	r1, r2
 800c722:	4618      	mov	r0, r3
 800c724:	f000 ff1e 	bl	800d564 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c728:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c72a:	f000 fa2d 	bl	800cb88 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c72e:	f000 fd53 	bl	800d1d8 <xTaskResumeAll>
 800c732:	4603      	mov	r3, r0
 800c734:	2b00      	cmp	r3, #0
 800c736:	f47f af7c 	bne.w	800c632 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800c73a:	4b0c      	ldr	r3, [pc, #48]	; (800c76c <xQueueGenericSend+0x1f8>)
 800c73c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c740:	601a      	str	r2, [r3, #0]
 800c742:	f3bf 8f4f 	dsb	sy
 800c746:	f3bf 8f6f 	isb	sy
 800c74a:	e772      	b.n	800c632 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c74c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c74e:	f000 fa1b 	bl	800cb88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c752:	f000 fd41 	bl	800d1d8 <xTaskResumeAll>
 800c756:	e76c      	b.n	800c632 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c758:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c75a:	f000 fa15 	bl	800cb88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c75e:	f000 fd3b 	bl	800d1d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c762:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c764:	4618      	mov	r0, r3
 800c766:	3738      	adds	r7, #56	; 0x38
 800c768:	46bd      	mov	sp, r7
 800c76a:	bd80      	pop	{r7, pc}
 800c76c:	e000ed04 	.word	0xe000ed04

0800c770 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b090      	sub	sp, #64	; 0x40
 800c774:	af00      	add	r7, sp, #0
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	607a      	str	r2, [r7, #4]
 800c77c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800c782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c784:	2b00      	cmp	r3, #0
 800c786:	d10a      	bne.n	800c79e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800c788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c78c:	f383 8811 	msr	BASEPRI, r3
 800c790:	f3bf 8f6f 	isb	sy
 800c794:	f3bf 8f4f 	dsb	sy
 800c798:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c79a:	bf00      	nop
 800c79c:	e7fe      	b.n	800c79c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d103      	bne.n	800c7ac <xQueueGenericSendFromISR+0x3c>
 800c7a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d101      	bne.n	800c7b0 <xQueueGenericSendFromISR+0x40>
 800c7ac:	2301      	movs	r3, #1
 800c7ae:	e000      	b.n	800c7b2 <xQueueGenericSendFromISR+0x42>
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d10a      	bne.n	800c7cc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800c7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ba:	f383 8811 	msr	BASEPRI, r3
 800c7be:	f3bf 8f6f 	isb	sy
 800c7c2:	f3bf 8f4f 	dsb	sy
 800c7c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c7c8:	bf00      	nop
 800c7ca:	e7fe      	b.n	800c7ca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	2b02      	cmp	r3, #2
 800c7d0:	d103      	bne.n	800c7da <xQueueGenericSendFromISR+0x6a>
 800c7d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7d6:	2b01      	cmp	r3, #1
 800c7d8:	d101      	bne.n	800c7de <xQueueGenericSendFromISR+0x6e>
 800c7da:	2301      	movs	r3, #1
 800c7dc:	e000      	b.n	800c7e0 <xQueueGenericSendFromISR+0x70>
 800c7de:	2300      	movs	r3, #0
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d10a      	bne.n	800c7fa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800c7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7e8:	f383 8811 	msr	BASEPRI, r3
 800c7ec:	f3bf 8f6f 	isb	sy
 800c7f0:	f3bf 8f4f 	dsb	sy
 800c7f4:	623b      	str	r3, [r7, #32]
}
 800c7f6:	bf00      	nop
 800c7f8:	e7fe      	b.n	800c7f8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c7fa:	f001 fefd 	bl	800e5f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c7fe:	f3ef 8211 	mrs	r2, BASEPRI
 800c802:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c806:	f383 8811 	msr	BASEPRI, r3
 800c80a:	f3bf 8f6f 	isb	sy
 800c80e:	f3bf 8f4f 	dsb	sy
 800c812:	61fa      	str	r2, [r7, #28]
 800c814:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c816:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c818:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c81a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c81c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c81e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c822:	429a      	cmp	r2, r3
 800c824:	d302      	bcc.n	800c82c <xQueueGenericSendFromISR+0xbc>
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	2b02      	cmp	r3, #2
 800c82a:	d12f      	bne.n	800c88c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c82c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c82e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c832:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c83a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c83c:	683a      	ldr	r2, [r7, #0]
 800c83e:	68b9      	ldr	r1, [r7, #8]
 800c840:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c842:	f000 f911 	bl	800ca68 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c846:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800c84a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c84e:	d112      	bne.n	800c876 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c854:	2b00      	cmp	r3, #0
 800c856:	d016      	beq.n	800c886 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c85a:	3324      	adds	r3, #36	; 0x24
 800c85c:	4618      	mov	r0, r3
 800c85e:	f000 fed1 	bl	800d604 <xTaskRemoveFromEventList>
 800c862:	4603      	mov	r3, r0
 800c864:	2b00      	cmp	r3, #0
 800c866:	d00e      	beq.n	800c886 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d00b      	beq.n	800c886 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2201      	movs	r2, #1
 800c872:	601a      	str	r2, [r3, #0]
 800c874:	e007      	b.n	800c886 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c876:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c87a:	3301      	adds	r3, #1
 800c87c:	b2db      	uxtb	r3, r3
 800c87e:	b25a      	sxtb	r2, r3
 800c880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c882:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c886:	2301      	movs	r3, #1
 800c888:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800c88a:	e001      	b.n	800c890 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c88c:	2300      	movs	r3, #0
 800c88e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c892:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c894:	697b      	ldr	r3, [r7, #20]
 800c896:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c89a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c89c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c89e:	4618      	mov	r0, r3
 800c8a0:	3740      	adds	r7, #64	; 0x40
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}
	...

0800c8a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b08c      	sub	sp, #48	; 0x30
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	60f8      	str	r0, [r7, #12]
 800c8b0:	60b9      	str	r1, [r7, #8]
 800c8b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d10a      	bne.n	800c8d8 <xQueueReceive+0x30>
	__asm volatile
 800c8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8c6:	f383 8811 	msr	BASEPRI, r3
 800c8ca:	f3bf 8f6f 	isb	sy
 800c8ce:	f3bf 8f4f 	dsb	sy
 800c8d2:	623b      	str	r3, [r7, #32]
}
 800c8d4:	bf00      	nop
 800c8d6:	e7fe      	b.n	800c8d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c8d8:	68bb      	ldr	r3, [r7, #8]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d103      	bne.n	800c8e6 <xQueueReceive+0x3e>
 800c8de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d101      	bne.n	800c8ea <xQueueReceive+0x42>
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	e000      	b.n	800c8ec <xQueueReceive+0x44>
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d10a      	bne.n	800c906 <xQueueReceive+0x5e>
	__asm volatile
 800c8f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8f4:	f383 8811 	msr	BASEPRI, r3
 800c8f8:	f3bf 8f6f 	isb	sy
 800c8fc:	f3bf 8f4f 	dsb	sy
 800c900:	61fb      	str	r3, [r7, #28]
}
 800c902:	bf00      	nop
 800c904:	e7fe      	b.n	800c904 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c906:	f001 f83b 	bl	800d980 <xTaskGetSchedulerState>
 800c90a:	4603      	mov	r3, r0
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d102      	bne.n	800c916 <xQueueReceive+0x6e>
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d101      	bne.n	800c91a <xQueueReceive+0x72>
 800c916:	2301      	movs	r3, #1
 800c918:	e000      	b.n	800c91c <xQueueReceive+0x74>
 800c91a:	2300      	movs	r3, #0
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d10a      	bne.n	800c936 <xQueueReceive+0x8e>
	__asm volatile
 800c920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c924:	f383 8811 	msr	BASEPRI, r3
 800c928:	f3bf 8f6f 	isb	sy
 800c92c:	f3bf 8f4f 	dsb	sy
 800c930:	61bb      	str	r3, [r7, #24]
}
 800c932:	bf00      	nop
 800c934:	e7fe      	b.n	800c934 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c936:	f001 fd7d 	bl	800e434 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c93a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c93c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c93e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c942:	2b00      	cmp	r3, #0
 800c944:	d01f      	beq.n	800c986 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c946:	68b9      	ldr	r1, [r7, #8]
 800c948:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c94a:	f000 f8f7 	bl	800cb3c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c94e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c950:	1e5a      	subs	r2, r3, #1
 800c952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c954:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c958:	691b      	ldr	r3, [r3, #16]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d00f      	beq.n	800c97e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c95e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c960:	3310      	adds	r3, #16
 800c962:	4618      	mov	r0, r3
 800c964:	f000 fe4e 	bl	800d604 <xTaskRemoveFromEventList>
 800c968:	4603      	mov	r3, r0
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d007      	beq.n	800c97e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c96e:	4b3d      	ldr	r3, [pc, #244]	; (800ca64 <xQueueReceive+0x1bc>)
 800c970:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c974:	601a      	str	r2, [r3, #0]
 800c976:	f3bf 8f4f 	dsb	sy
 800c97a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c97e:	f001 fd89 	bl	800e494 <vPortExitCritical>
				return pdPASS;
 800c982:	2301      	movs	r3, #1
 800c984:	e069      	b.n	800ca5a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d103      	bne.n	800c994 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c98c:	f001 fd82 	bl	800e494 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c990:	2300      	movs	r3, #0
 800c992:	e062      	b.n	800ca5a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c996:	2b00      	cmp	r3, #0
 800c998:	d106      	bne.n	800c9a8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c99a:	f107 0310 	add.w	r3, r7, #16
 800c99e:	4618      	mov	r0, r3
 800c9a0:	f000 fe94 	bl	800d6cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c9a8:	f001 fd74 	bl	800e494 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c9ac:	f000 fc06 	bl	800d1bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c9b0:	f001 fd40 	bl	800e434 <vPortEnterCritical>
 800c9b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c9ba:	b25b      	sxtb	r3, r3
 800c9bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9c0:	d103      	bne.n	800c9ca <xQueueReceive+0x122>
 800c9c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c9ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c9d0:	b25b      	sxtb	r3, r3
 800c9d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9d6:	d103      	bne.n	800c9e0 <xQueueReceive+0x138>
 800c9d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9da:	2200      	movs	r2, #0
 800c9dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c9e0:	f001 fd58 	bl	800e494 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c9e4:	1d3a      	adds	r2, r7, #4
 800c9e6:	f107 0310 	add.w	r3, r7, #16
 800c9ea:	4611      	mov	r1, r2
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	f000 fe83 	bl	800d6f8 <xTaskCheckForTimeOut>
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d123      	bne.n	800ca40 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c9f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9fa:	f000 f917 	bl	800cc2c <prvIsQueueEmpty>
 800c9fe:	4603      	mov	r3, r0
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d017      	beq.n	800ca34 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ca04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca06:	3324      	adds	r3, #36	; 0x24
 800ca08:	687a      	ldr	r2, [r7, #4]
 800ca0a:	4611      	mov	r1, r2
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	f000 fda9 	bl	800d564 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ca12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca14:	f000 f8b8 	bl	800cb88 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ca18:	f000 fbde 	bl	800d1d8 <xTaskResumeAll>
 800ca1c:	4603      	mov	r3, r0
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d189      	bne.n	800c936 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ca22:	4b10      	ldr	r3, [pc, #64]	; (800ca64 <xQueueReceive+0x1bc>)
 800ca24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca28:	601a      	str	r2, [r3, #0]
 800ca2a:	f3bf 8f4f 	dsb	sy
 800ca2e:	f3bf 8f6f 	isb	sy
 800ca32:	e780      	b.n	800c936 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ca34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca36:	f000 f8a7 	bl	800cb88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ca3a:	f000 fbcd 	bl	800d1d8 <xTaskResumeAll>
 800ca3e:	e77a      	b.n	800c936 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ca40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca42:	f000 f8a1 	bl	800cb88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ca46:	f000 fbc7 	bl	800d1d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ca4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca4c:	f000 f8ee 	bl	800cc2c <prvIsQueueEmpty>
 800ca50:	4603      	mov	r3, r0
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	f43f af6f 	beq.w	800c936 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ca58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	3730      	adds	r7, #48	; 0x30
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	bd80      	pop	{r7, pc}
 800ca62:	bf00      	nop
 800ca64:	e000ed04 	.word	0xe000ed04

0800ca68 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b086      	sub	sp, #24
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	60f8      	str	r0, [r7, #12]
 800ca70:	60b9      	str	r1, [r7, #8]
 800ca72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ca74:	2300      	movs	r3, #0
 800ca76:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca7c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d10d      	bne.n	800caa2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d14d      	bne.n	800cb2a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	689b      	ldr	r3, [r3, #8]
 800ca92:	4618      	mov	r0, r3
 800ca94:	f000 ff92 	bl	800d9bc <xTaskPriorityDisinherit>
 800ca98:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	609a      	str	r2, [r3, #8]
 800caa0:	e043      	b.n	800cb2a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d119      	bne.n	800cadc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	6858      	ldr	r0, [r3, #4]
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cab0:	461a      	mov	r2, r3
 800cab2:	68b9      	ldr	r1, [r7, #8]
 800cab4:	f002 fbee 	bl	800f294 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	685a      	ldr	r2, [r3, #4]
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cac0:	441a      	add	r2, r3
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	685a      	ldr	r2, [r3, #4]
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	689b      	ldr	r3, [r3, #8]
 800cace:	429a      	cmp	r2, r3
 800cad0:	d32b      	bcc.n	800cb2a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	681a      	ldr	r2, [r3, #0]
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	605a      	str	r2, [r3, #4]
 800cada:	e026      	b.n	800cb2a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	68d8      	ldr	r0, [r3, #12]
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cae4:	461a      	mov	r2, r3
 800cae6:	68b9      	ldr	r1, [r7, #8]
 800cae8:	f002 fbd4 	bl	800f294 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	68da      	ldr	r2, [r3, #12]
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caf4:	425b      	negs	r3, r3
 800caf6:	441a      	add	r2, r3
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	68da      	ldr	r2, [r3, #12]
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	429a      	cmp	r2, r3
 800cb06:	d207      	bcs.n	800cb18 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	689a      	ldr	r2, [r3, #8]
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb10:	425b      	negs	r3, r3
 800cb12:	441a      	add	r2, r3
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	2b02      	cmp	r3, #2
 800cb1c:	d105      	bne.n	800cb2a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cb1e:	693b      	ldr	r3, [r7, #16]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d002      	beq.n	800cb2a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cb24:	693b      	ldr	r3, [r7, #16]
 800cb26:	3b01      	subs	r3, #1
 800cb28:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	1c5a      	adds	r2, r3, #1
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800cb32:	697b      	ldr	r3, [r7, #20]
}
 800cb34:	4618      	mov	r0, r3
 800cb36:	3718      	adds	r7, #24
 800cb38:	46bd      	mov	sp, r7
 800cb3a:	bd80      	pop	{r7, pc}

0800cb3c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b082      	sub	sp, #8
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	6078      	str	r0, [r7, #4]
 800cb44:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d018      	beq.n	800cb80 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	68da      	ldr	r2, [r3, #12]
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb56:	441a      	add	r2, r3
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	68da      	ldr	r2, [r3, #12]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	689b      	ldr	r3, [r3, #8]
 800cb64:	429a      	cmp	r2, r3
 800cb66:	d303      	bcc.n	800cb70 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681a      	ldr	r2, [r3, #0]
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	68d9      	ldr	r1, [r3, #12]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb78:	461a      	mov	r2, r3
 800cb7a:	6838      	ldr	r0, [r7, #0]
 800cb7c:	f002 fb8a 	bl	800f294 <memcpy>
	}
}
 800cb80:	bf00      	nop
 800cb82:	3708      	adds	r7, #8
 800cb84:	46bd      	mov	sp, r7
 800cb86:	bd80      	pop	{r7, pc}

0800cb88 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b084      	sub	sp, #16
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cb90:	f001 fc50 	bl	800e434 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cb9a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cb9c:	e011      	b.n	800cbc2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d012      	beq.n	800cbcc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	3324      	adds	r3, #36	; 0x24
 800cbaa:	4618      	mov	r0, r3
 800cbac:	f000 fd2a 	bl	800d604 <xTaskRemoveFromEventList>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d001      	beq.n	800cbba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cbb6:	f000 fe01 	bl	800d7bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cbba:	7bfb      	ldrb	r3, [r7, #15]
 800cbbc:	3b01      	subs	r3, #1
 800cbbe:	b2db      	uxtb	r3, r3
 800cbc0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cbc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	dce9      	bgt.n	800cb9e <prvUnlockQueue+0x16>
 800cbca:	e000      	b.n	800cbce <prvUnlockQueue+0x46>
					break;
 800cbcc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	22ff      	movs	r2, #255	; 0xff
 800cbd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800cbd6:	f001 fc5d 	bl	800e494 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cbda:	f001 fc2b 	bl	800e434 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cbe4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cbe6:	e011      	b.n	800cc0c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	691b      	ldr	r3, [r3, #16]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d012      	beq.n	800cc16 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	3310      	adds	r3, #16
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	f000 fd05 	bl	800d604 <xTaskRemoveFromEventList>
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d001      	beq.n	800cc04 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cc00:	f000 fddc 	bl	800d7bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cc04:	7bbb      	ldrb	r3, [r7, #14]
 800cc06:	3b01      	subs	r3, #1
 800cc08:	b2db      	uxtb	r3, r3
 800cc0a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	dce9      	bgt.n	800cbe8 <prvUnlockQueue+0x60>
 800cc14:	e000      	b.n	800cc18 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cc16:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	22ff      	movs	r2, #255	; 0xff
 800cc1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800cc20:	f001 fc38 	bl	800e494 <vPortExitCritical>
}
 800cc24:	bf00      	nop
 800cc26:	3710      	adds	r7, #16
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	bd80      	pop	{r7, pc}

0800cc2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b084      	sub	sp, #16
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cc34:	f001 fbfe 	bl	800e434 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d102      	bne.n	800cc46 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cc40:	2301      	movs	r3, #1
 800cc42:	60fb      	str	r3, [r7, #12]
 800cc44:	e001      	b.n	800cc4a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cc46:	2300      	movs	r3, #0
 800cc48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cc4a:	f001 fc23 	bl	800e494 <vPortExitCritical>

	return xReturn;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
}
 800cc50:	4618      	mov	r0, r3
 800cc52:	3710      	adds	r7, #16
 800cc54:	46bd      	mov	sp, r7
 800cc56:	bd80      	pop	{r7, pc}

0800cc58 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b084      	sub	sp, #16
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cc60:	f001 fbe8 	bl	800e434 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc6c:	429a      	cmp	r2, r3
 800cc6e:	d102      	bne.n	800cc76 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cc70:	2301      	movs	r3, #1
 800cc72:	60fb      	str	r3, [r7, #12]
 800cc74:	e001      	b.n	800cc7a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cc76:	2300      	movs	r3, #0
 800cc78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cc7a:	f001 fc0b 	bl	800e494 <vPortExitCritical>

	return xReturn;
 800cc7e:	68fb      	ldr	r3, [r7, #12]
}
 800cc80:	4618      	mov	r0, r3
 800cc82:	3710      	adds	r7, #16
 800cc84:	46bd      	mov	sp, r7
 800cc86:	bd80      	pop	{r7, pc}

0800cc88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cc88:	b480      	push	{r7}
 800cc8a:	b085      	sub	sp, #20
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
 800cc90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cc92:	2300      	movs	r3, #0
 800cc94:	60fb      	str	r3, [r7, #12]
 800cc96:	e014      	b.n	800ccc2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cc98:	4a0f      	ldr	r2, [pc, #60]	; (800ccd8 <vQueueAddToRegistry+0x50>)
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d10b      	bne.n	800ccbc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800cca4:	490c      	ldr	r1, [pc, #48]	; (800ccd8 <vQueueAddToRegistry+0x50>)
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	683a      	ldr	r2, [r7, #0]
 800ccaa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ccae:	4a0a      	ldr	r2, [pc, #40]	; (800ccd8 <vQueueAddToRegistry+0x50>)
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	00db      	lsls	r3, r3, #3
 800ccb4:	4413      	add	r3, r2
 800ccb6:	687a      	ldr	r2, [r7, #4]
 800ccb8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ccba:	e006      	b.n	800ccca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	3301      	adds	r3, #1
 800ccc0:	60fb      	str	r3, [r7, #12]
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	2b07      	cmp	r3, #7
 800ccc6:	d9e7      	bls.n	800cc98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ccc8:	bf00      	nop
 800ccca:	bf00      	nop
 800cccc:	3714      	adds	r7, #20
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd4:	4770      	bx	lr
 800ccd6:	bf00      	nop
 800ccd8:	20000c74 	.word	0x20000c74

0800ccdc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b086      	sub	sp, #24
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	60f8      	str	r0, [r7, #12]
 800cce4:	60b9      	str	r1, [r7, #8]
 800cce6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ccec:	f001 fba2 	bl	800e434 <vPortEnterCritical>
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ccf6:	b25b      	sxtb	r3, r3
 800ccf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ccfc:	d103      	bne.n	800cd06 <vQueueWaitForMessageRestricted+0x2a>
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	2200      	movs	r2, #0
 800cd02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cd06:	697b      	ldr	r3, [r7, #20]
 800cd08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cd0c:	b25b      	sxtb	r3, r3
 800cd0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cd12:	d103      	bne.n	800cd1c <vQueueWaitForMessageRestricted+0x40>
 800cd14:	697b      	ldr	r3, [r7, #20]
 800cd16:	2200      	movs	r2, #0
 800cd18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cd1c:	f001 fbba 	bl	800e494 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d106      	bne.n	800cd36 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	3324      	adds	r3, #36	; 0x24
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	68b9      	ldr	r1, [r7, #8]
 800cd30:	4618      	mov	r0, r3
 800cd32:	f000 fc3b 	bl	800d5ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cd36:	6978      	ldr	r0, [r7, #20]
 800cd38:	f7ff ff26 	bl	800cb88 <prvUnlockQueue>
	}
 800cd3c:	bf00      	nop
 800cd3e:	3718      	adds	r7, #24
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}

0800cd44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b08e      	sub	sp, #56	; 0x38
 800cd48:	af04      	add	r7, sp, #16
 800cd4a:	60f8      	str	r0, [r7, #12]
 800cd4c:	60b9      	str	r1, [r7, #8]
 800cd4e:	607a      	str	r2, [r7, #4]
 800cd50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cd52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d10a      	bne.n	800cd6e <xTaskCreateStatic+0x2a>
	__asm volatile
 800cd58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd5c:	f383 8811 	msr	BASEPRI, r3
 800cd60:	f3bf 8f6f 	isb	sy
 800cd64:	f3bf 8f4f 	dsb	sy
 800cd68:	623b      	str	r3, [r7, #32]
}
 800cd6a:	bf00      	nop
 800cd6c:	e7fe      	b.n	800cd6c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800cd6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d10a      	bne.n	800cd8a <xTaskCreateStatic+0x46>
	__asm volatile
 800cd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd78:	f383 8811 	msr	BASEPRI, r3
 800cd7c:	f3bf 8f6f 	isb	sy
 800cd80:	f3bf 8f4f 	dsb	sy
 800cd84:	61fb      	str	r3, [r7, #28]
}
 800cd86:	bf00      	nop
 800cd88:	e7fe      	b.n	800cd88 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cd8a:	235c      	movs	r3, #92	; 0x5c
 800cd8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	2b5c      	cmp	r3, #92	; 0x5c
 800cd92:	d00a      	beq.n	800cdaa <xTaskCreateStatic+0x66>
	__asm volatile
 800cd94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd98:	f383 8811 	msr	BASEPRI, r3
 800cd9c:	f3bf 8f6f 	isb	sy
 800cda0:	f3bf 8f4f 	dsb	sy
 800cda4:	61bb      	str	r3, [r7, #24]
}
 800cda6:	bf00      	nop
 800cda8:	e7fe      	b.n	800cda8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cdaa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cdac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d01e      	beq.n	800cdf0 <xTaskCreateStatic+0xac>
 800cdb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d01b      	beq.n	800cdf0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cdb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cdbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cdc0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cdc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdc4:	2202      	movs	r2, #2
 800cdc6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cdca:	2300      	movs	r3, #0
 800cdcc:	9303      	str	r3, [sp, #12]
 800cdce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdd0:	9302      	str	r3, [sp, #8]
 800cdd2:	f107 0314 	add.w	r3, r7, #20
 800cdd6:	9301      	str	r3, [sp, #4]
 800cdd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdda:	9300      	str	r3, [sp, #0]
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	687a      	ldr	r2, [r7, #4]
 800cde0:	68b9      	ldr	r1, [r7, #8]
 800cde2:	68f8      	ldr	r0, [r7, #12]
 800cde4:	f000 f850 	bl	800ce88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cde8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cdea:	f000 f8dd 	bl	800cfa8 <prvAddNewTaskToReadyList>
 800cdee:	e001      	b.n	800cdf4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cdf4:	697b      	ldr	r3, [r7, #20]
	}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3728      	adds	r7, #40	; 0x28
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}

0800cdfe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cdfe:	b580      	push	{r7, lr}
 800ce00:	b08c      	sub	sp, #48	; 0x30
 800ce02:	af04      	add	r7, sp, #16
 800ce04:	60f8      	str	r0, [r7, #12]
 800ce06:	60b9      	str	r1, [r7, #8]
 800ce08:	603b      	str	r3, [r7, #0]
 800ce0a:	4613      	mov	r3, r2
 800ce0c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ce0e:	88fb      	ldrh	r3, [r7, #6]
 800ce10:	009b      	lsls	r3, r3, #2
 800ce12:	4618      	mov	r0, r3
 800ce14:	f001 fc30 	bl	800e678 <pvPortMalloc>
 800ce18:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ce1a:	697b      	ldr	r3, [r7, #20]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d00e      	beq.n	800ce3e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ce20:	205c      	movs	r0, #92	; 0x5c
 800ce22:	f001 fc29 	bl	800e678 <pvPortMalloc>
 800ce26:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ce28:	69fb      	ldr	r3, [r7, #28]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d003      	beq.n	800ce36 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ce2e:	69fb      	ldr	r3, [r7, #28]
 800ce30:	697a      	ldr	r2, [r7, #20]
 800ce32:	631a      	str	r2, [r3, #48]	; 0x30
 800ce34:	e005      	b.n	800ce42 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ce36:	6978      	ldr	r0, [r7, #20]
 800ce38:	f001 fcea 	bl	800e810 <vPortFree>
 800ce3c:	e001      	b.n	800ce42 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ce42:	69fb      	ldr	r3, [r7, #28]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d017      	beq.n	800ce78 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ce48:	69fb      	ldr	r3, [r7, #28]
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ce50:	88fa      	ldrh	r2, [r7, #6]
 800ce52:	2300      	movs	r3, #0
 800ce54:	9303      	str	r3, [sp, #12]
 800ce56:	69fb      	ldr	r3, [r7, #28]
 800ce58:	9302      	str	r3, [sp, #8]
 800ce5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce5c:	9301      	str	r3, [sp, #4]
 800ce5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce60:	9300      	str	r3, [sp, #0]
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	68b9      	ldr	r1, [r7, #8]
 800ce66:	68f8      	ldr	r0, [r7, #12]
 800ce68:	f000 f80e 	bl	800ce88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ce6c:	69f8      	ldr	r0, [r7, #28]
 800ce6e:	f000 f89b 	bl	800cfa8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ce72:	2301      	movs	r3, #1
 800ce74:	61bb      	str	r3, [r7, #24]
 800ce76:	e002      	b.n	800ce7e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ce78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ce7c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ce7e:	69bb      	ldr	r3, [r7, #24]
	}
 800ce80:	4618      	mov	r0, r3
 800ce82:	3720      	adds	r7, #32
 800ce84:	46bd      	mov	sp, r7
 800ce86:	bd80      	pop	{r7, pc}

0800ce88 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	b088      	sub	sp, #32
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	60f8      	str	r0, [r7, #12]
 800ce90:	60b9      	str	r1, [r7, #8]
 800ce92:	607a      	str	r2, [r7, #4]
 800ce94:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ce96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce98:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	009b      	lsls	r3, r3, #2
 800ce9e:	461a      	mov	r2, r3
 800cea0:	21a5      	movs	r1, #165	; 0xa5
 800cea2:	f002 f9c3 	bl	800f22c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cea8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ceb0:	3b01      	subs	r3, #1
 800ceb2:	009b      	lsls	r3, r3, #2
 800ceb4:	4413      	add	r3, r2
 800ceb6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ceb8:	69bb      	ldr	r3, [r7, #24]
 800ceba:	f023 0307 	bic.w	r3, r3, #7
 800cebe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cec0:	69bb      	ldr	r3, [r7, #24]
 800cec2:	f003 0307 	and.w	r3, r3, #7
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d00a      	beq.n	800cee0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800ceca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cece:	f383 8811 	msr	BASEPRI, r3
 800ced2:	f3bf 8f6f 	isb	sy
 800ced6:	f3bf 8f4f 	dsb	sy
 800ceda:	617b      	str	r3, [r7, #20]
}
 800cedc:	bf00      	nop
 800cede:	e7fe      	b.n	800cede <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d01f      	beq.n	800cf26 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cee6:	2300      	movs	r3, #0
 800cee8:	61fb      	str	r3, [r7, #28]
 800ceea:	e012      	b.n	800cf12 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ceec:	68ba      	ldr	r2, [r7, #8]
 800ceee:	69fb      	ldr	r3, [r7, #28]
 800cef0:	4413      	add	r3, r2
 800cef2:	7819      	ldrb	r1, [r3, #0]
 800cef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cef6:	69fb      	ldr	r3, [r7, #28]
 800cef8:	4413      	add	r3, r2
 800cefa:	3334      	adds	r3, #52	; 0x34
 800cefc:	460a      	mov	r2, r1
 800cefe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cf00:	68ba      	ldr	r2, [r7, #8]
 800cf02:	69fb      	ldr	r3, [r7, #28]
 800cf04:	4413      	add	r3, r2
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d006      	beq.n	800cf1a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cf0c:	69fb      	ldr	r3, [r7, #28]
 800cf0e:	3301      	adds	r3, #1
 800cf10:	61fb      	str	r3, [r7, #28]
 800cf12:	69fb      	ldr	r3, [r7, #28]
 800cf14:	2b0f      	cmp	r3, #15
 800cf16:	d9e9      	bls.n	800ceec <prvInitialiseNewTask+0x64>
 800cf18:	e000      	b.n	800cf1c <prvInitialiseNewTask+0x94>
			{
				break;
 800cf1a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cf1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf1e:	2200      	movs	r2, #0
 800cf20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cf24:	e003      	b.n	800cf2e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cf26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf28:	2200      	movs	r2, #0
 800cf2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cf2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf30:	2b37      	cmp	r3, #55	; 0x37
 800cf32:	d901      	bls.n	800cf38 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cf34:	2337      	movs	r3, #55	; 0x37
 800cf36:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cf38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf3c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cf3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf42:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800cf44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf46:	2200      	movs	r2, #0
 800cf48:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cf4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf4c:	3304      	adds	r3, #4
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f7ff f978 	bl	800c244 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cf54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf56:	3318      	adds	r3, #24
 800cf58:	4618      	mov	r0, r3
 800cf5a:	f7ff f973 	bl	800c244 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cf5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf62:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf66:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cf6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf6c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cf6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf72:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cf74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf76:	2200      	movs	r2, #0
 800cf78:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cf7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cf82:	683a      	ldr	r2, [r7, #0]
 800cf84:	68f9      	ldr	r1, [r7, #12]
 800cf86:	69b8      	ldr	r0, [r7, #24]
 800cf88:	f001 f928 	bl	800e1dc <pxPortInitialiseStack>
 800cf8c:	4602      	mov	r2, r0
 800cf8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cf92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d002      	beq.n	800cf9e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cf98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cf9e:	bf00      	nop
 800cfa0:	3720      	adds	r7, #32
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}
	...

0800cfa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b082      	sub	sp, #8
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cfb0:	f001 fa40 	bl	800e434 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cfb4:	4b2d      	ldr	r3, [pc, #180]	; (800d06c <prvAddNewTaskToReadyList+0xc4>)
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	3301      	adds	r3, #1
 800cfba:	4a2c      	ldr	r2, [pc, #176]	; (800d06c <prvAddNewTaskToReadyList+0xc4>)
 800cfbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cfbe:	4b2c      	ldr	r3, [pc, #176]	; (800d070 <prvAddNewTaskToReadyList+0xc8>)
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d109      	bne.n	800cfda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cfc6:	4a2a      	ldr	r2, [pc, #168]	; (800d070 <prvAddNewTaskToReadyList+0xc8>)
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cfcc:	4b27      	ldr	r3, [pc, #156]	; (800d06c <prvAddNewTaskToReadyList+0xc4>)
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d110      	bne.n	800cff6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cfd4:	f000 fc16 	bl	800d804 <prvInitialiseTaskLists>
 800cfd8:	e00d      	b.n	800cff6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cfda:	4b26      	ldr	r3, [pc, #152]	; (800d074 <prvAddNewTaskToReadyList+0xcc>)
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d109      	bne.n	800cff6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cfe2:	4b23      	ldr	r3, [pc, #140]	; (800d070 <prvAddNewTaskToReadyList+0xc8>)
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfec:	429a      	cmp	r2, r3
 800cfee:	d802      	bhi.n	800cff6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cff0:	4a1f      	ldr	r2, [pc, #124]	; (800d070 <prvAddNewTaskToReadyList+0xc8>)
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cff6:	4b20      	ldr	r3, [pc, #128]	; (800d078 <prvAddNewTaskToReadyList+0xd0>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	3301      	adds	r3, #1
 800cffc:	4a1e      	ldr	r2, [pc, #120]	; (800d078 <prvAddNewTaskToReadyList+0xd0>)
 800cffe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d000:	4b1d      	ldr	r3, [pc, #116]	; (800d078 <prvAddNewTaskToReadyList+0xd0>)
 800d002:	681a      	ldr	r2, [r3, #0]
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d00c:	4b1b      	ldr	r3, [pc, #108]	; (800d07c <prvAddNewTaskToReadyList+0xd4>)
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	429a      	cmp	r2, r3
 800d012:	d903      	bls.n	800d01c <prvAddNewTaskToReadyList+0x74>
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d018:	4a18      	ldr	r2, [pc, #96]	; (800d07c <prvAddNewTaskToReadyList+0xd4>)
 800d01a:	6013      	str	r3, [r2, #0]
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d020:	4613      	mov	r3, r2
 800d022:	009b      	lsls	r3, r3, #2
 800d024:	4413      	add	r3, r2
 800d026:	009b      	lsls	r3, r3, #2
 800d028:	4a15      	ldr	r2, [pc, #84]	; (800d080 <prvAddNewTaskToReadyList+0xd8>)
 800d02a:	441a      	add	r2, r3
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	3304      	adds	r3, #4
 800d030:	4619      	mov	r1, r3
 800d032:	4610      	mov	r0, r2
 800d034:	f7ff f913 	bl	800c25e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d038:	f001 fa2c 	bl	800e494 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d03c:	4b0d      	ldr	r3, [pc, #52]	; (800d074 <prvAddNewTaskToReadyList+0xcc>)
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d00e      	beq.n	800d062 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d044:	4b0a      	ldr	r3, [pc, #40]	; (800d070 <prvAddNewTaskToReadyList+0xc8>)
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d04e:	429a      	cmp	r2, r3
 800d050:	d207      	bcs.n	800d062 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d052:	4b0c      	ldr	r3, [pc, #48]	; (800d084 <prvAddNewTaskToReadyList+0xdc>)
 800d054:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d058:	601a      	str	r2, [r3, #0]
 800d05a:	f3bf 8f4f 	dsb	sy
 800d05e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d062:	bf00      	nop
 800d064:	3708      	adds	r7, #8
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}
 800d06a:	bf00      	nop
 800d06c:	20001188 	.word	0x20001188
 800d070:	20000cb4 	.word	0x20000cb4
 800d074:	20001194 	.word	0x20001194
 800d078:	200011a4 	.word	0x200011a4
 800d07c:	20001190 	.word	0x20001190
 800d080:	20000cb8 	.word	0x20000cb8
 800d084:	e000ed04 	.word	0xe000ed04

0800d088 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b084      	sub	sp, #16
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d090:	2300      	movs	r3, #0
 800d092:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d017      	beq.n	800d0ca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d09a:	4b13      	ldr	r3, [pc, #76]	; (800d0e8 <vTaskDelay+0x60>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d00a      	beq.n	800d0b8 <vTaskDelay+0x30>
	__asm volatile
 800d0a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0a6:	f383 8811 	msr	BASEPRI, r3
 800d0aa:	f3bf 8f6f 	isb	sy
 800d0ae:	f3bf 8f4f 	dsb	sy
 800d0b2:	60bb      	str	r3, [r7, #8]
}
 800d0b4:	bf00      	nop
 800d0b6:	e7fe      	b.n	800d0b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d0b8:	f000 f880 	bl	800d1bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d0bc:	2100      	movs	r1, #0
 800d0be:	6878      	ldr	r0, [r7, #4]
 800d0c0:	f000 fcea 	bl	800da98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d0c4:	f000 f888 	bl	800d1d8 <xTaskResumeAll>
 800d0c8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d107      	bne.n	800d0e0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800d0d0:	4b06      	ldr	r3, [pc, #24]	; (800d0ec <vTaskDelay+0x64>)
 800d0d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0d6:	601a      	str	r2, [r3, #0]
 800d0d8:	f3bf 8f4f 	dsb	sy
 800d0dc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d0e0:	bf00      	nop
 800d0e2:	3710      	adds	r7, #16
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}
 800d0e8:	200011b0 	.word	0x200011b0
 800d0ec:	e000ed04 	.word	0xe000ed04

0800d0f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	b08a      	sub	sp, #40	; 0x28
 800d0f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d0fe:	463a      	mov	r2, r7
 800d100:	1d39      	adds	r1, r7, #4
 800d102:	f107 0308 	add.w	r3, r7, #8
 800d106:	4618      	mov	r0, r3
 800d108:	f7ff f848 	bl	800c19c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d10c:	6839      	ldr	r1, [r7, #0]
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	68ba      	ldr	r2, [r7, #8]
 800d112:	9202      	str	r2, [sp, #8]
 800d114:	9301      	str	r3, [sp, #4]
 800d116:	2300      	movs	r3, #0
 800d118:	9300      	str	r3, [sp, #0]
 800d11a:	2300      	movs	r3, #0
 800d11c:	460a      	mov	r2, r1
 800d11e:	4921      	ldr	r1, [pc, #132]	; (800d1a4 <vTaskStartScheduler+0xb4>)
 800d120:	4821      	ldr	r0, [pc, #132]	; (800d1a8 <vTaskStartScheduler+0xb8>)
 800d122:	f7ff fe0f 	bl	800cd44 <xTaskCreateStatic>
 800d126:	4603      	mov	r3, r0
 800d128:	4a20      	ldr	r2, [pc, #128]	; (800d1ac <vTaskStartScheduler+0xbc>)
 800d12a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d12c:	4b1f      	ldr	r3, [pc, #124]	; (800d1ac <vTaskStartScheduler+0xbc>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d002      	beq.n	800d13a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d134:	2301      	movs	r3, #1
 800d136:	617b      	str	r3, [r7, #20]
 800d138:	e001      	b.n	800d13e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d13a:	2300      	movs	r3, #0
 800d13c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d13e:	697b      	ldr	r3, [r7, #20]
 800d140:	2b01      	cmp	r3, #1
 800d142:	d102      	bne.n	800d14a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d144:	f000 fcfc 	bl	800db40 <xTimerCreateTimerTask>
 800d148:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d14a:	697b      	ldr	r3, [r7, #20]
 800d14c:	2b01      	cmp	r3, #1
 800d14e:	d116      	bne.n	800d17e <vTaskStartScheduler+0x8e>
	__asm volatile
 800d150:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d154:	f383 8811 	msr	BASEPRI, r3
 800d158:	f3bf 8f6f 	isb	sy
 800d15c:	f3bf 8f4f 	dsb	sy
 800d160:	613b      	str	r3, [r7, #16]
}
 800d162:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d164:	4b12      	ldr	r3, [pc, #72]	; (800d1b0 <vTaskStartScheduler+0xc0>)
 800d166:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d16a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d16c:	4b11      	ldr	r3, [pc, #68]	; (800d1b4 <vTaskStartScheduler+0xc4>)
 800d16e:	2201      	movs	r2, #1
 800d170:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d172:	4b11      	ldr	r3, [pc, #68]	; (800d1b8 <vTaskStartScheduler+0xc8>)
 800d174:	2200      	movs	r2, #0
 800d176:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d178:	f001 f8ba 	bl	800e2f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d17c:	e00e      	b.n	800d19c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d17e:	697b      	ldr	r3, [r7, #20]
 800d180:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d184:	d10a      	bne.n	800d19c <vTaskStartScheduler+0xac>
	__asm volatile
 800d186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d18a:	f383 8811 	msr	BASEPRI, r3
 800d18e:	f3bf 8f6f 	isb	sy
 800d192:	f3bf 8f4f 	dsb	sy
 800d196:	60fb      	str	r3, [r7, #12]
}
 800d198:	bf00      	nop
 800d19a:	e7fe      	b.n	800d19a <vTaskStartScheduler+0xaa>
}
 800d19c:	bf00      	nop
 800d19e:	3718      	adds	r7, #24
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	bd80      	pop	{r7, pc}
 800d1a4:	0800fbf0 	.word	0x0800fbf0
 800d1a8:	0800d7d5 	.word	0x0800d7d5
 800d1ac:	200011ac 	.word	0x200011ac
 800d1b0:	200011a8 	.word	0x200011a8
 800d1b4:	20001194 	.word	0x20001194
 800d1b8:	2000118c 	.word	0x2000118c

0800d1bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d1bc:	b480      	push	{r7}
 800d1be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d1c0:	4b04      	ldr	r3, [pc, #16]	; (800d1d4 <vTaskSuspendAll+0x18>)
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	3301      	adds	r3, #1
 800d1c6:	4a03      	ldr	r2, [pc, #12]	; (800d1d4 <vTaskSuspendAll+0x18>)
 800d1c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d1ca:	bf00      	nop
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d2:	4770      	bx	lr
 800d1d4:	200011b0 	.word	0x200011b0

0800d1d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	b084      	sub	sp, #16
 800d1dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d1e6:	4b42      	ldr	r3, [pc, #264]	; (800d2f0 <xTaskResumeAll+0x118>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d10a      	bne.n	800d204 <xTaskResumeAll+0x2c>
	__asm volatile
 800d1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1f2:	f383 8811 	msr	BASEPRI, r3
 800d1f6:	f3bf 8f6f 	isb	sy
 800d1fa:	f3bf 8f4f 	dsb	sy
 800d1fe:	603b      	str	r3, [r7, #0]
}
 800d200:	bf00      	nop
 800d202:	e7fe      	b.n	800d202 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d204:	f001 f916 	bl	800e434 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d208:	4b39      	ldr	r3, [pc, #228]	; (800d2f0 <xTaskResumeAll+0x118>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	3b01      	subs	r3, #1
 800d20e:	4a38      	ldr	r2, [pc, #224]	; (800d2f0 <xTaskResumeAll+0x118>)
 800d210:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d212:	4b37      	ldr	r3, [pc, #220]	; (800d2f0 <xTaskResumeAll+0x118>)
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d162      	bne.n	800d2e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d21a:	4b36      	ldr	r3, [pc, #216]	; (800d2f4 <xTaskResumeAll+0x11c>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d05e      	beq.n	800d2e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d222:	e02f      	b.n	800d284 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d224:	4b34      	ldr	r3, [pc, #208]	; (800d2f8 <xTaskResumeAll+0x120>)
 800d226:	68db      	ldr	r3, [r3, #12]
 800d228:	68db      	ldr	r3, [r3, #12]
 800d22a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	3318      	adds	r3, #24
 800d230:	4618      	mov	r0, r3
 800d232:	f7ff f871 	bl	800c318 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	3304      	adds	r3, #4
 800d23a:	4618      	mov	r0, r3
 800d23c:	f7ff f86c 	bl	800c318 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d244:	4b2d      	ldr	r3, [pc, #180]	; (800d2fc <xTaskResumeAll+0x124>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	429a      	cmp	r2, r3
 800d24a:	d903      	bls.n	800d254 <xTaskResumeAll+0x7c>
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d250:	4a2a      	ldr	r2, [pc, #168]	; (800d2fc <xTaskResumeAll+0x124>)
 800d252:	6013      	str	r3, [r2, #0]
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d258:	4613      	mov	r3, r2
 800d25a:	009b      	lsls	r3, r3, #2
 800d25c:	4413      	add	r3, r2
 800d25e:	009b      	lsls	r3, r3, #2
 800d260:	4a27      	ldr	r2, [pc, #156]	; (800d300 <xTaskResumeAll+0x128>)
 800d262:	441a      	add	r2, r3
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	3304      	adds	r3, #4
 800d268:	4619      	mov	r1, r3
 800d26a:	4610      	mov	r0, r2
 800d26c:	f7fe fff7 	bl	800c25e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d274:	4b23      	ldr	r3, [pc, #140]	; (800d304 <xTaskResumeAll+0x12c>)
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d27a:	429a      	cmp	r2, r3
 800d27c:	d302      	bcc.n	800d284 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800d27e:	4b22      	ldr	r3, [pc, #136]	; (800d308 <xTaskResumeAll+0x130>)
 800d280:	2201      	movs	r2, #1
 800d282:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d284:	4b1c      	ldr	r3, [pc, #112]	; (800d2f8 <xTaskResumeAll+0x120>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d1cb      	bne.n	800d224 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d001      	beq.n	800d296 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d292:	f000 fb55 	bl	800d940 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d296:	4b1d      	ldr	r3, [pc, #116]	; (800d30c <xTaskResumeAll+0x134>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d010      	beq.n	800d2c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d2a2:	f000 f847 	bl	800d334 <xTaskIncrementTick>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d002      	beq.n	800d2b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800d2ac:	4b16      	ldr	r3, [pc, #88]	; (800d308 <xTaskResumeAll+0x130>)
 800d2ae:	2201      	movs	r2, #1
 800d2b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	3b01      	subs	r3, #1
 800d2b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d1f1      	bne.n	800d2a2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800d2be:	4b13      	ldr	r3, [pc, #76]	; (800d30c <xTaskResumeAll+0x134>)
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d2c4:	4b10      	ldr	r3, [pc, #64]	; (800d308 <xTaskResumeAll+0x130>)
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d009      	beq.n	800d2e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d2cc:	2301      	movs	r3, #1
 800d2ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d2d0:	4b0f      	ldr	r3, [pc, #60]	; (800d310 <xTaskResumeAll+0x138>)
 800d2d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2d6:	601a      	str	r2, [r3, #0]
 800d2d8:	f3bf 8f4f 	dsb	sy
 800d2dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d2e0:	f001 f8d8 	bl	800e494 <vPortExitCritical>

	return xAlreadyYielded;
 800d2e4:	68bb      	ldr	r3, [r7, #8]
}
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	3710      	adds	r7, #16
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	bd80      	pop	{r7, pc}
 800d2ee:	bf00      	nop
 800d2f0:	200011b0 	.word	0x200011b0
 800d2f4:	20001188 	.word	0x20001188
 800d2f8:	20001148 	.word	0x20001148
 800d2fc:	20001190 	.word	0x20001190
 800d300:	20000cb8 	.word	0x20000cb8
 800d304:	20000cb4 	.word	0x20000cb4
 800d308:	2000119c 	.word	0x2000119c
 800d30c:	20001198 	.word	0x20001198
 800d310:	e000ed04 	.word	0xe000ed04

0800d314 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d314:	b480      	push	{r7}
 800d316:	b083      	sub	sp, #12
 800d318:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d31a:	4b05      	ldr	r3, [pc, #20]	; (800d330 <xTaskGetTickCount+0x1c>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d320:	687b      	ldr	r3, [r7, #4]
}
 800d322:	4618      	mov	r0, r3
 800d324:	370c      	adds	r7, #12
 800d326:	46bd      	mov	sp, r7
 800d328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32c:	4770      	bx	lr
 800d32e:	bf00      	nop
 800d330:	2000118c 	.word	0x2000118c

0800d334 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b086      	sub	sp, #24
 800d338:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d33a:	2300      	movs	r3, #0
 800d33c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d33e:	4b4f      	ldr	r3, [pc, #316]	; (800d47c <xTaskIncrementTick+0x148>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	2b00      	cmp	r3, #0
 800d344:	f040 808f 	bne.w	800d466 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d348:	4b4d      	ldr	r3, [pc, #308]	; (800d480 <xTaskIncrementTick+0x14c>)
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	3301      	adds	r3, #1
 800d34e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d350:	4a4b      	ldr	r2, [pc, #300]	; (800d480 <xTaskIncrementTick+0x14c>)
 800d352:	693b      	ldr	r3, [r7, #16]
 800d354:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d356:	693b      	ldr	r3, [r7, #16]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d120      	bne.n	800d39e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800d35c:	4b49      	ldr	r3, [pc, #292]	; (800d484 <xTaskIncrementTick+0x150>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d00a      	beq.n	800d37c <xTaskIncrementTick+0x48>
	__asm volatile
 800d366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d36a:	f383 8811 	msr	BASEPRI, r3
 800d36e:	f3bf 8f6f 	isb	sy
 800d372:	f3bf 8f4f 	dsb	sy
 800d376:	603b      	str	r3, [r7, #0]
}
 800d378:	bf00      	nop
 800d37a:	e7fe      	b.n	800d37a <xTaskIncrementTick+0x46>
 800d37c:	4b41      	ldr	r3, [pc, #260]	; (800d484 <xTaskIncrementTick+0x150>)
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	60fb      	str	r3, [r7, #12]
 800d382:	4b41      	ldr	r3, [pc, #260]	; (800d488 <xTaskIncrementTick+0x154>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	4a3f      	ldr	r2, [pc, #252]	; (800d484 <xTaskIncrementTick+0x150>)
 800d388:	6013      	str	r3, [r2, #0]
 800d38a:	4a3f      	ldr	r2, [pc, #252]	; (800d488 <xTaskIncrementTick+0x154>)
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	6013      	str	r3, [r2, #0]
 800d390:	4b3e      	ldr	r3, [pc, #248]	; (800d48c <xTaskIncrementTick+0x158>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	3301      	adds	r3, #1
 800d396:	4a3d      	ldr	r2, [pc, #244]	; (800d48c <xTaskIncrementTick+0x158>)
 800d398:	6013      	str	r3, [r2, #0]
 800d39a:	f000 fad1 	bl	800d940 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d39e:	4b3c      	ldr	r3, [pc, #240]	; (800d490 <xTaskIncrementTick+0x15c>)
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	693a      	ldr	r2, [r7, #16]
 800d3a4:	429a      	cmp	r2, r3
 800d3a6:	d349      	bcc.n	800d43c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d3a8:	4b36      	ldr	r3, [pc, #216]	; (800d484 <xTaskIncrementTick+0x150>)
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d104      	bne.n	800d3bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d3b2:	4b37      	ldr	r3, [pc, #220]	; (800d490 <xTaskIncrementTick+0x15c>)
 800d3b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d3b8:	601a      	str	r2, [r3, #0]
					break;
 800d3ba:	e03f      	b.n	800d43c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3bc:	4b31      	ldr	r3, [pc, #196]	; (800d484 <xTaskIncrementTick+0x150>)
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	68db      	ldr	r3, [r3, #12]
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d3c6:	68bb      	ldr	r3, [r7, #8]
 800d3c8:	685b      	ldr	r3, [r3, #4]
 800d3ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d3cc:	693a      	ldr	r2, [r7, #16]
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	429a      	cmp	r2, r3
 800d3d2:	d203      	bcs.n	800d3dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d3d4:	4a2e      	ldr	r2, [pc, #184]	; (800d490 <xTaskIncrementTick+0x15c>)
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d3da:	e02f      	b.n	800d43c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	3304      	adds	r3, #4
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	f7fe ff99 	bl	800c318 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d3e6:	68bb      	ldr	r3, [r7, #8]
 800d3e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d004      	beq.n	800d3f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	3318      	adds	r3, #24
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	f7fe ff90 	bl	800c318 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d3f8:	68bb      	ldr	r3, [r7, #8]
 800d3fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3fc:	4b25      	ldr	r3, [pc, #148]	; (800d494 <xTaskIncrementTick+0x160>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	429a      	cmp	r2, r3
 800d402:	d903      	bls.n	800d40c <xTaskIncrementTick+0xd8>
 800d404:	68bb      	ldr	r3, [r7, #8]
 800d406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d408:	4a22      	ldr	r2, [pc, #136]	; (800d494 <xTaskIncrementTick+0x160>)
 800d40a:	6013      	str	r3, [r2, #0]
 800d40c:	68bb      	ldr	r3, [r7, #8]
 800d40e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d410:	4613      	mov	r3, r2
 800d412:	009b      	lsls	r3, r3, #2
 800d414:	4413      	add	r3, r2
 800d416:	009b      	lsls	r3, r3, #2
 800d418:	4a1f      	ldr	r2, [pc, #124]	; (800d498 <xTaskIncrementTick+0x164>)
 800d41a:	441a      	add	r2, r3
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	3304      	adds	r3, #4
 800d420:	4619      	mov	r1, r3
 800d422:	4610      	mov	r0, r2
 800d424:	f7fe ff1b 	bl	800c25e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d42c:	4b1b      	ldr	r3, [pc, #108]	; (800d49c <xTaskIncrementTick+0x168>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d432:	429a      	cmp	r2, r3
 800d434:	d3b8      	bcc.n	800d3a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800d436:	2301      	movs	r3, #1
 800d438:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d43a:	e7b5      	b.n	800d3a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d43c:	4b17      	ldr	r3, [pc, #92]	; (800d49c <xTaskIncrementTick+0x168>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d442:	4915      	ldr	r1, [pc, #84]	; (800d498 <xTaskIncrementTick+0x164>)
 800d444:	4613      	mov	r3, r2
 800d446:	009b      	lsls	r3, r3, #2
 800d448:	4413      	add	r3, r2
 800d44a:	009b      	lsls	r3, r3, #2
 800d44c:	440b      	add	r3, r1
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	2b01      	cmp	r3, #1
 800d452:	d901      	bls.n	800d458 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800d454:	2301      	movs	r3, #1
 800d456:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d458:	4b11      	ldr	r3, [pc, #68]	; (800d4a0 <xTaskIncrementTick+0x16c>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d007      	beq.n	800d470 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800d460:	2301      	movs	r3, #1
 800d462:	617b      	str	r3, [r7, #20]
 800d464:	e004      	b.n	800d470 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d466:	4b0f      	ldr	r3, [pc, #60]	; (800d4a4 <xTaskIncrementTick+0x170>)
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	3301      	adds	r3, #1
 800d46c:	4a0d      	ldr	r2, [pc, #52]	; (800d4a4 <xTaskIncrementTick+0x170>)
 800d46e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d470:	697b      	ldr	r3, [r7, #20]
}
 800d472:	4618      	mov	r0, r3
 800d474:	3718      	adds	r7, #24
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}
 800d47a:	bf00      	nop
 800d47c:	200011b0 	.word	0x200011b0
 800d480:	2000118c 	.word	0x2000118c
 800d484:	20001140 	.word	0x20001140
 800d488:	20001144 	.word	0x20001144
 800d48c:	200011a0 	.word	0x200011a0
 800d490:	200011a8 	.word	0x200011a8
 800d494:	20001190 	.word	0x20001190
 800d498:	20000cb8 	.word	0x20000cb8
 800d49c:	20000cb4 	.word	0x20000cb4
 800d4a0:	2000119c 	.word	0x2000119c
 800d4a4:	20001198 	.word	0x20001198

0800d4a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d4a8:	b480      	push	{r7}
 800d4aa:	b085      	sub	sp, #20
 800d4ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d4ae:	4b28      	ldr	r3, [pc, #160]	; (800d550 <vTaskSwitchContext+0xa8>)
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d003      	beq.n	800d4be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d4b6:	4b27      	ldr	r3, [pc, #156]	; (800d554 <vTaskSwitchContext+0xac>)
 800d4b8:	2201      	movs	r2, #1
 800d4ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d4bc:	e041      	b.n	800d542 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800d4be:	4b25      	ldr	r3, [pc, #148]	; (800d554 <vTaskSwitchContext+0xac>)
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4c4:	4b24      	ldr	r3, [pc, #144]	; (800d558 <vTaskSwitchContext+0xb0>)
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	60fb      	str	r3, [r7, #12]
 800d4ca:	e010      	b.n	800d4ee <vTaskSwitchContext+0x46>
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d10a      	bne.n	800d4e8 <vTaskSwitchContext+0x40>
	__asm volatile
 800d4d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4d6:	f383 8811 	msr	BASEPRI, r3
 800d4da:	f3bf 8f6f 	isb	sy
 800d4de:	f3bf 8f4f 	dsb	sy
 800d4e2:	607b      	str	r3, [r7, #4]
}
 800d4e4:	bf00      	nop
 800d4e6:	e7fe      	b.n	800d4e6 <vTaskSwitchContext+0x3e>
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	3b01      	subs	r3, #1
 800d4ec:	60fb      	str	r3, [r7, #12]
 800d4ee:	491b      	ldr	r1, [pc, #108]	; (800d55c <vTaskSwitchContext+0xb4>)
 800d4f0:	68fa      	ldr	r2, [r7, #12]
 800d4f2:	4613      	mov	r3, r2
 800d4f4:	009b      	lsls	r3, r3, #2
 800d4f6:	4413      	add	r3, r2
 800d4f8:	009b      	lsls	r3, r3, #2
 800d4fa:	440b      	add	r3, r1
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d0e4      	beq.n	800d4cc <vTaskSwitchContext+0x24>
 800d502:	68fa      	ldr	r2, [r7, #12]
 800d504:	4613      	mov	r3, r2
 800d506:	009b      	lsls	r3, r3, #2
 800d508:	4413      	add	r3, r2
 800d50a:	009b      	lsls	r3, r3, #2
 800d50c:	4a13      	ldr	r2, [pc, #76]	; (800d55c <vTaskSwitchContext+0xb4>)
 800d50e:	4413      	add	r3, r2
 800d510:	60bb      	str	r3, [r7, #8]
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	685b      	ldr	r3, [r3, #4]
 800d516:	685a      	ldr	r2, [r3, #4]
 800d518:	68bb      	ldr	r3, [r7, #8]
 800d51a:	605a      	str	r2, [r3, #4]
 800d51c:	68bb      	ldr	r3, [r7, #8]
 800d51e:	685a      	ldr	r2, [r3, #4]
 800d520:	68bb      	ldr	r3, [r7, #8]
 800d522:	3308      	adds	r3, #8
 800d524:	429a      	cmp	r2, r3
 800d526:	d104      	bne.n	800d532 <vTaskSwitchContext+0x8a>
 800d528:	68bb      	ldr	r3, [r7, #8]
 800d52a:	685b      	ldr	r3, [r3, #4]
 800d52c:	685a      	ldr	r2, [r3, #4]
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	605a      	str	r2, [r3, #4]
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	685b      	ldr	r3, [r3, #4]
 800d536:	68db      	ldr	r3, [r3, #12]
 800d538:	4a09      	ldr	r2, [pc, #36]	; (800d560 <vTaskSwitchContext+0xb8>)
 800d53a:	6013      	str	r3, [r2, #0]
 800d53c:	4a06      	ldr	r2, [pc, #24]	; (800d558 <vTaskSwitchContext+0xb0>)
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	6013      	str	r3, [r2, #0]
}
 800d542:	bf00      	nop
 800d544:	3714      	adds	r7, #20
 800d546:	46bd      	mov	sp, r7
 800d548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54c:	4770      	bx	lr
 800d54e:	bf00      	nop
 800d550:	200011b0 	.word	0x200011b0
 800d554:	2000119c 	.word	0x2000119c
 800d558:	20001190 	.word	0x20001190
 800d55c:	20000cb8 	.word	0x20000cb8
 800d560:	20000cb4 	.word	0x20000cb4

0800d564 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d564:	b580      	push	{r7, lr}
 800d566:	b084      	sub	sp, #16
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
 800d56c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d10a      	bne.n	800d58a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800d574:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d578:	f383 8811 	msr	BASEPRI, r3
 800d57c:	f3bf 8f6f 	isb	sy
 800d580:	f3bf 8f4f 	dsb	sy
 800d584:	60fb      	str	r3, [r7, #12]
}
 800d586:	bf00      	nop
 800d588:	e7fe      	b.n	800d588 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d58a:	4b07      	ldr	r3, [pc, #28]	; (800d5a8 <vTaskPlaceOnEventList+0x44>)
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	3318      	adds	r3, #24
 800d590:	4619      	mov	r1, r3
 800d592:	6878      	ldr	r0, [r7, #4]
 800d594:	f7fe fe87 	bl	800c2a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d598:	2101      	movs	r1, #1
 800d59a:	6838      	ldr	r0, [r7, #0]
 800d59c:	f000 fa7c 	bl	800da98 <prvAddCurrentTaskToDelayedList>
}
 800d5a0:	bf00      	nop
 800d5a2:	3710      	adds	r7, #16
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}
 800d5a8:	20000cb4 	.word	0x20000cb4

0800d5ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b086      	sub	sp, #24
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	60f8      	str	r0, [r7, #12]
 800d5b4:	60b9      	str	r1, [r7, #8]
 800d5b6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d10a      	bne.n	800d5d4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800d5be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5c2:	f383 8811 	msr	BASEPRI, r3
 800d5c6:	f3bf 8f6f 	isb	sy
 800d5ca:	f3bf 8f4f 	dsb	sy
 800d5ce:	617b      	str	r3, [r7, #20]
}
 800d5d0:	bf00      	nop
 800d5d2:	e7fe      	b.n	800d5d2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d5d4:	4b0a      	ldr	r3, [pc, #40]	; (800d600 <vTaskPlaceOnEventListRestricted+0x54>)
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	3318      	adds	r3, #24
 800d5da:	4619      	mov	r1, r3
 800d5dc:	68f8      	ldr	r0, [r7, #12]
 800d5de:	f7fe fe3e 	bl	800c25e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d002      	beq.n	800d5ee <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800d5e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d5ec:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d5ee:	6879      	ldr	r1, [r7, #4]
 800d5f0:	68b8      	ldr	r0, [r7, #8]
 800d5f2:	f000 fa51 	bl	800da98 <prvAddCurrentTaskToDelayedList>
	}
 800d5f6:	bf00      	nop
 800d5f8:	3718      	adds	r7, #24
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bd80      	pop	{r7, pc}
 800d5fe:	bf00      	nop
 800d600:	20000cb4 	.word	0x20000cb4

0800d604 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b086      	sub	sp, #24
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	68db      	ldr	r3, [r3, #12]
 800d610:	68db      	ldr	r3, [r3, #12]
 800d612:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d614:	693b      	ldr	r3, [r7, #16]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d10a      	bne.n	800d630 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800d61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d61e:	f383 8811 	msr	BASEPRI, r3
 800d622:	f3bf 8f6f 	isb	sy
 800d626:	f3bf 8f4f 	dsb	sy
 800d62a:	60fb      	str	r3, [r7, #12]
}
 800d62c:	bf00      	nop
 800d62e:	e7fe      	b.n	800d62e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d630:	693b      	ldr	r3, [r7, #16]
 800d632:	3318      	adds	r3, #24
 800d634:	4618      	mov	r0, r3
 800d636:	f7fe fe6f 	bl	800c318 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d63a:	4b1e      	ldr	r3, [pc, #120]	; (800d6b4 <xTaskRemoveFromEventList+0xb0>)
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d11d      	bne.n	800d67e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d642:	693b      	ldr	r3, [r7, #16]
 800d644:	3304      	adds	r3, #4
 800d646:	4618      	mov	r0, r3
 800d648:	f7fe fe66 	bl	800c318 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d64c:	693b      	ldr	r3, [r7, #16]
 800d64e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d650:	4b19      	ldr	r3, [pc, #100]	; (800d6b8 <xTaskRemoveFromEventList+0xb4>)
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	429a      	cmp	r2, r3
 800d656:	d903      	bls.n	800d660 <xTaskRemoveFromEventList+0x5c>
 800d658:	693b      	ldr	r3, [r7, #16]
 800d65a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d65c:	4a16      	ldr	r2, [pc, #88]	; (800d6b8 <xTaskRemoveFromEventList+0xb4>)
 800d65e:	6013      	str	r3, [r2, #0]
 800d660:	693b      	ldr	r3, [r7, #16]
 800d662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d664:	4613      	mov	r3, r2
 800d666:	009b      	lsls	r3, r3, #2
 800d668:	4413      	add	r3, r2
 800d66a:	009b      	lsls	r3, r3, #2
 800d66c:	4a13      	ldr	r2, [pc, #76]	; (800d6bc <xTaskRemoveFromEventList+0xb8>)
 800d66e:	441a      	add	r2, r3
 800d670:	693b      	ldr	r3, [r7, #16]
 800d672:	3304      	adds	r3, #4
 800d674:	4619      	mov	r1, r3
 800d676:	4610      	mov	r0, r2
 800d678:	f7fe fdf1 	bl	800c25e <vListInsertEnd>
 800d67c:	e005      	b.n	800d68a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d67e:	693b      	ldr	r3, [r7, #16]
 800d680:	3318      	adds	r3, #24
 800d682:	4619      	mov	r1, r3
 800d684:	480e      	ldr	r0, [pc, #56]	; (800d6c0 <xTaskRemoveFromEventList+0xbc>)
 800d686:	f7fe fdea 	bl	800c25e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d68a:	693b      	ldr	r3, [r7, #16]
 800d68c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d68e:	4b0d      	ldr	r3, [pc, #52]	; (800d6c4 <xTaskRemoveFromEventList+0xc0>)
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d694:	429a      	cmp	r2, r3
 800d696:	d905      	bls.n	800d6a4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d698:	2301      	movs	r3, #1
 800d69a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d69c:	4b0a      	ldr	r3, [pc, #40]	; (800d6c8 <xTaskRemoveFromEventList+0xc4>)
 800d69e:	2201      	movs	r2, #1
 800d6a0:	601a      	str	r2, [r3, #0]
 800d6a2:	e001      	b.n	800d6a8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d6a8:	697b      	ldr	r3, [r7, #20]
}
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	3718      	adds	r7, #24
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}
 800d6b2:	bf00      	nop
 800d6b4:	200011b0 	.word	0x200011b0
 800d6b8:	20001190 	.word	0x20001190
 800d6bc:	20000cb8 	.word	0x20000cb8
 800d6c0:	20001148 	.word	0x20001148
 800d6c4:	20000cb4 	.word	0x20000cb4
 800d6c8:	2000119c 	.word	0x2000119c

0800d6cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d6cc:	b480      	push	{r7}
 800d6ce:	b083      	sub	sp, #12
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d6d4:	4b06      	ldr	r3, [pc, #24]	; (800d6f0 <vTaskInternalSetTimeOutState+0x24>)
 800d6d6:	681a      	ldr	r2, [r3, #0]
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d6dc:	4b05      	ldr	r3, [pc, #20]	; (800d6f4 <vTaskInternalSetTimeOutState+0x28>)
 800d6de:	681a      	ldr	r2, [r3, #0]
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	605a      	str	r2, [r3, #4]
}
 800d6e4:	bf00      	nop
 800d6e6:	370c      	adds	r7, #12
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ee:	4770      	bx	lr
 800d6f0:	200011a0 	.word	0x200011a0
 800d6f4:	2000118c 	.word	0x2000118c

0800d6f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b088      	sub	sp, #32
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
 800d700:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2b00      	cmp	r3, #0
 800d706:	d10a      	bne.n	800d71e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800d708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d70c:	f383 8811 	msr	BASEPRI, r3
 800d710:	f3bf 8f6f 	isb	sy
 800d714:	f3bf 8f4f 	dsb	sy
 800d718:	613b      	str	r3, [r7, #16]
}
 800d71a:	bf00      	nop
 800d71c:	e7fe      	b.n	800d71c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d10a      	bne.n	800d73a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800d724:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d728:	f383 8811 	msr	BASEPRI, r3
 800d72c:	f3bf 8f6f 	isb	sy
 800d730:	f3bf 8f4f 	dsb	sy
 800d734:	60fb      	str	r3, [r7, #12]
}
 800d736:	bf00      	nop
 800d738:	e7fe      	b.n	800d738 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800d73a:	f000 fe7b 	bl	800e434 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d73e:	4b1d      	ldr	r3, [pc, #116]	; (800d7b4 <xTaskCheckForTimeOut+0xbc>)
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	685b      	ldr	r3, [r3, #4]
 800d748:	69ba      	ldr	r2, [r7, #24]
 800d74a:	1ad3      	subs	r3, r2, r3
 800d74c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d756:	d102      	bne.n	800d75e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d758:	2300      	movs	r3, #0
 800d75a:	61fb      	str	r3, [r7, #28]
 800d75c:	e023      	b.n	800d7a6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681a      	ldr	r2, [r3, #0]
 800d762:	4b15      	ldr	r3, [pc, #84]	; (800d7b8 <xTaskCheckForTimeOut+0xc0>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	429a      	cmp	r2, r3
 800d768:	d007      	beq.n	800d77a <xTaskCheckForTimeOut+0x82>
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	685b      	ldr	r3, [r3, #4]
 800d76e:	69ba      	ldr	r2, [r7, #24]
 800d770:	429a      	cmp	r2, r3
 800d772:	d302      	bcc.n	800d77a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d774:	2301      	movs	r3, #1
 800d776:	61fb      	str	r3, [r7, #28]
 800d778:	e015      	b.n	800d7a6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	697a      	ldr	r2, [r7, #20]
 800d780:	429a      	cmp	r2, r3
 800d782:	d20b      	bcs.n	800d79c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	681a      	ldr	r2, [r3, #0]
 800d788:	697b      	ldr	r3, [r7, #20]
 800d78a:	1ad2      	subs	r2, r2, r3
 800d78c:	683b      	ldr	r3, [r7, #0]
 800d78e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d790:	6878      	ldr	r0, [r7, #4]
 800d792:	f7ff ff9b 	bl	800d6cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d796:	2300      	movs	r3, #0
 800d798:	61fb      	str	r3, [r7, #28]
 800d79a:	e004      	b.n	800d7a6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800d79c:	683b      	ldr	r3, [r7, #0]
 800d79e:	2200      	movs	r2, #0
 800d7a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d7a6:	f000 fe75 	bl	800e494 <vPortExitCritical>

	return xReturn;
 800d7aa:	69fb      	ldr	r3, [r7, #28]
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	3720      	adds	r7, #32
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}
 800d7b4:	2000118c 	.word	0x2000118c
 800d7b8:	200011a0 	.word	0x200011a0

0800d7bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d7bc:	b480      	push	{r7}
 800d7be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d7c0:	4b03      	ldr	r3, [pc, #12]	; (800d7d0 <vTaskMissedYield+0x14>)
 800d7c2:	2201      	movs	r2, #1
 800d7c4:	601a      	str	r2, [r3, #0]
}
 800d7c6:	bf00      	nop
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ce:	4770      	bx	lr
 800d7d0:	2000119c 	.word	0x2000119c

0800d7d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b082      	sub	sp, #8
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d7dc:	f000 f852 	bl	800d884 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d7e0:	4b06      	ldr	r3, [pc, #24]	; (800d7fc <prvIdleTask+0x28>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	2b01      	cmp	r3, #1
 800d7e6:	d9f9      	bls.n	800d7dc <prvIdleTask+0x8>
			{
				taskYIELD();
 800d7e8:	4b05      	ldr	r3, [pc, #20]	; (800d800 <prvIdleTask+0x2c>)
 800d7ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7ee:	601a      	str	r2, [r3, #0]
 800d7f0:	f3bf 8f4f 	dsb	sy
 800d7f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d7f8:	e7f0      	b.n	800d7dc <prvIdleTask+0x8>
 800d7fa:	bf00      	nop
 800d7fc:	20000cb8 	.word	0x20000cb8
 800d800:	e000ed04 	.word	0xe000ed04

0800d804 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b082      	sub	sp, #8
 800d808:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d80a:	2300      	movs	r3, #0
 800d80c:	607b      	str	r3, [r7, #4]
 800d80e:	e00c      	b.n	800d82a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d810:	687a      	ldr	r2, [r7, #4]
 800d812:	4613      	mov	r3, r2
 800d814:	009b      	lsls	r3, r3, #2
 800d816:	4413      	add	r3, r2
 800d818:	009b      	lsls	r3, r3, #2
 800d81a:	4a12      	ldr	r2, [pc, #72]	; (800d864 <prvInitialiseTaskLists+0x60>)
 800d81c:	4413      	add	r3, r2
 800d81e:	4618      	mov	r0, r3
 800d820:	f7fe fcf0 	bl	800c204 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	3301      	adds	r3, #1
 800d828:	607b      	str	r3, [r7, #4]
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	2b37      	cmp	r3, #55	; 0x37
 800d82e:	d9ef      	bls.n	800d810 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d830:	480d      	ldr	r0, [pc, #52]	; (800d868 <prvInitialiseTaskLists+0x64>)
 800d832:	f7fe fce7 	bl	800c204 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d836:	480d      	ldr	r0, [pc, #52]	; (800d86c <prvInitialiseTaskLists+0x68>)
 800d838:	f7fe fce4 	bl	800c204 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d83c:	480c      	ldr	r0, [pc, #48]	; (800d870 <prvInitialiseTaskLists+0x6c>)
 800d83e:	f7fe fce1 	bl	800c204 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d842:	480c      	ldr	r0, [pc, #48]	; (800d874 <prvInitialiseTaskLists+0x70>)
 800d844:	f7fe fcde 	bl	800c204 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d848:	480b      	ldr	r0, [pc, #44]	; (800d878 <prvInitialiseTaskLists+0x74>)
 800d84a:	f7fe fcdb 	bl	800c204 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d84e:	4b0b      	ldr	r3, [pc, #44]	; (800d87c <prvInitialiseTaskLists+0x78>)
 800d850:	4a05      	ldr	r2, [pc, #20]	; (800d868 <prvInitialiseTaskLists+0x64>)
 800d852:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d854:	4b0a      	ldr	r3, [pc, #40]	; (800d880 <prvInitialiseTaskLists+0x7c>)
 800d856:	4a05      	ldr	r2, [pc, #20]	; (800d86c <prvInitialiseTaskLists+0x68>)
 800d858:	601a      	str	r2, [r3, #0]
}
 800d85a:	bf00      	nop
 800d85c:	3708      	adds	r7, #8
 800d85e:	46bd      	mov	sp, r7
 800d860:	bd80      	pop	{r7, pc}
 800d862:	bf00      	nop
 800d864:	20000cb8 	.word	0x20000cb8
 800d868:	20001118 	.word	0x20001118
 800d86c:	2000112c 	.word	0x2000112c
 800d870:	20001148 	.word	0x20001148
 800d874:	2000115c 	.word	0x2000115c
 800d878:	20001174 	.word	0x20001174
 800d87c:	20001140 	.word	0x20001140
 800d880:	20001144 	.word	0x20001144

0800d884 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b082      	sub	sp, #8
 800d888:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d88a:	e019      	b.n	800d8c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d88c:	f000 fdd2 	bl	800e434 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d890:	4b10      	ldr	r3, [pc, #64]	; (800d8d4 <prvCheckTasksWaitingTermination+0x50>)
 800d892:	68db      	ldr	r3, [r3, #12]
 800d894:	68db      	ldr	r3, [r3, #12]
 800d896:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	3304      	adds	r3, #4
 800d89c:	4618      	mov	r0, r3
 800d89e:	f7fe fd3b 	bl	800c318 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d8a2:	4b0d      	ldr	r3, [pc, #52]	; (800d8d8 <prvCheckTasksWaitingTermination+0x54>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	3b01      	subs	r3, #1
 800d8a8:	4a0b      	ldr	r2, [pc, #44]	; (800d8d8 <prvCheckTasksWaitingTermination+0x54>)
 800d8aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d8ac:	4b0b      	ldr	r3, [pc, #44]	; (800d8dc <prvCheckTasksWaitingTermination+0x58>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	3b01      	subs	r3, #1
 800d8b2:	4a0a      	ldr	r2, [pc, #40]	; (800d8dc <prvCheckTasksWaitingTermination+0x58>)
 800d8b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d8b6:	f000 fded 	bl	800e494 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f000 f810 	bl	800d8e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d8c0:	4b06      	ldr	r3, [pc, #24]	; (800d8dc <prvCheckTasksWaitingTermination+0x58>)
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d1e1      	bne.n	800d88c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d8c8:	bf00      	nop
 800d8ca:	bf00      	nop
 800d8cc:	3708      	adds	r7, #8
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	bd80      	pop	{r7, pc}
 800d8d2:	bf00      	nop
 800d8d4:	2000115c 	.word	0x2000115c
 800d8d8:	20001188 	.word	0x20001188
 800d8dc:	20001170 	.word	0x20001170

0800d8e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b084      	sub	sp, #16
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d108      	bne.n	800d904 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f000 ff8a 	bl	800e810 <vPortFree>
				vPortFree( pxTCB );
 800d8fc:	6878      	ldr	r0, [r7, #4]
 800d8fe:	f000 ff87 	bl	800e810 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d902:	e018      	b.n	800d936 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d90a:	2b01      	cmp	r3, #1
 800d90c:	d103      	bne.n	800d916 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d90e:	6878      	ldr	r0, [r7, #4]
 800d910:	f000 ff7e 	bl	800e810 <vPortFree>
	}
 800d914:	e00f      	b.n	800d936 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d91c:	2b02      	cmp	r3, #2
 800d91e:	d00a      	beq.n	800d936 <prvDeleteTCB+0x56>
	__asm volatile
 800d920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d924:	f383 8811 	msr	BASEPRI, r3
 800d928:	f3bf 8f6f 	isb	sy
 800d92c:	f3bf 8f4f 	dsb	sy
 800d930:	60fb      	str	r3, [r7, #12]
}
 800d932:	bf00      	nop
 800d934:	e7fe      	b.n	800d934 <prvDeleteTCB+0x54>
	}
 800d936:	bf00      	nop
 800d938:	3710      	adds	r7, #16
 800d93a:	46bd      	mov	sp, r7
 800d93c:	bd80      	pop	{r7, pc}
	...

0800d940 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d940:	b480      	push	{r7}
 800d942:	b083      	sub	sp, #12
 800d944:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d946:	4b0c      	ldr	r3, [pc, #48]	; (800d978 <prvResetNextTaskUnblockTime+0x38>)
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d104      	bne.n	800d95a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d950:	4b0a      	ldr	r3, [pc, #40]	; (800d97c <prvResetNextTaskUnblockTime+0x3c>)
 800d952:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d956:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d958:	e008      	b.n	800d96c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d95a:	4b07      	ldr	r3, [pc, #28]	; (800d978 <prvResetNextTaskUnblockTime+0x38>)
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	68db      	ldr	r3, [r3, #12]
 800d960:	68db      	ldr	r3, [r3, #12]
 800d962:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	685b      	ldr	r3, [r3, #4]
 800d968:	4a04      	ldr	r2, [pc, #16]	; (800d97c <prvResetNextTaskUnblockTime+0x3c>)
 800d96a:	6013      	str	r3, [r2, #0]
}
 800d96c:	bf00      	nop
 800d96e:	370c      	adds	r7, #12
 800d970:	46bd      	mov	sp, r7
 800d972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d976:	4770      	bx	lr
 800d978:	20001140 	.word	0x20001140
 800d97c:	200011a8 	.word	0x200011a8

0800d980 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d980:	b480      	push	{r7}
 800d982:	b083      	sub	sp, #12
 800d984:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d986:	4b0b      	ldr	r3, [pc, #44]	; (800d9b4 <xTaskGetSchedulerState+0x34>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d102      	bne.n	800d994 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d98e:	2301      	movs	r3, #1
 800d990:	607b      	str	r3, [r7, #4]
 800d992:	e008      	b.n	800d9a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d994:	4b08      	ldr	r3, [pc, #32]	; (800d9b8 <xTaskGetSchedulerState+0x38>)
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d102      	bne.n	800d9a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d99c:	2302      	movs	r3, #2
 800d99e:	607b      	str	r3, [r7, #4]
 800d9a0:	e001      	b.n	800d9a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d9a6:	687b      	ldr	r3, [r7, #4]
	}
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	370c      	adds	r7, #12
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b2:	4770      	bx	lr
 800d9b4:	20001194 	.word	0x20001194
 800d9b8:	200011b0 	.word	0x200011b0

0800d9bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b086      	sub	sp, #24
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d056      	beq.n	800da80 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d9d2:	4b2e      	ldr	r3, [pc, #184]	; (800da8c <xTaskPriorityDisinherit+0xd0>)
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	693a      	ldr	r2, [r7, #16]
 800d9d8:	429a      	cmp	r2, r3
 800d9da:	d00a      	beq.n	800d9f2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9e0:	f383 8811 	msr	BASEPRI, r3
 800d9e4:	f3bf 8f6f 	isb	sy
 800d9e8:	f3bf 8f4f 	dsb	sy
 800d9ec:	60fb      	str	r3, [r7, #12]
}
 800d9ee:	bf00      	nop
 800d9f0:	e7fe      	b.n	800d9f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d10a      	bne.n	800da10 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d9fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9fe:	f383 8811 	msr	BASEPRI, r3
 800da02:	f3bf 8f6f 	isb	sy
 800da06:	f3bf 8f4f 	dsb	sy
 800da0a:	60bb      	str	r3, [r7, #8]
}
 800da0c:	bf00      	nop
 800da0e:	e7fe      	b.n	800da0e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800da10:	693b      	ldr	r3, [r7, #16]
 800da12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800da14:	1e5a      	subs	r2, r3, #1
 800da16:	693b      	ldr	r3, [r7, #16]
 800da18:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da22:	429a      	cmp	r2, r3
 800da24:	d02c      	beq.n	800da80 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800da26:	693b      	ldr	r3, [r7, #16]
 800da28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d128      	bne.n	800da80 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800da2e:	693b      	ldr	r3, [r7, #16]
 800da30:	3304      	adds	r3, #4
 800da32:	4618      	mov	r0, r3
 800da34:	f7fe fc70 	bl	800c318 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800da38:	693b      	ldr	r3, [r7, #16]
 800da3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da44:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800da48:	693b      	ldr	r3, [r7, #16]
 800da4a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800da4c:	693b      	ldr	r3, [r7, #16]
 800da4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da50:	4b0f      	ldr	r3, [pc, #60]	; (800da90 <xTaskPriorityDisinherit+0xd4>)
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	429a      	cmp	r2, r3
 800da56:	d903      	bls.n	800da60 <xTaskPriorityDisinherit+0xa4>
 800da58:	693b      	ldr	r3, [r7, #16]
 800da5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da5c:	4a0c      	ldr	r2, [pc, #48]	; (800da90 <xTaskPriorityDisinherit+0xd4>)
 800da5e:	6013      	str	r3, [r2, #0]
 800da60:	693b      	ldr	r3, [r7, #16]
 800da62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da64:	4613      	mov	r3, r2
 800da66:	009b      	lsls	r3, r3, #2
 800da68:	4413      	add	r3, r2
 800da6a:	009b      	lsls	r3, r3, #2
 800da6c:	4a09      	ldr	r2, [pc, #36]	; (800da94 <xTaskPriorityDisinherit+0xd8>)
 800da6e:	441a      	add	r2, r3
 800da70:	693b      	ldr	r3, [r7, #16]
 800da72:	3304      	adds	r3, #4
 800da74:	4619      	mov	r1, r3
 800da76:	4610      	mov	r0, r2
 800da78:	f7fe fbf1 	bl	800c25e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800da7c:	2301      	movs	r3, #1
 800da7e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800da80:	697b      	ldr	r3, [r7, #20]
	}
 800da82:	4618      	mov	r0, r3
 800da84:	3718      	adds	r7, #24
 800da86:	46bd      	mov	sp, r7
 800da88:	bd80      	pop	{r7, pc}
 800da8a:	bf00      	nop
 800da8c:	20000cb4 	.word	0x20000cb4
 800da90:	20001190 	.word	0x20001190
 800da94:	20000cb8 	.word	0x20000cb8

0800da98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b084      	sub	sp, #16
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
 800daa0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800daa2:	4b21      	ldr	r3, [pc, #132]	; (800db28 <prvAddCurrentTaskToDelayedList+0x90>)
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800daa8:	4b20      	ldr	r3, [pc, #128]	; (800db2c <prvAddCurrentTaskToDelayedList+0x94>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	3304      	adds	r3, #4
 800daae:	4618      	mov	r0, r3
 800dab0:	f7fe fc32 	bl	800c318 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800daba:	d10a      	bne.n	800dad2 <prvAddCurrentTaskToDelayedList+0x3a>
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d007      	beq.n	800dad2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dac2:	4b1a      	ldr	r3, [pc, #104]	; (800db2c <prvAddCurrentTaskToDelayedList+0x94>)
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	3304      	adds	r3, #4
 800dac8:	4619      	mov	r1, r3
 800daca:	4819      	ldr	r0, [pc, #100]	; (800db30 <prvAddCurrentTaskToDelayedList+0x98>)
 800dacc:	f7fe fbc7 	bl	800c25e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dad0:	e026      	b.n	800db20 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dad2:	68fa      	ldr	r2, [r7, #12]
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	4413      	add	r3, r2
 800dad8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dada:	4b14      	ldr	r3, [pc, #80]	; (800db2c <prvAddCurrentTaskToDelayedList+0x94>)
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	68ba      	ldr	r2, [r7, #8]
 800dae0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dae2:	68ba      	ldr	r2, [r7, #8]
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	429a      	cmp	r2, r3
 800dae8:	d209      	bcs.n	800dafe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800daea:	4b12      	ldr	r3, [pc, #72]	; (800db34 <prvAddCurrentTaskToDelayedList+0x9c>)
 800daec:	681a      	ldr	r2, [r3, #0]
 800daee:	4b0f      	ldr	r3, [pc, #60]	; (800db2c <prvAddCurrentTaskToDelayedList+0x94>)
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	3304      	adds	r3, #4
 800daf4:	4619      	mov	r1, r3
 800daf6:	4610      	mov	r0, r2
 800daf8:	f7fe fbd5 	bl	800c2a6 <vListInsert>
}
 800dafc:	e010      	b.n	800db20 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dafe:	4b0e      	ldr	r3, [pc, #56]	; (800db38 <prvAddCurrentTaskToDelayedList+0xa0>)
 800db00:	681a      	ldr	r2, [r3, #0]
 800db02:	4b0a      	ldr	r3, [pc, #40]	; (800db2c <prvAddCurrentTaskToDelayedList+0x94>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	3304      	adds	r3, #4
 800db08:	4619      	mov	r1, r3
 800db0a:	4610      	mov	r0, r2
 800db0c:	f7fe fbcb 	bl	800c2a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800db10:	4b0a      	ldr	r3, [pc, #40]	; (800db3c <prvAddCurrentTaskToDelayedList+0xa4>)
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	68ba      	ldr	r2, [r7, #8]
 800db16:	429a      	cmp	r2, r3
 800db18:	d202      	bcs.n	800db20 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800db1a:	4a08      	ldr	r2, [pc, #32]	; (800db3c <prvAddCurrentTaskToDelayedList+0xa4>)
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	6013      	str	r3, [r2, #0]
}
 800db20:	bf00      	nop
 800db22:	3710      	adds	r7, #16
 800db24:	46bd      	mov	sp, r7
 800db26:	bd80      	pop	{r7, pc}
 800db28:	2000118c 	.word	0x2000118c
 800db2c:	20000cb4 	.word	0x20000cb4
 800db30:	20001174 	.word	0x20001174
 800db34:	20001144 	.word	0x20001144
 800db38:	20001140 	.word	0x20001140
 800db3c:	200011a8 	.word	0x200011a8

0800db40 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800db40:	b580      	push	{r7, lr}
 800db42:	b08a      	sub	sp, #40	; 0x28
 800db44:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800db46:	2300      	movs	r3, #0
 800db48:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800db4a:	f000 fb07 	bl	800e15c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800db4e:	4b1c      	ldr	r3, [pc, #112]	; (800dbc0 <xTimerCreateTimerTask+0x80>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d021      	beq.n	800db9a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800db56:	2300      	movs	r3, #0
 800db58:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800db5a:	2300      	movs	r3, #0
 800db5c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800db5e:	1d3a      	adds	r2, r7, #4
 800db60:	f107 0108 	add.w	r1, r7, #8
 800db64:	f107 030c 	add.w	r3, r7, #12
 800db68:	4618      	mov	r0, r3
 800db6a:	f7fe fb31 	bl	800c1d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800db6e:	6879      	ldr	r1, [r7, #4]
 800db70:	68bb      	ldr	r3, [r7, #8]
 800db72:	68fa      	ldr	r2, [r7, #12]
 800db74:	9202      	str	r2, [sp, #8]
 800db76:	9301      	str	r3, [sp, #4]
 800db78:	2302      	movs	r3, #2
 800db7a:	9300      	str	r3, [sp, #0]
 800db7c:	2300      	movs	r3, #0
 800db7e:	460a      	mov	r2, r1
 800db80:	4910      	ldr	r1, [pc, #64]	; (800dbc4 <xTimerCreateTimerTask+0x84>)
 800db82:	4811      	ldr	r0, [pc, #68]	; (800dbc8 <xTimerCreateTimerTask+0x88>)
 800db84:	f7ff f8de 	bl	800cd44 <xTaskCreateStatic>
 800db88:	4603      	mov	r3, r0
 800db8a:	4a10      	ldr	r2, [pc, #64]	; (800dbcc <xTimerCreateTimerTask+0x8c>)
 800db8c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800db8e:	4b0f      	ldr	r3, [pc, #60]	; (800dbcc <xTimerCreateTimerTask+0x8c>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d001      	beq.n	800db9a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800db96:	2301      	movs	r3, #1
 800db98:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d10a      	bne.n	800dbb6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800dba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dba4:	f383 8811 	msr	BASEPRI, r3
 800dba8:	f3bf 8f6f 	isb	sy
 800dbac:	f3bf 8f4f 	dsb	sy
 800dbb0:	613b      	str	r3, [r7, #16]
}
 800dbb2:	bf00      	nop
 800dbb4:	e7fe      	b.n	800dbb4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800dbb6:	697b      	ldr	r3, [r7, #20]
}
 800dbb8:	4618      	mov	r0, r3
 800dbba:	3718      	adds	r7, #24
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}
 800dbc0:	200011e4 	.word	0x200011e4
 800dbc4:	0800fbf8 	.word	0x0800fbf8
 800dbc8:	0800dd05 	.word	0x0800dd05
 800dbcc:	200011e8 	.word	0x200011e8

0800dbd0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b08a      	sub	sp, #40	; 0x28
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	60f8      	str	r0, [r7, #12]
 800dbd8:	60b9      	str	r1, [r7, #8]
 800dbda:	607a      	str	r2, [r7, #4]
 800dbdc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800dbde:	2300      	movs	r3, #0
 800dbe0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d10a      	bne.n	800dbfe <xTimerGenericCommand+0x2e>
	__asm volatile
 800dbe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbec:	f383 8811 	msr	BASEPRI, r3
 800dbf0:	f3bf 8f6f 	isb	sy
 800dbf4:	f3bf 8f4f 	dsb	sy
 800dbf8:	623b      	str	r3, [r7, #32]
}
 800dbfa:	bf00      	nop
 800dbfc:	e7fe      	b.n	800dbfc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800dbfe:	4b1a      	ldr	r3, [pc, #104]	; (800dc68 <xTimerGenericCommand+0x98>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d02a      	beq.n	800dc5c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800dc06:	68bb      	ldr	r3, [r7, #8]
 800dc08:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	2b05      	cmp	r3, #5
 800dc16:	dc18      	bgt.n	800dc4a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800dc18:	f7ff feb2 	bl	800d980 <xTaskGetSchedulerState>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	2b02      	cmp	r3, #2
 800dc20:	d109      	bne.n	800dc36 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800dc22:	4b11      	ldr	r3, [pc, #68]	; (800dc68 <xTimerGenericCommand+0x98>)
 800dc24:	6818      	ldr	r0, [r3, #0]
 800dc26:	f107 0110 	add.w	r1, r7, #16
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dc2e:	f7fe fca1 	bl	800c574 <xQueueGenericSend>
 800dc32:	6278      	str	r0, [r7, #36]	; 0x24
 800dc34:	e012      	b.n	800dc5c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800dc36:	4b0c      	ldr	r3, [pc, #48]	; (800dc68 <xTimerGenericCommand+0x98>)
 800dc38:	6818      	ldr	r0, [r3, #0]
 800dc3a:	f107 0110 	add.w	r1, r7, #16
 800dc3e:	2300      	movs	r3, #0
 800dc40:	2200      	movs	r2, #0
 800dc42:	f7fe fc97 	bl	800c574 <xQueueGenericSend>
 800dc46:	6278      	str	r0, [r7, #36]	; 0x24
 800dc48:	e008      	b.n	800dc5c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800dc4a:	4b07      	ldr	r3, [pc, #28]	; (800dc68 <xTimerGenericCommand+0x98>)
 800dc4c:	6818      	ldr	r0, [r3, #0]
 800dc4e:	f107 0110 	add.w	r1, r7, #16
 800dc52:	2300      	movs	r3, #0
 800dc54:	683a      	ldr	r2, [r7, #0]
 800dc56:	f7fe fd8b 	bl	800c770 <xQueueGenericSendFromISR>
 800dc5a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800dc5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dc5e:	4618      	mov	r0, r3
 800dc60:	3728      	adds	r7, #40	; 0x28
 800dc62:	46bd      	mov	sp, r7
 800dc64:	bd80      	pop	{r7, pc}
 800dc66:	bf00      	nop
 800dc68:	200011e4 	.word	0x200011e4

0800dc6c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b088      	sub	sp, #32
 800dc70:	af02      	add	r7, sp, #8
 800dc72:	6078      	str	r0, [r7, #4]
 800dc74:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc76:	4b22      	ldr	r3, [pc, #136]	; (800dd00 <prvProcessExpiredTimer+0x94>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	68db      	ldr	r3, [r3, #12]
 800dc7c:	68db      	ldr	r3, [r3, #12]
 800dc7e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dc80:	697b      	ldr	r3, [r7, #20]
 800dc82:	3304      	adds	r3, #4
 800dc84:	4618      	mov	r0, r3
 800dc86:	f7fe fb47 	bl	800c318 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dc8a:	697b      	ldr	r3, [r7, #20]
 800dc8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dc90:	f003 0304 	and.w	r3, r3, #4
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d022      	beq.n	800dcde <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800dc98:	697b      	ldr	r3, [r7, #20]
 800dc9a:	699a      	ldr	r2, [r3, #24]
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	18d1      	adds	r1, r2, r3
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	683a      	ldr	r2, [r7, #0]
 800dca4:	6978      	ldr	r0, [r7, #20]
 800dca6:	f000 f8d1 	bl	800de4c <prvInsertTimerInActiveList>
 800dcaa:	4603      	mov	r3, r0
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d01f      	beq.n	800dcf0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	9300      	str	r3, [sp, #0]
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	687a      	ldr	r2, [r7, #4]
 800dcb8:	2100      	movs	r1, #0
 800dcba:	6978      	ldr	r0, [r7, #20]
 800dcbc:	f7ff ff88 	bl	800dbd0 <xTimerGenericCommand>
 800dcc0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800dcc2:	693b      	ldr	r3, [r7, #16]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d113      	bne.n	800dcf0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800dcc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dccc:	f383 8811 	msr	BASEPRI, r3
 800dcd0:	f3bf 8f6f 	isb	sy
 800dcd4:	f3bf 8f4f 	dsb	sy
 800dcd8:	60fb      	str	r3, [r7, #12]
}
 800dcda:	bf00      	nop
 800dcdc:	e7fe      	b.n	800dcdc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dce4:	f023 0301 	bic.w	r3, r3, #1
 800dce8:	b2da      	uxtb	r2, r3
 800dcea:	697b      	ldr	r3, [r7, #20]
 800dcec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dcf0:	697b      	ldr	r3, [r7, #20]
 800dcf2:	6a1b      	ldr	r3, [r3, #32]
 800dcf4:	6978      	ldr	r0, [r7, #20]
 800dcf6:	4798      	blx	r3
}
 800dcf8:	bf00      	nop
 800dcfa:	3718      	adds	r7, #24
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	bd80      	pop	{r7, pc}
 800dd00:	200011dc 	.word	0x200011dc

0800dd04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b084      	sub	sp, #16
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dd0c:	f107 0308 	add.w	r3, r7, #8
 800dd10:	4618      	mov	r0, r3
 800dd12:	f000 f857 	bl	800ddc4 <prvGetNextExpireTime>
 800dd16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	4619      	mov	r1, r3
 800dd1c:	68f8      	ldr	r0, [r7, #12]
 800dd1e:	f000 f803 	bl	800dd28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800dd22:	f000 f8d5 	bl	800ded0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dd26:	e7f1      	b.n	800dd0c <prvTimerTask+0x8>

0800dd28 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800dd28:	b580      	push	{r7, lr}
 800dd2a:	b084      	sub	sp, #16
 800dd2c:	af00      	add	r7, sp, #0
 800dd2e:	6078      	str	r0, [r7, #4]
 800dd30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800dd32:	f7ff fa43 	bl	800d1bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dd36:	f107 0308 	add.w	r3, r7, #8
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	f000 f866 	bl	800de0c <prvSampleTimeNow>
 800dd40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d130      	bne.n	800ddaa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d10a      	bne.n	800dd64 <prvProcessTimerOrBlockTask+0x3c>
 800dd4e:	687a      	ldr	r2, [r7, #4]
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	429a      	cmp	r2, r3
 800dd54:	d806      	bhi.n	800dd64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800dd56:	f7ff fa3f 	bl	800d1d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800dd5a:	68f9      	ldr	r1, [r7, #12]
 800dd5c:	6878      	ldr	r0, [r7, #4]
 800dd5e:	f7ff ff85 	bl	800dc6c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800dd62:	e024      	b.n	800ddae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d008      	beq.n	800dd7c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800dd6a:	4b13      	ldr	r3, [pc, #76]	; (800ddb8 <prvProcessTimerOrBlockTask+0x90>)
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d101      	bne.n	800dd78 <prvProcessTimerOrBlockTask+0x50>
 800dd74:	2301      	movs	r3, #1
 800dd76:	e000      	b.n	800dd7a <prvProcessTimerOrBlockTask+0x52>
 800dd78:	2300      	movs	r3, #0
 800dd7a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800dd7c:	4b0f      	ldr	r3, [pc, #60]	; (800ddbc <prvProcessTimerOrBlockTask+0x94>)
 800dd7e:	6818      	ldr	r0, [r3, #0]
 800dd80:	687a      	ldr	r2, [r7, #4]
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	1ad3      	subs	r3, r2, r3
 800dd86:	683a      	ldr	r2, [r7, #0]
 800dd88:	4619      	mov	r1, r3
 800dd8a:	f7fe ffa7 	bl	800ccdc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800dd8e:	f7ff fa23 	bl	800d1d8 <xTaskResumeAll>
 800dd92:	4603      	mov	r3, r0
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d10a      	bne.n	800ddae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800dd98:	4b09      	ldr	r3, [pc, #36]	; (800ddc0 <prvProcessTimerOrBlockTask+0x98>)
 800dd9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd9e:	601a      	str	r2, [r3, #0]
 800dda0:	f3bf 8f4f 	dsb	sy
 800dda4:	f3bf 8f6f 	isb	sy
}
 800dda8:	e001      	b.n	800ddae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ddaa:	f7ff fa15 	bl	800d1d8 <xTaskResumeAll>
}
 800ddae:	bf00      	nop
 800ddb0:	3710      	adds	r7, #16
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bd80      	pop	{r7, pc}
 800ddb6:	bf00      	nop
 800ddb8:	200011e0 	.word	0x200011e0
 800ddbc:	200011e4 	.word	0x200011e4
 800ddc0:	e000ed04 	.word	0xe000ed04

0800ddc4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b085      	sub	sp, #20
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ddcc:	4b0e      	ldr	r3, [pc, #56]	; (800de08 <prvGetNextExpireTime+0x44>)
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d101      	bne.n	800ddda <prvGetNextExpireTime+0x16>
 800ddd6:	2201      	movs	r2, #1
 800ddd8:	e000      	b.n	800dddc <prvGetNextExpireTime+0x18>
 800ddda:	2200      	movs	r2, #0
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d105      	bne.n	800ddf4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dde8:	4b07      	ldr	r3, [pc, #28]	; (800de08 <prvGetNextExpireTime+0x44>)
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	68db      	ldr	r3, [r3, #12]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	60fb      	str	r3, [r7, #12]
 800ddf2:	e001      	b.n	800ddf8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3714      	adds	r7, #20
 800ddfe:	46bd      	mov	sp, r7
 800de00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de04:	4770      	bx	lr
 800de06:	bf00      	nop
 800de08:	200011dc 	.word	0x200011dc

0800de0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800de0c:	b580      	push	{r7, lr}
 800de0e:	b084      	sub	sp, #16
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800de14:	f7ff fa7e 	bl	800d314 <xTaskGetTickCount>
 800de18:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800de1a:	4b0b      	ldr	r3, [pc, #44]	; (800de48 <prvSampleTimeNow+0x3c>)
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	68fa      	ldr	r2, [r7, #12]
 800de20:	429a      	cmp	r2, r3
 800de22:	d205      	bcs.n	800de30 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800de24:	f000 f936 	bl	800e094 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	2201      	movs	r2, #1
 800de2c:	601a      	str	r2, [r3, #0]
 800de2e:	e002      	b.n	800de36 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	2200      	movs	r2, #0
 800de34:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800de36:	4a04      	ldr	r2, [pc, #16]	; (800de48 <prvSampleTimeNow+0x3c>)
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800de3c:	68fb      	ldr	r3, [r7, #12]
}
 800de3e:	4618      	mov	r0, r3
 800de40:	3710      	adds	r7, #16
 800de42:	46bd      	mov	sp, r7
 800de44:	bd80      	pop	{r7, pc}
 800de46:	bf00      	nop
 800de48:	200011ec 	.word	0x200011ec

0800de4c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b086      	sub	sp, #24
 800de50:	af00      	add	r7, sp, #0
 800de52:	60f8      	str	r0, [r7, #12]
 800de54:	60b9      	str	r1, [r7, #8]
 800de56:	607a      	str	r2, [r7, #4]
 800de58:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800de5a:	2300      	movs	r3, #0
 800de5c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	68ba      	ldr	r2, [r7, #8]
 800de62:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	68fa      	ldr	r2, [r7, #12]
 800de68:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800de6a:	68ba      	ldr	r2, [r7, #8]
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	429a      	cmp	r2, r3
 800de70:	d812      	bhi.n	800de98 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de72:	687a      	ldr	r2, [r7, #4]
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	1ad2      	subs	r2, r2, r3
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	699b      	ldr	r3, [r3, #24]
 800de7c:	429a      	cmp	r2, r3
 800de7e:	d302      	bcc.n	800de86 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800de80:	2301      	movs	r3, #1
 800de82:	617b      	str	r3, [r7, #20]
 800de84:	e01b      	b.n	800debe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800de86:	4b10      	ldr	r3, [pc, #64]	; (800dec8 <prvInsertTimerInActiveList+0x7c>)
 800de88:	681a      	ldr	r2, [r3, #0]
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	3304      	adds	r3, #4
 800de8e:	4619      	mov	r1, r3
 800de90:	4610      	mov	r0, r2
 800de92:	f7fe fa08 	bl	800c2a6 <vListInsert>
 800de96:	e012      	b.n	800debe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800de98:	687a      	ldr	r2, [r7, #4]
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	429a      	cmp	r2, r3
 800de9e:	d206      	bcs.n	800deae <prvInsertTimerInActiveList+0x62>
 800dea0:	68ba      	ldr	r2, [r7, #8]
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	429a      	cmp	r2, r3
 800dea6:	d302      	bcc.n	800deae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800dea8:	2301      	movs	r3, #1
 800deaa:	617b      	str	r3, [r7, #20]
 800deac:	e007      	b.n	800debe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800deae:	4b07      	ldr	r3, [pc, #28]	; (800decc <prvInsertTimerInActiveList+0x80>)
 800deb0:	681a      	ldr	r2, [r3, #0]
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	3304      	adds	r3, #4
 800deb6:	4619      	mov	r1, r3
 800deb8:	4610      	mov	r0, r2
 800deba:	f7fe f9f4 	bl	800c2a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800debe:	697b      	ldr	r3, [r7, #20]
}
 800dec0:	4618      	mov	r0, r3
 800dec2:	3718      	adds	r7, #24
 800dec4:	46bd      	mov	sp, r7
 800dec6:	bd80      	pop	{r7, pc}
 800dec8:	200011e0 	.word	0x200011e0
 800decc:	200011dc 	.word	0x200011dc

0800ded0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b08e      	sub	sp, #56	; 0x38
 800ded4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ded6:	e0ca      	b.n	800e06e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	da18      	bge.n	800df10 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800dede:	1d3b      	adds	r3, r7, #4
 800dee0:	3304      	adds	r3, #4
 800dee2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800dee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d10a      	bne.n	800df00 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800deea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deee:	f383 8811 	msr	BASEPRI, r3
 800def2:	f3bf 8f6f 	isb	sy
 800def6:	f3bf 8f4f 	dsb	sy
 800defa:	61fb      	str	r3, [r7, #28]
}
 800defc:	bf00      	nop
 800defe:	e7fe      	b.n	800defe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800df00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800df06:	6850      	ldr	r0, [r2, #4]
 800df08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800df0a:	6892      	ldr	r2, [r2, #8]
 800df0c:	4611      	mov	r1, r2
 800df0e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	2b00      	cmp	r3, #0
 800df14:	f2c0 80ab 	blt.w	800e06e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800df1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df1e:	695b      	ldr	r3, [r3, #20]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d004      	beq.n	800df2e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800df24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df26:	3304      	adds	r3, #4
 800df28:	4618      	mov	r0, r3
 800df2a:	f7fe f9f5 	bl	800c318 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800df2e:	463b      	mov	r3, r7
 800df30:	4618      	mov	r0, r3
 800df32:	f7ff ff6b 	bl	800de0c <prvSampleTimeNow>
 800df36:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	2b09      	cmp	r3, #9
 800df3c:	f200 8096 	bhi.w	800e06c <prvProcessReceivedCommands+0x19c>
 800df40:	a201      	add	r2, pc, #4	; (adr r2, 800df48 <prvProcessReceivedCommands+0x78>)
 800df42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df46:	bf00      	nop
 800df48:	0800df71 	.word	0x0800df71
 800df4c:	0800df71 	.word	0x0800df71
 800df50:	0800df71 	.word	0x0800df71
 800df54:	0800dfe5 	.word	0x0800dfe5
 800df58:	0800dff9 	.word	0x0800dff9
 800df5c:	0800e043 	.word	0x0800e043
 800df60:	0800df71 	.word	0x0800df71
 800df64:	0800df71 	.word	0x0800df71
 800df68:	0800dfe5 	.word	0x0800dfe5
 800df6c:	0800dff9 	.word	0x0800dff9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800df70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df76:	f043 0301 	orr.w	r3, r3, #1
 800df7a:	b2da      	uxtb	r2, r3
 800df7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800df82:	68ba      	ldr	r2, [r7, #8]
 800df84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df86:	699b      	ldr	r3, [r3, #24]
 800df88:	18d1      	adds	r1, r2, r3
 800df8a:	68bb      	ldr	r3, [r7, #8]
 800df8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800df90:	f7ff ff5c 	bl	800de4c <prvInsertTimerInActiveList>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d069      	beq.n	800e06e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800df9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df9c:	6a1b      	ldr	r3, [r3, #32]
 800df9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dfa0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dfa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfa4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dfa8:	f003 0304 	and.w	r3, r3, #4
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d05e      	beq.n	800e06e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800dfb0:	68ba      	ldr	r2, [r7, #8]
 800dfb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfb4:	699b      	ldr	r3, [r3, #24]
 800dfb6:	441a      	add	r2, r3
 800dfb8:	2300      	movs	r3, #0
 800dfba:	9300      	str	r3, [sp, #0]
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	2100      	movs	r1, #0
 800dfc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dfc2:	f7ff fe05 	bl	800dbd0 <xTimerGenericCommand>
 800dfc6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800dfc8:	6a3b      	ldr	r3, [r7, #32]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d14f      	bne.n	800e06e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800dfce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfd2:	f383 8811 	msr	BASEPRI, r3
 800dfd6:	f3bf 8f6f 	isb	sy
 800dfda:	f3bf 8f4f 	dsb	sy
 800dfde:	61bb      	str	r3, [r7, #24]
}
 800dfe0:	bf00      	nop
 800dfe2:	e7fe      	b.n	800dfe2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dfe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfe6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dfea:	f023 0301 	bic.w	r3, r3, #1
 800dfee:	b2da      	uxtb	r2, r3
 800dff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dff2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800dff6:	e03a      	b.n	800e06e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dffa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dffe:	f043 0301 	orr.w	r3, r3, #1
 800e002:	b2da      	uxtb	r2, r3
 800e004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e006:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e00a:	68ba      	ldr	r2, [r7, #8]
 800e00c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e00e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e012:	699b      	ldr	r3, [r3, #24]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d10a      	bne.n	800e02e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800e018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e01c:	f383 8811 	msr	BASEPRI, r3
 800e020:	f3bf 8f6f 	isb	sy
 800e024:	f3bf 8f4f 	dsb	sy
 800e028:	617b      	str	r3, [r7, #20]
}
 800e02a:	bf00      	nop
 800e02c:	e7fe      	b.n	800e02c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e02e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e030:	699a      	ldr	r2, [r3, #24]
 800e032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e034:	18d1      	adds	r1, r2, r3
 800e036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e038:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e03a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e03c:	f7ff ff06 	bl	800de4c <prvInsertTimerInActiveList>
					break;
 800e040:	e015      	b.n	800e06e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e044:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e048:	f003 0302 	and.w	r3, r3, #2
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d103      	bne.n	800e058 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800e050:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e052:	f000 fbdd 	bl	800e810 <vPortFree>
 800e056:	e00a      	b.n	800e06e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e05a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e05e:	f023 0301 	bic.w	r3, r3, #1
 800e062:	b2da      	uxtb	r2, r3
 800e064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e066:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e06a:	e000      	b.n	800e06e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800e06c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e06e:	4b08      	ldr	r3, [pc, #32]	; (800e090 <prvProcessReceivedCommands+0x1c0>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	1d39      	adds	r1, r7, #4
 800e074:	2200      	movs	r2, #0
 800e076:	4618      	mov	r0, r3
 800e078:	f7fe fc16 	bl	800c8a8 <xQueueReceive>
 800e07c:	4603      	mov	r3, r0
 800e07e:	2b00      	cmp	r3, #0
 800e080:	f47f af2a 	bne.w	800ded8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e084:	bf00      	nop
 800e086:	bf00      	nop
 800e088:	3730      	adds	r7, #48	; 0x30
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}
 800e08e:	bf00      	nop
 800e090:	200011e4 	.word	0x200011e4

0800e094 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b088      	sub	sp, #32
 800e098:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e09a:	e048      	b.n	800e12e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e09c:	4b2d      	ldr	r3, [pc, #180]	; (800e154 <prvSwitchTimerLists+0xc0>)
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	68db      	ldr	r3, [r3, #12]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e0a6:	4b2b      	ldr	r3, [pc, #172]	; (800e154 <prvSwitchTimerLists+0xc0>)
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	68db      	ldr	r3, [r3, #12]
 800e0ac:	68db      	ldr	r3, [r3, #12]
 800e0ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	3304      	adds	r3, #4
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	f7fe f92f 	bl	800c318 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	6a1b      	ldr	r3, [r3, #32]
 800e0be:	68f8      	ldr	r0, [r7, #12]
 800e0c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e0c8:	f003 0304 	and.w	r3, r3, #4
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d02e      	beq.n	800e12e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	699b      	ldr	r3, [r3, #24]
 800e0d4:	693a      	ldr	r2, [r7, #16]
 800e0d6:	4413      	add	r3, r2
 800e0d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e0da:	68ba      	ldr	r2, [r7, #8]
 800e0dc:	693b      	ldr	r3, [r7, #16]
 800e0de:	429a      	cmp	r2, r3
 800e0e0:	d90e      	bls.n	800e100 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	68ba      	ldr	r2, [r7, #8]
 800e0e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	68fa      	ldr	r2, [r7, #12]
 800e0ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e0ee:	4b19      	ldr	r3, [pc, #100]	; (800e154 <prvSwitchTimerLists+0xc0>)
 800e0f0:	681a      	ldr	r2, [r3, #0]
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	3304      	adds	r3, #4
 800e0f6:	4619      	mov	r1, r3
 800e0f8:	4610      	mov	r0, r2
 800e0fa:	f7fe f8d4 	bl	800c2a6 <vListInsert>
 800e0fe:	e016      	b.n	800e12e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e100:	2300      	movs	r3, #0
 800e102:	9300      	str	r3, [sp, #0]
 800e104:	2300      	movs	r3, #0
 800e106:	693a      	ldr	r2, [r7, #16]
 800e108:	2100      	movs	r1, #0
 800e10a:	68f8      	ldr	r0, [r7, #12]
 800e10c:	f7ff fd60 	bl	800dbd0 <xTimerGenericCommand>
 800e110:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d10a      	bne.n	800e12e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800e118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e11c:	f383 8811 	msr	BASEPRI, r3
 800e120:	f3bf 8f6f 	isb	sy
 800e124:	f3bf 8f4f 	dsb	sy
 800e128:	603b      	str	r3, [r7, #0]
}
 800e12a:	bf00      	nop
 800e12c:	e7fe      	b.n	800e12c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e12e:	4b09      	ldr	r3, [pc, #36]	; (800e154 <prvSwitchTimerLists+0xc0>)
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d1b1      	bne.n	800e09c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e138:	4b06      	ldr	r3, [pc, #24]	; (800e154 <prvSwitchTimerLists+0xc0>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e13e:	4b06      	ldr	r3, [pc, #24]	; (800e158 <prvSwitchTimerLists+0xc4>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	4a04      	ldr	r2, [pc, #16]	; (800e154 <prvSwitchTimerLists+0xc0>)
 800e144:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e146:	4a04      	ldr	r2, [pc, #16]	; (800e158 <prvSwitchTimerLists+0xc4>)
 800e148:	697b      	ldr	r3, [r7, #20]
 800e14a:	6013      	str	r3, [r2, #0]
}
 800e14c:	bf00      	nop
 800e14e:	3718      	adds	r7, #24
 800e150:	46bd      	mov	sp, r7
 800e152:	bd80      	pop	{r7, pc}
 800e154:	200011dc 	.word	0x200011dc
 800e158:	200011e0 	.word	0x200011e0

0800e15c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b082      	sub	sp, #8
 800e160:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e162:	f000 f967 	bl	800e434 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e166:	4b15      	ldr	r3, [pc, #84]	; (800e1bc <prvCheckForValidListAndQueue+0x60>)
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d120      	bne.n	800e1b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e16e:	4814      	ldr	r0, [pc, #80]	; (800e1c0 <prvCheckForValidListAndQueue+0x64>)
 800e170:	f7fe f848 	bl	800c204 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e174:	4813      	ldr	r0, [pc, #76]	; (800e1c4 <prvCheckForValidListAndQueue+0x68>)
 800e176:	f7fe f845 	bl	800c204 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e17a:	4b13      	ldr	r3, [pc, #76]	; (800e1c8 <prvCheckForValidListAndQueue+0x6c>)
 800e17c:	4a10      	ldr	r2, [pc, #64]	; (800e1c0 <prvCheckForValidListAndQueue+0x64>)
 800e17e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e180:	4b12      	ldr	r3, [pc, #72]	; (800e1cc <prvCheckForValidListAndQueue+0x70>)
 800e182:	4a10      	ldr	r2, [pc, #64]	; (800e1c4 <prvCheckForValidListAndQueue+0x68>)
 800e184:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e186:	2300      	movs	r3, #0
 800e188:	9300      	str	r3, [sp, #0]
 800e18a:	4b11      	ldr	r3, [pc, #68]	; (800e1d0 <prvCheckForValidListAndQueue+0x74>)
 800e18c:	4a11      	ldr	r2, [pc, #68]	; (800e1d4 <prvCheckForValidListAndQueue+0x78>)
 800e18e:	2110      	movs	r1, #16
 800e190:	200a      	movs	r0, #10
 800e192:	f7fe f953 	bl	800c43c <xQueueGenericCreateStatic>
 800e196:	4603      	mov	r3, r0
 800e198:	4a08      	ldr	r2, [pc, #32]	; (800e1bc <prvCheckForValidListAndQueue+0x60>)
 800e19a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e19c:	4b07      	ldr	r3, [pc, #28]	; (800e1bc <prvCheckForValidListAndQueue+0x60>)
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d005      	beq.n	800e1b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e1a4:	4b05      	ldr	r3, [pc, #20]	; (800e1bc <prvCheckForValidListAndQueue+0x60>)
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	490b      	ldr	r1, [pc, #44]	; (800e1d8 <prvCheckForValidListAndQueue+0x7c>)
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	f7fe fd6c 	bl	800cc88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e1b0:	f000 f970 	bl	800e494 <vPortExitCritical>
}
 800e1b4:	bf00      	nop
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	bd80      	pop	{r7, pc}
 800e1ba:	bf00      	nop
 800e1bc:	200011e4 	.word	0x200011e4
 800e1c0:	200011b4 	.word	0x200011b4
 800e1c4:	200011c8 	.word	0x200011c8
 800e1c8:	200011dc 	.word	0x200011dc
 800e1cc:	200011e0 	.word	0x200011e0
 800e1d0:	20001290 	.word	0x20001290
 800e1d4:	200011f0 	.word	0x200011f0
 800e1d8:	0800fc00 	.word	0x0800fc00

0800e1dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e1dc:	b480      	push	{r7}
 800e1de:	b085      	sub	sp, #20
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	60f8      	str	r0, [r7, #12]
 800e1e4:	60b9      	str	r1, [r7, #8]
 800e1e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	3b04      	subs	r3, #4
 800e1ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e1f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	3b04      	subs	r3, #4
 800e1fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e1fc:	68bb      	ldr	r3, [r7, #8]
 800e1fe:	f023 0201 	bic.w	r2, r3, #1
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	3b04      	subs	r3, #4
 800e20a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e20c:	4a0c      	ldr	r2, [pc, #48]	; (800e240 <pxPortInitialiseStack+0x64>)
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	3b14      	subs	r3, #20
 800e216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e218:	687a      	ldr	r2, [r7, #4]
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	3b04      	subs	r3, #4
 800e222:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	f06f 0202 	mvn.w	r2, #2
 800e22a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	3b20      	subs	r3, #32
 800e230:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e232:	68fb      	ldr	r3, [r7, #12]
}
 800e234:	4618      	mov	r0, r3
 800e236:	3714      	adds	r7, #20
 800e238:	46bd      	mov	sp, r7
 800e23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23e:	4770      	bx	lr
 800e240:	0800e245 	.word	0x0800e245

0800e244 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e244:	b480      	push	{r7}
 800e246:	b085      	sub	sp, #20
 800e248:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e24a:	2300      	movs	r3, #0
 800e24c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e24e:	4b12      	ldr	r3, [pc, #72]	; (800e298 <prvTaskExitError+0x54>)
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e256:	d00a      	beq.n	800e26e <prvTaskExitError+0x2a>
	__asm volatile
 800e258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e25c:	f383 8811 	msr	BASEPRI, r3
 800e260:	f3bf 8f6f 	isb	sy
 800e264:	f3bf 8f4f 	dsb	sy
 800e268:	60fb      	str	r3, [r7, #12]
}
 800e26a:	bf00      	nop
 800e26c:	e7fe      	b.n	800e26c <prvTaskExitError+0x28>
	__asm volatile
 800e26e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e272:	f383 8811 	msr	BASEPRI, r3
 800e276:	f3bf 8f6f 	isb	sy
 800e27a:	f3bf 8f4f 	dsb	sy
 800e27e:	60bb      	str	r3, [r7, #8]
}
 800e280:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e282:	bf00      	nop
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d0fc      	beq.n	800e284 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e28a:	bf00      	nop
 800e28c:	bf00      	nop
 800e28e:	3714      	adds	r7, #20
 800e290:	46bd      	mov	sp, r7
 800e292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e296:	4770      	bx	lr
 800e298:	20000150 	.word	0x20000150
 800e29c:	00000000 	.word	0x00000000

0800e2a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e2a0:	4b07      	ldr	r3, [pc, #28]	; (800e2c0 <pxCurrentTCBConst2>)
 800e2a2:	6819      	ldr	r1, [r3, #0]
 800e2a4:	6808      	ldr	r0, [r1, #0]
 800e2a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2aa:	f380 8809 	msr	PSP, r0
 800e2ae:	f3bf 8f6f 	isb	sy
 800e2b2:	f04f 0000 	mov.w	r0, #0
 800e2b6:	f380 8811 	msr	BASEPRI, r0
 800e2ba:	4770      	bx	lr
 800e2bc:	f3af 8000 	nop.w

0800e2c0 <pxCurrentTCBConst2>:
 800e2c0:	20000cb4 	.word	0x20000cb4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e2c4:	bf00      	nop
 800e2c6:	bf00      	nop

0800e2c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e2c8:	4808      	ldr	r0, [pc, #32]	; (800e2ec <prvPortStartFirstTask+0x24>)
 800e2ca:	6800      	ldr	r0, [r0, #0]
 800e2cc:	6800      	ldr	r0, [r0, #0]
 800e2ce:	f380 8808 	msr	MSP, r0
 800e2d2:	f04f 0000 	mov.w	r0, #0
 800e2d6:	f380 8814 	msr	CONTROL, r0
 800e2da:	b662      	cpsie	i
 800e2dc:	b661      	cpsie	f
 800e2de:	f3bf 8f4f 	dsb	sy
 800e2e2:	f3bf 8f6f 	isb	sy
 800e2e6:	df00      	svc	0
 800e2e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e2ea:	bf00      	nop
 800e2ec:	e000ed08 	.word	0xe000ed08

0800e2f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b086      	sub	sp, #24
 800e2f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e2f6:	4b46      	ldr	r3, [pc, #280]	; (800e410 <xPortStartScheduler+0x120>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	4a46      	ldr	r2, [pc, #280]	; (800e414 <xPortStartScheduler+0x124>)
 800e2fc:	4293      	cmp	r3, r2
 800e2fe:	d10a      	bne.n	800e316 <xPortStartScheduler+0x26>
	__asm volatile
 800e300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e304:	f383 8811 	msr	BASEPRI, r3
 800e308:	f3bf 8f6f 	isb	sy
 800e30c:	f3bf 8f4f 	dsb	sy
 800e310:	613b      	str	r3, [r7, #16]
}
 800e312:	bf00      	nop
 800e314:	e7fe      	b.n	800e314 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e316:	4b3e      	ldr	r3, [pc, #248]	; (800e410 <xPortStartScheduler+0x120>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	4a3f      	ldr	r2, [pc, #252]	; (800e418 <xPortStartScheduler+0x128>)
 800e31c:	4293      	cmp	r3, r2
 800e31e:	d10a      	bne.n	800e336 <xPortStartScheduler+0x46>
	__asm volatile
 800e320:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e324:	f383 8811 	msr	BASEPRI, r3
 800e328:	f3bf 8f6f 	isb	sy
 800e32c:	f3bf 8f4f 	dsb	sy
 800e330:	60fb      	str	r3, [r7, #12]
}
 800e332:	bf00      	nop
 800e334:	e7fe      	b.n	800e334 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e336:	4b39      	ldr	r3, [pc, #228]	; (800e41c <xPortStartScheduler+0x12c>)
 800e338:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e33a:	697b      	ldr	r3, [r7, #20]
 800e33c:	781b      	ldrb	r3, [r3, #0]
 800e33e:	b2db      	uxtb	r3, r3
 800e340:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e342:	697b      	ldr	r3, [r7, #20]
 800e344:	22ff      	movs	r2, #255	; 0xff
 800e346:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e348:	697b      	ldr	r3, [r7, #20]
 800e34a:	781b      	ldrb	r3, [r3, #0]
 800e34c:	b2db      	uxtb	r3, r3
 800e34e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e350:	78fb      	ldrb	r3, [r7, #3]
 800e352:	b2db      	uxtb	r3, r3
 800e354:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e358:	b2da      	uxtb	r2, r3
 800e35a:	4b31      	ldr	r3, [pc, #196]	; (800e420 <xPortStartScheduler+0x130>)
 800e35c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e35e:	4b31      	ldr	r3, [pc, #196]	; (800e424 <xPortStartScheduler+0x134>)
 800e360:	2207      	movs	r2, #7
 800e362:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e364:	e009      	b.n	800e37a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800e366:	4b2f      	ldr	r3, [pc, #188]	; (800e424 <xPortStartScheduler+0x134>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	3b01      	subs	r3, #1
 800e36c:	4a2d      	ldr	r2, [pc, #180]	; (800e424 <xPortStartScheduler+0x134>)
 800e36e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e370:	78fb      	ldrb	r3, [r7, #3]
 800e372:	b2db      	uxtb	r3, r3
 800e374:	005b      	lsls	r3, r3, #1
 800e376:	b2db      	uxtb	r3, r3
 800e378:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e37a:	78fb      	ldrb	r3, [r7, #3]
 800e37c:	b2db      	uxtb	r3, r3
 800e37e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e382:	2b80      	cmp	r3, #128	; 0x80
 800e384:	d0ef      	beq.n	800e366 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e386:	4b27      	ldr	r3, [pc, #156]	; (800e424 <xPortStartScheduler+0x134>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	f1c3 0307 	rsb	r3, r3, #7
 800e38e:	2b04      	cmp	r3, #4
 800e390:	d00a      	beq.n	800e3a8 <xPortStartScheduler+0xb8>
	__asm volatile
 800e392:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e396:	f383 8811 	msr	BASEPRI, r3
 800e39a:	f3bf 8f6f 	isb	sy
 800e39e:	f3bf 8f4f 	dsb	sy
 800e3a2:	60bb      	str	r3, [r7, #8]
}
 800e3a4:	bf00      	nop
 800e3a6:	e7fe      	b.n	800e3a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e3a8:	4b1e      	ldr	r3, [pc, #120]	; (800e424 <xPortStartScheduler+0x134>)
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	021b      	lsls	r3, r3, #8
 800e3ae:	4a1d      	ldr	r2, [pc, #116]	; (800e424 <xPortStartScheduler+0x134>)
 800e3b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e3b2:	4b1c      	ldr	r3, [pc, #112]	; (800e424 <xPortStartScheduler+0x134>)
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e3ba:	4a1a      	ldr	r2, [pc, #104]	; (800e424 <xPortStartScheduler+0x134>)
 800e3bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	b2da      	uxtb	r2, r3
 800e3c2:	697b      	ldr	r3, [r7, #20]
 800e3c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e3c6:	4b18      	ldr	r3, [pc, #96]	; (800e428 <xPortStartScheduler+0x138>)
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	4a17      	ldr	r2, [pc, #92]	; (800e428 <xPortStartScheduler+0x138>)
 800e3cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e3d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e3d2:	4b15      	ldr	r3, [pc, #84]	; (800e428 <xPortStartScheduler+0x138>)
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	4a14      	ldr	r2, [pc, #80]	; (800e428 <xPortStartScheduler+0x138>)
 800e3d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e3dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e3de:	f000 f8dd 	bl	800e59c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e3e2:	4b12      	ldr	r3, [pc, #72]	; (800e42c <xPortStartScheduler+0x13c>)
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e3e8:	f000 f8fc 	bl	800e5e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e3ec:	4b10      	ldr	r3, [pc, #64]	; (800e430 <xPortStartScheduler+0x140>)
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	4a0f      	ldr	r2, [pc, #60]	; (800e430 <xPortStartScheduler+0x140>)
 800e3f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e3f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e3f8:	f7ff ff66 	bl	800e2c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e3fc:	f7ff f854 	bl	800d4a8 <vTaskSwitchContext>
	prvTaskExitError();
 800e400:	f7ff ff20 	bl	800e244 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e404:	2300      	movs	r3, #0
}
 800e406:	4618      	mov	r0, r3
 800e408:	3718      	adds	r7, #24
 800e40a:	46bd      	mov	sp, r7
 800e40c:	bd80      	pop	{r7, pc}
 800e40e:	bf00      	nop
 800e410:	e000ed00 	.word	0xe000ed00
 800e414:	410fc271 	.word	0x410fc271
 800e418:	410fc270 	.word	0x410fc270
 800e41c:	e000e400 	.word	0xe000e400
 800e420:	200012e0 	.word	0x200012e0
 800e424:	200012e4 	.word	0x200012e4
 800e428:	e000ed20 	.word	0xe000ed20
 800e42c:	20000150 	.word	0x20000150
 800e430:	e000ef34 	.word	0xe000ef34

0800e434 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e434:	b480      	push	{r7}
 800e436:	b083      	sub	sp, #12
 800e438:	af00      	add	r7, sp, #0
	__asm volatile
 800e43a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e43e:	f383 8811 	msr	BASEPRI, r3
 800e442:	f3bf 8f6f 	isb	sy
 800e446:	f3bf 8f4f 	dsb	sy
 800e44a:	607b      	str	r3, [r7, #4]
}
 800e44c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e44e:	4b0f      	ldr	r3, [pc, #60]	; (800e48c <vPortEnterCritical+0x58>)
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	3301      	adds	r3, #1
 800e454:	4a0d      	ldr	r2, [pc, #52]	; (800e48c <vPortEnterCritical+0x58>)
 800e456:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e458:	4b0c      	ldr	r3, [pc, #48]	; (800e48c <vPortEnterCritical+0x58>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	2b01      	cmp	r3, #1
 800e45e:	d10f      	bne.n	800e480 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e460:	4b0b      	ldr	r3, [pc, #44]	; (800e490 <vPortEnterCritical+0x5c>)
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	b2db      	uxtb	r3, r3
 800e466:	2b00      	cmp	r3, #0
 800e468:	d00a      	beq.n	800e480 <vPortEnterCritical+0x4c>
	__asm volatile
 800e46a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e46e:	f383 8811 	msr	BASEPRI, r3
 800e472:	f3bf 8f6f 	isb	sy
 800e476:	f3bf 8f4f 	dsb	sy
 800e47a:	603b      	str	r3, [r7, #0]
}
 800e47c:	bf00      	nop
 800e47e:	e7fe      	b.n	800e47e <vPortEnterCritical+0x4a>
	}
}
 800e480:	bf00      	nop
 800e482:	370c      	adds	r7, #12
 800e484:	46bd      	mov	sp, r7
 800e486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48a:	4770      	bx	lr
 800e48c:	20000150 	.word	0x20000150
 800e490:	e000ed04 	.word	0xe000ed04

0800e494 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e494:	b480      	push	{r7}
 800e496:	b083      	sub	sp, #12
 800e498:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e49a:	4b12      	ldr	r3, [pc, #72]	; (800e4e4 <vPortExitCritical+0x50>)
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d10a      	bne.n	800e4b8 <vPortExitCritical+0x24>
	__asm volatile
 800e4a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4a6:	f383 8811 	msr	BASEPRI, r3
 800e4aa:	f3bf 8f6f 	isb	sy
 800e4ae:	f3bf 8f4f 	dsb	sy
 800e4b2:	607b      	str	r3, [r7, #4]
}
 800e4b4:	bf00      	nop
 800e4b6:	e7fe      	b.n	800e4b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e4b8:	4b0a      	ldr	r3, [pc, #40]	; (800e4e4 <vPortExitCritical+0x50>)
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	3b01      	subs	r3, #1
 800e4be:	4a09      	ldr	r2, [pc, #36]	; (800e4e4 <vPortExitCritical+0x50>)
 800e4c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e4c2:	4b08      	ldr	r3, [pc, #32]	; (800e4e4 <vPortExitCritical+0x50>)
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d105      	bne.n	800e4d6 <vPortExitCritical+0x42>
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e4ce:	683b      	ldr	r3, [r7, #0]
 800e4d0:	f383 8811 	msr	BASEPRI, r3
}
 800e4d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e4d6:	bf00      	nop
 800e4d8:	370c      	adds	r7, #12
 800e4da:	46bd      	mov	sp, r7
 800e4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e0:	4770      	bx	lr
 800e4e2:	bf00      	nop
 800e4e4:	20000150 	.word	0x20000150
	...

0800e4f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e4f0:	f3ef 8009 	mrs	r0, PSP
 800e4f4:	f3bf 8f6f 	isb	sy
 800e4f8:	4b15      	ldr	r3, [pc, #84]	; (800e550 <pxCurrentTCBConst>)
 800e4fa:	681a      	ldr	r2, [r3, #0]
 800e4fc:	f01e 0f10 	tst.w	lr, #16
 800e500:	bf08      	it	eq
 800e502:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e506:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e50a:	6010      	str	r0, [r2, #0]
 800e50c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e510:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e514:	f380 8811 	msr	BASEPRI, r0
 800e518:	f3bf 8f4f 	dsb	sy
 800e51c:	f3bf 8f6f 	isb	sy
 800e520:	f7fe ffc2 	bl	800d4a8 <vTaskSwitchContext>
 800e524:	f04f 0000 	mov.w	r0, #0
 800e528:	f380 8811 	msr	BASEPRI, r0
 800e52c:	bc09      	pop	{r0, r3}
 800e52e:	6819      	ldr	r1, [r3, #0]
 800e530:	6808      	ldr	r0, [r1, #0]
 800e532:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e536:	f01e 0f10 	tst.w	lr, #16
 800e53a:	bf08      	it	eq
 800e53c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e540:	f380 8809 	msr	PSP, r0
 800e544:	f3bf 8f6f 	isb	sy
 800e548:	4770      	bx	lr
 800e54a:	bf00      	nop
 800e54c:	f3af 8000 	nop.w

0800e550 <pxCurrentTCBConst>:
 800e550:	20000cb4 	.word	0x20000cb4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e554:	bf00      	nop
 800e556:	bf00      	nop

0800e558 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e558:	b580      	push	{r7, lr}
 800e55a:	b082      	sub	sp, #8
 800e55c:	af00      	add	r7, sp, #0
	__asm volatile
 800e55e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e562:	f383 8811 	msr	BASEPRI, r3
 800e566:	f3bf 8f6f 	isb	sy
 800e56a:	f3bf 8f4f 	dsb	sy
 800e56e:	607b      	str	r3, [r7, #4]
}
 800e570:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e572:	f7fe fedf 	bl	800d334 <xTaskIncrementTick>
 800e576:	4603      	mov	r3, r0
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d003      	beq.n	800e584 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e57c:	4b06      	ldr	r3, [pc, #24]	; (800e598 <xPortSysTickHandler+0x40>)
 800e57e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e582:	601a      	str	r2, [r3, #0]
 800e584:	2300      	movs	r3, #0
 800e586:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	f383 8811 	msr	BASEPRI, r3
}
 800e58e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e590:	bf00      	nop
 800e592:	3708      	adds	r7, #8
 800e594:	46bd      	mov	sp, r7
 800e596:	bd80      	pop	{r7, pc}
 800e598:	e000ed04 	.word	0xe000ed04

0800e59c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e59c:	b480      	push	{r7}
 800e59e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e5a0:	4b0b      	ldr	r3, [pc, #44]	; (800e5d0 <vPortSetupTimerInterrupt+0x34>)
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e5a6:	4b0b      	ldr	r3, [pc, #44]	; (800e5d4 <vPortSetupTimerInterrupt+0x38>)
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e5ac:	4b0a      	ldr	r3, [pc, #40]	; (800e5d8 <vPortSetupTimerInterrupt+0x3c>)
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	4a0a      	ldr	r2, [pc, #40]	; (800e5dc <vPortSetupTimerInterrupt+0x40>)
 800e5b2:	fba2 2303 	umull	r2, r3, r2, r3
 800e5b6:	099b      	lsrs	r3, r3, #6
 800e5b8:	4a09      	ldr	r2, [pc, #36]	; (800e5e0 <vPortSetupTimerInterrupt+0x44>)
 800e5ba:	3b01      	subs	r3, #1
 800e5bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e5be:	4b04      	ldr	r3, [pc, #16]	; (800e5d0 <vPortSetupTimerInterrupt+0x34>)
 800e5c0:	2207      	movs	r2, #7
 800e5c2:	601a      	str	r2, [r3, #0]
}
 800e5c4:	bf00      	nop
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5cc:	4770      	bx	lr
 800e5ce:	bf00      	nop
 800e5d0:	e000e010 	.word	0xe000e010
 800e5d4:	e000e018 	.word	0xe000e018
 800e5d8:	20000144 	.word	0x20000144
 800e5dc:	10624dd3 	.word	0x10624dd3
 800e5e0:	e000e014 	.word	0xe000e014

0800e5e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e5e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e5f4 <vPortEnableVFP+0x10>
 800e5e8:	6801      	ldr	r1, [r0, #0]
 800e5ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e5ee:	6001      	str	r1, [r0, #0]
 800e5f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e5f2:	bf00      	nop
 800e5f4:	e000ed88 	.word	0xe000ed88

0800e5f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e5f8:	b480      	push	{r7}
 800e5fa:	b085      	sub	sp, #20
 800e5fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e5fe:	f3ef 8305 	mrs	r3, IPSR
 800e602:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	2b0f      	cmp	r3, #15
 800e608:	d914      	bls.n	800e634 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e60a:	4a17      	ldr	r2, [pc, #92]	; (800e668 <vPortValidateInterruptPriority+0x70>)
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	4413      	add	r3, r2
 800e610:	781b      	ldrb	r3, [r3, #0]
 800e612:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e614:	4b15      	ldr	r3, [pc, #84]	; (800e66c <vPortValidateInterruptPriority+0x74>)
 800e616:	781b      	ldrb	r3, [r3, #0]
 800e618:	7afa      	ldrb	r2, [r7, #11]
 800e61a:	429a      	cmp	r2, r3
 800e61c:	d20a      	bcs.n	800e634 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800e61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e622:	f383 8811 	msr	BASEPRI, r3
 800e626:	f3bf 8f6f 	isb	sy
 800e62a:	f3bf 8f4f 	dsb	sy
 800e62e:	607b      	str	r3, [r7, #4]
}
 800e630:	bf00      	nop
 800e632:	e7fe      	b.n	800e632 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e634:	4b0e      	ldr	r3, [pc, #56]	; (800e670 <vPortValidateInterruptPriority+0x78>)
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e63c:	4b0d      	ldr	r3, [pc, #52]	; (800e674 <vPortValidateInterruptPriority+0x7c>)
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	429a      	cmp	r2, r3
 800e642:	d90a      	bls.n	800e65a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800e644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e648:	f383 8811 	msr	BASEPRI, r3
 800e64c:	f3bf 8f6f 	isb	sy
 800e650:	f3bf 8f4f 	dsb	sy
 800e654:	603b      	str	r3, [r7, #0]
}
 800e656:	bf00      	nop
 800e658:	e7fe      	b.n	800e658 <vPortValidateInterruptPriority+0x60>
	}
 800e65a:	bf00      	nop
 800e65c:	3714      	adds	r7, #20
 800e65e:	46bd      	mov	sp, r7
 800e660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e664:	4770      	bx	lr
 800e666:	bf00      	nop
 800e668:	e000e3f0 	.word	0xe000e3f0
 800e66c:	200012e0 	.word	0x200012e0
 800e670:	e000ed0c 	.word	0xe000ed0c
 800e674:	200012e4 	.word	0x200012e4

0800e678 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b08a      	sub	sp, #40	; 0x28
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e680:	2300      	movs	r3, #0
 800e682:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e684:	f7fe fd9a 	bl	800d1bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e688:	4b5b      	ldr	r3, [pc, #364]	; (800e7f8 <pvPortMalloc+0x180>)
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d101      	bne.n	800e694 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e690:	f000 f920 	bl	800e8d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e694:	4b59      	ldr	r3, [pc, #356]	; (800e7fc <pvPortMalloc+0x184>)
 800e696:	681a      	ldr	r2, [r3, #0]
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	4013      	ands	r3, r2
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	f040 8093 	bne.w	800e7c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d01d      	beq.n	800e6e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e6a8:	2208      	movs	r2, #8
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	4413      	add	r3, r2
 800e6ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	f003 0307 	and.w	r3, r3, #7
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d014      	beq.n	800e6e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	f023 0307 	bic.w	r3, r3, #7
 800e6c0:	3308      	adds	r3, #8
 800e6c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	f003 0307 	and.w	r3, r3, #7
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d00a      	beq.n	800e6e4 <pvPortMalloc+0x6c>
	__asm volatile
 800e6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6d2:	f383 8811 	msr	BASEPRI, r3
 800e6d6:	f3bf 8f6f 	isb	sy
 800e6da:	f3bf 8f4f 	dsb	sy
 800e6de:	617b      	str	r3, [r7, #20]
}
 800e6e0:	bf00      	nop
 800e6e2:	e7fe      	b.n	800e6e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d06e      	beq.n	800e7c8 <pvPortMalloc+0x150>
 800e6ea:	4b45      	ldr	r3, [pc, #276]	; (800e800 <pvPortMalloc+0x188>)
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	687a      	ldr	r2, [r7, #4]
 800e6f0:	429a      	cmp	r2, r3
 800e6f2:	d869      	bhi.n	800e7c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e6f4:	4b43      	ldr	r3, [pc, #268]	; (800e804 <pvPortMalloc+0x18c>)
 800e6f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e6f8:	4b42      	ldr	r3, [pc, #264]	; (800e804 <pvPortMalloc+0x18c>)
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e6fe:	e004      	b.n	800e70a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e702:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e70c:	685b      	ldr	r3, [r3, #4]
 800e70e:	687a      	ldr	r2, [r7, #4]
 800e710:	429a      	cmp	r2, r3
 800e712:	d903      	bls.n	800e71c <pvPortMalloc+0xa4>
 800e714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d1f1      	bne.n	800e700 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e71c:	4b36      	ldr	r3, [pc, #216]	; (800e7f8 <pvPortMalloc+0x180>)
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e722:	429a      	cmp	r2, r3
 800e724:	d050      	beq.n	800e7c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e726:	6a3b      	ldr	r3, [r7, #32]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	2208      	movs	r2, #8
 800e72c:	4413      	add	r3, r2
 800e72e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e732:	681a      	ldr	r2, [r3, #0]
 800e734:	6a3b      	ldr	r3, [r7, #32]
 800e736:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e73a:	685a      	ldr	r2, [r3, #4]
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	1ad2      	subs	r2, r2, r3
 800e740:	2308      	movs	r3, #8
 800e742:	005b      	lsls	r3, r3, #1
 800e744:	429a      	cmp	r2, r3
 800e746:	d91f      	bls.n	800e788 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	4413      	add	r3, r2
 800e74e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e750:	69bb      	ldr	r3, [r7, #24]
 800e752:	f003 0307 	and.w	r3, r3, #7
 800e756:	2b00      	cmp	r3, #0
 800e758:	d00a      	beq.n	800e770 <pvPortMalloc+0xf8>
	__asm volatile
 800e75a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e75e:	f383 8811 	msr	BASEPRI, r3
 800e762:	f3bf 8f6f 	isb	sy
 800e766:	f3bf 8f4f 	dsb	sy
 800e76a:	613b      	str	r3, [r7, #16]
}
 800e76c:	bf00      	nop
 800e76e:	e7fe      	b.n	800e76e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e772:	685a      	ldr	r2, [r3, #4]
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	1ad2      	subs	r2, r2, r3
 800e778:	69bb      	ldr	r3, [r7, #24]
 800e77a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e77e:	687a      	ldr	r2, [r7, #4]
 800e780:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e782:	69b8      	ldr	r0, [r7, #24]
 800e784:	f000 f908 	bl	800e998 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e788:	4b1d      	ldr	r3, [pc, #116]	; (800e800 <pvPortMalloc+0x188>)
 800e78a:	681a      	ldr	r2, [r3, #0]
 800e78c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e78e:	685b      	ldr	r3, [r3, #4]
 800e790:	1ad3      	subs	r3, r2, r3
 800e792:	4a1b      	ldr	r2, [pc, #108]	; (800e800 <pvPortMalloc+0x188>)
 800e794:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e796:	4b1a      	ldr	r3, [pc, #104]	; (800e800 <pvPortMalloc+0x188>)
 800e798:	681a      	ldr	r2, [r3, #0]
 800e79a:	4b1b      	ldr	r3, [pc, #108]	; (800e808 <pvPortMalloc+0x190>)
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	429a      	cmp	r2, r3
 800e7a0:	d203      	bcs.n	800e7aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e7a2:	4b17      	ldr	r3, [pc, #92]	; (800e800 <pvPortMalloc+0x188>)
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	4a18      	ldr	r2, [pc, #96]	; (800e808 <pvPortMalloc+0x190>)
 800e7a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e7aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7ac:	685a      	ldr	r2, [r3, #4]
 800e7ae:	4b13      	ldr	r3, [pc, #76]	; (800e7fc <pvPortMalloc+0x184>)
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	431a      	orrs	r2, r3
 800e7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e7b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e7be:	4b13      	ldr	r3, [pc, #76]	; (800e80c <pvPortMalloc+0x194>)
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	3301      	adds	r3, #1
 800e7c4:	4a11      	ldr	r2, [pc, #68]	; (800e80c <pvPortMalloc+0x194>)
 800e7c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e7c8:	f7fe fd06 	bl	800d1d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e7cc:	69fb      	ldr	r3, [r7, #28]
 800e7ce:	f003 0307 	and.w	r3, r3, #7
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d00a      	beq.n	800e7ec <pvPortMalloc+0x174>
	__asm volatile
 800e7d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7da:	f383 8811 	msr	BASEPRI, r3
 800e7de:	f3bf 8f6f 	isb	sy
 800e7e2:	f3bf 8f4f 	dsb	sy
 800e7e6:	60fb      	str	r3, [r7, #12]
}
 800e7e8:	bf00      	nop
 800e7ea:	e7fe      	b.n	800e7ea <pvPortMalloc+0x172>
	return pvReturn;
 800e7ec:	69fb      	ldr	r3, [r7, #28]
}
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	3728      	adds	r7, #40	; 0x28
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}
 800e7f6:	bf00      	nop
 800e7f8:	20004ef0 	.word	0x20004ef0
 800e7fc:	20004f04 	.word	0x20004f04
 800e800:	20004ef4 	.word	0x20004ef4
 800e804:	20004ee8 	.word	0x20004ee8
 800e808:	20004ef8 	.word	0x20004ef8
 800e80c:	20004efc 	.word	0x20004efc

0800e810 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b086      	sub	sp, #24
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d04d      	beq.n	800e8be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e822:	2308      	movs	r3, #8
 800e824:	425b      	negs	r3, r3
 800e826:	697a      	ldr	r2, [r7, #20]
 800e828:	4413      	add	r3, r2
 800e82a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e82c:	697b      	ldr	r3, [r7, #20]
 800e82e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e830:	693b      	ldr	r3, [r7, #16]
 800e832:	685a      	ldr	r2, [r3, #4]
 800e834:	4b24      	ldr	r3, [pc, #144]	; (800e8c8 <vPortFree+0xb8>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	4013      	ands	r3, r2
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d10a      	bne.n	800e854 <vPortFree+0x44>
	__asm volatile
 800e83e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e842:	f383 8811 	msr	BASEPRI, r3
 800e846:	f3bf 8f6f 	isb	sy
 800e84a:	f3bf 8f4f 	dsb	sy
 800e84e:	60fb      	str	r3, [r7, #12]
}
 800e850:	bf00      	nop
 800e852:	e7fe      	b.n	800e852 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e854:	693b      	ldr	r3, [r7, #16]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d00a      	beq.n	800e872 <vPortFree+0x62>
	__asm volatile
 800e85c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e860:	f383 8811 	msr	BASEPRI, r3
 800e864:	f3bf 8f6f 	isb	sy
 800e868:	f3bf 8f4f 	dsb	sy
 800e86c:	60bb      	str	r3, [r7, #8]
}
 800e86e:	bf00      	nop
 800e870:	e7fe      	b.n	800e870 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e872:	693b      	ldr	r3, [r7, #16]
 800e874:	685a      	ldr	r2, [r3, #4]
 800e876:	4b14      	ldr	r3, [pc, #80]	; (800e8c8 <vPortFree+0xb8>)
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	4013      	ands	r3, r2
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d01e      	beq.n	800e8be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e880:	693b      	ldr	r3, [r7, #16]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	2b00      	cmp	r3, #0
 800e886:	d11a      	bne.n	800e8be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e888:	693b      	ldr	r3, [r7, #16]
 800e88a:	685a      	ldr	r2, [r3, #4]
 800e88c:	4b0e      	ldr	r3, [pc, #56]	; (800e8c8 <vPortFree+0xb8>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	43db      	mvns	r3, r3
 800e892:	401a      	ands	r2, r3
 800e894:	693b      	ldr	r3, [r7, #16]
 800e896:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e898:	f7fe fc90 	bl	800d1bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e89c:	693b      	ldr	r3, [r7, #16]
 800e89e:	685a      	ldr	r2, [r3, #4]
 800e8a0:	4b0a      	ldr	r3, [pc, #40]	; (800e8cc <vPortFree+0xbc>)
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	4413      	add	r3, r2
 800e8a6:	4a09      	ldr	r2, [pc, #36]	; (800e8cc <vPortFree+0xbc>)
 800e8a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e8aa:	6938      	ldr	r0, [r7, #16]
 800e8ac:	f000 f874 	bl	800e998 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e8b0:	4b07      	ldr	r3, [pc, #28]	; (800e8d0 <vPortFree+0xc0>)
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	3301      	adds	r3, #1
 800e8b6:	4a06      	ldr	r2, [pc, #24]	; (800e8d0 <vPortFree+0xc0>)
 800e8b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e8ba:	f7fe fc8d 	bl	800d1d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e8be:	bf00      	nop
 800e8c0:	3718      	adds	r7, #24
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	bd80      	pop	{r7, pc}
 800e8c6:	bf00      	nop
 800e8c8:	20004f04 	.word	0x20004f04
 800e8cc:	20004ef4 	.word	0x20004ef4
 800e8d0:	20004f00 	.word	0x20004f00

0800e8d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e8d4:	b480      	push	{r7}
 800e8d6:	b085      	sub	sp, #20
 800e8d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e8da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e8de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e8e0:	4b27      	ldr	r3, [pc, #156]	; (800e980 <prvHeapInit+0xac>)
 800e8e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	f003 0307 	and.w	r3, r3, #7
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d00c      	beq.n	800e908 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	3307      	adds	r3, #7
 800e8f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	f023 0307 	bic.w	r3, r3, #7
 800e8fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e8fc:	68ba      	ldr	r2, [r7, #8]
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	1ad3      	subs	r3, r2, r3
 800e902:	4a1f      	ldr	r2, [pc, #124]	; (800e980 <prvHeapInit+0xac>)
 800e904:	4413      	add	r3, r2
 800e906:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e90c:	4a1d      	ldr	r2, [pc, #116]	; (800e984 <prvHeapInit+0xb0>)
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e912:	4b1c      	ldr	r3, [pc, #112]	; (800e984 <prvHeapInit+0xb0>)
 800e914:	2200      	movs	r2, #0
 800e916:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	68ba      	ldr	r2, [r7, #8]
 800e91c:	4413      	add	r3, r2
 800e91e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e920:	2208      	movs	r2, #8
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	1a9b      	subs	r3, r3, r2
 800e926:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	f023 0307 	bic.w	r3, r3, #7
 800e92e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	4a15      	ldr	r2, [pc, #84]	; (800e988 <prvHeapInit+0xb4>)
 800e934:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e936:	4b14      	ldr	r3, [pc, #80]	; (800e988 <prvHeapInit+0xb4>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	2200      	movs	r2, #0
 800e93c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e93e:	4b12      	ldr	r3, [pc, #72]	; (800e988 <prvHeapInit+0xb4>)
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	2200      	movs	r2, #0
 800e944:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e94a:	683b      	ldr	r3, [r7, #0]
 800e94c:	68fa      	ldr	r2, [r7, #12]
 800e94e:	1ad2      	subs	r2, r2, r3
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e954:	4b0c      	ldr	r3, [pc, #48]	; (800e988 <prvHeapInit+0xb4>)
 800e956:	681a      	ldr	r2, [r3, #0]
 800e958:	683b      	ldr	r3, [r7, #0]
 800e95a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	685b      	ldr	r3, [r3, #4]
 800e960:	4a0a      	ldr	r2, [pc, #40]	; (800e98c <prvHeapInit+0xb8>)
 800e962:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e964:	683b      	ldr	r3, [r7, #0]
 800e966:	685b      	ldr	r3, [r3, #4]
 800e968:	4a09      	ldr	r2, [pc, #36]	; (800e990 <prvHeapInit+0xbc>)
 800e96a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e96c:	4b09      	ldr	r3, [pc, #36]	; (800e994 <prvHeapInit+0xc0>)
 800e96e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e972:	601a      	str	r2, [r3, #0]
}
 800e974:	bf00      	nop
 800e976:	3714      	adds	r7, #20
 800e978:	46bd      	mov	sp, r7
 800e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97e:	4770      	bx	lr
 800e980:	200012e8 	.word	0x200012e8
 800e984:	20004ee8 	.word	0x20004ee8
 800e988:	20004ef0 	.word	0x20004ef0
 800e98c:	20004ef8 	.word	0x20004ef8
 800e990:	20004ef4 	.word	0x20004ef4
 800e994:	20004f04 	.word	0x20004f04

0800e998 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e998:	b480      	push	{r7}
 800e99a:	b085      	sub	sp, #20
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e9a0:	4b28      	ldr	r3, [pc, #160]	; (800ea44 <prvInsertBlockIntoFreeList+0xac>)
 800e9a2:	60fb      	str	r3, [r7, #12]
 800e9a4:	e002      	b.n	800e9ac <prvInsertBlockIntoFreeList+0x14>
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	60fb      	str	r3, [r7, #12]
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	687a      	ldr	r2, [r7, #4]
 800e9b2:	429a      	cmp	r2, r3
 800e9b4:	d8f7      	bhi.n	800e9a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	685b      	ldr	r3, [r3, #4]
 800e9be:	68ba      	ldr	r2, [r7, #8]
 800e9c0:	4413      	add	r3, r2
 800e9c2:	687a      	ldr	r2, [r7, #4]
 800e9c4:	429a      	cmp	r2, r3
 800e9c6:	d108      	bne.n	800e9da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	685a      	ldr	r2, [r3, #4]
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	685b      	ldr	r3, [r3, #4]
 800e9d0:	441a      	add	r2, r3
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	685b      	ldr	r3, [r3, #4]
 800e9e2:	68ba      	ldr	r2, [r7, #8]
 800e9e4:	441a      	add	r2, r3
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	429a      	cmp	r2, r3
 800e9ec:	d118      	bne.n	800ea20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	681a      	ldr	r2, [r3, #0]
 800e9f2:	4b15      	ldr	r3, [pc, #84]	; (800ea48 <prvInsertBlockIntoFreeList+0xb0>)
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	d00d      	beq.n	800ea16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	685a      	ldr	r2, [r3, #4]
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	685b      	ldr	r3, [r3, #4]
 800ea04:	441a      	add	r2, r3
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	681a      	ldr	r2, [r3, #0]
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	601a      	str	r2, [r3, #0]
 800ea14:	e008      	b.n	800ea28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ea16:	4b0c      	ldr	r3, [pc, #48]	; (800ea48 <prvInsertBlockIntoFreeList+0xb0>)
 800ea18:	681a      	ldr	r2, [r3, #0]
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	601a      	str	r2, [r3, #0]
 800ea1e:	e003      	b.n	800ea28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	681a      	ldr	r2, [r3, #0]
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ea28:	68fa      	ldr	r2, [r7, #12]
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	429a      	cmp	r2, r3
 800ea2e:	d002      	beq.n	800ea36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	687a      	ldr	r2, [r7, #4]
 800ea34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ea36:	bf00      	nop
 800ea38:	3714      	adds	r7, #20
 800ea3a:	46bd      	mov	sp, r7
 800ea3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea40:	4770      	bx	lr
 800ea42:	bf00      	nop
 800ea44:	20004ee8 	.word	0x20004ee8
 800ea48:	20004ef0 	.word	0x20004ef0

0800ea4c <_ICM20948_SelectUserBank>:
#define ICM20948_AUTO_SELECT_CLOCK 0x01

uint8_t readGyroDataZ[2];

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, int userBankNum)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b08a      	sub	sp, #40	; 0x28
 800ea50:	af04      	add	r7, sp, #16
 800ea52:	60f8      	str	r0, [r7, #12]
 800ea54:	460b      	mov	r3, r1
 800ea56:	607a      	str	r2, [r7, #4]
 800ea58:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 800ea5a:	2300      	movs	r3, #0
 800ea5c:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	b2db      	uxtb	r3, r3
 800ea62:	011b      	lsls	r3, r3, #4
 800ea64:	b2db      	uxtb	r3, r3
 800ea66:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800ea68:	7afb      	ldrb	r3, [r7, #11]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d101      	bne.n	800ea72 <_ICM20948_SelectUserBank+0x26>
 800ea6e:	2368      	movs	r3, #104	; 0x68
 800ea70:	e000      	b.n	800ea74 <_ICM20948_SelectUserBank+0x28>
 800ea72:	2369      	movs	r3, #105	; 0x69
 800ea74:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 800ea76:	7dbb      	ldrb	r3, [r7, #22]
 800ea78:	b29b      	uxth	r3, r3
 800ea7a:	005b      	lsls	r3, r3, #1
 800ea7c:	b299      	uxth	r1, r3
 800ea7e:	230a      	movs	r3, #10
 800ea80:	9302      	str	r3, [sp, #8]
 800ea82:	2301      	movs	r3, #1
 800ea84:	9301      	str	r3, [sp, #4]
 800ea86:	f107 0315 	add.w	r3, r7, #21
 800ea8a:	9300      	str	r3, [sp, #0]
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	227f      	movs	r2, #127	; 0x7f
 800ea90:	68f8      	ldr	r0, [r7, #12]
 800ea92:	f7f9 f847 	bl	8007b24 <HAL_I2C_Mem_Write>
 800ea96:	4603      	mov	r3, r0
 800ea98:	75fb      	strb	r3, [r7, #23]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800ea9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	3718      	adds	r7, #24
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}

0800eaa4 <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b088      	sub	sp, #32
 800eaa8:	af04      	add	r7, sp, #16
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	4608      	mov	r0, r1
 800eaae:	4611      	mov	r1, r2
 800eab0:	461a      	mov	r2, r3
 800eab2:	4603      	mov	r3, r0
 800eab4:	70fb      	strb	r3, [r7, #3]
 800eab6:	460b      	mov	r3, r1
 800eab8:	70bb      	strb	r3, [r7, #2]
 800eaba:	4613      	mov	r3, r2
 800eabc:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800eabe:	2300      	movs	r3, #0
 800eac0:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800eac2:	78fb      	ldrb	r3, [r7, #3]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d101      	bne.n	800eacc <_ICM20948_WriteByte+0x28>
 800eac8:	2368      	movs	r3, #104	; 0x68
 800eaca:	e000      	b.n	800eace <_ICM20948_WriteByte+0x2a>
 800eacc:	2369      	movs	r3, #105	; 0x69
 800eace:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 800ead0:	7bbb      	ldrb	r3, [r7, #14]
 800ead2:	b29b      	uxth	r3, r3
 800ead4:	005b      	lsls	r3, r3, #1
 800ead6:	b299      	uxth	r1, r3
 800ead8:	78bb      	ldrb	r3, [r7, #2]
 800eada:	b29a      	uxth	r2, r3
 800eadc:	230a      	movs	r3, #10
 800eade:	9302      	str	r3, [sp, #8]
 800eae0:	2301      	movs	r3, #1
 800eae2:	9301      	str	r3, [sp, #4]
 800eae4:	1c7b      	adds	r3, r7, #1
 800eae6:	9300      	str	r3, [sp, #0]
 800eae8:	2301      	movs	r3, #1
 800eaea:	6878      	ldr	r0, [r7, #4]
 800eaec:	f7f9 f81a 	bl	8007b24 <HAL_I2C_Mem_Write>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800eaf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaf6:	4618      	mov	r0, r3
 800eaf8:	3710      	adds	r7, #16
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}

0800eafe <ICM20948_init>:

	return 0;
}

void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, uint8_t const selectAccelSensitivity)
{
 800eafe:	b580      	push	{r7, lr}
 800eb00:	b084      	sub	sp, #16
 800eb02:	af00      	add	r7, sp, #0
 800eb04:	6078      	str	r0, [r7, #4]
 800eb06:	4608      	mov	r0, r1
 800eb08:	4611      	mov	r1, r2
 800eb0a:	461a      	mov	r2, r3
 800eb0c:	4603      	mov	r3, r0
 800eb0e:	70fb      	strb	r3, [r7, #3]
 800eb10:	460b      	mov	r3, r1
 800eb12:	70bb      	strb	r3, [r7, #2]
 800eb14:	4613      	mov	r3, r2
 800eb16:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800eb18:	2300      	movs	r3, #0
 800eb1a:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800eb1c:	78fb      	ldrb	r3, [r7, #3]
 800eb1e:	2200      	movs	r2, #0
 800eb20:	4619      	mov	r1, r3
 800eb22:	6878      	ldr	r0, [r7, #4]
 800eb24:	f7ff ff92 	bl	800ea4c <_ICM20948_SelectUserBank>
 800eb28:	4603      	mov	r3, r0
 800eb2a:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800eb2c:	78f9      	ldrb	r1, [r7, #3]
 800eb2e:	2380      	movs	r3, #128	; 0x80
 800eb30:	2206      	movs	r2, #6
 800eb32:	6878      	ldr	r0, [r7, #4]
 800eb34:	f7ff ffb6 	bl	800eaa4 <_ICM20948_WriteByte>
 800eb38:	4603      	mov	r3, r0
 800eb3a:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_RESET);

	HAL_Delay(200);
 800eb3c:	20c8      	movs	r0, #200	; 0xc8
 800eb3e:	f7f7 ff5f 	bl	8006a00 <HAL_Delay>

	status = _ICM20948_WriteByte(
 800eb42:	78f9      	ldrb	r1, [r7, #3]
 800eb44:	2301      	movs	r3, #1
 800eb46:	2206      	movs	r2, #6
 800eb48:	6878      	ldr	r0, [r7, #4]
 800eb4a:	f7ff ffab 	bl	800eaa4 <_ICM20948_WriteByte>
 800eb4e:	4603      	mov	r3, r0
 800eb50:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_AUTO_SELECT_CLOCK);

	// enable sensors
	status = _ICM20948_WriteByte(
 800eb52:	78f9      	ldrb	r1, [r7, #3]
 800eb54:	2300      	movs	r3, #0
 800eb56:	2207      	movs	r2, #7
 800eb58:	6878      	ldr	r0, [r7, #4]
 800eb5a:	f7ff ffa3 	bl	800eaa4 <_ICM20948_WriteByte>
 800eb5e:	4603      	mov	r3, r0
 800eb60:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
		ICM20948_ENABLE_SENSORS);
	// For some reason this needs to be tested

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 800eb62:	78fb      	ldrb	r3, [r7, #3]
 800eb64:	2202      	movs	r2, #2
 800eb66:	4619      	mov	r1, r3
 800eb68:	6878      	ldr	r0, [r7, #4]
 800eb6a:	f7ff ff6f 	bl	800ea4c <_ICM20948_SelectUserBank>
 800eb6e:	4603      	mov	r3, r0
 800eb70:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
		3 << GYRO_DLPFCFG_BIT | selectGyroSensitivity << BIT_1 | EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 800eb72:	78bb      	ldrb	r3, [r7, #2]
 800eb74:	005b      	lsls	r3, r3, #1
 800eb76:	b25b      	sxtb	r3, r3
 800eb78:	f043 0319 	orr.w	r3, r3, #25
 800eb7c:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800eb7e:	b2db      	uxtb	r3, r3
 800eb80:	78f9      	ldrb	r1, [r7, #3]
 800eb82:	2201      	movs	r2, #1
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f7ff ff8d 	bl	800eaa4 <_ICM20948_WriteByte>
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800eb8e:	78f9      	ldrb	r1, [r7, #3]
 800eb90:	2303      	movs	r3, #3
 800eb92:	2253      	movs	r2, #83	; 0x53
 800eb94:	6878      	ldr	r0, [r7, #4]
 800eb96:	f7ff ff85 	bl	800eaa4 <_ICM20948_WriteByte>
 800eb9a:	4603      	mov	r3, r0
 800eb9c:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__TEMP_CONFIG__REGISTER,
		0x03); // Don't understand how this works

	status = _ICM20948_WriteByte(
 800eb9e:	78f9      	ldrb	r1, [r7, #3]
 800eba0:	2304      	movs	r3, #4
 800eba2:	2200      	movs	r2, #0
 800eba4:	6878      	ldr	r0, [r7, #4]
 800eba6:	f7ff ff7d 	bl	800eaa4 <_ICM20948_WriteByte>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
		0x03 << BIT_3 | selectAccelSensitivity << BIT_1 | 0x01 << BIT_0);
 800ebae:	787b      	ldrb	r3, [r7, #1]
 800ebb0:	005b      	lsls	r3, r3, #1
 800ebb2:	b25b      	sxtb	r3, r3
 800ebb4:	f043 0319 	orr.w	r3, r3, #25
 800ebb8:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800ebba:	b2db      	uxtb	r3, r3
 800ebbc:	78f9      	ldrb	r1, [r7, #3]
 800ebbe:	2214      	movs	r2, #20
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f7ff ff6f 	bl	800eaa4 <_ICM20948_WriteByte>
 800ebc6:	4603      	mov	r3, r0
 800ebc8:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800ebca:	78f9      	ldrb	r1, [r7, #3]
 800ebcc:	2304      	movs	r3, #4
 800ebce:	2211      	movs	r2, #17
 800ebd0:	6878      	ldr	r0, [r7, #4]
 800ebd2:	f7ff ff67 	bl	800eaa4 <_ICM20948_WriteByte>
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
		0x04); // Don't understand how this works

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800ebda:	78fb      	ldrb	r3, [r7, #3]
 800ebdc:	2200      	movs	r2, #0
 800ebde:	4619      	mov	r1, r3
 800ebe0:	6878      	ldr	r0, [r7, #4]
 800ebe2:	f7ff ff33 	bl	800ea4c <_ICM20948_SelectUserBank>
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800ebea:	78f9      	ldrb	r1, [r7, #3]
 800ebec:	2302      	movs	r3, #2
 800ebee:	220f      	movs	r2, #15
 800ebf0:	6878      	ldr	r0, [r7, #4]
 800ebf2:	f7ff ff57 	bl	800eaa4 <_ICM20948_WriteByte>
 800ebf6:	4603      	mov	r3, r0
 800ebf8:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
		0x02); // Don't understand how this works

	status = _AK09918_WriteByte(hi2c, AK09916__CNTL2__REGISTER, 0x08);
 800ebfa:	2208      	movs	r2, #8
 800ebfc:	2131      	movs	r1, #49	; 0x31
 800ebfe:	6878      	ldr	r0, [r7, #4]
 800ec00:	f000 f806 	bl	800ec10 <_AK09918_WriteByte>
 800ec04:	4603      	mov	r3, r0
 800ec06:	73fb      	strb	r3, [r7, #15]
}
 800ec08:	bf00      	nop
 800ec0a:	3710      	adds	r7, #16
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	bd80      	pop	{r7, pc}

0800ec10 <_AK09918_WriteByte>:

	return status;
}

HAL_StatusTypeDef _AK09918_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const registerAddress, uint8_t writeData)
{
 800ec10:	b580      	push	{r7, lr}
 800ec12:	b088      	sub	sp, #32
 800ec14:	af04      	add	r7, sp, #16
 800ec16:	6078      	str	r0, [r7, #4]
 800ec18:	460b      	mov	r3, r1
 800ec1a:	70fb      	strb	r3, [r7, #3]
 800ec1c:	4613      	mov	r3, r2
 800ec1e:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 800ec20:	2300      	movs	r3, #0
 800ec22:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(
 800ec24:	78fb      	ldrb	r3, [r7, #3]
 800ec26:	b29a      	uxth	r2, r3
 800ec28:	230a      	movs	r3, #10
 800ec2a:	9302      	str	r3, [sp, #8]
 800ec2c:	2301      	movs	r3, #1
 800ec2e:	9301      	str	r3, [sp, #4]
 800ec30:	1cbb      	adds	r3, r7, #2
 800ec32:	9300      	str	r3, [sp, #0]
 800ec34:	2301      	movs	r3, #1
 800ec36:	2118      	movs	r1, #24
 800ec38:	6878      	ldr	r0, [r7, #4]
 800ec3a:	f7f8 ff73 	bl	8007b24 <HAL_I2C_Mem_Write>
 800ec3e:	4603      	mov	r3, r0
 800ec40:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800ec42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec44:	4618      	mov	r0, r3
 800ec46:	3710      	adds	r7, #16
 800ec48:	46bd      	mov	sp, r7
 800ec4a:	bd80      	pop	{r7, pc}

0800ec4c <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b082      	sub	sp, #8
 800ec50:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800ec52:	2300      	movs	r3, #0
 800ec54:	71fb      	strb	r3, [r7, #7]
 800ec56:	e026      	b.n	800eca6 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte(0xb0 + i, OLED_CMD);
 800ec58:	79fb      	ldrb	r3, [r7, #7]
 800ec5a:	3b50      	subs	r3, #80	; 0x50
 800ec5c:	b2db      	uxtb	r3, r3
 800ec5e:	2100      	movs	r1, #0
 800ec60:	4618      	mov	r0, r3
 800ec62:	f000 f82b 	bl	800ecbc <OLED_WR_Byte>
		OLED_WR_Byte(0x00, OLED_CMD);
 800ec66:	2100      	movs	r1, #0
 800ec68:	2000      	movs	r0, #0
 800ec6a:	f000 f827 	bl	800ecbc <OLED_WR_Byte>
		OLED_WR_Byte(0x10, OLED_CMD);
 800ec6e:	2100      	movs	r1, #0
 800ec70:	2010      	movs	r0, #16
 800ec72:	f000 f823 	bl	800ecbc <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800ec76:	2300      	movs	r3, #0
 800ec78:	71bb      	strb	r3, [r7, #6]
 800ec7a:	e00d      	b.n	800ec98 <OLED_Refresh_Gram+0x4c>
			OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 800ec7c:	79ba      	ldrb	r2, [r7, #6]
 800ec7e:	79fb      	ldrb	r3, [r7, #7]
 800ec80:	490d      	ldr	r1, [pc, #52]	; (800ecb8 <OLED_Refresh_Gram+0x6c>)
 800ec82:	00d2      	lsls	r2, r2, #3
 800ec84:	440a      	add	r2, r1
 800ec86:	4413      	add	r3, r2
 800ec88:	781b      	ldrb	r3, [r3, #0]
 800ec8a:	2101      	movs	r1, #1
 800ec8c:	4618      	mov	r0, r3
 800ec8e:	f000 f815 	bl	800ecbc <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800ec92:	79bb      	ldrb	r3, [r7, #6]
 800ec94:	3301      	adds	r3, #1
 800ec96:	71bb      	strb	r3, [r7, #6]
 800ec98:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	daed      	bge.n	800ec7c <OLED_Refresh_Gram+0x30>
	for (i = 0; i < 8; i++)
 800eca0:	79fb      	ldrb	r3, [r7, #7]
 800eca2:	3301      	adds	r3, #1
 800eca4:	71fb      	strb	r3, [r7, #7]
 800eca6:	79fb      	ldrb	r3, [r7, #7]
 800eca8:	2b07      	cmp	r3, #7
 800ecaa:	d9d5      	bls.n	800ec58 <OLED_Refresh_Gram+0xc>
	}
}
 800ecac:	bf00      	nop
 800ecae:	bf00      	nop
 800ecb0:	3708      	adds	r7, #8
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	bd80      	pop	{r7, pc}
 800ecb6:	bf00      	nop
 800ecb8:	20004f08 	.word	0x20004f08

0800ecbc <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat, uint8_t cmd)
{
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b084      	sub	sp, #16
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	460a      	mov	r2, r1
 800ecc6:	71fb      	strb	r3, [r7, #7]
 800ecc8:	4613      	mov	r3, r2
 800ecca:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	if (cmd)
 800eccc:	79bb      	ldrb	r3, [r7, #6]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d006      	beq.n	800ece0 <OLED_WR_Byte+0x24>
		OLED_RS_Set();
 800ecd2:	2201      	movs	r2, #1
 800ecd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ecd8:	481c      	ldr	r0, [pc, #112]	; (800ed4c <OLED_WR_Byte+0x90>)
 800ecda:	f7f8 fdc5 	bl	8007868 <HAL_GPIO_WritePin>
 800ecde:	e005      	b.n	800ecec <OLED_WR_Byte+0x30>
	else
		OLED_RS_Clr();
 800ece0:	2200      	movs	r2, #0
 800ece2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ece6:	4819      	ldr	r0, [pc, #100]	; (800ed4c <OLED_WR_Byte+0x90>)
 800ece8:	f7f8 fdbe 	bl	8007868 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 800ecec:	2300      	movs	r3, #0
 800ecee:	73fb      	strb	r3, [r7, #15]
 800ecf0:	e01e      	b.n	800ed30 <OLED_WR_Byte+0x74>
	{
		OLED_SCLK_Clr();
 800ecf2:	2200      	movs	r2, #0
 800ecf4:	2120      	movs	r1, #32
 800ecf6:	4815      	ldr	r0, [pc, #84]	; (800ed4c <OLED_WR_Byte+0x90>)
 800ecf8:	f7f8 fdb6 	bl	8007868 <HAL_GPIO_WritePin>
		if (dat & 0x80)
 800ecfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	da05      	bge.n	800ed10 <OLED_WR_Byte+0x54>
			OLED_SDIN_Set();
 800ed04:	2201      	movs	r2, #1
 800ed06:	2140      	movs	r1, #64	; 0x40
 800ed08:	4810      	ldr	r0, [pc, #64]	; (800ed4c <OLED_WR_Byte+0x90>)
 800ed0a:	f7f8 fdad 	bl	8007868 <HAL_GPIO_WritePin>
 800ed0e:	e004      	b.n	800ed1a <OLED_WR_Byte+0x5e>
		else
			OLED_SDIN_Clr();
 800ed10:	2200      	movs	r2, #0
 800ed12:	2140      	movs	r1, #64	; 0x40
 800ed14:	480d      	ldr	r0, [pc, #52]	; (800ed4c <OLED_WR_Byte+0x90>)
 800ed16:	f7f8 fda7 	bl	8007868 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800ed1a:	2201      	movs	r2, #1
 800ed1c:	2120      	movs	r1, #32
 800ed1e:	480b      	ldr	r0, [pc, #44]	; (800ed4c <OLED_WR_Byte+0x90>)
 800ed20:	f7f8 fda2 	bl	8007868 <HAL_GPIO_WritePin>
		dat <<= 1;
 800ed24:	79fb      	ldrb	r3, [r7, #7]
 800ed26:	005b      	lsls	r3, r3, #1
 800ed28:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++)
 800ed2a:	7bfb      	ldrb	r3, [r7, #15]
 800ed2c:	3301      	adds	r3, #1
 800ed2e:	73fb      	strb	r3, [r7, #15]
 800ed30:	7bfb      	ldrb	r3, [r7, #15]
 800ed32:	2b07      	cmp	r3, #7
 800ed34:	d9dd      	bls.n	800ecf2 <OLED_WR_Byte+0x36>
	}
	OLED_RS_Set();
 800ed36:	2201      	movs	r2, #1
 800ed38:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ed3c:	4803      	ldr	r0, [pc, #12]	; (800ed4c <OLED_WR_Byte+0x90>)
 800ed3e:	f7f8 fd93 	bl	8007868 <HAL_GPIO_WritePin>
}
 800ed42:	bf00      	nop
 800ed44:	3710      	adds	r7, #16
 800ed46:	46bd      	mov	sp, r7
 800ed48:	bd80      	pop	{r7, pc}
 800ed4a:	bf00      	nop
 800ed4c:	40021000 	.word	0x40021000

0800ed50 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/
void OLED_Clear(void)
{
 800ed50:	b580      	push	{r7, lr}
 800ed52:	b082      	sub	sp, #8
 800ed54:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800ed56:	2300      	movs	r3, #0
 800ed58:	71fb      	strb	r3, [r7, #7]
 800ed5a:	e014      	b.n	800ed86 <OLED_Clear+0x36>
		for (n = 0; n < 128; n++)
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	71bb      	strb	r3, [r7, #6]
 800ed60:	e00a      	b.n	800ed78 <OLED_Clear+0x28>
			OLED_GRAM[n][i] = 0X00;
 800ed62:	79ba      	ldrb	r2, [r7, #6]
 800ed64:	79fb      	ldrb	r3, [r7, #7]
 800ed66:	490c      	ldr	r1, [pc, #48]	; (800ed98 <OLED_Clear+0x48>)
 800ed68:	00d2      	lsls	r2, r2, #3
 800ed6a:	440a      	add	r2, r1
 800ed6c:	4413      	add	r3, r2
 800ed6e:	2200      	movs	r2, #0
 800ed70:	701a      	strb	r2, [r3, #0]
		for (n = 0; n < 128; n++)
 800ed72:	79bb      	ldrb	r3, [r7, #6]
 800ed74:	3301      	adds	r3, #1
 800ed76:	71bb      	strb	r3, [r7, #6]
 800ed78:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	daf0      	bge.n	800ed62 <OLED_Clear+0x12>
	for (i = 0; i < 8; i++)
 800ed80:	79fb      	ldrb	r3, [r7, #7]
 800ed82:	3301      	adds	r3, #1
 800ed84:	71fb      	strb	r3, [r7, #7]
 800ed86:	79fb      	ldrb	r3, [r7, #7]
 800ed88:	2b07      	cmp	r3, #7
 800ed8a:	d9e7      	bls.n	800ed5c <OLED_Clear+0xc>
	OLED_Refresh_Gram(); // Refresh
 800ed8c:	f7ff ff5e 	bl	800ec4c <OLED_Refresh_Gram>
}
 800ed90:	bf00      	nop
 800ed92:	3708      	adds	r7, #8
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}
 800ed98:	20004f08 	.word	0x20004f08

0800ed9c <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/
void OLED_DrawPoint(uint8_t x, uint8_t y, uint8_t t)
{
 800ed9c:	b480      	push	{r7}
 800ed9e:	b085      	sub	sp, #20
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	4603      	mov	r3, r0
 800eda4:	71fb      	strb	r3, [r7, #7]
 800eda6:	460b      	mov	r3, r1
 800eda8:	71bb      	strb	r3, [r7, #6]
 800edaa:	4613      	mov	r3, r2
 800edac:	717b      	strb	r3, [r7, #5]
	uint8_t pos, bx, temp = 0;
 800edae:	2300      	movs	r3, #0
 800edb0:	73fb      	strb	r3, [r7, #15]
	if (x > 127 || y > 63)
 800edb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	db41      	blt.n	800ee3e <OLED_DrawPoint+0xa2>
 800edba:	79bb      	ldrb	r3, [r7, #6]
 800edbc:	2b3f      	cmp	r3, #63	; 0x3f
 800edbe:	d83e      	bhi.n	800ee3e <OLED_DrawPoint+0xa2>
		return; // Out of reach
	pos = 7 - y / 8;
 800edc0:	79bb      	ldrb	r3, [r7, #6]
 800edc2:	08db      	lsrs	r3, r3, #3
 800edc4:	b2db      	uxtb	r3, r3
 800edc6:	f1c3 0307 	rsb	r3, r3, #7
 800edca:	73bb      	strb	r3, [r7, #14]
	bx = y % 8;
 800edcc:	79bb      	ldrb	r3, [r7, #6]
 800edce:	f003 0307 	and.w	r3, r3, #7
 800edd2:	737b      	strb	r3, [r7, #13]
	temp = 1 << (7 - bx);
 800edd4:	7b7b      	ldrb	r3, [r7, #13]
 800edd6:	f1c3 0307 	rsb	r3, r3, #7
 800edda:	2201      	movs	r2, #1
 800eddc:	fa02 f303 	lsl.w	r3, r2, r3
 800ede0:	73fb      	strb	r3, [r7, #15]
	if (t)
 800ede2:	797b      	ldrb	r3, [r7, #5]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d012      	beq.n	800ee0e <OLED_DrawPoint+0x72>
		OLED_GRAM[x][pos] |= temp;
 800ede8:	79fa      	ldrb	r2, [r7, #7]
 800edea:	7bbb      	ldrb	r3, [r7, #14]
 800edec:	4917      	ldr	r1, [pc, #92]	; (800ee4c <OLED_DrawPoint+0xb0>)
 800edee:	00d2      	lsls	r2, r2, #3
 800edf0:	440a      	add	r2, r1
 800edf2:	4413      	add	r3, r2
 800edf4:	7818      	ldrb	r0, [r3, #0]
 800edf6:	79fa      	ldrb	r2, [r7, #7]
 800edf8:	7bbb      	ldrb	r3, [r7, #14]
 800edfa:	7bf9      	ldrb	r1, [r7, #15]
 800edfc:	4301      	orrs	r1, r0
 800edfe:	b2c8      	uxtb	r0, r1
 800ee00:	4912      	ldr	r1, [pc, #72]	; (800ee4c <OLED_DrawPoint+0xb0>)
 800ee02:	00d2      	lsls	r2, r2, #3
 800ee04:	440a      	add	r2, r1
 800ee06:	4413      	add	r3, r2
 800ee08:	4602      	mov	r2, r0
 800ee0a:	701a      	strb	r2, [r3, #0]
 800ee0c:	e018      	b.n	800ee40 <OLED_DrawPoint+0xa4>
	else
		OLED_GRAM[x][pos] &= ~temp;
 800ee0e:	79fa      	ldrb	r2, [r7, #7]
 800ee10:	7bbb      	ldrb	r3, [r7, #14]
 800ee12:	490e      	ldr	r1, [pc, #56]	; (800ee4c <OLED_DrawPoint+0xb0>)
 800ee14:	00d2      	lsls	r2, r2, #3
 800ee16:	440a      	add	r2, r1
 800ee18:	4413      	add	r3, r2
 800ee1a:	781b      	ldrb	r3, [r3, #0]
 800ee1c:	b25a      	sxtb	r2, r3
 800ee1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ee22:	43db      	mvns	r3, r3
 800ee24:	b25b      	sxtb	r3, r3
 800ee26:	4013      	ands	r3, r2
 800ee28:	b259      	sxtb	r1, r3
 800ee2a:	79fa      	ldrb	r2, [r7, #7]
 800ee2c:	7bbb      	ldrb	r3, [r7, #14]
 800ee2e:	b2c8      	uxtb	r0, r1
 800ee30:	4906      	ldr	r1, [pc, #24]	; (800ee4c <OLED_DrawPoint+0xb0>)
 800ee32:	00d2      	lsls	r2, r2, #3
 800ee34:	440a      	add	r2, r1
 800ee36:	4413      	add	r3, r2
 800ee38:	4602      	mov	r2, r0
 800ee3a:	701a      	strb	r2, [r3, #0]
 800ee3c:	e000      	b.n	800ee40 <OLED_DrawPoint+0xa4>
		return; // Out of reach
 800ee3e:	bf00      	nop
}
 800ee40:	3714      	adds	r7, #20
 800ee42:	46bd      	mov	sp, r7
 800ee44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee48:	4770      	bx	lr
 800ee4a:	bf00      	nop
 800ee4c:	20004f08 	.word	0x20004f08

0800ee50 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size, uint8_t mode)
{
 800ee50:	b590      	push	{r4, r7, lr}
 800ee52:	b085      	sub	sp, #20
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	4604      	mov	r4, r0
 800ee58:	4608      	mov	r0, r1
 800ee5a:	4611      	mov	r1, r2
 800ee5c:	461a      	mov	r2, r3
 800ee5e:	4623      	mov	r3, r4
 800ee60:	71fb      	strb	r3, [r7, #7]
 800ee62:	4603      	mov	r3, r0
 800ee64:	71bb      	strb	r3, [r7, #6]
 800ee66:	460b      	mov	r3, r1
 800ee68:	717b      	strb	r3, [r7, #5]
 800ee6a:	4613      	mov	r3, r2
 800ee6c:	713b      	strb	r3, [r7, #4]
	uint8_t temp, t, t1;
	uint8_t y0 = y;
 800ee6e:	79bb      	ldrb	r3, [r7, #6]
 800ee70:	733b      	strb	r3, [r7, #12]
	chr = chr - ' ';
 800ee72:	797b      	ldrb	r3, [r7, #5]
 800ee74:	3b20      	subs	r3, #32
 800ee76:	717b      	strb	r3, [r7, #5]
	for (t = 0; t < size; t++)
 800ee78:	2300      	movs	r3, #0
 800ee7a:	73bb      	strb	r3, [r7, #14]
 800ee7c:	e04d      	b.n	800ef1a <OLED_ShowChar+0xca>
	{
		if (size == 12)
 800ee7e:	793b      	ldrb	r3, [r7, #4]
 800ee80:	2b0c      	cmp	r3, #12
 800ee82:	d10b      	bne.n	800ee9c <OLED_ShowChar+0x4c>
			temp = oled_asc2_1206[chr][t]; // 1206 Size
 800ee84:	797a      	ldrb	r2, [r7, #5]
 800ee86:	7bb9      	ldrb	r1, [r7, #14]
 800ee88:	4828      	ldr	r0, [pc, #160]	; (800ef2c <OLED_ShowChar+0xdc>)
 800ee8a:	4613      	mov	r3, r2
 800ee8c:	005b      	lsls	r3, r3, #1
 800ee8e:	4413      	add	r3, r2
 800ee90:	009b      	lsls	r3, r3, #2
 800ee92:	4403      	add	r3, r0
 800ee94:	440b      	add	r3, r1
 800ee96:	781b      	ldrb	r3, [r3, #0]
 800ee98:	73fb      	strb	r3, [r7, #15]
 800ee9a:	e007      	b.n	800eeac <OLED_ShowChar+0x5c>
		else
			temp = oled_asc2_1608[chr][t]; // 1608 Size
 800ee9c:	797a      	ldrb	r2, [r7, #5]
 800ee9e:	7bbb      	ldrb	r3, [r7, #14]
 800eea0:	4923      	ldr	r1, [pc, #140]	; (800ef30 <OLED_ShowChar+0xe0>)
 800eea2:	0112      	lsls	r2, r2, #4
 800eea4:	440a      	add	r2, r1
 800eea6:	4413      	add	r3, r2
 800eea8:	781b      	ldrb	r3, [r3, #0]
 800eeaa:	73fb      	strb	r3, [r7, #15]
		for (t1 = 0; t1 < 8; t1++)
 800eeac:	2300      	movs	r3, #0
 800eeae:	737b      	strb	r3, [r7, #13]
 800eeb0:	e02d      	b.n	800ef0e <OLED_ShowChar+0xbe>
		{
			if (temp & 0x80)
 800eeb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	da07      	bge.n	800eeca <OLED_ShowChar+0x7a>
				OLED_DrawPoint(x, y, mode);
 800eeba:	f897 2020 	ldrb.w	r2, [r7, #32]
 800eebe:	79b9      	ldrb	r1, [r7, #6]
 800eec0:	79fb      	ldrb	r3, [r7, #7]
 800eec2:	4618      	mov	r0, r3
 800eec4:	f7ff ff6a 	bl	800ed9c <OLED_DrawPoint>
 800eec8:	e00c      	b.n	800eee4 <OLED_ShowChar+0x94>
			else
				OLED_DrawPoint(x, y, !mode);
 800eeca:	f897 3020 	ldrb.w	r3, [r7, #32]
 800eece:	2b00      	cmp	r3, #0
 800eed0:	bf0c      	ite	eq
 800eed2:	2301      	moveq	r3, #1
 800eed4:	2300      	movne	r3, #0
 800eed6:	b2db      	uxtb	r3, r3
 800eed8:	461a      	mov	r2, r3
 800eeda:	79b9      	ldrb	r1, [r7, #6]
 800eedc:	79fb      	ldrb	r3, [r7, #7]
 800eede:	4618      	mov	r0, r3
 800eee0:	f7ff ff5c 	bl	800ed9c <OLED_DrawPoint>
			temp <<= 1;
 800eee4:	7bfb      	ldrb	r3, [r7, #15]
 800eee6:	005b      	lsls	r3, r3, #1
 800eee8:	73fb      	strb	r3, [r7, #15]
			y++;
 800eeea:	79bb      	ldrb	r3, [r7, #6]
 800eeec:	3301      	adds	r3, #1
 800eeee:	71bb      	strb	r3, [r7, #6]
			if ((y - y0) == size)
 800eef0:	79ba      	ldrb	r2, [r7, #6]
 800eef2:	7b3b      	ldrb	r3, [r7, #12]
 800eef4:	1ad2      	subs	r2, r2, r3
 800eef6:	793b      	ldrb	r3, [r7, #4]
 800eef8:	429a      	cmp	r2, r3
 800eefa:	d105      	bne.n	800ef08 <OLED_ShowChar+0xb8>
			{
				y = y0;
 800eefc:	7b3b      	ldrb	r3, [r7, #12]
 800eefe:	71bb      	strb	r3, [r7, #6]
				x++;
 800ef00:	79fb      	ldrb	r3, [r7, #7]
 800ef02:	3301      	adds	r3, #1
 800ef04:	71fb      	strb	r3, [r7, #7]
				break;
 800ef06:	e005      	b.n	800ef14 <OLED_ShowChar+0xc4>
		for (t1 = 0; t1 < 8; t1++)
 800ef08:	7b7b      	ldrb	r3, [r7, #13]
 800ef0a:	3301      	adds	r3, #1
 800ef0c:	737b      	strb	r3, [r7, #13]
 800ef0e:	7b7b      	ldrb	r3, [r7, #13]
 800ef10:	2b07      	cmp	r3, #7
 800ef12:	d9ce      	bls.n	800eeb2 <OLED_ShowChar+0x62>
	for (t = 0; t < size; t++)
 800ef14:	7bbb      	ldrb	r3, [r7, #14]
 800ef16:	3301      	adds	r3, #1
 800ef18:	73bb      	strb	r3, [r7, #14]
 800ef1a:	7bba      	ldrb	r2, [r7, #14]
 800ef1c:	793b      	ldrb	r3, [r7, #4]
 800ef1e:	429a      	cmp	r2, r3
 800ef20:	d3ad      	bcc.n	800ee7e <OLED_ShowChar+0x2e>
			}
		}
	}
}
 800ef22:	bf00      	nop
 800ef24:	bf00      	nop
 800ef26:	3714      	adds	r7, #20
 800ef28:	46bd      	mov	sp, r7
 800ef2a:	bd90      	pop	{r4, r7, pc}
 800ef2c:	0800fe18 	.word	0x0800fe18
 800ef30:	0801028c 	.word	0x0801028c

0800ef34 <oled_pow>:

uint32_t oled_pow(uint8_t m, uint8_t n)
{
 800ef34:	b480      	push	{r7}
 800ef36:	b085      	sub	sp, #20
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	4603      	mov	r3, r0
 800ef3c:	460a      	mov	r2, r1
 800ef3e:	71fb      	strb	r3, [r7, #7]
 800ef40:	4613      	mov	r3, r2
 800ef42:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 800ef44:	2301      	movs	r3, #1
 800ef46:	60fb      	str	r3, [r7, #12]
	while (n--)
 800ef48:	e004      	b.n	800ef54 <oled_pow+0x20>
		result *= m;
 800ef4a:	79fa      	ldrb	r2, [r7, #7]
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	fb02 f303 	mul.w	r3, r2, r3
 800ef52:	60fb      	str	r3, [r7, #12]
	while (n--)
 800ef54:	79bb      	ldrb	r3, [r7, #6]
 800ef56:	1e5a      	subs	r2, r3, #1
 800ef58:	71ba      	strb	r2, [r7, #6]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d1f5      	bne.n	800ef4a <oled_pow+0x16>
	return result;
 800ef5e:	68fb      	ldr	r3, [r7, #12]
}
 800ef60:	4618      	mov	r0, r3
 800ef62:	3714      	adds	r7, #20
 800ef64:	46bd      	mov	sp, r7
 800ef66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef6a:	4770      	bx	lr

0800ef6c <OLED_ShowNumber>:

/**************************************************************************
Show Two Number
**************************************************************************/
void OLED_ShowNumber(uint8_t x, uint8_t y, uint32_t num, uint8_t len, uint8_t size)
{
 800ef6c:	b590      	push	{r4, r7, lr}
 800ef6e:	b087      	sub	sp, #28
 800ef70:	af02      	add	r7, sp, #8
 800ef72:	603a      	str	r2, [r7, #0]
 800ef74:	461a      	mov	r2, r3
 800ef76:	4603      	mov	r3, r0
 800ef78:	71fb      	strb	r3, [r7, #7]
 800ef7a:	460b      	mov	r3, r1
 800ef7c:	71bb      	strb	r3, [r7, #6]
 800ef7e:	4613      	mov	r3, r2
 800ef80:	717b      	strb	r3, [r7, #5]
	uint8_t t, temp;
	uint8_t enshow = 0;
 800ef82:	2300      	movs	r3, #0
 800ef84:	73bb      	strb	r3, [r7, #14]
	for (t = 0; t < len; t++)
 800ef86:	2300      	movs	r3, #0
 800ef88:	73fb      	strb	r3, [r7, #15]
 800ef8a:	e051      	b.n	800f030 <OLED_ShowNumber+0xc4>
	{
		temp = (num / oled_pow(10, len - t - 1)) % 10;
 800ef8c:	797a      	ldrb	r2, [r7, #5]
 800ef8e:	7bfb      	ldrb	r3, [r7, #15]
 800ef90:	1ad3      	subs	r3, r2, r3
 800ef92:	b2db      	uxtb	r3, r3
 800ef94:	3b01      	subs	r3, #1
 800ef96:	b2db      	uxtb	r3, r3
 800ef98:	4619      	mov	r1, r3
 800ef9a:	200a      	movs	r0, #10
 800ef9c:	f7ff ffca 	bl	800ef34 <oled_pow>
 800efa0:	4602      	mov	r2, r0
 800efa2:	683b      	ldr	r3, [r7, #0]
 800efa4:	fbb3 f1f2 	udiv	r1, r3, r2
 800efa8:	4b26      	ldr	r3, [pc, #152]	; (800f044 <OLED_ShowNumber+0xd8>)
 800efaa:	fba3 2301 	umull	r2, r3, r3, r1
 800efae:	08da      	lsrs	r2, r3, #3
 800efb0:	4613      	mov	r3, r2
 800efb2:	009b      	lsls	r3, r3, #2
 800efb4:	4413      	add	r3, r2
 800efb6:	005b      	lsls	r3, r3, #1
 800efb8:	1aca      	subs	r2, r1, r3
 800efba:	4613      	mov	r3, r2
 800efbc:	737b      	strb	r3, [r7, #13]
		if (enshow == 0 && t < (len - 1))
 800efbe:	7bbb      	ldrb	r3, [r7, #14]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d11d      	bne.n	800f000 <OLED_ShowNumber+0x94>
 800efc4:	7bfa      	ldrb	r2, [r7, #15]
 800efc6:	797b      	ldrb	r3, [r7, #5]
 800efc8:	3b01      	subs	r3, #1
 800efca:	429a      	cmp	r2, r3
 800efcc:	da18      	bge.n	800f000 <OLED_ShowNumber+0x94>
		{
			if (temp == 0)
 800efce:	7b7b      	ldrb	r3, [r7, #13]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d113      	bne.n	800effc <OLED_ShowNumber+0x90>
			{
				OLED_ShowChar(x + (size / 2) * t, y, ' ', size, 1);
 800efd4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800efd8:	085b      	lsrs	r3, r3, #1
 800efda:	b2db      	uxtb	r3, r3
 800efdc:	7bfa      	ldrb	r2, [r7, #15]
 800efde:	fb12 f303 	smulbb	r3, r2, r3
 800efe2:	b2da      	uxtb	r2, r3
 800efe4:	79fb      	ldrb	r3, [r7, #7]
 800efe6:	4413      	add	r3, r2
 800efe8:	b2d8      	uxtb	r0, r3
 800efea:	f897 3020 	ldrb.w	r3, [r7, #32]
 800efee:	79b9      	ldrb	r1, [r7, #6]
 800eff0:	2201      	movs	r2, #1
 800eff2:	9200      	str	r2, [sp, #0]
 800eff4:	2220      	movs	r2, #32
 800eff6:	f7ff ff2b 	bl	800ee50 <OLED_ShowChar>
				continue;
 800effa:	e016      	b.n	800f02a <OLED_ShowNumber+0xbe>
			}
			else
				enshow = 1;
 800effc:	2301      	movs	r3, #1
 800effe:	73bb      	strb	r3, [r7, #14]
		}
		OLED_ShowChar(x + (size / 2) * t, y, temp + '0', size, 1);
 800f000:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f004:	085b      	lsrs	r3, r3, #1
 800f006:	b2db      	uxtb	r3, r3
 800f008:	7bfa      	ldrb	r2, [r7, #15]
 800f00a:	fb12 f303 	smulbb	r3, r2, r3
 800f00e:	b2da      	uxtb	r2, r3
 800f010:	79fb      	ldrb	r3, [r7, #7]
 800f012:	4413      	add	r3, r2
 800f014:	b2d8      	uxtb	r0, r3
 800f016:	7b7b      	ldrb	r3, [r7, #13]
 800f018:	3330      	adds	r3, #48	; 0x30
 800f01a:	b2da      	uxtb	r2, r3
 800f01c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f020:	79b9      	ldrb	r1, [r7, #6]
 800f022:	2401      	movs	r4, #1
 800f024:	9400      	str	r4, [sp, #0]
 800f026:	f7ff ff13 	bl	800ee50 <OLED_ShowChar>
	for (t = 0; t < len; t++)
 800f02a:	7bfb      	ldrb	r3, [r7, #15]
 800f02c:	3301      	adds	r3, #1
 800f02e:	73fb      	strb	r3, [r7, #15]
 800f030:	7bfa      	ldrb	r2, [r7, #15]
 800f032:	797b      	ldrb	r3, [r7, #5]
 800f034:	429a      	cmp	r2, r3
 800f036:	d3a9      	bcc.n	800ef8c <OLED_ShowNumber+0x20>
	}
}
 800f038:	bf00      	nop
 800f03a:	bf00      	nop
 800f03c:	3714      	adds	r7, #20
 800f03e:	46bd      	mov	sp, r7
 800f040:	bd90      	pop	{r4, r7, pc}
 800f042:	bf00      	nop
 800f044:	cccccccd 	.word	0xcccccccd

0800f048 <OLED_ShowString>:
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x, uint8_t y, const uint8_t *p)
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	b084      	sub	sp, #16
 800f04c:	af02      	add	r7, sp, #8
 800f04e:	4603      	mov	r3, r0
 800f050:	603a      	str	r2, [r7, #0]
 800f052:	71fb      	strb	r3, [r7, #7]
 800f054:	460b      	mov	r3, r1
 800f056:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58
	while (*p != '\0')
 800f058:	e01f      	b.n	800f09a <OLED_ShowString+0x52>
	{
		if (x > MAX_CHAR_POSX)
 800f05a:	79fb      	ldrb	r3, [r7, #7]
 800f05c:	2b7a      	cmp	r3, #122	; 0x7a
 800f05e:	d904      	bls.n	800f06a <OLED_ShowString+0x22>
		{
			x = 0;
 800f060:	2300      	movs	r3, #0
 800f062:	71fb      	strb	r3, [r7, #7]
			y += 16;
 800f064:	79bb      	ldrb	r3, [r7, #6]
 800f066:	3310      	adds	r3, #16
 800f068:	71bb      	strb	r3, [r7, #6]
		}
		if (y > MAX_CHAR_POSY)
 800f06a:	79bb      	ldrb	r3, [r7, #6]
 800f06c:	2b3a      	cmp	r3, #58	; 0x3a
 800f06e:	d905      	bls.n	800f07c <OLED_ShowString+0x34>
		{
			y = x = 0;
 800f070:	2300      	movs	r3, #0
 800f072:	71fb      	strb	r3, [r7, #7]
 800f074:	79fb      	ldrb	r3, [r7, #7]
 800f076:	71bb      	strb	r3, [r7, #6]
			OLED_Clear();
 800f078:	f7ff fe6a 	bl	800ed50 <OLED_Clear>
		}
		OLED_ShowChar(x, y, *p, 12, 1);
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	781a      	ldrb	r2, [r3, #0]
 800f080:	79b9      	ldrb	r1, [r7, #6]
 800f082:	79f8      	ldrb	r0, [r7, #7]
 800f084:	2301      	movs	r3, #1
 800f086:	9300      	str	r3, [sp, #0]
 800f088:	230c      	movs	r3, #12
 800f08a:	f7ff fee1 	bl	800ee50 <OLED_ShowChar>
		x += 8;
 800f08e:	79fb      	ldrb	r3, [r7, #7]
 800f090:	3308      	adds	r3, #8
 800f092:	71fb      	strb	r3, [r7, #7]
		p++;
 800f094:	683b      	ldr	r3, [r7, #0]
 800f096:	3301      	adds	r3, #1
 800f098:	603b      	str	r3, [r7, #0]
	while (*p != '\0')
 800f09a:	683b      	ldr	r3, [r7, #0]
 800f09c:	781b      	ldrb	r3, [r3, #0]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d1db      	bne.n	800f05a <OLED_ShowString+0x12>
	}
}
 800f0a2:	bf00      	nop
 800f0a4:	bf00      	nop
 800f0a6:	3708      	adds	r7, #8
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}

0800f0ac <OLED_Init>:
		OLED_ShowChar(x + (size / 2) * (t + z_len) + 5, y, temp + '0', size, mode);
	}
}

void OLED_Init(void)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess();		   // Enable access to the RTC and Backup Register
 800f0b0:	f7f9 fbb4 	bl	800881c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); // turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800f0b4:	4b41      	ldr	r3, [pc, #260]	; (800f1bc <OLED_Init+0x110>)
 800f0b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f0b8:	4a40      	ldr	r2, [pc, #256]	; (800f1bc <OLED_Init+0x110>)
 800f0ba:	f023 0301 	bic.w	r3, r3, #1
 800f0be:	6713      	str	r3, [r2, #112]	; 0x70
 800f0c0:	4b3e      	ldr	r3, [pc, #248]	; (800f1bc <OLED_Init+0x110>)
 800f0c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f0c4:	4a3d      	ldr	r2, [pc, #244]	; (800f1bc <OLED_Init+0x110>)
 800f0c6:	f023 0304 	bic.w	r3, r3, #4
 800f0ca:	6713      	str	r3, [r2, #112]	; 0x70
									   // LSE oscillator switch off to let PC13 PC14 PC15 be IO

	HAL_PWR_DisableBkUpAccess();
 800f0cc:	f7f9 fbba 	bl	8008844 <HAL_PWR_DisableBkUpAccess>

	OLED_RST_Clr();
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	2180      	movs	r1, #128	; 0x80
 800f0d4:	483a      	ldr	r0, [pc, #232]	; (800f1c0 <OLED_Init+0x114>)
 800f0d6:	f7f8 fbc7 	bl	8007868 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800f0da:	2064      	movs	r0, #100	; 0x64
 800f0dc:	f7f7 fc90 	bl	8006a00 <HAL_Delay>
	OLED_RST_Set();
 800f0e0:	2201      	movs	r2, #1
 800f0e2:	2180      	movs	r1, #128	; 0x80
 800f0e4:	4836      	ldr	r0, [pc, #216]	; (800f1c0 <OLED_Init+0x114>)
 800f0e6:	f7f8 fbbf 	bl	8007868 <HAL_GPIO_WritePin>

	OLED_WR_Byte(0xAE, OLED_CMD); // Off Display
 800f0ea:	2100      	movs	r1, #0
 800f0ec:	20ae      	movs	r0, #174	; 0xae
 800f0ee:	f7ff fde5 	bl	800ecbc <OLED_WR_Byte>

	OLED_WR_Byte(0xD5, OLED_CMD); // Set Oscillator Division
 800f0f2:	2100      	movs	r1, #0
 800f0f4:	20d5      	movs	r0, #213	; 0xd5
 800f0f6:	f7ff fde1 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(80, OLED_CMD);	  //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800f0fa:	2100      	movs	r1, #0
 800f0fc:	2050      	movs	r0, #80	; 0x50
 800f0fe:	f7ff fddd 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8, OLED_CMD); // multiplex ratio
 800f102:	2100      	movs	r1, #0
 800f104:	20a8      	movs	r0, #168	; 0xa8
 800f106:	f7ff fdd9 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0X3F, OLED_CMD); // duty = 0X3F(1/64)
 800f10a:	2100      	movs	r1, #0
 800f10c:	203f      	movs	r0, #63	; 0x3f
 800f10e:	f7ff fdd5 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3, OLED_CMD); // set display offset
 800f112:	2100      	movs	r1, #0
 800f114:	20d3      	movs	r0, #211	; 0xd3
 800f116:	f7ff fdd1 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0X00, OLED_CMD); // 0
 800f11a:	2100      	movs	r1, #0
 800f11c:	2000      	movs	r0, #0
 800f11e:	f7ff fdcd 	bl	800ecbc <OLED_WR_Byte>

	OLED_WR_Byte(0x40, OLED_CMD); // set display start line [5:0]- from 0-63. RESET
 800f122:	2100      	movs	r1, #0
 800f124:	2040      	movs	r0, #64	; 0x40
 800f126:	f7ff fdc9 	bl	800ecbc <OLED_WR_Byte>

	OLED_WR_Byte(0x8D, OLED_CMD); // Set charge pump
 800f12a:	2100      	movs	r1, #0
 800f12c:	208d      	movs	r0, #141	; 0x8d
 800f12e:	f7ff fdc5 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0x14, OLED_CMD); // Enable Charge Pump
 800f132:	2100      	movs	r1, #0
 800f134:	2014      	movs	r0, #20
 800f136:	f7ff fdc1 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0x20, OLED_CMD); // Set Memory Addressing Mode
 800f13a:	2100      	movs	r1, #0
 800f13c:	2020      	movs	r0, #32
 800f13e:	f7ff fdbd 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0x02, OLED_CMD); // Page Addressing Mode (RESET)
 800f142:	2100      	movs	r1, #0
 800f144:	2002      	movs	r0, #2
 800f146:	f7ff fdb9 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1, OLED_CMD); // Set segment remap, bit0:0,0->0;1,0->127;
 800f14a:	2100      	movs	r1, #0
 800f14c:	20a1      	movs	r0, #161	; 0xa1
 800f14e:	f7ff fdb5 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xC0, OLED_CMD); // Set COM Output Scan Direction
 800f152:	2100      	movs	r1, #0
 800f154:	20c0      	movs	r0, #192	; 0xc0
 800f156:	f7ff fdb1 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA, OLED_CMD); // Set COM Pins
 800f15a:	2100      	movs	r1, #0
 800f15c:	20da      	movs	r0, #218	; 0xda
 800f15e:	f7ff fdad 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0x12, OLED_CMD); //[5:4] setting
 800f162:	2100      	movs	r1, #0
 800f164:	2012      	movs	r0, #18
 800f166:	f7ff fda9 	bl	800ecbc <OLED_WR_Byte>

	OLED_WR_Byte(0x81, OLED_CMD); // Contrast Control
 800f16a:	2100      	movs	r1, #0
 800f16c:	2081      	movs	r0, #129	; 0x81
 800f16e:	f7ff fda5 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xEF, OLED_CMD); // 1~256; Default: 0X7F
 800f172:	2100      	movs	r1, #0
 800f174:	20ef      	movs	r0, #239	; 0xef
 800f176:	f7ff fda1 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9, OLED_CMD); // Set Pre-charge Period
 800f17a:	2100      	movs	r1, #0
 800f17c:	20d9      	movs	r0, #217	; 0xd9
 800f17e:	f7ff fd9d 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xf1, OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800f182:	2100      	movs	r1, #0
 800f184:	20f1      	movs	r0, #241	; 0xf1
 800f186:	f7ff fd99 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB, OLED_CMD); // Set VCOMH
 800f18a:	2100      	movs	r1, #0
 800f18c:	20db      	movs	r0, #219	; 0xdb
 800f18e:	f7ff fd95 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0x30, OLED_CMD); //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800f192:	2100      	movs	r1, #0
 800f194:	2030      	movs	r0, #48	; 0x30
 800f196:	f7ff fd91 	bl	800ecbc <OLED_WR_Byte>

	OLED_WR_Byte(0xA4, OLED_CMD); // Enable display outputs according to the GDDRAM contents
 800f19a:	2100      	movs	r1, #0
 800f19c:	20a4      	movs	r0, #164	; 0xa4
 800f19e:	f7ff fd8d 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); // Set normal display
 800f1a2:	2100      	movs	r1, #0
 800f1a4:	20a6      	movs	r0, #166	; 0xa6
 800f1a6:	f7ff fd89 	bl	800ecbc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF, OLED_CMD); // DISPLAY ON
 800f1aa:	2100      	movs	r1, #0
 800f1ac:	20af      	movs	r0, #175	; 0xaf
 800f1ae:	f7ff fd85 	bl	800ecbc <OLED_WR_Byte>
	OLED_Clear();
 800f1b2:	f7ff fdcd 	bl	800ed50 <OLED_Clear>
 800f1b6:	bf00      	nop
 800f1b8:	bd80      	pop	{r7, pc}
 800f1ba:	bf00      	nop
 800f1bc:	40023800 	.word	0x40023800
 800f1c0:	40021000 	.word	0x40021000

0800f1c4 <sniprintf>:
 800f1c4:	b40c      	push	{r2, r3}
 800f1c6:	b530      	push	{r4, r5, lr}
 800f1c8:	4b17      	ldr	r3, [pc, #92]	; (800f228 <sniprintf+0x64>)
 800f1ca:	1e0c      	subs	r4, r1, #0
 800f1cc:	681d      	ldr	r5, [r3, #0]
 800f1ce:	b09d      	sub	sp, #116	; 0x74
 800f1d0:	da08      	bge.n	800f1e4 <sniprintf+0x20>
 800f1d2:	238b      	movs	r3, #139	; 0x8b
 800f1d4:	602b      	str	r3, [r5, #0]
 800f1d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f1da:	b01d      	add	sp, #116	; 0x74
 800f1dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f1e0:	b002      	add	sp, #8
 800f1e2:	4770      	bx	lr
 800f1e4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800f1e8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f1ec:	bf14      	ite	ne
 800f1ee:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800f1f2:	4623      	moveq	r3, r4
 800f1f4:	9304      	str	r3, [sp, #16]
 800f1f6:	9307      	str	r3, [sp, #28]
 800f1f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f1fc:	9002      	str	r0, [sp, #8]
 800f1fe:	9006      	str	r0, [sp, #24]
 800f200:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f204:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f206:	ab21      	add	r3, sp, #132	; 0x84
 800f208:	a902      	add	r1, sp, #8
 800f20a:	4628      	mov	r0, r5
 800f20c:	9301      	str	r3, [sp, #4]
 800f20e:	f000 f8a9 	bl	800f364 <_svfiprintf_r>
 800f212:	1c43      	adds	r3, r0, #1
 800f214:	bfbc      	itt	lt
 800f216:	238b      	movlt	r3, #139	; 0x8b
 800f218:	602b      	strlt	r3, [r5, #0]
 800f21a:	2c00      	cmp	r4, #0
 800f21c:	d0dd      	beq.n	800f1da <sniprintf+0x16>
 800f21e:	9b02      	ldr	r3, [sp, #8]
 800f220:	2200      	movs	r2, #0
 800f222:	701a      	strb	r2, [r3, #0]
 800f224:	e7d9      	b.n	800f1da <sniprintf+0x16>
 800f226:	bf00      	nop
 800f228:	200001a0 	.word	0x200001a0

0800f22c <memset>:
 800f22c:	4402      	add	r2, r0
 800f22e:	4603      	mov	r3, r0
 800f230:	4293      	cmp	r3, r2
 800f232:	d100      	bne.n	800f236 <memset+0xa>
 800f234:	4770      	bx	lr
 800f236:	f803 1b01 	strb.w	r1, [r3], #1
 800f23a:	e7f9      	b.n	800f230 <memset+0x4>

0800f23c <__errno>:
 800f23c:	4b01      	ldr	r3, [pc, #4]	; (800f244 <__errno+0x8>)
 800f23e:	6818      	ldr	r0, [r3, #0]
 800f240:	4770      	bx	lr
 800f242:	bf00      	nop
 800f244:	200001a0 	.word	0x200001a0

0800f248 <__libc_init_array>:
 800f248:	b570      	push	{r4, r5, r6, lr}
 800f24a:	4d0d      	ldr	r5, [pc, #52]	; (800f280 <__libc_init_array+0x38>)
 800f24c:	4c0d      	ldr	r4, [pc, #52]	; (800f284 <__libc_init_array+0x3c>)
 800f24e:	1b64      	subs	r4, r4, r5
 800f250:	10a4      	asrs	r4, r4, #2
 800f252:	2600      	movs	r6, #0
 800f254:	42a6      	cmp	r6, r4
 800f256:	d109      	bne.n	800f26c <__libc_init_array+0x24>
 800f258:	4d0b      	ldr	r5, [pc, #44]	; (800f288 <__libc_init_array+0x40>)
 800f25a:	4c0c      	ldr	r4, [pc, #48]	; (800f28c <__libc_init_array+0x44>)
 800f25c:	f000 fc6a 	bl	800fb34 <_init>
 800f260:	1b64      	subs	r4, r4, r5
 800f262:	10a4      	asrs	r4, r4, #2
 800f264:	2600      	movs	r6, #0
 800f266:	42a6      	cmp	r6, r4
 800f268:	d105      	bne.n	800f276 <__libc_init_array+0x2e>
 800f26a:	bd70      	pop	{r4, r5, r6, pc}
 800f26c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f270:	4798      	blx	r3
 800f272:	3601      	adds	r6, #1
 800f274:	e7ee      	b.n	800f254 <__libc_init_array+0xc>
 800f276:	f855 3b04 	ldr.w	r3, [r5], #4
 800f27a:	4798      	blx	r3
 800f27c:	3601      	adds	r6, #1
 800f27e:	e7f2      	b.n	800f266 <__libc_init_array+0x1e>
 800f280:	080108b8 	.word	0x080108b8
 800f284:	080108b8 	.word	0x080108b8
 800f288:	080108b8 	.word	0x080108b8
 800f28c:	080108bc 	.word	0x080108bc

0800f290 <__retarget_lock_acquire_recursive>:
 800f290:	4770      	bx	lr

0800f292 <__retarget_lock_release_recursive>:
 800f292:	4770      	bx	lr

0800f294 <memcpy>:
 800f294:	440a      	add	r2, r1
 800f296:	4291      	cmp	r1, r2
 800f298:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800f29c:	d100      	bne.n	800f2a0 <memcpy+0xc>
 800f29e:	4770      	bx	lr
 800f2a0:	b510      	push	{r4, lr}
 800f2a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f2a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f2aa:	4291      	cmp	r1, r2
 800f2ac:	d1f9      	bne.n	800f2a2 <memcpy+0xe>
 800f2ae:	bd10      	pop	{r4, pc}

0800f2b0 <__ssputs_r>:
 800f2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2b4:	688e      	ldr	r6, [r1, #8]
 800f2b6:	461f      	mov	r7, r3
 800f2b8:	42be      	cmp	r6, r7
 800f2ba:	680b      	ldr	r3, [r1, #0]
 800f2bc:	4682      	mov	sl, r0
 800f2be:	460c      	mov	r4, r1
 800f2c0:	4690      	mov	r8, r2
 800f2c2:	d82c      	bhi.n	800f31e <__ssputs_r+0x6e>
 800f2c4:	898a      	ldrh	r2, [r1, #12]
 800f2c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f2ca:	d026      	beq.n	800f31a <__ssputs_r+0x6a>
 800f2cc:	6965      	ldr	r5, [r4, #20]
 800f2ce:	6909      	ldr	r1, [r1, #16]
 800f2d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f2d4:	eba3 0901 	sub.w	r9, r3, r1
 800f2d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f2dc:	1c7b      	adds	r3, r7, #1
 800f2de:	444b      	add	r3, r9
 800f2e0:	106d      	asrs	r5, r5, #1
 800f2e2:	429d      	cmp	r5, r3
 800f2e4:	bf38      	it	cc
 800f2e6:	461d      	movcc	r5, r3
 800f2e8:	0553      	lsls	r3, r2, #21
 800f2ea:	d527      	bpl.n	800f33c <__ssputs_r+0x8c>
 800f2ec:	4629      	mov	r1, r5
 800f2ee:	f000 f957 	bl	800f5a0 <_malloc_r>
 800f2f2:	4606      	mov	r6, r0
 800f2f4:	b360      	cbz	r0, 800f350 <__ssputs_r+0xa0>
 800f2f6:	6921      	ldr	r1, [r4, #16]
 800f2f8:	464a      	mov	r2, r9
 800f2fa:	f7ff ffcb 	bl	800f294 <memcpy>
 800f2fe:	89a3      	ldrh	r3, [r4, #12]
 800f300:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f308:	81a3      	strh	r3, [r4, #12]
 800f30a:	6126      	str	r6, [r4, #16]
 800f30c:	6165      	str	r5, [r4, #20]
 800f30e:	444e      	add	r6, r9
 800f310:	eba5 0509 	sub.w	r5, r5, r9
 800f314:	6026      	str	r6, [r4, #0]
 800f316:	60a5      	str	r5, [r4, #8]
 800f318:	463e      	mov	r6, r7
 800f31a:	42be      	cmp	r6, r7
 800f31c:	d900      	bls.n	800f320 <__ssputs_r+0x70>
 800f31e:	463e      	mov	r6, r7
 800f320:	6820      	ldr	r0, [r4, #0]
 800f322:	4632      	mov	r2, r6
 800f324:	4641      	mov	r1, r8
 800f326:	f000 fb86 	bl	800fa36 <memmove>
 800f32a:	68a3      	ldr	r3, [r4, #8]
 800f32c:	1b9b      	subs	r3, r3, r6
 800f32e:	60a3      	str	r3, [r4, #8]
 800f330:	6823      	ldr	r3, [r4, #0]
 800f332:	4433      	add	r3, r6
 800f334:	6023      	str	r3, [r4, #0]
 800f336:	2000      	movs	r0, #0
 800f338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f33c:	462a      	mov	r2, r5
 800f33e:	f000 fb4b 	bl	800f9d8 <_realloc_r>
 800f342:	4606      	mov	r6, r0
 800f344:	2800      	cmp	r0, #0
 800f346:	d1e0      	bne.n	800f30a <__ssputs_r+0x5a>
 800f348:	6921      	ldr	r1, [r4, #16]
 800f34a:	4650      	mov	r0, sl
 800f34c:	f000 fb9e 	bl	800fa8c <_free_r>
 800f350:	230c      	movs	r3, #12
 800f352:	f8ca 3000 	str.w	r3, [sl]
 800f356:	89a3      	ldrh	r3, [r4, #12]
 800f358:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f35c:	81a3      	strh	r3, [r4, #12]
 800f35e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f362:	e7e9      	b.n	800f338 <__ssputs_r+0x88>

0800f364 <_svfiprintf_r>:
 800f364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f368:	4698      	mov	r8, r3
 800f36a:	898b      	ldrh	r3, [r1, #12]
 800f36c:	061b      	lsls	r3, r3, #24
 800f36e:	b09d      	sub	sp, #116	; 0x74
 800f370:	4607      	mov	r7, r0
 800f372:	460d      	mov	r5, r1
 800f374:	4614      	mov	r4, r2
 800f376:	d50e      	bpl.n	800f396 <_svfiprintf_r+0x32>
 800f378:	690b      	ldr	r3, [r1, #16]
 800f37a:	b963      	cbnz	r3, 800f396 <_svfiprintf_r+0x32>
 800f37c:	2140      	movs	r1, #64	; 0x40
 800f37e:	f000 f90f 	bl	800f5a0 <_malloc_r>
 800f382:	6028      	str	r0, [r5, #0]
 800f384:	6128      	str	r0, [r5, #16]
 800f386:	b920      	cbnz	r0, 800f392 <_svfiprintf_r+0x2e>
 800f388:	230c      	movs	r3, #12
 800f38a:	603b      	str	r3, [r7, #0]
 800f38c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f390:	e0d0      	b.n	800f534 <_svfiprintf_r+0x1d0>
 800f392:	2340      	movs	r3, #64	; 0x40
 800f394:	616b      	str	r3, [r5, #20]
 800f396:	2300      	movs	r3, #0
 800f398:	9309      	str	r3, [sp, #36]	; 0x24
 800f39a:	2320      	movs	r3, #32
 800f39c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f3a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800f3a4:	2330      	movs	r3, #48	; 0x30
 800f3a6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800f54c <_svfiprintf_r+0x1e8>
 800f3aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f3ae:	f04f 0901 	mov.w	r9, #1
 800f3b2:	4623      	mov	r3, r4
 800f3b4:	469a      	mov	sl, r3
 800f3b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3ba:	b10a      	cbz	r2, 800f3c0 <_svfiprintf_r+0x5c>
 800f3bc:	2a25      	cmp	r2, #37	; 0x25
 800f3be:	d1f9      	bne.n	800f3b4 <_svfiprintf_r+0x50>
 800f3c0:	ebba 0b04 	subs.w	fp, sl, r4
 800f3c4:	d00b      	beq.n	800f3de <_svfiprintf_r+0x7a>
 800f3c6:	465b      	mov	r3, fp
 800f3c8:	4622      	mov	r2, r4
 800f3ca:	4629      	mov	r1, r5
 800f3cc:	4638      	mov	r0, r7
 800f3ce:	f7ff ff6f 	bl	800f2b0 <__ssputs_r>
 800f3d2:	3001      	adds	r0, #1
 800f3d4:	f000 80a9 	beq.w	800f52a <_svfiprintf_r+0x1c6>
 800f3d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3da:	445a      	add	r2, fp
 800f3dc:	9209      	str	r2, [sp, #36]	; 0x24
 800f3de:	f89a 3000 	ldrb.w	r3, [sl]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	f000 80a1 	beq.w	800f52a <_svfiprintf_r+0x1c6>
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f3ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f3f2:	f10a 0a01 	add.w	sl, sl, #1
 800f3f6:	9304      	str	r3, [sp, #16]
 800f3f8:	9307      	str	r3, [sp, #28]
 800f3fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f3fe:	931a      	str	r3, [sp, #104]	; 0x68
 800f400:	4654      	mov	r4, sl
 800f402:	2205      	movs	r2, #5
 800f404:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f408:	4850      	ldr	r0, [pc, #320]	; (800f54c <_svfiprintf_r+0x1e8>)
 800f40a:	f7f0 fee1 	bl	80001d0 <memchr>
 800f40e:	9a04      	ldr	r2, [sp, #16]
 800f410:	b9d8      	cbnz	r0, 800f44a <_svfiprintf_r+0xe6>
 800f412:	06d0      	lsls	r0, r2, #27
 800f414:	bf44      	itt	mi
 800f416:	2320      	movmi	r3, #32
 800f418:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f41c:	0711      	lsls	r1, r2, #28
 800f41e:	bf44      	itt	mi
 800f420:	232b      	movmi	r3, #43	; 0x2b
 800f422:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f426:	f89a 3000 	ldrb.w	r3, [sl]
 800f42a:	2b2a      	cmp	r3, #42	; 0x2a
 800f42c:	d015      	beq.n	800f45a <_svfiprintf_r+0xf6>
 800f42e:	9a07      	ldr	r2, [sp, #28]
 800f430:	4654      	mov	r4, sl
 800f432:	2000      	movs	r0, #0
 800f434:	f04f 0c0a 	mov.w	ip, #10
 800f438:	4621      	mov	r1, r4
 800f43a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f43e:	3b30      	subs	r3, #48	; 0x30
 800f440:	2b09      	cmp	r3, #9
 800f442:	d94d      	bls.n	800f4e0 <_svfiprintf_r+0x17c>
 800f444:	b1b0      	cbz	r0, 800f474 <_svfiprintf_r+0x110>
 800f446:	9207      	str	r2, [sp, #28]
 800f448:	e014      	b.n	800f474 <_svfiprintf_r+0x110>
 800f44a:	eba0 0308 	sub.w	r3, r0, r8
 800f44e:	fa09 f303 	lsl.w	r3, r9, r3
 800f452:	4313      	orrs	r3, r2
 800f454:	9304      	str	r3, [sp, #16]
 800f456:	46a2      	mov	sl, r4
 800f458:	e7d2      	b.n	800f400 <_svfiprintf_r+0x9c>
 800f45a:	9b03      	ldr	r3, [sp, #12]
 800f45c:	1d19      	adds	r1, r3, #4
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	9103      	str	r1, [sp, #12]
 800f462:	2b00      	cmp	r3, #0
 800f464:	bfbb      	ittet	lt
 800f466:	425b      	neglt	r3, r3
 800f468:	f042 0202 	orrlt.w	r2, r2, #2
 800f46c:	9307      	strge	r3, [sp, #28]
 800f46e:	9307      	strlt	r3, [sp, #28]
 800f470:	bfb8      	it	lt
 800f472:	9204      	strlt	r2, [sp, #16]
 800f474:	7823      	ldrb	r3, [r4, #0]
 800f476:	2b2e      	cmp	r3, #46	; 0x2e
 800f478:	d10c      	bne.n	800f494 <_svfiprintf_r+0x130>
 800f47a:	7863      	ldrb	r3, [r4, #1]
 800f47c:	2b2a      	cmp	r3, #42	; 0x2a
 800f47e:	d134      	bne.n	800f4ea <_svfiprintf_r+0x186>
 800f480:	9b03      	ldr	r3, [sp, #12]
 800f482:	1d1a      	adds	r2, r3, #4
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	9203      	str	r2, [sp, #12]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	bfb8      	it	lt
 800f48c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f490:	3402      	adds	r4, #2
 800f492:	9305      	str	r3, [sp, #20]
 800f494:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800f55c <_svfiprintf_r+0x1f8>
 800f498:	7821      	ldrb	r1, [r4, #0]
 800f49a:	2203      	movs	r2, #3
 800f49c:	4650      	mov	r0, sl
 800f49e:	f7f0 fe97 	bl	80001d0 <memchr>
 800f4a2:	b138      	cbz	r0, 800f4b4 <_svfiprintf_r+0x150>
 800f4a4:	9b04      	ldr	r3, [sp, #16]
 800f4a6:	eba0 000a 	sub.w	r0, r0, sl
 800f4aa:	2240      	movs	r2, #64	; 0x40
 800f4ac:	4082      	lsls	r2, r0
 800f4ae:	4313      	orrs	r3, r2
 800f4b0:	3401      	adds	r4, #1
 800f4b2:	9304      	str	r3, [sp, #16]
 800f4b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4b8:	4825      	ldr	r0, [pc, #148]	; (800f550 <_svfiprintf_r+0x1ec>)
 800f4ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f4be:	2206      	movs	r2, #6
 800f4c0:	f7f0 fe86 	bl	80001d0 <memchr>
 800f4c4:	2800      	cmp	r0, #0
 800f4c6:	d038      	beq.n	800f53a <_svfiprintf_r+0x1d6>
 800f4c8:	4b22      	ldr	r3, [pc, #136]	; (800f554 <_svfiprintf_r+0x1f0>)
 800f4ca:	bb1b      	cbnz	r3, 800f514 <_svfiprintf_r+0x1b0>
 800f4cc:	9b03      	ldr	r3, [sp, #12]
 800f4ce:	3307      	adds	r3, #7
 800f4d0:	f023 0307 	bic.w	r3, r3, #7
 800f4d4:	3308      	adds	r3, #8
 800f4d6:	9303      	str	r3, [sp, #12]
 800f4d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4da:	4433      	add	r3, r6
 800f4dc:	9309      	str	r3, [sp, #36]	; 0x24
 800f4de:	e768      	b.n	800f3b2 <_svfiprintf_r+0x4e>
 800f4e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800f4e4:	460c      	mov	r4, r1
 800f4e6:	2001      	movs	r0, #1
 800f4e8:	e7a6      	b.n	800f438 <_svfiprintf_r+0xd4>
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	3401      	adds	r4, #1
 800f4ee:	9305      	str	r3, [sp, #20]
 800f4f0:	4619      	mov	r1, r3
 800f4f2:	f04f 0c0a 	mov.w	ip, #10
 800f4f6:	4620      	mov	r0, r4
 800f4f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f4fc:	3a30      	subs	r2, #48	; 0x30
 800f4fe:	2a09      	cmp	r2, #9
 800f500:	d903      	bls.n	800f50a <_svfiprintf_r+0x1a6>
 800f502:	2b00      	cmp	r3, #0
 800f504:	d0c6      	beq.n	800f494 <_svfiprintf_r+0x130>
 800f506:	9105      	str	r1, [sp, #20]
 800f508:	e7c4      	b.n	800f494 <_svfiprintf_r+0x130>
 800f50a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f50e:	4604      	mov	r4, r0
 800f510:	2301      	movs	r3, #1
 800f512:	e7f0      	b.n	800f4f6 <_svfiprintf_r+0x192>
 800f514:	ab03      	add	r3, sp, #12
 800f516:	9300      	str	r3, [sp, #0]
 800f518:	462a      	mov	r2, r5
 800f51a:	4b0f      	ldr	r3, [pc, #60]	; (800f558 <_svfiprintf_r+0x1f4>)
 800f51c:	a904      	add	r1, sp, #16
 800f51e:	4638      	mov	r0, r7
 800f520:	f3af 8000 	nop.w
 800f524:	1c42      	adds	r2, r0, #1
 800f526:	4606      	mov	r6, r0
 800f528:	d1d6      	bne.n	800f4d8 <_svfiprintf_r+0x174>
 800f52a:	89ab      	ldrh	r3, [r5, #12]
 800f52c:	065b      	lsls	r3, r3, #25
 800f52e:	f53f af2d 	bmi.w	800f38c <_svfiprintf_r+0x28>
 800f532:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f534:	b01d      	add	sp, #116	; 0x74
 800f536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f53a:	ab03      	add	r3, sp, #12
 800f53c:	9300      	str	r3, [sp, #0]
 800f53e:	462a      	mov	r2, r5
 800f540:	4b05      	ldr	r3, [pc, #20]	; (800f558 <_svfiprintf_r+0x1f4>)
 800f542:	a904      	add	r1, sp, #16
 800f544:	4638      	mov	r0, r7
 800f546:	f000 f919 	bl	800f77c <_printf_i>
 800f54a:	e7eb      	b.n	800f524 <_svfiprintf_r+0x1c0>
 800f54c:	0801087c 	.word	0x0801087c
 800f550:	08010886 	.word	0x08010886
 800f554:	00000000 	.word	0x00000000
 800f558:	0800f2b1 	.word	0x0800f2b1
 800f55c:	08010882 	.word	0x08010882

0800f560 <sbrk_aligned>:
 800f560:	b570      	push	{r4, r5, r6, lr}
 800f562:	4e0e      	ldr	r6, [pc, #56]	; (800f59c <sbrk_aligned+0x3c>)
 800f564:	460c      	mov	r4, r1
 800f566:	6831      	ldr	r1, [r6, #0]
 800f568:	4605      	mov	r5, r0
 800f56a:	b911      	cbnz	r1, 800f572 <sbrk_aligned+0x12>
 800f56c:	f000 fa7e 	bl	800fa6c <_sbrk_r>
 800f570:	6030      	str	r0, [r6, #0]
 800f572:	4621      	mov	r1, r4
 800f574:	4628      	mov	r0, r5
 800f576:	f000 fa79 	bl	800fa6c <_sbrk_r>
 800f57a:	1c43      	adds	r3, r0, #1
 800f57c:	d00a      	beq.n	800f594 <sbrk_aligned+0x34>
 800f57e:	1cc4      	adds	r4, r0, #3
 800f580:	f024 0403 	bic.w	r4, r4, #3
 800f584:	42a0      	cmp	r0, r4
 800f586:	d007      	beq.n	800f598 <sbrk_aligned+0x38>
 800f588:	1a21      	subs	r1, r4, r0
 800f58a:	4628      	mov	r0, r5
 800f58c:	f000 fa6e 	bl	800fa6c <_sbrk_r>
 800f590:	3001      	adds	r0, #1
 800f592:	d101      	bne.n	800f598 <sbrk_aligned+0x38>
 800f594:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f598:	4620      	mov	r0, r4
 800f59a:	bd70      	pop	{r4, r5, r6, pc}
 800f59c:	20005448 	.word	0x20005448

0800f5a0 <_malloc_r>:
 800f5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5a4:	1ccd      	adds	r5, r1, #3
 800f5a6:	f025 0503 	bic.w	r5, r5, #3
 800f5aa:	3508      	adds	r5, #8
 800f5ac:	2d0c      	cmp	r5, #12
 800f5ae:	bf38      	it	cc
 800f5b0:	250c      	movcc	r5, #12
 800f5b2:	2d00      	cmp	r5, #0
 800f5b4:	4607      	mov	r7, r0
 800f5b6:	db01      	blt.n	800f5bc <_malloc_r+0x1c>
 800f5b8:	42a9      	cmp	r1, r5
 800f5ba:	d905      	bls.n	800f5c8 <_malloc_r+0x28>
 800f5bc:	230c      	movs	r3, #12
 800f5be:	603b      	str	r3, [r7, #0]
 800f5c0:	2600      	movs	r6, #0
 800f5c2:	4630      	mov	r0, r6
 800f5c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f5c8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f69c <_malloc_r+0xfc>
 800f5cc:	f000 f9f8 	bl	800f9c0 <__malloc_lock>
 800f5d0:	f8d8 3000 	ldr.w	r3, [r8]
 800f5d4:	461c      	mov	r4, r3
 800f5d6:	bb5c      	cbnz	r4, 800f630 <_malloc_r+0x90>
 800f5d8:	4629      	mov	r1, r5
 800f5da:	4638      	mov	r0, r7
 800f5dc:	f7ff ffc0 	bl	800f560 <sbrk_aligned>
 800f5e0:	1c43      	adds	r3, r0, #1
 800f5e2:	4604      	mov	r4, r0
 800f5e4:	d155      	bne.n	800f692 <_malloc_r+0xf2>
 800f5e6:	f8d8 4000 	ldr.w	r4, [r8]
 800f5ea:	4626      	mov	r6, r4
 800f5ec:	2e00      	cmp	r6, #0
 800f5ee:	d145      	bne.n	800f67c <_malloc_r+0xdc>
 800f5f0:	2c00      	cmp	r4, #0
 800f5f2:	d048      	beq.n	800f686 <_malloc_r+0xe6>
 800f5f4:	6823      	ldr	r3, [r4, #0]
 800f5f6:	4631      	mov	r1, r6
 800f5f8:	4638      	mov	r0, r7
 800f5fa:	eb04 0903 	add.w	r9, r4, r3
 800f5fe:	f000 fa35 	bl	800fa6c <_sbrk_r>
 800f602:	4581      	cmp	r9, r0
 800f604:	d13f      	bne.n	800f686 <_malloc_r+0xe6>
 800f606:	6821      	ldr	r1, [r4, #0]
 800f608:	1a6d      	subs	r5, r5, r1
 800f60a:	4629      	mov	r1, r5
 800f60c:	4638      	mov	r0, r7
 800f60e:	f7ff ffa7 	bl	800f560 <sbrk_aligned>
 800f612:	3001      	adds	r0, #1
 800f614:	d037      	beq.n	800f686 <_malloc_r+0xe6>
 800f616:	6823      	ldr	r3, [r4, #0]
 800f618:	442b      	add	r3, r5
 800f61a:	6023      	str	r3, [r4, #0]
 800f61c:	f8d8 3000 	ldr.w	r3, [r8]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d038      	beq.n	800f696 <_malloc_r+0xf6>
 800f624:	685a      	ldr	r2, [r3, #4]
 800f626:	42a2      	cmp	r2, r4
 800f628:	d12b      	bne.n	800f682 <_malloc_r+0xe2>
 800f62a:	2200      	movs	r2, #0
 800f62c:	605a      	str	r2, [r3, #4]
 800f62e:	e00f      	b.n	800f650 <_malloc_r+0xb0>
 800f630:	6822      	ldr	r2, [r4, #0]
 800f632:	1b52      	subs	r2, r2, r5
 800f634:	d41f      	bmi.n	800f676 <_malloc_r+0xd6>
 800f636:	2a0b      	cmp	r2, #11
 800f638:	d917      	bls.n	800f66a <_malloc_r+0xca>
 800f63a:	1961      	adds	r1, r4, r5
 800f63c:	42a3      	cmp	r3, r4
 800f63e:	6025      	str	r5, [r4, #0]
 800f640:	bf18      	it	ne
 800f642:	6059      	strne	r1, [r3, #4]
 800f644:	6863      	ldr	r3, [r4, #4]
 800f646:	bf08      	it	eq
 800f648:	f8c8 1000 	streq.w	r1, [r8]
 800f64c:	5162      	str	r2, [r4, r5]
 800f64e:	604b      	str	r3, [r1, #4]
 800f650:	4638      	mov	r0, r7
 800f652:	f104 060b 	add.w	r6, r4, #11
 800f656:	f000 f9b9 	bl	800f9cc <__malloc_unlock>
 800f65a:	f026 0607 	bic.w	r6, r6, #7
 800f65e:	1d23      	adds	r3, r4, #4
 800f660:	1af2      	subs	r2, r6, r3
 800f662:	d0ae      	beq.n	800f5c2 <_malloc_r+0x22>
 800f664:	1b9b      	subs	r3, r3, r6
 800f666:	50a3      	str	r3, [r4, r2]
 800f668:	e7ab      	b.n	800f5c2 <_malloc_r+0x22>
 800f66a:	42a3      	cmp	r3, r4
 800f66c:	6862      	ldr	r2, [r4, #4]
 800f66e:	d1dd      	bne.n	800f62c <_malloc_r+0x8c>
 800f670:	f8c8 2000 	str.w	r2, [r8]
 800f674:	e7ec      	b.n	800f650 <_malloc_r+0xb0>
 800f676:	4623      	mov	r3, r4
 800f678:	6864      	ldr	r4, [r4, #4]
 800f67a:	e7ac      	b.n	800f5d6 <_malloc_r+0x36>
 800f67c:	4634      	mov	r4, r6
 800f67e:	6876      	ldr	r6, [r6, #4]
 800f680:	e7b4      	b.n	800f5ec <_malloc_r+0x4c>
 800f682:	4613      	mov	r3, r2
 800f684:	e7cc      	b.n	800f620 <_malloc_r+0x80>
 800f686:	230c      	movs	r3, #12
 800f688:	603b      	str	r3, [r7, #0]
 800f68a:	4638      	mov	r0, r7
 800f68c:	f000 f99e 	bl	800f9cc <__malloc_unlock>
 800f690:	e797      	b.n	800f5c2 <_malloc_r+0x22>
 800f692:	6025      	str	r5, [r4, #0]
 800f694:	e7dc      	b.n	800f650 <_malloc_r+0xb0>
 800f696:	605b      	str	r3, [r3, #4]
 800f698:	deff      	udf	#255	; 0xff
 800f69a:	bf00      	nop
 800f69c:	20005444 	.word	0x20005444

0800f6a0 <_printf_common>:
 800f6a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6a4:	4616      	mov	r6, r2
 800f6a6:	4699      	mov	r9, r3
 800f6a8:	688a      	ldr	r2, [r1, #8]
 800f6aa:	690b      	ldr	r3, [r1, #16]
 800f6ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f6b0:	4293      	cmp	r3, r2
 800f6b2:	bfb8      	it	lt
 800f6b4:	4613      	movlt	r3, r2
 800f6b6:	6033      	str	r3, [r6, #0]
 800f6b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f6bc:	4607      	mov	r7, r0
 800f6be:	460c      	mov	r4, r1
 800f6c0:	b10a      	cbz	r2, 800f6c6 <_printf_common+0x26>
 800f6c2:	3301      	adds	r3, #1
 800f6c4:	6033      	str	r3, [r6, #0]
 800f6c6:	6823      	ldr	r3, [r4, #0]
 800f6c8:	0699      	lsls	r1, r3, #26
 800f6ca:	bf42      	ittt	mi
 800f6cc:	6833      	ldrmi	r3, [r6, #0]
 800f6ce:	3302      	addmi	r3, #2
 800f6d0:	6033      	strmi	r3, [r6, #0]
 800f6d2:	6825      	ldr	r5, [r4, #0]
 800f6d4:	f015 0506 	ands.w	r5, r5, #6
 800f6d8:	d106      	bne.n	800f6e8 <_printf_common+0x48>
 800f6da:	f104 0a19 	add.w	sl, r4, #25
 800f6de:	68e3      	ldr	r3, [r4, #12]
 800f6e0:	6832      	ldr	r2, [r6, #0]
 800f6e2:	1a9b      	subs	r3, r3, r2
 800f6e4:	42ab      	cmp	r3, r5
 800f6e6:	dc26      	bgt.n	800f736 <_printf_common+0x96>
 800f6e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f6ec:	1e13      	subs	r3, r2, #0
 800f6ee:	6822      	ldr	r2, [r4, #0]
 800f6f0:	bf18      	it	ne
 800f6f2:	2301      	movne	r3, #1
 800f6f4:	0692      	lsls	r2, r2, #26
 800f6f6:	d42b      	bmi.n	800f750 <_printf_common+0xb0>
 800f6f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f6fc:	4649      	mov	r1, r9
 800f6fe:	4638      	mov	r0, r7
 800f700:	47c0      	blx	r8
 800f702:	3001      	adds	r0, #1
 800f704:	d01e      	beq.n	800f744 <_printf_common+0xa4>
 800f706:	6823      	ldr	r3, [r4, #0]
 800f708:	6922      	ldr	r2, [r4, #16]
 800f70a:	f003 0306 	and.w	r3, r3, #6
 800f70e:	2b04      	cmp	r3, #4
 800f710:	bf02      	ittt	eq
 800f712:	68e5      	ldreq	r5, [r4, #12]
 800f714:	6833      	ldreq	r3, [r6, #0]
 800f716:	1aed      	subeq	r5, r5, r3
 800f718:	68a3      	ldr	r3, [r4, #8]
 800f71a:	bf0c      	ite	eq
 800f71c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f720:	2500      	movne	r5, #0
 800f722:	4293      	cmp	r3, r2
 800f724:	bfc4      	itt	gt
 800f726:	1a9b      	subgt	r3, r3, r2
 800f728:	18ed      	addgt	r5, r5, r3
 800f72a:	2600      	movs	r6, #0
 800f72c:	341a      	adds	r4, #26
 800f72e:	42b5      	cmp	r5, r6
 800f730:	d11a      	bne.n	800f768 <_printf_common+0xc8>
 800f732:	2000      	movs	r0, #0
 800f734:	e008      	b.n	800f748 <_printf_common+0xa8>
 800f736:	2301      	movs	r3, #1
 800f738:	4652      	mov	r2, sl
 800f73a:	4649      	mov	r1, r9
 800f73c:	4638      	mov	r0, r7
 800f73e:	47c0      	blx	r8
 800f740:	3001      	adds	r0, #1
 800f742:	d103      	bne.n	800f74c <_printf_common+0xac>
 800f744:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f74c:	3501      	adds	r5, #1
 800f74e:	e7c6      	b.n	800f6de <_printf_common+0x3e>
 800f750:	18e1      	adds	r1, r4, r3
 800f752:	1c5a      	adds	r2, r3, #1
 800f754:	2030      	movs	r0, #48	; 0x30
 800f756:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f75a:	4422      	add	r2, r4
 800f75c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f760:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f764:	3302      	adds	r3, #2
 800f766:	e7c7      	b.n	800f6f8 <_printf_common+0x58>
 800f768:	2301      	movs	r3, #1
 800f76a:	4622      	mov	r2, r4
 800f76c:	4649      	mov	r1, r9
 800f76e:	4638      	mov	r0, r7
 800f770:	47c0      	blx	r8
 800f772:	3001      	adds	r0, #1
 800f774:	d0e6      	beq.n	800f744 <_printf_common+0xa4>
 800f776:	3601      	adds	r6, #1
 800f778:	e7d9      	b.n	800f72e <_printf_common+0x8e>
	...

0800f77c <_printf_i>:
 800f77c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f780:	7e0f      	ldrb	r7, [r1, #24]
 800f782:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f784:	2f78      	cmp	r7, #120	; 0x78
 800f786:	4691      	mov	r9, r2
 800f788:	4680      	mov	r8, r0
 800f78a:	460c      	mov	r4, r1
 800f78c:	469a      	mov	sl, r3
 800f78e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f792:	d807      	bhi.n	800f7a4 <_printf_i+0x28>
 800f794:	2f62      	cmp	r7, #98	; 0x62
 800f796:	d80a      	bhi.n	800f7ae <_printf_i+0x32>
 800f798:	2f00      	cmp	r7, #0
 800f79a:	f000 80d4 	beq.w	800f946 <_printf_i+0x1ca>
 800f79e:	2f58      	cmp	r7, #88	; 0x58
 800f7a0:	f000 80c0 	beq.w	800f924 <_printf_i+0x1a8>
 800f7a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f7a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f7ac:	e03a      	b.n	800f824 <_printf_i+0xa8>
 800f7ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f7b2:	2b15      	cmp	r3, #21
 800f7b4:	d8f6      	bhi.n	800f7a4 <_printf_i+0x28>
 800f7b6:	a101      	add	r1, pc, #4	; (adr r1, 800f7bc <_printf_i+0x40>)
 800f7b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f7bc:	0800f815 	.word	0x0800f815
 800f7c0:	0800f829 	.word	0x0800f829
 800f7c4:	0800f7a5 	.word	0x0800f7a5
 800f7c8:	0800f7a5 	.word	0x0800f7a5
 800f7cc:	0800f7a5 	.word	0x0800f7a5
 800f7d0:	0800f7a5 	.word	0x0800f7a5
 800f7d4:	0800f829 	.word	0x0800f829
 800f7d8:	0800f7a5 	.word	0x0800f7a5
 800f7dc:	0800f7a5 	.word	0x0800f7a5
 800f7e0:	0800f7a5 	.word	0x0800f7a5
 800f7e4:	0800f7a5 	.word	0x0800f7a5
 800f7e8:	0800f92d 	.word	0x0800f92d
 800f7ec:	0800f855 	.word	0x0800f855
 800f7f0:	0800f8e7 	.word	0x0800f8e7
 800f7f4:	0800f7a5 	.word	0x0800f7a5
 800f7f8:	0800f7a5 	.word	0x0800f7a5
 800f7fc:	0800f94f 	.word	0x0800f94f
 800f800:	0800f7a5 	.word	0x0800f7a5
 800f804:	0800f855 	.word	0x0800f855
 800f808:	0800f7a5 	.word	0x0800f7a5
 800f80c:	0800f7a5 	.word	0x0800f7a5
 800f810:	0800f8ef 	.word	0x0800f8ef
 800f814:	682b      	ldr	r3, [r5, #0]
 800f816:	1d1a      	adds	r2, r3, #4
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	602a      	str	r2, [r5, #0]
 800f81c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f820:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f824:	2301      	movs	r3, #1
 800f826:	e09f      	b.n	800f968 <_printf_i+0x1ec>
 800f828:	6820      	ldr	r0, [r4, #0]
 800f82a:	682b      	ldr	r3, [r5, #0]
 800f82c:	0607      	lsls	r7, r0, #24
 800f82e:	f103 0104 	add.w	r1, r3, #4
 800f832:	6029      	str	r1, [r5, #0]
 800f834:	d501      	bpl.n	800f83a <_printf_i+0xbe>
 800f836:	681e      	ldr	r6, [r3, #0]
 800f838:	e003      	b.n	800f842 <_printf_i+0xc6>
 800f83a:	0646      	lsls	r6, r0, #25
 800f83c:	d5fb      	bpl.n	800f836 <_printf_i+0xba>
 800f83e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800f842:	2e00      	cmp	r6, #0
 800f844:	da03      	bge.n	800f84e <_printf_i+0xd2>
 800f846:	232d      	movs	r3, #45	; 0x2d
 800f848:	4276      	negs	r6, r6
 800f84a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f84e:	485a      	ldr	r0, [pc, #360]	; (800f9b8 <_printf_i+0x23c>)
 800f850:	230a      	movs	r3, #10
 800f852:	e012      	b.n	800f87a <_printf_i+0xfe>
 800f854:	682b      	ldr	r3, [r5, #0]
 800f856:	6820      	ldr	r0, [r4, #0]
 800f858:	1d19      	adds	r1, r3, #4
 800f85a:	6029      	str	r1, [r5, #0]
 800f85c:	0605      	lsls	r5, r0, #24
 800f85e:	d501      	bpl.n	800f864 <_printf_i+0xe8>
 800f860:	681e      	ldr	r6, [r3, #0]
 800f862:	e002      	b.n	800f86a <_printf_i+0xee>
 800f864:	0641      	lsls	r1, r0, #25
 800f866:	d5fb      	bpl.n	800f860 <_printf_i+0xe4>
 800f868:	881e      	ldrh	r6, [r3, #0]
 800f86a:	4853      	ldr	r0, [pc, #332]	; (800f9b8 <_printf_i+0x23c>)
 800f86c:	2f6f      	cmp	r7, #111	; 0x6f
 800f86e:	bf0c      	ite	eq
 800f870:	2308      	moveq	r3, #8
 800f872:	230a      	movne	r3, #10
 800f874:	2100      	movs	r1, #0
 800f876:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f87a:	6865      	ldr	r5, [r4, #4]
 800f87c:	60a5      	str	r5, [r4, #8]
 800f87e:	2d00      	cmp	r5, #0
 800f880:	bfa2      	ittt	ge
 800f882:	6821      	ldrge	r1, [r4, #0]
 800f884:	f021 0104 	bicge.w	r1, r1, #4
 800f888:	6021      	strge	r1, [r4, #0]
 800f88a:	b90e      	cbnz	r6, 800f890 <_printf_i+0x114>
 800f88c:	2d00      	cmp	r5, #0
 800f88e:	d04b      	beq.n	800f928 <_printf_i+0x1ac>
 800f890:	4615      	mov	r5, r2
 800f892:	fbb6 f1f3 	udiv	r1, r6, r3
 800f896:	fb03 6711 	mls	r7, r3, r1, r6
 800f89a:	5dc7      	ldrb	r7, [r0, r7]
 800f89c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f8a0:	4637      	mov	r7, r6
 800f8a2:	42bb      	cmp	r3, r7
 800f8a4:	460e      	mov	r6, r1
 800f8a6:	d9f4      	bls.n	800f892 <_printf_i+0x116>
 800f8a8:	2b08      	cmp	r3, #8
 800f8aa:	d10b      	bne.n	800f8c4 <_printf_i+0x148>
 800f8ac:	6823      	ldr	r3, [r4, #0]
 800f8ae:	07de      	lsls	r6, r3, #31
 800f8b0:	d508      	bpl.n	800f8c4 <_printf_i+0x148>
 800f8b2:	6923      	ldr	r3, [r4, #16]
 800f8b4:	6861      	ldr	r1, [r4, #4]
 800f8b6:	4299      	cmp	r1, r3
 800f8b8:	bfde      	ittt	le
 800f8ba:	2330      	movle	r3, #48	; 0x30
 800f8bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f8c0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f8c4:	1b52      	subs	r2, r2, r5
 800f8c6:	6122      	str	r2, [r4, #16]
 800f8c8:	f8cd a000 	str.w	sl, [sp]
 800f8cc:	464b      	mov	r3, r9
 800f8ce:	aa03      	add	r2, sp, #12
 800f8d0:	4621      	mov	r1, r4
 800f8d2:	4640      	mov	r0, r8
 800f8d4:	f7ff fee4 	bl	800f6a0 <_printf_common>
 800f8d8:	3001      	adds	r0, #1
 800f8da:	d14a      	bne.n	800f972 <_printf_i+0x1f6>
 800f8dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f8e0:	b004      	add	sp, #16
 800f8e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8e6:	6823      	ldr	r3, [r4, #0]
 800f8e8:	f043 0320 	orr.w	r3, r3, #32
 800f8ec:	6023      	str	r3, [r4, #0]
 800f8ee:	4833      	ldr	r0, [pc, #204]	; (800f9bc <_printf_i+0x240>)
 800f8f0:	2778      	movs	r7, #120	; 0x78
 800f8f2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f8f6:	6823      	ldr	r3, [r4, #0]
 800f8f8:	6829      	ldr	r1, [r5, #0]
 800f8fa:	061f      	lsls	r7, r3, #24
 800f8fc:	f851 6b04 	ldr.w	r6, [r1], #4
 800f900:	d402      	bmi.n	800f908 <_printf_i+0x18c>
 800f902:	065f      	lsls	r7, r3, #25
 800f904:	bf48      	it	mi
 800f906:	b2b6      	uxthmi	r6, r6
 800f908:	07df      	lsls	r7, r3, #31
 800f90a:	bf48      	it	mi
 800f90c:	f043 0320 	orrmi.w	r3, r3, #32
 800f910:	6029      	str	r1, [r5, #0]
 800f912:	bf48      	it	mi
 800f914:	6023      	strmi	r3, [r4, #0]
 800f916:	b91e      	cbnz	r6, 800f920 <_printf_i+0x1a4>
 800f918:	6823      	ldr	r3, [r4, #0]
 800f91a:	f023 0320 	bic.w	r3, r3, #32
 800f91e:	6023      	str	r3, [r4, #0]
 800f920:	2310      	movs	r3, #16
 800f922:	e7a7      	b.n	800f874 <_printf_i+0xf8>
 800f924:	4824      	ldr	r0, [pc, #144]	; (800f9b8 <_printf_i+0x23c>)
 800f926:	e7e4      	b.n	800f8f2 <_printf_i+0x176>
 800f928:	4615      	mov	r5, r2
 800f92a:	e7bd      	b.n	800f8a8 <_printf_i+0x12c>
 800f92c:	682b      	ldr	r3, [r5, #0]
 800f92e:	6826      	ldr	r6, [r4, #0]
 800f930:	6961      	ldr	r1, [r4, #20]
 800f932:	1d18      	adds	r0, r3, #4
 800f934:	6028      	str	r0, [r5, #0]
 800f936:	0635      	lsls	r5, r6, #24
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	d501      	bpl.n	800f940 <_printf_i+0x1c4>
 800f93c:	6019      	str	r1, [r3, #0]
 800f93e:	e002      	b.n	800f946 <_printf_i+0x1ca>
 800f940:	0670      	lsls	r0, r6, #25
 800f942:	d5fb      	bpl.n	800f93c <_printf_i+0x1c0>
 800f944:	8019      	strh	r1, [r3, #0]
 800f946:	2300      	movs	r3, #0
 800f948:	6123      	str	r3, [r4, #16]
 800f94a:	4615      	mov	r5, r2
 800f94c:	e7bc      	b.n	800f8c8 <_printf_i+0x14c>
 800f94e:	682b      	ldr	r3, [r5, #0]
 800f950:	1d1a      	adds	r2, r3, #4
 800f952:	602a      	str	r2, [r5, #0]
 800f954:	681d      	ldr	r5, [r3, #0]
 800f956:	6862      	ldr	r2, [r4, #4]
 800f958:	2100      	movs	r1, #0
 800f95a:	4628      	mov	r0, r5
 800f95c:	f7f0 fc38 	bl	80001d0 <memchr>
 800f960:	b108      	cbz	r0, 800f966 <_printf_i+0x1ea>
 800f962:	1b40      	subs	r0, r0, r5
 800f964:	6060      	str	r0, [r4, #4]
 800f966:	6863      	ldr	r3, [r4, #4]
 800f968:	6123      	str	r3, [r4, #16]
 800f96a:	2300      	movs	r3, #0
 800f96c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f970:	e7aa      	b.n	800f8c8 <_printf_i+0x14c>
 800f972:	6923      	ldr	r3, [r4, #16]
 800f974:	462a      	mov	r2, r5
 800f976:	4649      	mov	r1, r9
 800f978:	4640      	mov	r0, r8
 800f97a:	47d0      	blx	sl
 800f97c:	3001      	adds	r0, #1
 800f97e:	d0ad      	beq.n	800f8dc <_printf_i+0x160>
 800f980:	6823      	ldr	r3, [r4, #0]
 800f982:	079b      	lsls	r3, r3, #30
 800f984:	d413      	bmi.n	800f9ae <_printf_i+0x232>
 800f986:	68e0      	ldr	r0, [r4, #12]
 800f988:	9b03      	ldr	r3, [sp, #12]
 800f98a:	4298      	cmp	r0, r3
 800f98c:	bfb8      	it	lt
 800f98e:	4618      	movlt	r0, r3
 800f990:	e7a6      	b.n	800f8e0 <_printf_i+0x164>
 800f992:	2301      	movs	r3, #1
 800f994:	4632      	mov	r2, r6
 800f996:	4649      	mov	r1, r9
 800f998:	4640      	mov	r0, r8
 800f99a:	47d0      	blx	sl
 800f99c:	3001      	adds	r0, #1
 800f99e:	d09d      	beq.n	800f8dc <_printf_i+0x160>
 800f9a0:	3501      	adds	r5, #1
 800f9a2:	68e3      	ldr	r3, [r4, #12]
 800f9a4:	9903      	ldr	r1, [sp, #12]
 800f9a6:	1a5b      	subs	r3, r3, r1
 800f9a8:	42ab      	cmp	r3, r5
 800f9aa:	dcf2      	bgt.n	800f992 <_printf_i+0x216>
 800f9ac:	e7eb      	b.n	800f986 <_printf_i+0x20a>
 800f9ae:	2500      	movs	r5, #0
 800f9b0:	f104 0619 	add.w	r6, r4, #25
 800f9b4:	e7f5      	b.n	800f9a2 <_printf_i+0x226>
 800f9b6:	bf00      	nop
 800f9b8:	0801088d 	.word	0x0801088d
 800f9bc:	0801089e 	.word	0x0801089e

0800f9c0 <__malloc_lock>:
 800f9c0:	4801      	ldr	r0, [pc, #4]	; (800f9c8 <__malloc_lock+0x8>)
 800f9c2:	f7ff bc65 	b.w	800f290 <__retarget_lock_acquire_recursive>
 800f9c6:	bf00      	nop
 800f9c8:	20005440 	.word	0x20005440

0800f9cc <__malloc_unlock>:
 800f9cc:	4801      	ldr	r0, [pc, #4]	; (800f9d4 <__malloc_unlock+0x8>)
 800f9ce:	f7ff bc60 	b.w	800f292 <__retarget_lock_release_recursive>
 800f9d2:	bf00      	nop
 800f9d4:	20005440 	.word	0x20005440

0800f9d8 <_realloc_r>:
 800f9d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9dc:	4680      	mov	r8, r0
 800f9de:	4614      	mov	r4, r2
 800f9e0:	460e      	mov	r6, r1
 800f9e2:	b921      	cbnz	r1, 800f9ee <_realloc_r+0x16>
 800f9e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9e8:	4611      	mov	r1, r2
 800f9ea:	f7ff bdd9 	b.w	800f5a0 <_malloc_r>
 800f9ee:	b92a      	cbnz	r2, 800f9fc <_realloc_r+0x24>
 800f9f0:	f000 f84c 	bl	800fa8c <_free_r>
 800f9f4:	4625      	mov	r5, r4
 800f9f6:	4628      	mov	r0, r5
 800f9f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9fc:	f000 f892 	bl	800fb24 <_malloc_usable_size_r>
 800fa00:	4284      	cmp	r4, r0
 800fa02:	4607      	mov	r7, r0
 800fa04:	d802      	bhi.n	800fa0c <_realloc_r+0x34>
 800fa06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fa0a:	d812      	bhi.n	800fa32 <_realloc_r+0x5a>
 800fa0c:	4621      	mov	r1, r4
 800fa0e:	4640      	mov	r0, r8
 800fa10:	f7ff fdc6 	bl	800f5a0 <_malloc_r>
 800fa14:	4605      	mov	r5, r0
 800fa16:	2800      	cmp	r0, #0
 800fa18:	d0ed      	beq.n	800f9f6 <_realloc_r+0x1e>
 800fa1a:	42bc      	cmp	r4, r7
 800fa1c:	4622      	mov	r2, r4
 800fa1e:	4631      	mov	r1, r6
 800fa20:	bf28      	it	cs
 800fa22:	463a      	movcs	r2, r7
 800fa24:	f7ff fc36 	bl	800f294 <memcpy>
 800fa28:	4631      	mov	r1, r6
 800fa2a:	4640      	mov	r0, r8
 800fa2c:	f000 f82e 	bl	800fa8c <_free_r>
 800fa30:	e7e1      	b.n	800f9f6 <_realloc_r+0x1e>
 800fa32:	4635      	mov	r5, r6
 800fa34:	e7df      	b.n	800f9f6 <_realloc_r+0x1e>

0800fa36 <memmove>:
 800fa36:	4288      	cmp	r0, r1
 800fa38:	b510      	push	{r4, lr}
 800fa3a:	eb01 0402 	add.w	r4, r1, r2
 800fa3e:	d902      	bls.n	800fa46 <memmove+0x10>
 800fa40:	4284      	cmp	r4, r0
 800fa42:	4623      	mov	r3, r4
 800fa44:	d807      	bhi.n	800fa56 <memmove+0x20>
 800fa46:	1e43      	subs	r3, r0, #1
 800fa48:	42a1      	cmp	r1, r4
 800fa4a:	d008      	beq.n	800fa5e <memmove+0x28>
 800fa4c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fa50:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fa54:	e7f8      	b.n	800fa48 <memmove+0x12>
 800fa56:	4402      	add	r2, r0
 800fa58:	4601      	mov	r1, r0
 800fa5a:	428a      	cmp	r2, r1
 800fa5c:	d100      	bne.n	800fa60 <memmove+0x2a>
 800fa5e:	bd10      	pop	{r4, pc}
 800fa60:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fa64:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fa68:	e7f7      	b.n	800fa5a <memmove+0x24>
	...

0800fa6c <_sbrk_r>:
 800fa6c:	b538      	push	{r3, r4, r5, lr}
 800fa6e:	4d06      	ldr	r5, [pc, #24]	; (800fa88 <_sbrk_r+0x1c>)
 800fa70:	2300      	movs	r3, #0
 800fa72:	4604      	mov	r4, r0
 800fa74:	4608      	mov	r0, r1
 800fa76:	602b      	str	r3, [r5, #0]
 800fa78:	f7f6 ff0e 	bl	8006898 <_sbrk>
 800fa7c:	1c43      	adds	r3, r0, #1
 800fa7e:	d102      	bne.n	800fa86 <_sbrk_r+0x1a>
 800fa80:	682b      	ldr	r3, [r5, #0]
 800fa82:	b103      	cbz	r3, 800fa86 <_sbrk_r+0x1a>
 800fa84:	6023      	str	r3, [r4, #0]
 800fa86:	bd38      	pop	{r3, r4, r5, pc}
 800fa88:	2000544c 	.word	0x2000544c

0800fa8c <_free_r>:
 800fa8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fa8e:	2900      	cmp	r1, #0
 800fa90:	d044      	beq.n	800fb1c <_free_r+0x90>
 800fa92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa96:	9001      	str	r0, [sp, #4]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	f1a1 0404 	sub.w	r4, r1, #4
 800fa9e:	bfb8      	it	lt
 800faa0:	18e4      	addlt	r4, r4, r3
 800faa2:	f7ff ff8d 	bl	800f9c0 <__malloc_lock>
 800faa6:	4a1e      	ldr	r2, [pc, #120]	; (800fb20 <_free_r+0x94>)
 800faa8:	9801      	ldr	r0, [sp, #4]
 800faaa:	6813      	ldr	r3, [r2, #0]
 800faac:	b933      	cbnz	r3, 800fabc <_free_r+0x30>
 800faae:	6063      	str	r3, [r4, #4]
 800fab0:	6014      	str	r4, [r2, #0]
 800fab2:	b003      	add	sp, #12
 800fab4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fab8:	f7ff bf88 	b.w	800f9cc <__malloc_unlock>
 800fabc:	42a3      	cmp	r3, r4
 800fabe:	d908      	bls.n	800fad2 <_free_r+0x46>
 800fac0:	6825      	ldr	r5, [r4, #0]
 800fac2:	1961      	adds	r1, r4, r5
 800fac4:	428b      	cmp	r3, r1
 800fac6:	bf01      	itttt	eq
 800fac8:	6819      	ldreq	r1, [r3, #0]
 800faca:	685b      	ldreq	r3, [r3, #4]
 800facc:	1949      	addeq	r1, r1, r5
 800face:	6021      	streq	r1, [r4, #0]
 800fad0:	e7ed      	b.n	800faae <_free_r+0x22>
 800fad2:	461a      	mov	r2, r3
 800fad4:	685b      	ldr	r3, [r3, #4]
 800fad6:	b10b      	cbz	r3, 800fadc <_free_r+0x50>
 800fad8:	42a3      	cmp	r3, r4
 800fada:	d9fa      	bls.n	800fad2 <_free_r+0x46>
 800fadc:	6811      	ldr	r1, [r2, #0]
 800fade:	1855      	adds	r5, r2, r1
 800fae0:	42a5      	cmp	r5, r4
 800fae2:	d10b      	bne.n	800fafc <_free_r+0x70>
 800fae4:	6824      	ldr	r4, [r4, #0]
 800fae6:	4421      	add	r1, r4
 800fae8:	1854      	adds	r4, r2, r1
 800faea:	42a3      	cmp	r3, r4
 800faec:	6011      	str	r1, [r2, #0]
 800faee:	d1e0      	bne.n	800fab2 <_free_r+0x26>
 800faf0:	681c      	ldr	r4, [r3, #0]
 800faf2:	685b      	ldr	r3, [r3, #4]
 800faf4:	6053      	str	r3, [r2, #4]
 800faf6:	440c      	add	r4, r1
 800faf8:	6014      	str	r4, [r2, #0]
 800fafa:	e7da      	b.n	800fab2 <_free_r+0x26>
 800fafc:	d902      	bls.n	800fb04 <_free_r+0x78>
 800fafe:	230c      	movs	r3, #12
 800fb00:	6003      	str	r3, [r0, #0]
 800fb02:	e7d6      	b.n	800fab2 <_free_r+0x26>
 800fb04:	6825      	ldr	r5, [r4, #0]
 800fb06:	1961      	adds	r1, r4, r5
 800fb08:	428b      	cmp	r3, r1
 800fb0a:	bf04      	itt	eq
 800fb0c:	6819      	ldreq	r1, [r3, #0]
 800fb0e:	685b      	ldreq	r3, [r3, #4]
 800fb10:	6063      	str	r3, [r4, #4]
 800fb12:	bf04      	itt	eq
 800fb14:	1949      	addeq	r1, r1, r5
 800fb16:	6021      	streq	r1, [r4, #0]
 800fb18:	6054      	str	r4, [r2, #4]
 800fb1a:	e7ca      	b.n	800fab2 <_free_r+0x26>
 800fb1c:	b003      	add	sp, #12
 800fb1e:	bd30      	pop	{r4, r5, pc}
 800fb20:	20005444 	.word	0x20005444

0800fb24 <_malloc_usable_size_r>:
 800fb24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb28:	1f18      	subs	r0, r3, #4
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	bfbc      	itt	lt
 800fb2e:	580b      	ldrlt	r3, [r1, r0]
 800fb30:	18c0      	addlt	r0, r0, r3
 800fb32:	4770      	bx	lr

0800fb34 <_init>:
 800fb34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb36:	bf00      	nop
 800fb38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb3a:	bc08      	pop	{r3}
 800fb3c:	469e      	mov	lr, r3
 800fb3e:	4770      	bx	lr

0800fb40 <_fini>:
 800fb40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb42:	bf00      	nop
 800fb44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb46:	bc08      	pop	{r3}
 800fb48:	469e      	mov	lr, r3
 800fb4a:	4770      	bx	lr
