0.6
2019.1
May 24 2019
15:06:07
Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/AESL_automem_A.v,1659509603,systemVerilog,,,,AESL_automem_A,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/AESL_automem_B.v,1659509603,systemVerilog,,,,AESL_automem_B,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/AESL_automem_result.v,1659509603,systemVerilog,,,,AESL_automem_result,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/m_add.autotb.v,1659509603,systemVerilog,,,,apatb_m_add_top,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/m_add.v,1659509359,systemVerilog,,,,m_add,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
