// Seed: 1617060210
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire _id_8;
  inout wire id_7;
  output wor id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 (id_7);
  output wire id_2;
  inout wire id_1;
  assign id_6 = (1);
  logic [1 : id_8] id_17;
endmodule
