// Seed: 1923651054
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input uwire id_2
    , id_4, id_5
);
  always @(posedge 1 or posedge (-1'b0 == -1)) begin : LABEL_0
    id_5 <= -1;
  end
  module_2 modCall_1 (
      id_0,
      id_2,
      id_0
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  supply0 id_6;
  assign id_6 = 1'd0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wire id_0,
    input  wire id_1,
    output tri1 id_2
);
  uwire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  assign id_19 = id_10;
  genvar id_20;
  assign id_11 = id_12 == 1;
  wire  id_21;
  logic id_22;
  assign module_0.id_2 = 0;
endmodule
