Active-HDL 13.0.376.8320 2022-12-29 21:21:52

Elaboration top modules:
Architecture                  structure(cpu)


-------------------------------------------------------------------------------------------------
Entity         | Architecture | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------
cpu            | structure    | cpu     |      | 13.0.376.8320 (Windows64) | -O3
ctrl           | fsm          | cpu     |      | 13.0.376.8320 (Windows64) | -O3
dp             | struct       | cpu     |      | 13.0.376.8320 (Windows64) | -O3
mux4           | Behavioral   | cpu     |      | 13.0.376.8320 (Windows64) | -O3
acc            | Behavioral   | cpu     |      | 13.0.376.8320 (Windows64) | -O3
reg_file       | Behavioral   | cpu     |      | 13.0.376.8320 (Windows64) | -O3
alu            | Behavior     | cpu     |      | 13.0.376.8320 (Windows64) | -O3
shifter        | Behavioral   | cpu     |      | 13.0.376.8320 (Windows64) | -O3
tristatebuffer | Behavioral   | cpu     |      | 13.0.376.8320 (Windows64) | -O3
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
VHDL Package                  | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------
standard                      | std     |      |                           | <unavailable>
TEXTIO                        | std     |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164                | ieee    |      | 13.0.376.8320 (Windows64) |  -2008
std_logic_arith               | ieee    |      | 13.0.376.8320 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED            | ieee    |      | 13.0.376.8320 (Windows64) | <unavailable>
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
Library                       | Comment
-------------------------------------------------------------------------------------------------
cpu                           | None
ieee                          | Standard IEEE packages library
std                           | Standard VHDL library
-------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+cpu cpu structure


The performance of simulation is reduced. Version Student Edition
