lib_name: serdes_bm_templates
cell_name: rxcore_ffe1_dfe4
pins: [ "inp", "inn", "enable", "clkp_nmos_analog", "clkn_nmos_analog", "clkp_nmos_switch", "clkn_nmos_switch", "clkp_pmos_integ", "clkp_pmos_analog<1:0>", "clkn_pmos_integ", "clkn_pmos_analog<1:0>", "VDD", "VSS", "clkp_nmos_intsum", "clkn_nmos_intsum", "offp_intsum<1:0>", "offn_intsum<1:0>", "clkp_pmos_intsum", "clkn_pmos_intsum", "sgnp_ffe<1:0>", "sgnn_ffe<1:0>", "sgnn_dfe1<3:1>", "bias_dfe0<3:1>", "sgnp_dfe0<3:1>", "sgnn_dfe0<3:1>", "sgnp_dfe1<3:1>", "bias_dfe1<3:1>", "clkp_nmos_summer", "clkn_nmos_summer", "clkp_nmos_tap1", "clkn_nmos_tap1", "clkp_pmos_summer", "clkn_pmos_summer", "enable_tap1<1:0>", "offp_dlev<1:0>", "offn_dlev<1:0>", "clkp_pmos_digital", "clkn_pmos_digital", "clkp_nmos_digital", "clkn_nmos_digital", "outp_dlev<1:0>", "outn_dlev<1:0>", "outp_dlat<1:0>", "outn_dlat<1:0>" ]
instances:
  XINTSUM1:
    lib_name: serdes_bm_templates
    cell_name: summer_ffe1_dfe3
    instpins:
      sgnp_ffe:
        direction: input
        net_name: "sgnp_ffe<1>"
        num_bits: 1
      sgnp_dfe<3:1>:
        direction: input
        net_name: "sgnp_dfe1<3:1>"
        num_bits: 3
      inp_ffe:
        direction: input
        net_name: "outp_alat<0>"
        num_bits: 1
      offn:
        direction: input
        net_name: "offn_intsum<1>"
        num_bits: 1
      offp:
        direction: input
        net_name: "offp_intsum<1>"
        num_bits: 1
      sgnn_ffe:
        direction: input
        net_name: "sgnn_ffe<1>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_alat<3>"
        num_bits: 1
      inn_ffe:
        direction: input
        net_name: "outn_alat<0>"
        num_bits: 1
      inp:
        direction: input
        net_name: "outp_alat<3>"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkp_pmos_intsum"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkp_nmos_intsum"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_intsum<1>"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_intsum<1>"
        num_bits: 1
      sgnn_dfe<3:1>:
        direction: input
        net_name: "sgnn_dfe1<3:1>"
        num_bits: 3
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      inp_dfe<3:1>:
        direction: input
        net_name: "outp_dlat<5>,outp_dlat<2>,outp_dlat<1>"
        num_bits: 3
      inn_dfe<3:1>:
        direction: input
        net_name: "outn_dlat<5>,outn_dlat<2>,outn_dlat<1>"
        num_bits: 3
      bias_dfe<3:1>:
        direction: input
        net_name: "bias_dfe1<3:1>"
        num_bits: 3
  XINTSUM0:
    lib_name: serdes_bm_templates
    cell_name: summer_ffe1_dfe3
    instpins:
      sgnp_ffe:
        direction: input
        net_name: "sgnp_ffe<0>"
        num_bits: 1
      sgnp_dfe<3:1>:
        direction: input
        net_name: "sgnp_dfe0<3:1>"
        num_bits: 3
      inp_ffe:
        direction: input
        net_name: "outp_alat<1>"
        num_bits: 1
      offn:
        direction: input
        net_name: "offn_intsum<0>"
        num_bits: 1
      offp:
        direction: input
        net_name: "offp_intsum<0>"
        num_bits: 1
      sgnn_ffe:
        direction: input
        net_name: "sgnn_ffe<0>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_alat<2>"
        num_bits: 1
      inn_ffe:
        direction: input
        net_name: "outn_alat<1>"
        num_bits: 1
      inp:
        direction: input
        net_name: "outp_alat<2>"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkn_pmos_intsum"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkn_nmos_intsum"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_intsum<0>"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_intsum<0>"
        num_bits: 1
      sgnn_dfe<3:1>:
        direction: input
        net_name: "sgnn_dfe0<3:1>"
        num_bits: 3
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      inp_dfe<3:1>:
        direction: input
        net_name: "outp_dlat<4>,outp_dlat<3>,outp_dlat<0>"
        num_bits: 3
      inn_dfe<3:1>:
        direction: input
        net_name: "outn_dlat<4>,outn_dlat<3>,outn_dlat<0>"
        num_bits: 3
      bias_dfe<3:1>:
        direction: input
        net_name: "bias_dfe0<3:1>"
        num_bits: 3
  XALAT3:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_alat<1>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_alat<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkn_nmos_analog"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "clkp_nmos_switch"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkp_pmos_analog<1>"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_alat<3>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_alat<3>"
        num_bits: 1
  XALAT2:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_alat<0>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_alat<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkp_nmos_analog"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "clkn_nmos_switch"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkn_pmos_analog<0>"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_alat<2>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_alat<2>"
        num_bits: 1
  XALAT1:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_int<1>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_int<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkp_nmos_analog"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "clkn_nmos_switch"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkn_pmos_analog<1>"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_alat<1>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_alat<1>"
        num_bits: 1
  XALAT0:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_int<0>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_int<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkn_nmos_analog"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "clkp_nmos_switch"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkp_pmos_analog<0>"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_alat<0>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_alat<0>"
        num_bits: 1
  XINT0:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw_en_casc
    instpins:
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkp_nmos_analog"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "clkn_nmos_switch"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkn_pmos_integ"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_int<0>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_int<0>"
        num_bits: 1
  XINT1:
    lib_name: serdes_bm_templates
    cell_name: diffamp_sw_en_casc
    instpins:
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkn_nmos_analog"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "clkp_nmos_switch"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkp_pmos_integ"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_int<1>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_int<1>"
        num_bits: 1
  XDLEV1:
    lib_name: serdes_bm_templates
    cell_name: summer_casc
    instpins:
      inp<1:0>:
        direction: input
        net_name: "offp_dlev<1>,outp_summer<1>"
        num_bits: 2
      inn<1:0>:
        direction: input
        net_name: "offn_dlev<1>,outn_summer<1>"
        num_bits: 2
      bias_tail<1:0>:
        direction: input
        net_name: "<*2>clkn_nmos_summer"
        num_bits: 2
      bias_switch:
        direction: input
        net_name: "clkp_nmos_switch"
        num_bits: 1
      enable<1:0>:
        direction: input
        net_name: "<*2>enable"
        num_bits: 2
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkp_pmos_summer"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_dlev<1>"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_dlev<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDLEV0:
    lib_name: serdes_bm_templates
    cell_name: summer_casc
    instpins:
      enable<1:0>:
        direction: input
        net_name: "<*2>enable"
        num_bits: 2
      inp<1:0>:
        direction: input
        net_name: "offp_dlev<0>,outp_summer<0>"
        num_bits: 2
      inn<1:0>:
        direction: input
        net_name: "offn_dlev<0>,outn_summer<0>"
        num_bits: 2
      bias_tail<1:0>:
        direction: input
        net_name: "<*2>clkp_nmos_summer"
        num_bits: 2
      bias_switch:
        direction: input
        net_name: "clkn_nmos_switch"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkn_pmos_summer"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_dlev<0>"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_dlev<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XSUM1:
    lib_name: serdes_bm_templates
    cell_name: summer_casc
    instpins:
      enable<1:0>:
        direction: input
        net_name: "enable_tap1<1>,enable"
        num_bits: 2
      inp<1:0>:
        direction: input
        net_name: "outp_summer<0>,outp_intsum<1>"
        num_bits: 2
      inn<1:0>:
        direction: input
        net_name: "outn_summer<0>,outn_intsum<1>"
        num_bits: 2
      bias_tail<1:0>:
        direction: input
        net_name: "clkp_nmos_tap1,clkp_nmos_summer"
        num_bits: 2
      bias_switch:
        direction: input
        net_name: "clkn_nmos_switch"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkn_pmos_summer"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_summer<1>"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_summer<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XSUM0:
    lib_name: serdes_bm_templates
    cell_name: summer_casc
    instpins:
      enable<1:0>:
        direction: input
        net_name: "enable_tap1<0>,enable"
        num_bits: 2
      inp<1:0>:
        direction: input
        net_name: "outp_summer<1>,outp_intsum<0>"
        num_bits: 2
      inn<1:0>:
        direction: input
        net_name: "outn_summer<1>,outn_intsum<0>"
        num_bits: 2
      bias_tail<1:0>:
        direction: input
        net_name: "clkn_nmos_tap1,clkn_nmos_summer"
        num_bits: 2
      bias_switch:
        direction: input
        net_name: "clkp_nmos_switch"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkp_pmos_summer"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_summer<0>"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_summer<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDLAT1:
    lib_name: serdes_bm_templates
    cell_name: diffamp_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_summer<1>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_summer<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkn_nmos_digital"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkp_pmos_digital"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_dlat<1>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_dlat<1>"
        num_bits: 1
  XDLAT3:
    lib_name: serdes_bm_templates
    cell_name: diffamp_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_dlat<1>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_dlat<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkp_nmos_digital"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkn_pmos_digital"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_dlat<3>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_dlat<3>"
        num_bits: 1
  XDLAT5:
    lib_name: serdes_bm_templates
    cell_name: diffamp_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_dlat<3>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_dlat<3>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkn_nmos_digital"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkp_pmos_digital"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_dlat<5>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_dlat<5>"
        num_bits: 1
  XDLAT0:
    lib_name: serdes_bm_templates
    cell_name: diffamp_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_summer<0>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_summer<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkp_nmos_digital"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkn_pmos_digital"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_dlat<0>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_dlat<0>"
        num_bits: 1
  XDLAT4:
    lib_name: serdes_bm_templates
    cell_name: diffamp_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_dlat<2>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_dlat<2>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkp_nmos_digital"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkn_pmos_digital"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_dlat<4>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_dlat<4>"
        num_bits: 1
  XDLAT2:
    lib_name: serdes_bm_templates
    cell_name: diffamp_en_casc
    instpins:
      inp:
        direction: input
        net_name: "outp_dlat<0>"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_dlat<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "clkn_nmos_digital"
        num_bits: 1
      bias_load:
        direction: input
        net_name: "clkp_pmos_digital"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_dlat<2>"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_dlat<2>"
        num_bits: 1
