Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri May 27 16:04:27 2022
| Host             : Xi_Jinping running 64-bit major release  (build 9200)
| Command          : report_power -file Toplayer_power_routed.rpt -pb Toplayer_power_summary_routed.pb -rpx Toplayer_power_routed.rpx
| Design           : Toplayer
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.706        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.590        |
| Device Static (W)        | 0.116        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 76.9         |
| Junction Temperature (C) | 33.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.077 |        5 |       --- |             --- |
| Slice Logic              |     0.089 |    68017 |       --- |             --- |
|   LUT as Logic           |     0.072 |    15557 |     53200 |           29.24 |
|   Register               |     0.008 |    42449 |    106400 |           39.90 |
|   F7/F8 Muxes            |     0.006 |     6616 |     53200 |           12.44 |
|   CARRY4                 |     0.002 |      624 |     13300 |            4.69 |
|   LUT as Distributed RAM |    <0.001 |      570 |     17400 |            3.28 |
|   LUT as Shift Register  |    <0.001 |      162 |     17400 |            0.93 |
|   Others                 |     0.000 |      201 |       --- |             --- |
| Signals                  |     0.241 |    51453 |       --- |             --- |
| Block RAM                |     0.011 |      4.5 |       140 |            3.21 |
| MMCM                     |     0.121 |        1 |         4 |           25.00 |
| DSPs                     |     0.024 |       48 |       220 |           21.82 |
| I/O                      |     0.028 |       25 |       200 |           12.50 |
| Static Power             |     0.116 |          |           |                 |
| Total                    |     0.706 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.452 |       0.442 |      0.010 |
| Vccaux    |       1.800 |     0.080 |       0.068 |      0.012 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.021 |       0.000 |      0.021 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+--------------------------------------+-----------------+
| Clock             | Domain                               | Constraint (ns) |
+-------------------+--------------------------------------+-----------------+
| clk_100           | clk_100                              |            10.0 |
| clk_feedback      | i_audio/i_clocking/clk_feedback      |            50.0 |
| zed_audio_clk_48M | i_audio/i_clocking/zed_audio_clk_48M |            20.8 |
+-------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| Toplayer                    |     0.590 |
|   FFT1                      |     0.166 |
|     u_FFT_HDL_Optimized     |     0.067 |
|       u_NaturalOrder_Stage  |     0.007 |
|       u_RADIX2              |     0.006 |
|       u_SDF1_1_1            |     0.004 |
|       u_SDF1_3_1            |     0.015 |
|       u_SDF1_5_1            |     0.016 |
|       u_SDF1_7_1            |     0.002 |
|       u_SDF2_2_1            |     0.005 |
|       u_SDF2_4_1            |     0.003 |
|       u_SDF2_6_1            |     0.001 |
|       u_SDF2_8_1            |     0.002 |
|       u_twdlROM_5_1         |     0.001 |
|   Maxindex                  |     0.201 |
|   OLED                      |     0.003 |
|     Example                 |     0.003 |
|       char_lib_comp         |     0.001 |
|   i_audio                   |     0.123 |
|     Inst_adau1761_izedboard |     0.002 |
|       Inst_i2c              |     0.001 |
|     i_clocking              |     0.121 |
|   tuning                    |     0.033 |
+-----------------------------+-----------+


