--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 230 paths analyzed, 86 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.826ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_906/COUNT_0 (SLICE_X16Y26.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_905/COUNT_5 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.777ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         in_clk_manual_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_905/COUNT_5 to XLXI_1/XLXI_906/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.447   XLXI_1/XLXI_905/COUNT<7>
                                                       XLXI_1/XLXI_905/COUNT_5
    SLICE_X17Y28.C1      net (fanout=2)        0.586   XLXI_1/XLXI_905/COUNT<5>
    SLICE_X17Y28.C       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>2
    SLICE_X17Y28.A2      net (fanout=1)        0.437   XLXI_1/XLXI_905/TC<15>1
    SLICE_X17Y28.A       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>3
    SLICE_X16Y26.CE      net (fanout=1)        0.439   XLXI_1/XLXN_236
    SLICE_X16Y26.CLK     Tceck                 0.350   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (1.315ns logic, 1.462ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_905/COUNT_10 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         in_clk_manual_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_905/COUNT_10 to XLXI_1/XLXI_906/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.447   XLXI_1/XLXI_905/COUNT<11>
                                                       XLXI_1/XLXI_905/COUNT_10
    SLICE_X17Y28.B1      net (fanout=2)        0.754   XLXI_1/XLXI_905/COUNT<10>
    SLICE_X17Y28.B       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>1
    SLICE_X17Y28.A5      net (fanout=1)        0.187   XLXI_1/XLXI_905/TC<15>
    SLICE_X17Y28.A       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>3
    SLICE_X16Y26.CE      net (fanout=1)        0.439   XLXI_1/XLXN_236
    SLICE_X16Y26.CLK     Tceck                 0.350   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (1.315ns logic, 1.380ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_905/COUNT_7 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         in_clk_manual_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_905/COUNT_7 to XLXI_1/XLXI_906/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.447   XLXI_1/XLXI_905/COUNT<7>
                                                       XLXI_1/XLXI_905/COUNT_7
    SLICE_X17Y28.C4      net (fanout=2)        0.463   XLXI_1/XLXI_905/COUNT<7>
    SLICE_X17Y28.C       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>2
    SLICE_X17Y28.A2      net (fanout=1)        0.437   XLXI_1/XLXI_905/TC<15>1
    SLICE_X17Y28.A       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>3
    SLICE_X16Y26.CE      net (fanout=1)        0.439   XLXI_1/XLXN_236
    SLICE_X16Y26.CLK     Tceck                 0.350   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (1.315ns logic, 1.339ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_906/COUNT_2 (SLICE_X16Y26.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_905/COUNT_5 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         in_clk_manual_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_905/COUNT_5 to XLXI_1/XLXI_906/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.447   XLXI_1/XLXI_905/COUNT<7>
                                                       XLXI_1/XLXI_905/COUNT_5
    SLICE_X17Y28.C1      net (fanout=2)        0.586   XLXI_1/XLXI_905/COUNT<5>
    SLICE_X17Y28.C       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>2
    SLICE_X17Y28.A2      net (fanout=1)        0.437   XLXI_1/XLXI_905/TC<15>1
    SLICE_X17Y28.A       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>3
    SLICE_X16Y26.CE      net (fanout=1)        0.439   XLXI_1/XLXN_236
    SLICE_X16Y26.CLK     Tceck                 0.314   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (1.279ns logic, 1.462ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_905/COUNT_10 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         in_clk_manual_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_905/COUNT_10 to XLXI_1/XLXI_906/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.447   XLXI_1/XLXI_905/COUNT<11>
                                                       XLXI_1/XLXI_905/COUNT_10
    SLICE_X17Y28.B1      net (fanout=2)        0.754   XLXI_1/XLXI_905/COUNT<10>
    SLICE_X17Y28.B       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>1
    SLICE_X17Y28.A5      net (fanout=1)        0.187   XLXI_1/XLXI_905/TC<15>
    SLICE_X17Y28.A       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>3
    SLICE_X16Y26.CE      net (fanout=1)        0.439   XLXI_1/XLXN_236
    SLICE_X16Y26.CLK     Tceck                 0.314   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (1.279ns logic, 1.380ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_905/COUNT_7 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         in_clk_manual_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_905/COUNT_7 to XLXI_1/XLXI_906/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.447   XLXI_1/XLXI_905/COUNT<7>
                                                       XLXI_1/XLXI_905/COUNT_7
    SLICE_X17Y28.C4      net (fanout=2)        0.463   XLXI_1/XLXI_905/COUNT<7>
    SLICE_X17Y28.C       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>2
    SLICE_X17Y28.A2      net (fanout=1)        0.437   XLXI_1/XLXI_905/TC<15>1
    SLICE_X17Y28.A       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>3
    SLICE_X16Y26.CE      net (fanout=1)        0.439   XLXI_1/XLXN_236
    SLICE_X16Y26.CLK     Tceck                 0.314   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (1.279ns logic, 1.339ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_906/COUNT_3 (SLICE_X16Y26.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_905/COUNT_5 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.737ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         in_clk_manual_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_905/COUNT_5 to XLXI_1/XLXI_906/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.447   XLXI_1/XLXI_905/COUNT<7>
                                                       XLXI_1/XLXI_905/COUNT_5
    SLICE_X17Y28.C1      net (fanout=2)        0.586   XLXI_1/XLXI_905/COUNT<5>
    SLICE_X17Y28.C       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>2
    SLICE_X17Y28.A2      net (fanout=1)        0.437   XLXI_1/XLXI_905/TC<15>1
    SLICE_X17Y28.A       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>3
    SLICE_X16Y26.CE      net (fanout=1)        0.439   XLXI_1/XLXN_236
    SLICE_X16Y26.CLK     Tceck                 0.310   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (1.275ns logic, 1.462ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_905/COUNT_10 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.655ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         in_clk_manual_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_905/COUNT_10 to XLXI_1/XLXI_906/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.447   XLXI_1/XLXI_905/COUNT<11>
                                                       XLXI_1/XLXI_905/COUNT_10
    SLICE_X17Y28.B1      net (fanout=2)        0.754   XLXI_1/XLXI_905/COUNT<10>
    SLICE_X17Y28.B       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>1
    SLICE_X17Y28.A5      net (fanout=1)        0.187   XLXI_1/XLXI_905/TC<15>
    SLICE_X17Y28.A       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>3
    SLICE_X16Y26.CE      net (fanout=1)        0.439   XLXI_1/XLXN_236
    SLICE_X16Y26.CLK     Tceck                 0.310   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (1.275ns logic, 1.380ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_905/COUNT_7 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.614ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         in_clk_manual_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/XLXI_905/COUNT_7 to XLXI_1/XLXI_906/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.447   XLXI_1/XLXI_905/COUNT<7>
                                                       XLXI_1/XLXI_905/COUNT_7
    SLICE_X17Y28.C4      net (fanout=2)        0.463   XLXI_1/XLXI_905/COUNT<7>
    SLICE_X17Y28.C       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>2
    SLICE_X17Y28.A2      net (fanout=1)        0.437   XLXI_1/XLXI_905/TC<15>1
    SLICE_X17Y28.A       Tilo                  0.259   XLXI_1/XLXI_905/TC<15>1
                                                       XLXI_1/XLXI_905/TC<15>3
    SLICE_X16Y26.CE      net (fanout=1)        0.439   XLXI_1/XLXN_236
    SLICE_X16Y26.CLK     Tceck                 0.310   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (1.275ns logic, 1.339ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_905/COUNT_15 (SLICE_X16Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_905/COUNT_15 (FF)
  Destination:          XLXI_1/XLXI_905/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_manual_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_905/COUNT_15 to XLXI_1/XLXI_905/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.234   XLXI_1/XLXI_905/COUNT<15>
                                                       XLXI_1/XLXI_905/COUNT_15
    SLICE_X16Y30.D6      net (fanout=2)        0.026   XLXI_1/XLXI_905/COUNT<15>
    SLICE_X16Y30.CLK     Tah         (-Th)    -0.264   XLXI_1/XLXI_905/COUNT<15>
                                                       XLXI_1/XLXI_905/COUNT<15>_rt
                                                       XLXI_1/XLXI_905/Mcount_COUNT_xor<15>
                                                       XLXI_1/XLXI_905/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_906/COUNT_1 (SLICE_X16Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_906/COUNT_1 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_manual_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_906/COUNT_1 to XLXI_1/XLXI_906/COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.234   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_1
    SLICE_X16Y26.B5      net (fanout=1)        0.058   XLXI_1/XLXI_906/COUNT<1>
    SLICE_X16Y26.CLK     Tah         (-Th)    -0.237   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT<1>_rt
                                                       XLXI_1/XLXI_906/Mcount_COUNT_xor<3>
                                                       XLXI_1/XLXI_906/COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_906/COUNT_3 (SLICE_X16Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_906/COUNT_3 (FF)
  Destination:          XLXI_1/XLXI_906/COUNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_manual_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_manual_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/XLXI_906/COUNT_3 to XLXI_1/XLXI_906/COUNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.234   XLXI_1/clk_div<3>
                                                       XLXI_1/XLXI_906/COUNT_3
    SLICE_X16Y26.D6      net (fanout=6)        0.034   XLXI_1/clk_div<3>
    SLICE_X16Y26.CLK     Tah         (-Th)    -0.264   XLXI_1/clk_div<3>
                                                       XLXI_1/clk_div<3>_rt
                                                       XLXI_1/XLXI_906/Mcount_COUNT_xor<3>
                                                       XLXI_1/XLXI_906/COUNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.498ns logic, 0.034ns route)
                                                       (93.6% logic, 6.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: in_clk_manual_BUFGP/BUFG/I0
  Logical resource: in_clk_manual_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: in_clk_manual_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: XLXI_1/XLXI_905/COUNT<3>/SR
  Logical resource: XLXI_1/XLXI_905/COUNT_0/SR
  Location pin: SLICE_X16Y27.SR
  Clock network: XLXI_1/XLXN_240
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: XLXI_1/XLXI_905/COUNT<3>/SR
  Logical resource: XLXI_1/XLXI_905/COUNT_1/SR
  Location pin: SLICE_X16Y27.SR
  Clock network: XLXI_1/XLXN_240
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk_manual
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk_manual  |    2.826|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 230 paths, 0 nets, and 54 connections

Design statistics:
   Minimum period:   2.826ns{1}   (Maximum frequency: 353.857MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 27 10:20:15 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



