Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  5 00:34:35 2020
| Host         : DESKTOP-JA4MDDO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_lab10_timing_summary_routed.rpt -pb calc_lab10_timing_summary_routed.pb -rpx calc_lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_lab10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.040        0.000                      0                   36        0.263        0.000                      0                   36        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.040        0.000                      0                   36        0.263        0.000                      0                   36        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.775ns (36.666%)  route 3.066ns (63.334%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X0Y12          FDCE                                         r  calc_unit/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[1]/Q
                         net (fo=4, routed)           0.697     6.308    calc_unit/reg1/Q[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.432 r  calc_unit/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.432    calc_unit/a1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.982 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.204 r  calc_unit/a1/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.860     8.064    calc_unit/reg1/data0[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.299     8.363 r  calc_unit/reg1/Q[4]_i_2/O
                         net (fo=1, routed)           0.546     8.909    calc_unit/reg1/Q[4]_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.124     9.033 r  calc_unit/reg1/Q[4]_i_1/O
                         net (fo=2, routed)           0.963     9.996    calc_unit/reg2/D[4]
    SLICE_X0Y14          FDCE                                         r  calc_unit/reg2/Q_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X0Y14          FDCE                                         r  calc_unit/reg2/Q_reg[4]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)       -0.058    15.036    calc_unit/reg2/Q_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.586ns (33.092%)  route 3.207ns (66.908%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X0Y12          FDCE                                         r  calc_unit/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[1]/Q
                         net (fo=4, routed)           0.697     6.308    calc_unit/reg1/Q[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.432 r  calc_unit/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.432    calc_unit/a1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.012 r  calc_unit/a1/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.802     7.814    calc_unit/reg1/data0[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.302     8.116 r  calc_unit/reg1/Q[2]_i_2/O
                         net (fo=1, routed)           0.846     8.961    calc_unit/reg1/Q[2]_i_2_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.085 r  calc_unit/reg1/Q[2]_i_1/O
                         net (fo=2, routed)           0.863     9.948    calc_unit/reg2/D[2]
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)       -0.103    14.991    calc_unit/reg2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.775ns (38.182%)  route 2.874ns (61.818%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X0Y12          FDCE                                         r  calc_unit/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[1]/Q
                         net (fo=4, routed)           0.697     6.308    calc_unit/reg1/Q[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.432 r  calc_unit/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.432    calc_unit/a1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.982 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.204 r  calc_unit/a1/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.860     8.064    calc_unit/reg1/data0[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.299     8.363 r  calc_unit/reg1/Q[4]_i_2/O
                         net (fo=1, routed)           0.546     8.909    calc_unit/reg1/Q[4]_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.124     9.033 r  calc_unit/reg1/Q[4]_i_1/O
                         net (fo=2, routed)           0.771     9.804    calc_unit/reg2/D[4]
    SLICE_X0Y14          FDCE                                         r  calc_unit/reg2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X0Y14          FDCE                                         r  calc_unit/reg2/Q_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)       -0.061    15.033    calc_unit/reg2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.586ns (34.807%)  route 2.971ns (65.193%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X0Y12          FDCE                                         r  calc_unit/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[1]/Q
                         net (fo=4, routed)           0.697     6.308    calc_unit/reg1/Q[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.432 r  calc_unit/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.432    calc_unit/a1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.012 r  calc_unit/a1/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.802     7.814    calc_unit/reg1/data0[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.302     8.116 r  calc_unit/reg1/Q[2]_i_2/O
                         net (fo=1, routed)           0.846     8.961    calc_unit/reg1/Q[2]_i_2_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.085 r  calc_unit/reg1/Q[2]_i_1/O
                         net (fo=2, routed)           0.626     9.712    calc_unit/reg2/D[2]
    SLICE_X2Y14          FDCE                                         r  calc_unit/reg2/Q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X2Y14          FDCE                                         r  calc_unit/reg2/Q_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)       -0.028    15.066    calc_unit/reg2/Q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.823ns (44.297%)  route 2.292ns (55.703%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X0Y12          FDCE                                         r  calc_unit/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[1]/Q
                         net (fo=4, routed)           0.697     6.308    calc_unit/reg1/Q[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.432 r  calc_unit/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.432    calc_unit/a1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.982 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.221 r  calc_unit/a1/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.407     7.628    calc_unit/reg1/data0[6]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.302     7.930 r  calc_unit/reg1/Q[6]_i_2/O
                         net (fo=1, routed)           0.665     8.595    calc_unit/reg1/Q[6]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.152     8.747 r  calc_unit/reg1/Q[6]_i_1/O
                         net (fo=2, routed)           0.524     9.271    calc_unit/reg2/D[6]
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[6]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)       -0.260    14.834    calc_unit/reg2/Q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.901ns (46.849%)  route 2.157ns (53.151%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X0Y12          FDCE                                         r  calc_unit/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[1]/Q
                         net (fo=4, routed)           0.697     6.308    calc_unit/reg1/Q[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.432 r  calc_unit/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.432    calc_unit/a1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.982 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.295 r  calc_unit/a1/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.301     7.596    calc_unit/reg1/data0[7]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.306     7.902 r  calc_unit/reg1/Q[7]_i_2/O
                         net (fo=1, routed)           0.667     8.569    calc_unit/reg1/Q[7]_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.152     8.721 r  calc_unit/reg1/Q[7]_i_1/O
                         net (fo=2, routed)           0.492     9.213    calc_unit/reg2/D[7]
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[7]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)       -0.270    14.824    calc_unit/reg2/Q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.901ns (46.836%)  route 2.158ns (53.164%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X0Y12          FDCE                                         r  calc_unit/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[1]/Q
                         net (fo=4, routed)           0.697     6.308    calc_unit/reg1/Q[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.432 r  calc_unit/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.432    calc_unit/a1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.982 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.295 r  calc_unit/a1/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.301     7.596    calc_unit/reg1/data0[7]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.306     7.902 r  calc_unit/reg1/Q[7]_i_2/O
                         net (fo=1, routed)           0.667     8.569    calc_unit/reg1/Q[7]_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.152     8.721 r  calc_unit/reg1/Q[7]_i_1/O
                         net (fo=2, routed)           0.493     9.214    calc_unit/reg2/D[7]
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)       -0.255    14.839    calc_unit/reg2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.891ns (44.783%)  route 2.332ns (55.217%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X0Y12          FDCE                                         r  calc_unit/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[1]/Q
                         net (fo=4, routed)           0.697     6.308    calc_unit/reg1/Q[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.432 r  calc_unit/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.432    calc_unit/a1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.982 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 r  calc_unit/a1/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.508     7.824    calc_unit/reg1/data0[5]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.303     8.127 r  calc_unit/reg1/Q[5]_i_2/O
                         net (fo=1, routed)           0.469     8.597    calc_unit/reg1/Q[5]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.721 r  calc_unit/reg1/Q[5]_i_1/O
                         net (fo=2, routed)           0.657     9.378    calc_unit/reg2/D[5]
    SLICE_X2Y14          FDCE                                         r  calc_unit/reg2/Q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X2Y14          FDCE                                         r  calc_unit/reg2/Q_reg[5]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)       -0.028    15.066    calc_unit/reg2/Q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.389ns (34.989%)  route 2.581ns (65.011%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X1Y12          FDCE                                         r  calc_unit/reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[0]/Q
                         net (fo=3, routed)           0.538     6.150    calc_unit/a1/led_OBUF[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.632 r  calc_unit/a1/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.437     7.068    calc_unit/reg1/data0[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.299     7.367 r  calc_unit/reg1/Q[0]_i_2/O
                         net (fo=1, routed)           0.989     8.357    calc_unit/reg1/Q[0]_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.152     8.509 r  calc_unit/reg1/Q[0]_i_1/O
                         net (fo=2, routed)           0.616     9.125    calc_unit/reg2/D[0]
    SLICE_X0Y11          FDCE                                         r  calc_unit/reg2/Q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    calc_unit/reg2/CLK
    SLICE_X0Y11          FDCE                                         r  calc_unit/reg2/Q_reg[0]_lopt_replica/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)       -0.269    14.827    calc_unit/reg2/Q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.891ns (45.752%)  route 2.242ns (54.248%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.634     5.155    calc_unit/reg1/CLK
    SLICE_X0Y12          FDCE                                         r  calc_unit/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  calc_unit/reg1/Q_reg[1]/Q
                         net (fo=4, routed)           0.697     6.308    calc_unit/reg1/Q[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.432 r  calc_unit/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.432    calc_unit/a1/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.982 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 r  calc_unit/a1/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.508     7.824    calc_unit/reg1/data0[5]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.303     8.127 r  calc_unit/reg1/Q[5]_i_2/O
                         net (fo=1, routed)           0.469     8.597    calc_unit/reg1/Q[5]_i_2_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.124     8.721 r  calc_unit/reg1/Q[5]_i_1/O
                         net (fo=2, routed)           0.568     9.288    calc_unit/reg2/D[5]
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X1Y14          FDCE                                         r  calc_unit/reg2/Q_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)       -0.093    15.001    calc_unit/reg2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    disp_unit/timer/CLK
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  disp_unit/timer/Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.119     1.735    disp_unit/timer/Q_reg_reg[3]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    disp_unit/timer/Q_reg_reg[0]_i_1_n_4
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    disp_unit/timer/CLK
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    disp_unit/timer/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[11]/Q
                         net (fo=2, routed)           0.119     1.734    disp_unit/timer/Q_reg_reg[11]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    disp_unit/timer/Q_reg_reg[8]_i_1_n_4
    SLICE_X3Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    disp_unit/timer/CLK
    SLICE_X3Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.735    disp_unit/timer/Q_reg_reg[7]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    disp_unit/timer/Q_reg_reg[4]_i_1_n_4
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y15          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[15]/Q
                         net (fo=2, routed)           0.120     1.735    disp_unit/timer/Q_reg_reg[15]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    disp_unit/timer/Q_reg_reg[12]_i_1_n_4
    SLICE_X3Y15          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    disp_unit/timer/CLK
    SLICE_X3Y15          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    disp_unit/timer/CLK
    SLICE_X3Y16          FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  disp_unit/timer/Q_reg_reg[16]/Q
                         net (fo=2, routed)           0.115     1.729    disp_unit/timer/Q_reg_reg[16]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  disp_unit/timer/Q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    disp_unit/timer/Q_reg_reg[16]_i_1_n_7
    SLICE_X3Y16          FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    disp_unit/timer/CLK
    SLICE_X3Y16          FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    disp_unit/timer/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[4]/Q
                         net (fo=2, routed)           0.116     1.731    disp_unit/timer/Q_reg_reg[4]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    disp_unit/timer/Q_reg_reg[4]_i_1_n_7
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y15          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[12]/Q
                         net (fo=2, routed)           0.117     1.732    disp_unit/timer/Q_reg_reg[12]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    disp_unit/timer/Q_reg_reg[12]_i_1_n_7
    SLICE_X3Y15          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    disp_unit/timer/CLK
    SLICE_X3Y15          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.122     1.737    disp_unit/timer/Q_reg_reg[6]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    disp_unit/timer/Q_reg_reg[4]_i_1_n_5
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y15          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[14]/Q
                         net (fo=2, routed)           0.122     1.737    disp_unit/timer/Q_reg_reg[14]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    disp_unit/timer/Q_reg_reg[12]_i_1_n_5
    SLICE_X3Y15          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    disp_unit/timer/CLK
    SLICE_X3Y15          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.736%)  route 0.115ns (28.264%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    disp_unit/timer/CLK
    SLICE_X3Y16          FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  disp_unit/timer/Q_reg_reg[16]/Q
                         net (fo=2, routed)           0.115     1.729    disp_unit/timer/Q_reg_reg[16]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.880 r  disp_unit/timer/Q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.880    disp_unit/timer/Q_reg_reg[16]_i_1_n_6
    SLICE_X3Y16          FDCE                                         r  disp_unit/timer/Q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    disp_unit/timer/CLK
    SLICE_X3Y16          FDCE                                         r  disp_unit/timer/Q_reg_reg[17]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    disp_unit/timer/Q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    calc_unit/reg1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    calc_unit/reg1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    calc_unit/reg1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    calc_unit/reg1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc_unit/reg1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    calc_unit/reg1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    calc_unit/reg1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc_unit/reg1/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    calc_unit/reg2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    calc_unit/reg1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    calc_unit/reg1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    calc_unit/reg1/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    calc_unit/reg1/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc_unit/reg1/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    calc_unit/reg1/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    calc_unit/reg1/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc_unit/reg1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    calc_unit/reg2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    calc_unit/reg2/Q_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    disp_unit/counter2/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    disp_unit/counter2/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    disp_unit/timer/Q_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    disp_unit/timer/Q_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    disp_unit/timer/Q_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    disp_unit/timer/Q_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    disp_unit/timer/Q_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    disp_unit/timer/Q_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    disp_unit/timer/Q_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    disp_unit/timer/Q_reg_reg[17]/C



