 
{
    "GENERAL": {
      "DESIGN_STAGE"    : "yosys",
      "STRATEGY"        : "performance",
      "POWER_ANALYSIS"  : false,
      "SWEEP"           : true 
    },
    "SYNTHESIS_PARAM": {
        "command"   : "synth_ql",
        "verific"   : true,
        "synth_ql":{
            "top"       : "${TOP_MODULE}",
            "family"    : "qlf_k6n10f",
            "no_abc_opt": null,
            "edif"      : null,
            "blif"      : "${OUTPUT_BLIF}",
            "verilog"   : null,
            "no_dsp"    : true,
            "no_adder"  : true,
            "no_bram"   : true,
            "no_ff_map" : null
        },
        "synth":{
            "top"       : "${TOP_MODULE}",
            "auto-top"  : null,
            "flatten"   : true,
            "encfile"   : null,
            "lut"       : null,
            "nofsm"     : null,
            "noabc"     : null,
            "noalumacc" : null,
            "nordff"    : null,
            "noshare"   : null,
            "run"       : null,
            "flowmap"   : null
        }
    },
    "ABC": {
        "lut"   : "6",
        "script": null
    },
    "BENCHMARKS": {
        "ast": {
            "design":"RTL_Benchmark/SVerilog/top_earlgrey/ast/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_ast_adc_i",
                "Clock2": "clk_ast_alert_i",
                "Clock3": "clk_ast_es_i",
                "Clock4": "clk_ast_rng_i",
                "Clock5": "clk_ast_tlul_i",
                "Clock6": "clk_ast_usb_i",
                "Clock7": "clk_ast_ext_i"
            }
        },
        "clkmgr": {
            "design":"RTL_Benchmark/SVerilog/top_earlgrey/clkmgr/rtl/autogen/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_main_i",
                "Clock3": "clk_io_i",
                "Clock4": "clk_usb_i",
                "Clock5": "clk_aon_i"
            }
        },
        "pinmux": {
            "design":"RTL_Benchmark/SVerilog/top_earlgrey/pinmux/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_aon_i"    
            }
        },
        "pwrmgr": {
            "design":"RTL_Benchmark/SVerilog/top_earlgrey/pwrmgr/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"  
            }
        },
        "rstmgr": {
            "design":"RTL_Benchmark/SVerilog/top_earlgrey/rstmgr/rtl/autogen/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_aon_i",
                "Clock3": "clk_io_div4_i",
                "Clock4": "clk_main_i",
                "Clock5": "clk_io_i",
                "Clock6": "clk_io_div2_i",
                "Clock7": "clk_usb_i" 
            }
        },
        "sensor_ctrl": {
            "design":"RTL_Benchmark/SVerilog/top_earlgrey/sensor_ctrl/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_aon_i"    
            }
        },
        "xbar_main": {
            "design":"RTL_Benchmark/SVerilog/top_earlgrey/xbar_main/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_main_i",
                "Clock2": "clk_fixed_i",
                "Clock3": "clk_spi_host0_i",
                "Clock4": "clk_spi_host1_i"
            }
        },
        "xbar_peri": {
                    "design":"RTL_Benchmark/SVerilog/top_earlgrey/xbar_peri/rtl/config.tcl",
                    "multi_clock":false,
                    "CLOCK_DATA": {
                        "Clock1": "clk_peri_i"
            }
         }
    }
}
