vhdl work "ipcore_dir/fifo_8x2048_async_tk_synth.vhd"
vhdl work "ipcore_dir/fifo_8x2048_async_tk.vhd"
vhdl work "ipcore_dir/CLK_GEN_CORE.vhd"
vhdl work "ipcore_dir/CLK_GEN_CORE/example_design/CLK_GEN_CORE_exdes.vhd"
vhdl work "ipcore_dir/FIFO_32x512_ASYNC_synth.vhd"
vhdl work "ipcore_dir/FIFO_32x512_ASYNC.vhd"
vhdl work "../../hdl_prj/hdlsrc/TX_SYSTEM_TOP_pkg.vhd"
vhdl work "../../hdl_prj/hdlsrc/MESSAGE_BIT_MUX_COUNTER.vhd"
vhdl work "../../hdl_prj/hdlsrc/Int2Bits.vhd"
vhdl work "../../hdl_prj/hdlsrc/QPSK_Modulator.vhd"
vhdl work "../../hdl_prj/hdlsrc/IQ_Parser.vhd"
vhdl work "../../hdl_prj/hdlsrc/HEADER_SYMBOL_COUNTER.vhd"
vhdl work "../../hdl_prj/hdlsrc/Message_Data.vhd"
vhdl work "../../hdl_prj/hdlsrc/HEADER_MESSAGE_MUX_COUNTER.vhd"
vhdl work "../../hdl_prj/hdlsrc/Header_Data.vhd"
vhdl work "../../hdl_prj/hdlsrc/qpsk_srrc.vhd"
vhdl work "../../hdl_prj/hdlsrc/GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER.vhd"
vhdl work "../../hdl_prj/hdlsrc/GEN_MODULATED_TX_DATA_PACKET.vhd"
vhdl work "src/UART/uart_lib.vhd"
vhdl work "../../hdl_prj/hdlsrc/GEN_MOD_SHAPED_TX_DATA_PACKET.vhd"
vhdl work "src/UART/TxUnit.vhd"
vhdl work "src/UART/RxUnit.vhd"
vhdl work "src/UART/clkUnit.vhd"
vhdl work "../../hdl_prj/hdlsrc/TX_CORE.vhd"
vhdl work "src/UART/miniUART.vhd"
vhdl work "../../hdl_prj/hdlsrc/TX_CORE_ENABLE_COUNTER.vhd"
vhdl work "../../hdl_prj/hdlsrc/TX_CORE_DELAYED_SUBSYSTEM.vhd"
vhdl work "../../hdl_prj/hdlsrc/TXD_INTERLACING_COUNTER.vhd"
vhdl work "../../hdl_prj/hdlsrc/FIFO_RD_ENABLE_LOGIC.vhd"
verilog work "src/xillybus_core.v"
vhdl work "src/UART_SYSTEM.vhd"
verilog work "src/system.v"
verilog work "src/fifo_8x2048.v"
verilog work "src/fifo_32x512.v"
vhdl work "src/CLK_RST_CTRL.vhd"
vhdl work "../../hdl_prj/hdlsrc/TX_SYSTEM_TOP.vhd"
verilog work "src/xillybus.v"
verilog work "src/smbus.v"
vhdl work "src/RF_TX_TOP.vhd"
verilog work "src/i2s_audio.v"
vhdl work "src/xillydemo.vhd"
