#ifndef ARMV8M_H
#define ARMV8M_H


#define ARMV8M_ICB_ICTR 0xE000E004
#define ARMV8M_ICB_ACTLR 0xE000E008
#define ARMV8M_ICB_CPPWR 0xE000E00C

#define ARMV8M_NVIC_ISER0 0xE000E100
#define ARMV8M_NVIC_ICER0 0xE000E180
#define ARMV8M_NVIC_ISPR0 0xE000E200
#define ARMV8M_NVIC_ICPR0 0xE000E280
#define ARMV8M_NVIC_IABR0 0xE000E300
#define ARMV8M_NVIC_ITNS0 0xE000E380
#define ARMV8M_NVIC_IPR0 0xE000E400

#define ARMV8M_SCB_REVIDR 0xE000ECFC
#define ARMV8M_SCB_CPUID 0xE000ED00
#define ARMV8M_SCB_ICSR 0xE000ED04
#define ARMV8M_SCB_VTOR 0xE000ED08
#define ARMV8M_SCB_AIRCR 0xE000ED0C
#define ARMV8M_SCB_SCR 0xE000ED10
#define ARMV8M_SCB_CCR  0xE000ED14
#define ARMV8M_SCB_SHPR1 0xE000ED18
#define ARMV8M_SCB_SHPR2 0xE000ED1C
#define ARMV8M_SCB_SHPR3 0xE000ED20
#define ARMV8M_SCB_SHCSR 0xE000ED24
#define ARMV8M_SCB_CFSR 0xE000ED28
#define ARMV8M_SCB_HFSR 0xE000ED2C
#define ARMV8M_SCB_DFSR 0xE000ED30
#define ARMV8M_SCB_MMFAR 0xE000ED34
#define ARMV8M_SCB_BFAR 0xE000ED38
#define ARMV8M_SCB_AFSR 0xE000ED3C
#define ARMV8M_SCB_ID_PFR0 0xE000ED40
#define ARMV8M_SCB_ID_PFR1 0xE000ED44
#define ARMV8M_SCB_ID_DFR0 0xE000ED48
#define ARMV8M_SCB_ID_AFR0 0xE000ED4C
#define ARMV8M_SCB_ID_MMFR0 0xE000ED50
#define ARMV8M_SCB_ID_MMFR1 0xE000ED54
#define ARMV8M_SCB_ID_MMFR2 0xE000ED58
#define ARMV8M_SCB_ID_MMFR3 0xE000ED5C
#define ARMV8M_SCB_ID_ISAR0 0xE000ED60
#define ARMV8M_SCB_ID_ISAR1 0xE000ED64
#define ARMV8M_SCB_ID_ISAR2 0xE000ED68
#define ARMV8M_SCB_ID_ISAR3 0xE000ED6C
#define ARMV8M_SCB_ID_ISAR4 0xE000ED70
#define ARMV8M_SCB_ID_ISAR5 0xE000ED74
#define ARMV8M_SCB_CLIDR 0xE000ED78
#define ARMV8M_SCB_CTR 0xE000ED7C
#define ARMV8M_SCB_CCSIDR 0xE000ED80
#define ARMV8M_SCB_CSSELR 0xE000ED84
#define ARMV8M_SCB_CPACR 0xE000ED88
#define ARMV8M_SCB_NSACR 0xE000ED8C

#define ARMV8M_MPU_TYPE 0xE000ED90
#define ARMV8M_MPU_CTRL 0xE000ED94
#define ARMV8M_MPU_RNR 0xE000ED98
#define ARMV8M_MPU_RBAR 0xE000ED9C
#define ARMV8M_MPU_RLAR 0xE000EDA0
#define ARMV8M_MPU_RBAR_A0 0xE000EDA4
#define ARMV8M_MPU_RLAR_A0 0xE000EDA8
#define ARMV8M_MPU_MAIR0 0xE000EDC0
#define ARMV8M_MPU_MAIR1 0xE000EDC4

#define ARMV8M_SAU_CTRL 0xE000EDD0
#define ARMV8M_SAU_TYPE 0xE000EDD4
#define ARMV8M_SAU_RNR 0xE000EDD8
#define ARMV8M_SAU_RBAR 0xE000EDDC
#define ARMV8M_SAU_RLAR 0xE000EDE0
#define ARMV8M_SAU_SFSR 0xE000EDE4
#define ARMV8M_SAU_SFAR 0xE000EDE8

#define ARMV8M_FPU_FPCCR 0xE000EF34
#define ARMV8M_FPU_FPCAR 0xE000EF38
#define ARMV8M_FPU_FPDSCR 0xE000EF3C
#define ARMV8M_FPU_MVFR0 0xE000EF40
#define ARMV8M_FPU_MVFR1 0xE000EF44
#define ARMV8M_FPU_MVFR2 0xE000EF48


#endif
