{
    "skinny_red1": {
        "design_path": "submission_cases/skinny64/skinny64_red1.json",
        "design_name": "Skinny64Enc",
        "alert_list": {
            "error": [1],
            "errorfree": [1,1,1],
            "errorfreeupdate": [1,1,1]
        },

        "exclude_inputs": true,
        "k": 1,
        "delay": 0,

        "dump_path": "out/skinny_red1"
    },

    "skinny_red3": {
        "design_path": "submission_cases/skinny64/skinny64_red3.json",
        "design_name": "Skinny64Enc",
        "alert_list": {
            "error": [1,1,1],
            "errorfree": [1,1,1,1,1],
            "errorfreeupdate": [1,1,1,1,1]
        },

        "exclude_inputs": true,
        "k": 2,
        "delay": 0,

        "dump_path": "out/skinny_red3"
    },

    "skinny_red4": {
        "design_path": "submission_cases/skinny64/skinny64_red4.json",
        "design_name": "Skinny64Enc",
        "alert_list": {
            "error": [1,1,1,1],
            "errorfree": [1,1,1,1,1,1,1],
            "errorfreeupdate": [1,1,1,1,1,1,1]
        },

        "exclude_inputs": true,
        "f_excluded_signals": [387, 389, 390, 392, 393, 394, 395, 397, 398, 400, 401, 402, 404, 405, 407, 408, 409, 410, 411, 413, 414, 416, 417, 418, 420, 421, 423, 424, 425, 426, 428, 429, 431, 432, 433, 435, 436, 438, 439, 440, 441, 442, 443, 445, 446, 448, 449, 451, 452, 459, 460, 657, 659, 660, 662, 663, 664, 665, 667, 668, 670, 671, 672, 674, 675, 677, 678, 679, 680, 681, 683, 684, 686, 687, 688, 690, 691, 693, 694, 695, 696, 698, 699, 701, 702, 703, 705, 706, 708, 709, 710, 711, 712, 713, 715, 716, 718, 719, 721, 722, 729, 732, 733, 930, 932, 933, 935, 936, 937, 938, 940, 941, 943, 944, 945, 947, 948, 950, 951, 952, 953, 954, 956, 957, 959, 960, 961, 963, 964, 966, 967, 968, 969, 971, 972, 974, 975, 976, 978, 979, 981, 982, 983, 984, 985, 986, 988, 989, 991, 992, 994, 995, 1003, 1006, 1007, 1204, 1206, 1207, 1209, 1210, 1211, 1212, 1214, 1215, 1217, 1218, 1219, 1221, 1222, 1224, 1225, 1226, 1227, 1228, 1230, 1231, 1233, 1234, 1235, 1237, 1238, 1240, 1241, 1242, 1243, 1245, 1246, 1248, 1249, 1250, 1252, 1253, 1255, 1256, 1257, 1258, 1259, 1260, 1262, 1263, 1265, 1266, 1268, 1269, 1277, 1280, 1281, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198, 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215],
        "k": 3,
        "delay": 0,

        "dump_path": "out/skinny_red4"
    },






    "aes_red1": {
        "design_path": "submission_cases/aes128/AES128_red1.json",
        "design_name": "Cipher",
        "alert_list": {
            "error": [1],
            "errorfree": [1],
            "errorfreeupdate": [1]
        },

        "exclude_inputs": true,
        "k": 1,
        "delay": 0,

        "dump_path": "out/aes_red1"
    },

    "aes_red4": {
        "design_path": "submission_cases/aes128/AES128_red4.json",
        "design_name": "Cipher",
        "alert_list": {
            "error": [1,1,1,1],
            "errorfree": [1,1],
            "errorfreeupdate": [1,1]
        },

        "exclude_inputs": true,
        "k": 2,
        "delay": 0,

        "dump_path": "out/aes_red4"
    },

    "aes_red5": {
        "design_path": "submission_cases/aes128/AES128_red5.json",
        "design_name": "Cipher",
        "alert_list": {
            "error": [1,1,1,1,1],
            "errorfree": [1,1,1],
            "errorfreeupdate": [1,1,1]
        },
        
        "f_excluded_signals": [1106, 994, 985, 784, 793, 1186, 809, 1042, 1187, 1182, 1211, 1383, 1307, 785, 1243, 1195, 905, 1010, 981, 986, 783, 841],
        "exclude_inputs": true,
        "increasing_k": false,
        "k": 3,
        "delay": 0,

        "dump_path": "out/aes_red5"
    },






    "regfile_k1": {
        "design_path": "submission_cases/secure_ibex/ibex.json",
        "design_name": "syn_wrap",
        "subcircuit": true,
        "subcircuit_interface_path": "submission_cases/secure_ibex/ibex_interface.json",
        "subcircuit_interface_name": "register_file_ced",
        "alert_list": {
            "u_top.gen_regfile_ff.register_file_i.err_o": [0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0]         
        },

        "exclude_inputs": true,
        "f_excluded_prefix": ["u_top.gen_regfile_ff.register_file_i.g_dummy_r0.we_r0_dummy"],
        "k": 1,
        "delay": 2,
        "enumerate_exploitable": true,

        "dump_path": "out/regfile_k1",
        "interesting_names": [
            "gen_lockstep",
            "gen_regfile_ff"
        ]
    },

    "regfile_k3": {
        "design_path": "submission_cases/secure_ibex/ibex.json",
        "design_name": "syn_wrap",
        "subcircuit": true,
        "subcircuit_interface_path": "submission_cases/secure_ibex/ibex_interface.json",
        "subcircuit_interface_name": "register_file_ced",
        "alert_list": {
            "u_top.gen_regfile_ff.register_file_i.err_o": [0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0]         
        },

        "exclude_inputs": true,
        "f_excluded_prefix": ["u_top.gen_regfile_ff.register_file_i.g_dummy_r0.we_r0_dummy"],
        "k": 3,
        "f_gates": 1,
        "delay": 2,

        "dump_path": "out/regfile_k3",
        "interesting_names": [
            "gen_lockstep",
            "gen_regfile_ff"
        ]

    },

    "lockstep": {
        "design_path": "submission_cases/secure_ibex/ibex.json",
        "design_name": "syn_wrap",
        "subcircuit": true,
        "subcircuit_interface_path": "submission_cases/secure_ibex/ibex_interface.json",
        "subcircuit_interface_name": "ibex_lockstep",
        "alert_list": {
            "u_top.alert_minor_o": [0],
            "u_top.alert_major_internal_o": [0],
            "u_top.alert_major_bus_o": [0]
        },
        "invariant_list": {
            "u_top.gen_lockstep.u_ibex_lockstep.enable_cmp_q": [1]
        },

        "exclude_inputs": true,
        "k": 1,
        "delay": 2,

        "dump_path": "out/lockstep",
        "interesting_names": [
            "u_ibex_lockstep",
            "u_shadow_core",
            "u_ibex_core",
            "shadow_outputs_q",
            "shadow_outputs_d"
        ]
    },

    "ibex": {
        "design_path": "submission_cases/secure_ibex/ibex.json",
        "design_name": "syn_wrap",
        "alert_list": {
            "alert_minor_o": [0],
            "alert_major_bus_o": [0],
            "alert_major_internal_o": [0],
            "alert_wdata_intg_err_o": [0]
        },
        "invariant_list": {
            "u_top.gen_lockstep.u_ibex_lockstep.enable_cmp_q": [1]
        },

        "f_excluded_prefix": ["u_top.gen_regfile_ff.register_file_i.g_dummy_r0.we_r0_dummy"],
        "f_excluded_signals": [67226, 67203, 67194, 67208, 67186, 67211, 67187, 67195, 67218, 67181, 67225, 67216, 67215, 67223, 67196, 67222, 64702, 64734, 64755, 64709, 64716, 64723, 64759, 67219, 67220, 64776, 64775, 64752, 67191, 67213, 60787, 67212, 64763, 64762, 64767, 64771, 64749, 60827, 67177, 64764, 67201, 64706, 67184, 64712, 67200, 60775, 64769, 64704, 64757, 60820, 64698, 64711, 64774, 64715, 64761, 64743, 64713, 64731, 64745, 64708, 64705, 64740, 64738, 64727, 64720, 60830, 67180, 64724, 64696, 64695, 64754, 64753, 64694, 67182, 60757, 64733, 67221, 60796, 64719, 64737, 64736, 64766, 67179, 64700, 60845, 64701, 64760, 60823, 64703, 64718, 67206, 64728, 64726, 67214, 60789, 64758, 64773, 64768, 64739, 64772, 60835, 60760, 67185, 64742, 64765, 67178, 64730, 64699, 64750, 64751, 60814, 64744, 60807, 67199, 67198, 60772, 67197, 60764, 67189, 64722, 60867, 67202, 64707, 60852, 64710, 60855, 67205, 64717, 60862, 64714, 60859, 67209, 67190, 64777, 64725, 60870, 67188, 60838, 60767, 67192, 64697, 60842, 64779, 67193, 64729, 60874, 60799, 67224, 64732, 60877, 67227, 60804, 64741, 60811, 64748, 67175, 67183, 64770, 67207, 67176, 67217, 60792, 67228, 64746, 64735, 64721, 64747, 64756, 67210, 67204, 60779, 64778],
        "exclude_inputs": true,
        "k": 1,
        "delay": 2,

        "dump_path": "out/ibex",
        "enumerate_exploitable": false,
        "interesting_names": [
            "u_ibex_lockstep",
            "u_shadow_core",
            "u_ibex_core",
            "gen_regfile_ff",
            "shadow_outputs_q",
            "shadow_outputs_d"
        ]
    },






    "regfile_fixed_k1": {
        "design_path": "submission_cases/secure_ibex/ibex_fixed_rf.json",
        "design_name": "syn_wrap",
        "subcircuit": true,
        "subcircuit_interface_path": "submission_cases/secure_ibex/ibex_fixed_rf_interface.json",
        "subcircuit_interface_name": "register_file_ced",
        "alert_list": {
            "u_top.gen_regfile_ff.register_file_i.err_o": [0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0]         
        },

        "f_excluded_prefix": ["u_top.gen_regfile_ff.register_file_i.g_dummy_r0.we_r0_dummy"],
        "exclude_inputs": true,
        "k": 1,
        "delay": 2,

        "dump_path": "out/regfile_fixed_k1",
        "interesting_names": [
            "gen_lockstep",
            "gen_regfile_ff"
        ]
    },

    "regfile_fixed_k3": {
        "design_path": "submission_cases/secure_ibex/ibex_fixed_rf.json",
        "design_name": "syn_wrap",
        "subcircuit": true,
        "subcircuit_interface_path": "submission_cases/secure_ibex/ibex_fixed_rf_interface.json",
        "subcircuit_interface_name": "register_file_ced",
        "alert_list": {
            "u_top.gen_regfile_ff.register_file_i.err_o": [0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0]         
        },

        "f_excluded_prefix": ["u_top.gen_regfile_ff.register_file_i.g_dummy_r0.we_r0_dummy"],
        "exclude_inputs": true,
        "k": 3,
        "f_gates": 1,
        "delay": 2,
        "procedure": 0,

        "dump_path": "out/regfile_fixed_k3",
        "interesting_names": [
            "gen_lockstep",
            "gen_regfile_ff"
        ]

    },

    "ibex_fixed": {
        "design_path": "submission_cases/secure_ibex/ibex_fixed_rf.json",
        "design_name": "syn_wrap",
        "alert_list": {
            "alert_minor_o": [0],
            "alert_major_bus_o": [0],
            "alert_major_internal_o": [0],
            "alert_wdata_intg_err_o": [0]
        },
        "invariant_list": {
            "u_top.gen_lockstep.u_ibex_lockstep.enable_cmp_q": [1]
        },

        "exclude_inputs": true,
        "k": 1,
        "delay": 2,

        "dump_path": "out/fullibex_fixed_rf",
        "interesting_names": [
            "u_ibex_lockstep",
            "u_shadow_core",
            "u_ibex_core",
            "gen_regfile_ff",
            "shadow_outputs_q",
            "shadow_outputs_d"
        ]
    },






    "regfile_d3": {
        "design_path": "submission_cases/secure_ibex/ibex_d3.json",
        "design_name": "syn_wrap",
        "subcircuit": true,
        "subcircuit_interface_path": "submission_cases/secure_ibex/ibex_d3_interface.json",
        "subcircuit_interface_name": "register_file_ced",
        "alert_list": {
            "u_top.gen_regfile_ff.register_file_i.err_o": [0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": [0, 0],
            "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": [0, 0]         
        },
        "exclude_inputs": true,
        "k": 1,
        "delay": 3,

        "dump_path": "out/regfile_d3",
        "interesting_names": [
            "gen_lockstep",
            "gen_regfile_ff"
        ]
    },

    "lockstep_d3": {
        "design_path": "submission_cases/secure_ibex/ibex_d3.json",
        "design_name": "syn_wrap",
        "subcircuit": true,
        "subcircuit_interface_path": "submission_cases/secure_ibex/ibex_d3_interface.json",
        "subcircuit_interface_name": "ibex_lockstep",
        "alert_list": {
            "u_top.alert_minor_o": [0],
            "u_top.alert_major_internal_o": [0],
            "u_top.alert_major_bus_o": [0]
        },
        "invariant_list": {
            "u_top.gen_lockstep.u_ibex_lockstep.enable_cmp_q": [1]
        },

        "f_excluded_prefix": ["u_top.gen_regfile_ff.register_file_i.g_dummy_r0.we_r0_dummy"],
        "exclude_inputs": true,
        "k": 1,
        "delay": 3,

        "dump_path": "out/lockstep_d3",
        "interesting_names": [
            "u_ibex_lockstep",
            "u_shadow_core",
            "u_ibex_core",
            "shadow_outputs_q",
            "shadow_outputs_d"
        ]
    },

    "ibex_d3": {
        "design_path": "submission_cases/secure_ibex/ibex_d3.json",
        "design_name": "syn_wrap",
        "alert_list": {
            "u_top.alert_minor_o": [0],
            "u_top.alert_major_internal_o": [0],
            "u_top.alert_major_bus_o": [0]
        },
        "invariant_list": {
            "u_top.gen_lockstep.u_ibex_lockstep.enable_cmp_q": [1]
        },

        "f_excluded_prefix": ["u_top.gen_regfile_ff.register_file_i.g_dummy_r0.we_r0_dummy"],
        "f_excluded_signals": [65372, 65379, 65404, 65416, 65434, 67873, 67856, 67861, 67864, 67881, 65425, 65432, 65429, 65433, 65445, 65422, 65426, 65419, 65418, 65405, 65391, 65386, 65393, 65411, 65417, 67857, 67851, 65449, 65447, 65446, 65440, 65441, 65437, 65448, 67886, 67889, 67893, 67892, 67888, 65407, 65408, 65365, 65382, 67870, 61445, 65413, 65373, 65364, 67875, 65380, 61525, 67877, 67863, 65374, 65371, 67858, 61508, 61434, 67859, 67871, 61497, 67847, 65443, 67879, 65403, 67850, 61500, 65431, 65438, 65383, 67848, 65435, 61430, 67855, 61505, 65442, 65436, 67849, 61474, 67846, 65427, 61490, 65406, 65367, 61512, 61437, 67862, 67853, 65375, 65412, 65396, 65415, 67887, 61462, 65369, 61477, 65414, 65376, 61427, 67852, 65439, 65409, 65370, 61515, 67865, 67874, 61449, 67880, 67872, 65401, 65400, 65398, 65394, 65389, 65388, 67866, 67845, 61493, 65430, 61484, 65421, 67876, 67868, 61457, 67882, 61442, 67867, 67854, 65368, 65366, 65420, 65385, 65390, 61532, 65387, 65381, 65410, 61522, 65377, 65378, 65444, 65428, 65424, 65423, 65397, 65399, 61544, 61469, 67894, 65402, 61547, 67897, 61481, 65395, 61540, 67890, 65392, 61537, 67860, 67869, 61529, 65384, 61459, 67884, 67878, 67883, 67898, 67895, 67896, 67885, 61466, 67891],
        "exclude_inputs": true,
        "k": 1,
        "delay": 3,

        "dump_path": "out/ibex_d3_proof",
        "enumerate_exploitable": true,
        "interesting_names": [
            "u_ibex_lockstep",
            "u_shadow_core",
            "u_ibex_core",
            "shadow_outputs_q",
            "shadow_outputs_d"
        ]
    }
}
