/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx7d.dtsi"

/ {
	model = "Freescale i.MX7 LPDDR3 12x12 ARM2 Board";
	compatible = "fsl,imx7d-12x12-arm2", "fsl,imx7d";

	regulators {
		compatible = "simple-bus";

		reg_sd1_vmmc: sd1_vmmc{
			compatible = "regulator-fixed";
			regulator-name = "VCC_SD1";
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_sd2_vmmc: sd2_vmmc{
			compatible = "regulator-fixed";
			regulator-name = "VCC_SD2";
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			gpio = <&gpio5 11 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
	};

	memory {
		reg = <0x80000000 0x80000000>;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy1>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@5 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <5>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	pinctrl-assert-gpios = <&max7322 0 GPIO_ACTIVE_HIGH>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "disabled";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

	hog {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX7D_PAD_I2C4_SCL__GPIO4_IO14	0x80000000
				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31 0x80000000
				MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20  0x80000000
				MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21  0x80000000
				MX7D_PAD_ECSPI2_MISO__GPIO4_IO22  0x80000000
				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23	  0x80000000
				MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17  0x80000000
				MX7D_PAD_SD1_RESET_B__GPIO5_IO2   0x17059
				MX7D_PAD_SD1_CD_B__GPIO5_IO0      0x17059
				MX7D_PAD_SD1_WP__GPIO5_IO1        0x17059
				MX7D_PAD_SD2_CD_B__GPIO5_IO9      0x17059
				MX7D_PAD_SD2_WP__GPIO5_IO10       0x17059
				MX7D_PAD_SD2_RESET_B__GPIO5_IO11  0x17059
				MX7D_PAD_GPIO1_IO12__SD2_VSELECT  0x17059
			>;
		};
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1_1>;
	cd-gpios = <&gpio5 0 0>;
	wp-gpios = <&gpio5 1 0>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&reg_sd1_vmmc>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2_1>;
	pinctrl-1 = <&pinctrl_usdhc2_1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_1_200mhz>;
	cd-gpios = <&gpio5 9 0>;
	wp-gpios = <&gpio5 10 0>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&reg_sd2_vmmc>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_1>;
	bus-width = <8>;
	non-removable;
	keep-power-in-suspend;
	status = "okay";
};

&iomuxc {

	enet1 {
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO10__ENET1_MDIO			0x3
				MX7D_PAD_GPIO1_IO11__ENET1_MDC			0x3
				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x1
				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x1
				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1
				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x1
				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x1
				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x1
				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x1
				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x1
				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x1
				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x1
				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x1
				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x1
			>;
		};

	};

	enet2 {
		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC     0x1
				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0    0x1
				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1    0x1
				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2    0x1
				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3     0x1
				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL  0x1
				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC    0x1
				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0    0x1
				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1     0x1
				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2     0x1
				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3    0x1
				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL 0x1
			>;
		};
	};

	epdc {
                pinctrl_epdc_0: epdcgrp-0 {
                        fsl,pins = <
				MX7D_PAD_EPDC_DATA00__EPDC_DATA0 0x80000000
				MX7D_PAD_EPDC_DATA01__EPDC_DATA1 0x80000000
				MX7D_PAD_EPDC_DATA02__EPDC_DATA2 0x80000000
				MX7D_PAD_EPDC_DATA03__EPDC_DATA3 0x80000000
				MX7D_PAD_EPDC_DATA04__EPDC_DATA4 0x80000000
				MX7D_PAD_EPDC_DATA05__EPDC_DATA5 0x80000000
				MX7D_PAD_EPDC_DATA06__EPDC_DATA6 0x80000000
				MX7D_PAD_EPDC_DATA07__EPDC_DATA7 0x80000000
				MX7D_PAD_EPDC_DATA08__EPDC_DATA8 0x80000000
				MX7D_PAD_EPDC_DATA09__EPDC_DATA9 0x80000000
				MX7D_PAD_EPDC_DATA10__EPDC_DATA10 0x80000000
				MX7D_PAD_EPDC_DATA11__EPDC_DATA11 0x80000000
				MX7D_PAD_EPDC_DATA12__EPDC_DATA12 0x80000000
				MX7D_PAD_EPDC_DATA13__EPDC_DATA13 0x80000000
				MX7D_PAD_EPDC_DATA14__EPDC_DATA14 0x80000000
				MX7D_PAD_EPDC_DATA15__EPDC_DATA15 0x80000000
				MX7D_PAD_EPDC_SDCLK__EPDC_SDCLK 0x80000000
				MX7D_PAD_EPDC_SDLE__EPDC_SDLE 0x80000000
				MX7D_PAD_EPDC_SDOE__EPDC_SDOE 0x80000000
				MX7D_PAD_EPDC_SDSHR__EPDC_SDSHR 0x80000000
				MX7D_PAD_EPDC_SDCE0__EPDC_SDCE0 0x80000000
				MX7D_PAD_EPDC_SDCE1__EPDC_SDCE1 0x80000000
				MX7D_PAD_EPDC_SDCE2__EPDC_SDCE2 0x80000000
				MX7D_PAD_EPDC_SDCE3__EPDC_SDCE3 0x80000000
				MX7D_PAD_EPDC_GDCLK__EPDC_GDCLK 0x80000000
				MX7D_PAD_EPDC_GDOE__EPDC_GDOE 0x80000000
				MX7D_PAD_EPDC_GDRL__EPDC_GDRL 0x80000000
				MX7D_PAD_EPDC_GDSP__EPDC_GDSP 0x80000000
				MX7D_PAD_EPDC_BDR0__EPDC_BDR0 0x80000000
				MX7D_PAD_EPDC_BDR1__EPDC_BDR1 0x80000000
                        >;
                };
	};

	i2c1 {
		pinctrl_i2c1_1: i2c1grp-1 {
			fsl,pins = <
				MX7D_PAD_I2C1_SDA__I2C1_SDA          0x4001b8b1
				MX7D_PAD_I2C1_SCL__I2C1_SCL          0x4001b8b1
			>;
		};

	};

	i2c2 {
		pinctrl_i2c2_1: i2c2grp-1 {
			fsl,pins = <
				MX7D_PAD_I2C2_SDA__I2C2_SDA          0x4001b8b1
				MX7D_PAD_I2C2_SCL__I2C2_SCL          0x4001b8b1
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3_1: i2c3grp-1 {
			fsl,pins = <
				MX7D_PAD_I2C3_SDA__I2C3_SDA        0x4001b8b1
				MX7D_PAD_I2C3_SCL__I2C3_SCL            0x4001b8b1
			>;
		};

	};

	i2c4 {
		pinctrl_i2c4_1: i2c4grp-1 {
			fsl,pins = <
				MX7D_PAD_I2C4_SDA__I2C4_SDA          0x4001b8b1
				MX7D_PAD_I2C4_SCL__I2C4_SCL          0x4001b8b1
			>;
		};
	};

	uart1 {
		pinctrl_uart1_1: uart1grp-1 {
			fsl,pins = <
				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX 0x79
				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX 0x79
			>;
		};

	};

	usdhc1 {
		pinctrl_usdhc1_1: usdhc1grp-1 {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD     0x17059
				MX7D_PAD_SD1_CLK__SD1_CLK     0x10059
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x17059
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x17059
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x17059
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x17059
			>;
		};
	};

	usdhc2 {
		pinctrl_usdhc2_1: usdhc2grp-1 {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD     0x17059
				MX7D_PAD_SD2_CLK__SD2_CLK     0x10059
				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x17059
				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x17059
				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x17059
				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x17059
			>;
		};

		pinctrl_usdhc2_1_100mhz: usdhc2grp-1_100mhz {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD     0x170b9
				MX7D_PAD_SD2_CLK__SD2_CLK     0x100b9
				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x170b9
				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x170b9
				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x170b9
				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x170b9
			>;
		};

		pinctrl_usdhc2_1_200mhz: usdhc2grp-1_200mhz {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD     0x170f9
				MX7D_PAD_SD2_CLK__SD2_CLK     0x100f9
				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x170f9
				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x170f9
				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x170f9
				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x170f9
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3_1: usdhc3grp-1 {
			fsl,pins = <
				MX7D_PAD_SD3_CMD__SD3_CMD	  0x17059
				MX7D_PAD_SD3_CLK__SD3_CLK	  0x10059
				MX7D_PAD_SD3_DATA0__SD3_DATA0 0x17059
				MX7D_PAD_SD3_DATA1__SD3_DATA1 0x17059
				MX7D_PAD_SD3_DATA2__SD3_DATA2 0x17059
				MX7D_PAD_SD3_DATA3__SD3_DATA3 0x17059
				MX7D_PAD_SD3_DATA4__SD3_DATA4 0x17059
				MX7D_PAD_SD3_DATA5__SD3_DATA5 0x17059
				MX7D_PAD_SD3_DATA6__SD3_DATA6 0x17059
				MX7D_PAD_SD3_DATA7__SD3_DATA7 0x17059
			>;
		};
	};

};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3_1>;
	status = "disabled";

	max7322: gpio@68 {
		compatible = "maxim,max7322";
		reg = <0x68>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	max17135@48 {
		compatible = "maxim,max17135";
		reg = <0x48>;
		vneg_pwrup = <1>;
		gvee_pwrup = <2>;
		vpos_pwrup = <10>;
		gvdd_pwrup = <12>;
		gvdd_pwrdn = <1>;
		vpos_pwrdn = <2>;
		gvee_pwrdn = <8>;
		vneg_pwrdn = <10>;
		gpio_pmic_pwrgood = <&gpio2 13 0>;
		gpio_pmic_vcom_ctrl = <&gpio2 3 0>;
		gpio_pmic_wakeup = <&gpio2 14 0>;
		gpio_pmic_v3p3 = <&gpio2 7 0>;
		gpio_pmic_intr = <&gpio2 12 0>;

		regulators {
			DISPLAY_reg: DISPLAY {
				regulator-name = "DISPLAY";
			};

			GVDD_reg: GVDD {
				/* 20v */
				regulator-name = "GVDD";
			};

			GVEE_reg: GVEE {
				/* -22v */
				regulator-name = "GVEE";
			};

			HVINN_reg: HVINN {
				/* -22v */
				regulator-name = "HVINN";
			};

			HVINP_reg: HVINP {
				/* 20v */
				regulator-name = "HVINP";
			};

			VCOM_reg: VCOM {
				regulator-name = "VCOM";
				/* 2's-compliment, -4325000 */
				regulator-min-microvolt = <0xffbe0178>;
				/* 2's-compliment, -500000 */
				regulator-max-microvolt = <0xfff85ee0>;
			};

			VNEG_reg: VNEG {
				/* -15v */
				regulator-name = "VNEG";
			};

			VPOS_reg: VPOS {
				/* 15v */
				regulator-name = "VPOS";
			};

			V3P3_reg: V3P3 {
				regulator-name = "V3P3";
			};
		};
	};
};
