Analysis & Synthesis Status : Successful - Wed Jun 24 04:13:31 2020
Quartus II 64-Bit Version : 13.1.4 Build 182 03/12/2014 SJ Web Edition
Revision Name : lane
Top-level Entity Name : lane
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 418
Total pins : 63
Total virtual pins : 0
Total block memory bits : 96,256
Total DSP Blocks : 2
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 0
Total DLLs : 0
