< HIC MODE >
< EQ MODE >
-> SC 1x1
-> SC 1x2
-> SC 2x1
-> SC 2x2
SC Ant Configuration Error
-> DC 1x1
-> DC 1x2
-> DC 2x1
-> DC 2x2
DC Ant Configuration Error
-> 3C 1x1
-> 3C 1x2
3C Ant Configuration Error
-> 4C 1x1
-> 4C 1x2
4C Ant Configuration Error
-> 1 Pole CE IIR
-> 2 Pole CE IIR
CE IIR Mode Error
-> Normal Lock Control
-> TWLMMSE Lock Control
Lock Control Mode Error
IPCHndlr : HsdpaDlEqualizerConfigRequest, (f_group & D_DSP_IPC_GROUP_IC)= 0x%x
IPCHndlr : HsdpaDlEqualizerReleaseRequest
IPCHndlr : HsPdschHarqConfigRequest
IPCHndlr : HsPdschHarqReleaseRequest
IPCHndlr : HsPdschEnableRequest
EDrxReleaseRequest, inactivity_timer %d, crc_timer %d, rx_burst_timer %d, decoding_op_flag %d, start_sfn %d, isEdrxDecodingComplete %d
IPCHndlr : HsPdschDisableRequest
EDrxConfigRequest, H_RNTI %d, DRX_Cycle %d, inactivityDuration %d, rxBurstDuration %d, isEDrxEnabled %d
EDrxConfigRequest, inactivity_timer %d, crc_timer %d, rx_burst_timer %d, decoding_op_flag %d, start_sfn %d, isEdrxDecodingComplete %d
IPCHndlr : HsScchConfigRequest
IPCHndlr : HsScchReleaseRequest
IPCHndlr : HsDpcchConfigRequest
IPCHndlr : HsDpcchReleaseRequest
IPCHndlr : AssistHsdpaDlEqualizerConfigRequest
IPCHndlr : AssistHsdpaDlEqualizerReleaseRequest
IPCHndlr : AssistHsPdschHarqConfigRequest
IPCHndlr : AssistHsPdschHarqReleaseRequest
IPCHndlr : AssistHsPdschEnableRequest
IPCHndlr : AssistHsPdschDisableRequest
IPCHndlr : AssistHsScchConfigRequest
IPCHndlr : AssistHsScchReleaseRequest
IPCHndlr : AssistHsDpcchConfigRequest
IPCHndlr : AssistHsDpcchReleaseRequest
IPCHndlr : IPCHndlr_AssistDSPCmInfoUpdateRequest
IPCHndlr : IPCHndlr_AssistUeDrxConfigRequest
IPCHndlr : IPCHndlr_AssistUeDrxReleaseRequest
IPCHndlr : IPCHndlr_AssistUpdateDrxParamRequest
IPCHndlr : UeDrxConfigRequest
IPCHndlr : UeDrxReleaseRequest
IPCHndlr : UeDtxConfigRequest
IPCHndlr : UeDtxReleaseRequest
IPCHndlr : DSPCmInfoUpdateRequest
IPCHndlr : SetRefPosConfigSTF
IPCHndlr : HsClpSetLoopBackMode
IPCHndlr_HsClpSetLoopBackMode, flag_RbTestMode = %d
IPCHndlr : UpdateDrxParamRequest
IPCHndlr : RxAntSelUpdateRequest, rx4_enable_flag= %d
hspa_cpu_sw_int_isr (%d)
type(0x%x), flag(0x%x), rake(0x%x), tx(0x%x), slp(0x%x), clp_aux(0x%x)
hspa_cpu_sw_int_isr, arm_sw_int_dsds_msg= 0x%x
DSP_3GF3GF_DSDS_Pause: Error_Inform_SIM_Pause = %d
DSP_3GF3GF_DSDS_Resume: Error_Inform_SIM_Pause = %d
