# My SystemVerilog Playground

This is where I put the SystemVerilog codes I made that I find the most interesting. Feel free to contact me with any questions or suggestions.
All RTL codes will have a simple tesbench associated, and some will have a couple of SVA properties for formal analysis.
