Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Dec 16 23:46:05 2018
| Host         : travis-job-ea13874c-5483-4777-a059-390eddae8525 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|        Instance        |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                    |            (top) |       4302 |       4132 |     168 |    2 | 3850 |     17 |     25 |            4 |
|   (top)                |            (top) |       2179 |       2033 |     144 |    2 | 2398 |     16 |     17 |            0 |
|   VexRiscv             |         VexRiscv |       2124 |       2100 |      24 |    0 | 1452 |      1 |      8 |            4 |
|     (VexRiscv)         |         VexRiscv |        768 |        768 |       0 |    0 |  931 |      0 |      2 |            4 |
|     dataCache_1        |        DataCache |       1208 |       1184 |      24 |    0 |  456 |      0 |      5 |            0 |
|     instructionCache_1 | InstructionCache |        149 |        149 |       0 |    0 |   65 |      1 |      1 |            0 |
+------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


