<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>8.000</TargetClockPeriod>
  <AchievedClockPeriod>3.406</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>3.406</CP_FINAL>
  <CP_ROUTE>3.406</CP_ROUTE>
  <CP_SYNTH>2.605</CP_SYNTH>
  <CP_TARGET>8.000</CP_TARGET>
  <SLACK_FINAL>4.594</SLACK_FINAL>
  <SLACK_ROUTE>4.594</SLACK_ROUTE>
  <SLACK_SYNTH>5.395</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>4.594</WNS_FINAL>
  <WNS_ROUTE>4.594</WNS_ROUTE>
  <WNS_SYNTH>5.395</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>14</BRAM>
    <CLB>323</CLB>
    <DSP>0</DSP>
    <FF>1623</FF>
    <LATCH>0</LATCH>
    <LUT>1707</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>2688</BRAM>
    <CLB>108960</CLB>
    <DSP>5952</DSP>
    <FF>1743360</FF>
    <LUT>871680</LUT>
    <URAM>640</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="sha_stream" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="9">grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395 grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433 grp_sha_stream_Pipeline_local_memset_label11_fu_427 grp_sha_stream_Pipeline_local_memset_label12_fu_411 grp_sha_stream_Pipeline_local_memset_label1_fu_419 grp_sha_transform_fu_403 local_indata_U sha_info_data_U sha_info_digest_U</SubModules>
    <Resources BRAM="14" FF="1623" LUT="1707" LogicLUT="1707" RAMB36="7"/>
    <LocalResources FF="424" LUT="255" LogicLUT="255"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="47" LUT="87" LogicLUT="87"/>
    <LocalResources FF="45" LUT="25" LogicLUT="25"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2.v" ORIG_REF_NAME="sha_stream_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="62" LogicLUT="62"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="9" LUT="12" LogicLUT="12"/>
    <LocalResources FF="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3.v" ORIG_REF_NAME="sha_stream_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label11_fu_427" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_stream_Pipeline_local_memset_label11">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="6" LUT="17" LogicLUT="17"/>
    <LocalResources FF="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label11_fu_427/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="sha_stream_sha_stream_Pipeline_local_memset_label11.v" ORIG_REF_NAME="sha_stream_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label12_fu_411" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_stream_Pipeline_local_memset_label12">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="8" LUT="22" LogicLUT="22"/>
    <LocalResources FF="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label12_fu_411/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="sha_stream_sha_stream_Pipeline_local_memset_label12.v" ORIG_REF_NAME="sha_stream_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label1_fu_419" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_stream_Pipeline_local_memset_label1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="6" LUT="18" LogicLUT="18"/>
    <LocalResources FF="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label1_fu_419/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="sha_stream_sha_stream_Pipeline_local_memset_label1.v" ORIG_REF_NAME="sha_stream_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_transform_fu_403" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_transform">
    <SubModules count="1">W_U</SubModules>
    <Resources BRAM="2" FF="1123" LUT="1222" LogicLUT="1222" RAMB36="1"/>
    <LocalResources FF="1123" LUT="931" LogicLUT="931"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha_transform_fu_403/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="sha_stream_sha_transform.v" ORIG_REF_NAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
    <Resources BRAM="2" LUT="291" LogicLUT="291" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/local_indata_U" BINDMODULE="sha_stream_local_indata_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_local_indata_RAM_AUTO_1R1W">
    <Resources BRAM="8" LUT="58" LogicLUT="58" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/sha_info_data_U" BINDMODULE="sha_stream_sha_info_data_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_info_data_RAM_AUTO_1R1W">
    <Resources BRAM="2" LUT="17" LogicLUT="17" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/sha_info_digest_U" BINDMODULE="sha_stream_sha_info_digest_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="sha_stream.v" ORIG_REF_NAME="sha_stream_sha_info_digest_RAM_AUTO_1R1W">
    <Resources BRAM="2" LUT="3" LogicLUT="3" RAMB36="1"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="3.339" DATAPATH_LOGIC_DELAY="1.595" DATAPATH_NET_DELAY="1.744" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="4.594" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="953"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="953"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[20]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="370"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="371"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.335" DATAPATH_LOGIC_DELAY="1.547" DATAPATH_NET_DELAY="1.788" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]/D" LOGIC_LEVELS="6" MAX_FANOUT="6" SLACK="4.598" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="953"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="953"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[25]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="370"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="371"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.257" DATAPATH_LOGIC_DELAY="1.467" DATAPATH_NET_DELAY="1.790" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]/D" LOGIC_LEVELS="6" MAX_FANOUT="6" SLACK="4.677" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="953"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="953"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[24]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="370"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="371"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.247" DATAPATH_LOGIC_DELAY="1.579" DATAPATH_NET_DELAY="1.668" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]/D" LOGIC_LEVELS="6" MAX_FANOUT="6" SLACK="4.687" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="953"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="953"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[27]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="370"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="371"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.239" DATAPATH_LOGIC_DELAY="1.455" DATAPATH_NET_DELAY="1.784" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]/D" LOGIC_LEVELS="7" MAX_FANOUT="6" SLACK="4.695" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="901"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="901"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[31]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[24]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="314"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="315"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/sha_stream_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/sha_stream_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/sha_stream_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/sha_stream_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/sha_stream_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/sha_stream_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sha_stream_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
