{"vcs1":{"timestamp_begin":1729342280.717060690, "rt":3.96, "ut":0.63, "st":0.31}}
{"vcselab":{"timestamp_begin":1729342284.770500695, "rt":0.97, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1729342285.822528634, "rt":0.33, "ut":0.12, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729342279.975309900}
{"VCS_COMP_START_TIME": 1729342279.975309900}
{"VCS_COMP_END_TIME": 1729342291.391195634}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331488}}
{"stitch_vcselab": {"peak_mem": 215228}}
