// Copyright (C) 1991-2008 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 8.0 Build 215 05/29/2008 SJ Full Version"

// DATE "09/16/2011 11:54:51"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module start (
	\Output ,
	B,
	Select,
	A);
output 	\Output ;
input 	B;
input 	Select;
input 	A;

wire gnd = 1'b0;
wire vcc = 1'b1;

// synopsys translate_off
initial $sdf_annotate("start_v.sdo");
// synopsys translate_on

wire \A~combout ;
wire \Select~combout ;
wire \B~combout ;
wire \inst2~8_combout ;


// atom is at PIN_C13
cycloneii_io \A~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.modesel(26'b00000000000000000000000001),
	.combout(\A~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A));
// synopsys translate_off
// defparam \A~I .input_async_reset = "none";
// defparam \A~I .input_power_up = "low";
// defparam \A~I .input_register_mode = "none";
// defparam \A~I .input_sync_reset = "none";
// defparam \A~I .oe_async_reset = "none";
// defparam \A~I .oe_power_up = "low";
// defparam \A~I .oe_register_mode = "none";
// defparam \A~I .oe_sync_reset = "none";
// defparam \A~I .operation_mode = "input";
// defparam \A~I .output_async_reset = "none";
// defparam \A~I .output_power_up = "low";
// defparam \A~I .output_register_mode = "none";
// defparam \A~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C12
cycloneii_io \Select~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.modesel(26'b00000000000000000000000001),
	.combout(\Select~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Select));
// synopsys translate_off
// defparam \Select~I .input_async_reset = "none";
// defparam \Select~I .input_power_up = "low";
// defparam \Select~I .input_register_mode = "none";
// defparam \Select~I .input_sync_reset = "none";
// defparam \Select~I .oe_async_reset = "none";
// defparam \Select~I .oe_power_up = "low";
// defparam \Select~I .oe_register_mode = "none";
// defparam \Select~I .oe_sync_reset = "none";
// defparam \Select~I .operation_mode = "input";
// defparam \Select~I .output_async_reset = "none";
// defparam \Select~I .output_power_up = "low";
// defparam \Select~I .output_register_mode = "none";
// defparam \Select~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D13
cycloneii_io \B~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.modesel(26'b00000000000000000000000001),
	.combout(\B~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B));
// synopsys translate_off
// defparam \B~I .input_async_reset = "none";
// defparam \B~I .input_power_up = "low";
// defparam \B~I .input_register_mode = "none";
// defparam \B~I .input_sync_reset = "none";
// defparam \B~I .oe_async_reset = "none";
// defparam \B~I .oe_power_up = "low";
// defparam \B~I .oe_register_mode = "none";
// defparam \B~I .oe_sync_reset = "none";
// defparam \B~I .operation_mode = "input";
// defparam \B~I .output_async_reset = "none";
// defparam \B~I .output_power_up = "low";
// defparam \B~I .output_register_mode = "none";
// defparam \B~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LCCOMB_X30_Y35_N0
cycloneii_lcell_comb \inst2~8 (
// Equation(s):
// \inst2~8_combout  = \Select~combout  & \A~combout  # !\Select~combout  & (\B~combout )

	.dataa(vcc),
	.datab(\A~combout ),
	.datac(\Select~combout ),
	.datad(\B~combout ),
	.cin(gnd),
	.modesel(4'b1001),
	.combout(\inst2~8_combout ),
	.cout(),
	.pathsel(8'b00001110));
// synopsys translate_off
// defparam \inst2~8 .lut_mask = 16'hCFC0;
// defparam \inst2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at PIN_C11
cycloneii_io \Output~I (
	.datain(\inst2~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.modesel(26'b00000000000000000000000010),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Output ));
// synopsys translate_off
// defparam \Output~I .input_async_reset = "none";
// defparam \Output~I .input_power_up = "low";
// defparam \Output~I .input_register_mode = "none";
// defparam \Output~I .input_sync_reset = "none";
// defparam \Output~I .oe_async_reset = "none";
// defparam \Output~I .oe_power_up = "low";
// defparam \Output~I .oe_register_mode = "none";
// defparam \Output~I .oe_sync_reset = "none";
// defparam \Output~I .operation_mode = "output";
// defparam \Output~I .output_async_reset = "none";
// defparam \Output~I .output_power_up = "low";
// defparam \Output~I .output_register_mode = "none";
// defparam \Output~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
