{"json_h": null, "nl": null, "sdf": null, "odb": "./spm.odb", "def": "./spm.def", "sdc": null, "pnl": null, "vh": null, "metrics": {"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 320, "design__instance__area": 3550.91, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.000828137, "power__switching__total": 0.000302068, "power__leakage__total": 2.18478e-09, "power__total": 0.00113021, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.253165, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.253181, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.324428, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.83924, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.324428, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 130, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7273039043547278, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.329698166988428, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.727304, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 65, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.06139214310686374, "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.9625089886434175, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.061392, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.253165, "clock__skew__worst_setup": 0.253181, "timing__hold__ws": 0.324428, "timing__setup__ws": 6.83924, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.324428, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1000000000000000000000000000000, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 96.6 107.32", "design__core__bbox": "5.52 10.88 91.08 95.2", "design__io": 38, "design__die__area": 10367.1, "design__core__area": 7214.42, "design__instance__count__stdcell": 419, "design__instance__area__stdcell": 3674.77, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.509365, "design__instance__utilization__stdcell": 0.509365, "design__rows": 31, "design__rows:unithd": 31, "design__sites": 5766, "design__sites:unithd": 5766, "design__instance__count__class:sequential_cell": 64, "design__instance__area__class:sequential_cell": 1601.54, "design__instance__count__class:multi_input_combinational_cell": 158, "design__instance__area__class:multi_input_combinational_cell": 1101.06, "flow__warnings__count": 10, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "design__instance__count__class:timing_repair_buffer": 82, "design__instance__area__class:timing_repair_buffer": 555.533, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 5623.04, "design__violations": 0, "design__instance__count__class:clock_buffer": 12, "design__instance__area__class:clock_buffer": 247.738, "design__instance__count__class:clock_inverter": 4, "design__instance__area__class:clock_inverter": 45.0432, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 32, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 348, "route__net__special": 2, "route__drc_errors__iter:0": 42, "route__wirelength__iter:0": 5795, "route__drc_errors__iter:1": 10, "route__wirelength__iter:1": 5762, "route__drc_errors__iter:2": 5, "route__wirelength__iter:2": 5737, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 5724, "route__drc_errors": 0, "route__wirelength": 5724, "route__vias": 1927, "route__vias__singlecut": 1927, "route__vias__multicut": 0}}