#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU3_INTTYPE1
#define LCD_LCDPort__0__MASK 0x02u
#define LCD_LCDPort__0__PC CYREG_PRT3_PC1
#define LCD_LCDPort__0__PORT 3u
#define LCD_LCDPort__0__SHIFT 1u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU3_INTTYPE2
#define LCD_LCDPort__1__MASK 0x04u
#define LCD_LCDPort__1__PC CYREG_PRT3_PC2
#define LCD_LCDPort__1__PORT 3u
#define LCD_LCDPort__1__SHIFT 2u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU3_INTTYPE3
#define LCD_LCDPort__2__MASK 0x08u
#define LCD_LCDPort__2__PC CYREG_PRT3_PC3
#define LCD_LCDPort__2__PORT 3u
#define LCD_LCDPort__2__SHIFT 3u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU3_INTTYPE4
#define LCD_LCDPort__3__MASK 0x10u
#define LCD_LCDPort__3__PC CYREG_PRT3_PC4
#define LCD_LCDPort__3__PORT 3u
#define LCD_LCDPort__3__SHIFT 4u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU3_INTTYPE5
#define LCD_LCDPort__4__MASK 0x20u
#define LCD_LCDPort__4__PC CYREG_PRT3_PC5
#define LCD_LCDPort__4__PORT 3u
#define LCD_LCDPort__4__SHIFT 5u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU3_INTTYPE6
#define LCD_LCDPort__5__MASK 0x40u
#define LCD_LCDPort__5__PC CYREG_PRT3_PC6
#define LCD_LCDPort__5__PORT 3u
#define LCD_LCDPort__5__SHIFT 6u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU3_INTTYPE7
#define LCD_LCDPort__6__MASK 0x80u
#define LCD_LCDPort__6__PC CYREG_PRT3_PC7
#define LCD_LCDPort__6__PORT 3u
#define LCD_LCDPort__6__SHIFT 7u
#define LCD_LCDPort__AG CYREG_PRT3_AG
#define LCD_LCDPort__AMUX CYREG_PRT3_AMUX
#define LCD_LCDPort__BIE CYREG_PRT3_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT3_BYP
#define LCD_LCDPort__CTL CYREG_PRT3_CTL
#define LCD_LCDPort__DM0 CYREG_PRT3_DM0
#define LCD_LCDPort__DM1 CYREG_PRT3_DM1
#define LCD_LCDPort__DM2 CYREG_PRT3_DM2
#define LCD_LCDPort__DR CYREG_PRT3_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_LCDPort__MASK 0xFEu
#define LCD_LCDPort__PORT 3u
#define LCD_LCDPort__PRT CYREG_PRT3_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT3_PS
#define LCD_LCDPort__SHIFT 1u
#define LCD_LCDPort__SLW CYREG_PRT3_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x02u
#define isr_2__INTC_NUMBER 1u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3 */
#define isr_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3__INTC_MASK 0x04u
#define isr_3__INTC_NUMBER 2u
#define isr_3__INTC_PRIOR_NUM 7u
#define isr_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_4 */
#define isr_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_4__INTC_MASK 0x08u
#define isr_4__INTC_NUMBER 3u
#define isr_4__INTC_PRIOR_NUM 7u
#define isr_4__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_5 */
#define isr_5__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_5__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_5__INTC_MASK 0x10u
#define isr_5__INTC_NUMBER 4u
#define isr_5__INTC_PRIOR_NUM 7u
#define isr_5__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_5__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_5__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_A1 */
#define Pin_A1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_A1__0__MASK 0x40u
#define Pin_A1__0__PC CYREG_PRT1_PC6
#define Pin_A1__0__PORT 1u
#define Pin_A1__0__SHIFT 6u
#define Pin_A1__AG CYREG_PRT1_AG
#define Pin_A1__AMUX CYREG_PRT1_AMUX
#define Pin_A1__BIE CYREG_PRT1_BIE
#define Pin_A1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_A1__BYP CYREG_PRT1_BYP
#define Pin_A1__CTL CYREG_PRT1_CTL
#define Pin_A1__DM0 CYREG_PRT1_DM0
#define Pin_A1__DM1 CYREG_PRT1_DM1
#define Pin_A1__DM2 CYREG_PRT1_DM2
#define Pin_A1__DR CYREG_PRT1_DR
#define Pin_A1__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_A1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_A1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_A1__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_A1__MASK 0x40u
#define Pin_A1__PORT 1u
#define Pin_A1__PRT CYREG_PRT1_PRT
#define Pin_A1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_A1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_A1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_A1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_A1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_A1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_A1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_A1__PS CYREG_PRT1_PS
#define Pin_A1__SHIFT 6u
#define Pin_A1__SLW CYREG_PRT1_SLW

/* Pin_A1_1 */
#define Pin_A1_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Pin_A1_1__0__MASK 0x40u
#define Pin_A1_1__0__PC CYREG_PRT12_PC6
#define Pin_A1_1__0__PORT 12u
#define Pin_A1_1__0__SHIFT 6u
#define Pin_A1_1__AG CYREG_PRT12_AG
#define Pin_A1_1__BIE CYREG_PRT12_BIE
#define Pin_A1_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_A1_1__BYP CYREG_PRT12_BYP
#define Pin_A1_1__DM0 CYREG_PRT12_DM0
#define Pin_A1_1__DM1 CYREG_PRT12_DM1
#define Pin_A1_1__DM2 CYREG_PRT12_DM2
#define Pin_A1_1__DR CYREG_PRT12_DR
#define Pin_A1_1__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_A1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_A1_1__MASK 0x40u
#define Pin_A1_1__PORT 12u
#define Pin_A1_1__PRT CYREG_PRT12_PRT
#define Pin_A1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_A1_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_A1_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_A1_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_A1_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_A1_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_A1_1__PS CYREG_PRT12_PS
#define Pin_A1_1__SHIFT 6u
#define Pin_A1_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_A1_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_A1_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_A1_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_A1_1__SLW CYREG_PRT12_SLW

/* Pin_A2 */
#define Pin_A2__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Pin_A2__0__MASK 0x01u
#define Pin_A2__0__PC CYREG_PRT12_PC0
#define Pin_A2__0__PORT 12u
#define Pin_A2__0__SHIFT 0u
#define Pin_A2__AG CYREG_PRT12_AG
#define Pin_A2__BIE CYREG_PRT12_BIE
#define Pin_A2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_A2__BYP CYREG_PRT12_BYP
#define Pin_A2__DM0 CYREG_PRT12_DM0
#define Pin_A2__DM1 CYREG_PRT12_DM1
#define Pin_A2__DM2 CYREG_PRT12_DM2
#define Pin_A2__DR CYREG_PRT12_DR
#define Pin_A2__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_A2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_A2__MASK 0x01u
#define Pin_A2__PORT 12u
#define Pin_A2__PRT CYREG_PRT12_PRT
#define Pin_A2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_A2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_A2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_A2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_A2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_A2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_A2__PS CYREG_PRT12_PS
#define Pin_A2__SHIFT 0u
#define Pin_A2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_A2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_A2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_A2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_A2__SLW CYREG_PRT12_SLW

/* Pin_A2_1 */
#define Pin_A2_1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_A2_1__0__MASK 0x10u
#define Pin_A2_1__0__PC CYREG_PRT2_PC4
#define Pin_A2_1__0__PORT 2u
#define Pin_A2_1__0__SHIFT 4u
#define Pin_A2_1__AG CYREG_PRT2_AG
#define Pin_A2_1__AMUX CYREG_PRT2_AMUX
#define Pin_A2_1__BIE CYREG_PRT2_BIE
#define Pin_A2_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_A2_1__BYP CYREG_PRT2_BYP
#define Pin_A2_1__CTL CYREG_PRT2_CTL
#define Pin_A2_1__DM0 CYREG_PRT2_DM0
#define Pin_A2_1__DM1 CYREG_PRT2_DM1
#define Pin_A2_1__DM2 CYREG_PRT2_DM2
#define Pin_A2_1__DR CYREG_PRT2_DR
#define Pin_A2_1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_A2_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_A2_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_A2_1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_A2_1__MASK 0x10u
#define Pin_A2_1__PORT 2u
#define Pin_A2_1__PRT CYREG_PRT2_PRT
#define Pin_A2_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_A2_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_A2_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_A2_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_A2_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_A2_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_A2_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_A2_1__PS CYREG_PRT2_PS
#define Pin_A2_1__SHIFT 4u
#define Pin_A2_1__SLW CYREG_PRT2_SLW

/* Pin_B1 */
#define Pin_B1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Pin_B1__0__MASK 0x04u
#define Pin_B1__0__PC CYREG_PRT1_PC2
#define Pin_B1__0__PORT 1u
#define Pin_B1__0__SHIFT 2u
#define Pin_B1__AG CYREG_PRT1_AG
#define Pin_B1__AMUX CYREG_PRT1_AMUX
#define Pin_B1__BIE CYREG_PRT1_BIE
#define Pin_B1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_B1__BYP CYREG_PRT1_BYP
#define Pin_B1__CTL CYREG_PRT1_CTL
#define Pin_B1__DM0 CYREG_PRT1_DM0
#define Pin_B1__DM1 CYREG_PRT1_DM1
#define Pin_B1__DM2 CYREG_PRT1_DM2
#define Pin_B1__DR CYREG_PRT1_DR
#define Pin_B1__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_B1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_B1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_B1__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_B1__MASK 0x04u
#define Pin_B1__PORT 1u
#define Pin_B1__PRT CYREG_PRT1_PRT
#define Pin_B1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_B1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_B1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_B1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_B1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_B1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_B1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_B1__PS CYREG_PRT1_PS
#define Pin_B1__SHIFT 2u
#define Pin_B1__SLW CYREG_PRT1_SLW

/* Pin_B1_1 */
#define Pin_B1_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Pin_B1_1__0__MASK 0x10u
#define Pin_B1_1__0__PC CYREG_PRT12_PC4
#define Pin_B1_1__0__PORT 12u
#define Pin_B1_1__0__SHIFT 4u
#define Pin_B1_1__AG CYREG_PRT12_AG
#define Pin_B1_1__BIE CYREG_PRT12_BIE
#define Pin_B1_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_B1_1__BYP CYREG_PRT12_BYP
#define Pin_B1_1__DM0 CYREG_PRT12_DM0
#define Pin_B1_1__DM1 CYREG_PRT12_DM1
#define Pin_B1_1__DM2 CYREG_PRT12_DM2
#define Pin_B1_1__DR CYREG_PRT12_DR
#define Pin_B1_1__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_B1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_B1_1__MASK 0x10u
#define Pin_B1_1__PORT 12u
#define Pin_B1_1__PRT CYREG_PRT12_PRT
#define Pin_B1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_B1_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_B1_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_B1_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_B1_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_B1_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_B1_1__PS CYREG_PRT12_PS
#define Pin_B1_1__SHIFT 4u
#define Pin_B1_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_B1_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_B1_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_B1_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_B1_1__SLW CYREG_PRT12_SLW

/* Pin_B2 */
#define Pin_B2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Pin_B2__0__MASK 0x04u
#define Pin_B2__0__PC CYREG_PRT12_PC2
#define Pin_B2__0__PORT 12u
#define Pin_B2__0__SHIFT 2u
#define Pin_B2__AG CYREG_PRT12_AG
#define Pin_B2__BIE CYREG_PRT12_BIE
#define Pin_B2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_B2__BYP CYREG_PRT12_BYP
#define Pin_B2__DM0 CYREG_PRT12_DM0
#define Pin_B2__DM1 CYREG_PRT12_DM1
#define Pin_B2__DM2 CYREG_PRT12_DM2
#define Pin_B2__DR CYREG_PRT12_DR
#define Pin_B2__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_B2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_B2__MASK 0x04u
#define Pin_B2__PORT 12u
#define Pin_B2__PRT CYREG_PRT12_PRT
#define Pin_B2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_B2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_B2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_B2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_B2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_B2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_B2__PS CYREG_PRT12_PS
#define Pin_B2__SHIFT 2u
#define Pin_B2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_B2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_B2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_B2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_B2__SLW CYREG_PRT12_SLW

/* Pin_B2_1 */
#define Pin_B2_1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_B2_1__0__MASK 0x04u
#define Pin_B2_1__0__PC CYREG_PRT2_PC2
#define Pin_B2_1__0__PORT 2u
#define Pin_B2_1__0__SHIFT 2u
#define Pin_B2_1__AG CYREG_PRT2_AG
#define Pin_B2_1__AMUX CYREG_PRT2_AMUX
#define Pin_B2_1__BIE CYREG_PRT2_BIE
#define Pin_B2_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_B2_1__BYP CYREG_PRT2_BYP
#define Pin_B2_1__CTL CYREG_PRT2_CTL
#define Pin_B2_1__DM0 CYREG_PRT2_DM0
#define Pin_B2_1__DM1 CYREG_PRT2_DM1
#define Pin_B2_1__DM2 CYREG_PRT2_DM2
#define Pin_B2_1__DR CYREG_PRT2_DR
#define Pin_B2_1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_B2_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_B2_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_B2_1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_B2_1__MASK 0x04u
#define Pin_B2_1__PORT 2u
#define Pin_B2_1__PRT CYREG_PRT2_PRT
#define Pin_B2_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_B2_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_B2_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_B2_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_B2_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_B2_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_B2_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_B2_1__PS CYREG_PRT2_PS
#define Pin_B2_1__SHIFT 2u
#define Pin_B2_1__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x01u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x02u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x02u

/* Counter_1_CounterUDB */
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Counter_1_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Counter_1_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Counter_1_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Counter_1_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Counter_1_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Counter_1_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Counter_1_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Counter_1_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Counter_1_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Counter_1_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Counter_1_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Counter_1_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Counter_1_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Counter_1_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Counter_1_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Counter_1_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Counter_1_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Counter_1_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Counter_1_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Counter_1_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Counter_1_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Counter_1_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Counter_1_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Counter_1_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Counter_1_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB07_F1
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* Counter_2_CounterUDB */
#define Counter_2_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Counter_2_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Counter_2_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Counter_2_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Counter_2_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Counter_2_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Counter_2_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Counter_2_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Counter_2_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Counter_2_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Counter_2_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Counter_2_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Counter_2_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Counter_2_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Counter_2_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Counter_2_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Counter_2_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Counter_2_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Counter_2_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Counter_2_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Counter_2_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Counter_2_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Counter_2_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Counter_2_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Counter_2_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Counter_2_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Counter_2_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Counter_2_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Counter_2_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Counter_2_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Counter_2_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Counter_2_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Counter_2_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Counter_2_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Counter_2_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Counter_2_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Counter_2_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Counter_2_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Counter_2_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Counter_2_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Counter_2_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Counter_2_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Counter_2_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Counter_2_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Counter_2_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB06_F1
#define Counter_2_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Counter_2_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Counter_2_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Counter_2_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Counter_2_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Counter_2_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Counter_2_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Counter_2_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB07_A0
#define Counter_2_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB07_A1
#define Counter_2_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Counter_2_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB07_D0
#define Counter_2_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB07_D1
#define Counter_2_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Counter_2_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Counter_2_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB07_F0
#define Counter_2_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB07_F1
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Counter_2_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Counter_2_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_2_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_2_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_2_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Counter_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Counter_2_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_2_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_2_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_2_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_2_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_2_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_2_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_2_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Counter_2_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Counter_2_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB07_ST

/* Hall_Sensor_Out_P3_0 */
#define Hall_Sensor_Out_P3_0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Hall_Sensor_Out_P3_0__0__MASK 0x01u
#define Hall_Sensor_Out_P3_0__0__PC CYREG_PRT3_PC0
#define Hall_Sensor_Out_P3_0__0__PORT 3u
#define Hall_Sensor_Out_P3_0__0__SHIFT 0u
#define Hall_Sensor_Out_P3_0__AG CYREG_PRT3_AG
#define Hall_Sensor_Out_P3_0__AMUX CYREG_PRT3_AMUX
#define Hall_Sensor_Out_P3_0__BIE CYREG_PRT3_BIE
#define Hall_Sensor_Out_P3_0__BIT_MASK CYREG_PRT3_BIT_MASK
#define Hall_Sensor_Out_P3_0__BYP CYREG_PRT3_BYP
#define Hall_Sensor_Out_P3_0__CTL CYREG_PRT3_CTL
#define Hall_Sensor_Out_P3_0__DM0 CYREG_PRT3_DM0
#define Hall_Sensor_Out_P3_0__DM1 CYREG_PRT3_DM1
#define Hall_Sensor_Out_P3_0__DM2 CYREG_PRT3_DM2
#define Hall_Sensor_Out_P3_0__DR CYREG_PRT3_DR
#define Hall_Sensor_Out_P3_0__INP_DIS CYREG_PRT3_INP_DIS
#define Hall_Sensor_Out_P3_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Hall_Sensor_Out_P3_0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Hall_Sensor_Out_P3_0__LCD_EN CYREG_PRT3_LCD_EN
#define Hall_Sensor_Out_P3_0__MASK 0x01u
#define Hall_Sensor_Out_P3_0__PORT 3u
#define Hall_Sensor_Out_P3_0__PRT CYREG_PRT3_PRT
#define Hall_Sensor_Out_P3_0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Hall_Sensor_Out_P3_0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Hall_Sensor_Out_P3_0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Hall_Sensor_Out_P3_0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Hall_Sensor_Out_P3_0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Hall_Sensor_Out_P3_0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Hall_Sensor_Out_P3_0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Hall_Sensor_Out_P3_0__PS CYREG_PRT3_PS
#define Hall_Sensor_Out_P3_0__SHIFT 0u
#define Hall_Sensor_Out_P3_0__SLW CYREG_PRT3_SLW

/* Ultrasonic1_Input_P_12_5 */
#define Ultrasonic1_Input_P_12_5__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Ultrasonic1_Input_P_12_5__0__MASK 0x08u
#define Ultrasonic1_Input_P_12_5__0__PC CYREG_PRT0_PC3
#define Ultrasonic1_Input_P_12_5__0__PORT 0u
#define Ultrasonic1_Input_P_12_5__0__SHIFT 3u
#define Ultrasonic1_Input_P_12_5__AG CYREG_PRT0_AG
#define Ultrasonic1_Input_P_12_5__AMUX CYREG_PRT0_AMUX
#define Ultrasonic1_Input_P_12_5__BIE CYREG_PRT0_BIE
#define Ultrasonic1_Input_P_12_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Ultrasonic1_Input_P_12_5__BYP CYREG_PRT0_BYP
#define Ultrasonic1_Input_P_12_5__CTL CYREG_PRT0_CTL
#define Ultrasonic1_Input_P_12_5__DM0 CYREG_PRT0_DM0
#define Ultrasonic1_Input_P_12_5__DM1 CYREG_PRT0_DM1
#define Ultrasonic1_Input_P_12_5__DM2 CYREG_PRT0_DM2
#define Ultrasonic1_Input_P_12_5__DR CYREG_PRT0_DR
#define Ultrasonic1_Input_P_12_5__INP_DIS CYREG_PRT0_INP_DIS
#define Ultrasonic1_Input_P_12_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Ultrasonic1_Input_P_12_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Ultrasonic1_Input_P_12_5__LCD_EN CYREG_PRT0_LCD_EN
#define Ultrasonic1_Input_P_12_5__MASK 0x08u
#define Ultrasonic1_Input_P_12_5__PORT 0u
#define Ultrasonic1_Input_P_12_5__PRT CYREG_PRT0_PRT
#define Ultrasonic1_Input_P_12_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Ultrasonic1_Input_P_12_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Ultrasonic1_Input_P_12_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Ultrasonic1_Input_P_12_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Ultrasonic1_Input_P_12_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Ultrasonic1_Input_P_12_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Ultrasonic1_Input_P_12_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Ultrasonic1_Input_P_12_5__PS CYREG_PRT0_PS
#define Ultrasonic1_Input_P_12_5__SHIFT 3u
#define Ultrasonic1_Input_P_12_5__SLW CYREG_PRT0_SLW

/* Ultrasonic2_Input_P_12_4 */
#define Ultrasonic2_Input_P_12_4__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Ultrasonic2_Input_P_12_4__0__MASK 0x04u
#define Ultrasonic2_Input_P_12_4__0__PC CYREG_PRT0_PC2
#define Ultrasonic2_Input_P_12_4__0__PORT 0u
#define Ultrasonic2_Input_P_12_4__0__SHIFT 2u
#define Ultrasonic2_Input_P_12_4__AG CYREG_PRT0_AG
#define Ultrasonic2_Input_P_12_4__AMUX CYREG_PRT0_AMUX
#define Ultrasonic2_Input_P_12_4__BIE CYREG_PRT0_BIE
#define Ultrasonic2_Input_P_12_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Ultrasonic2_Input_P_12_4__BYP CYREG_PRT0_BYP
#define Ultrasonic2_Input_P_12_4__CTL CYREG_PRT0_CTL
#define Ultrasonic2_Input_P_12_4__DM0 CYREG_PRT0_DM0
#define Ultrasonic2_Input_P_12_4__DM1 CYREG_PRT0_DM1
#define Ultrasonic2_Input_P_12_4__DM2 CYREG_PRT0_DM2
#define Ultrasonic2_Input_P_12_4__DR CYREG_PRT0_DR
#define Ultrasonic2_Input_P_12_4__INP_DIS CYREG_PRT0_INP_DIS
#define Ultrasonic2_Input_P_12_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Ultrasonic2_Input_P_12_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Ultrasonic2_Input_P_12_4__LCD_EN CYREG_PRT0_LCD_EN
#define Ultrasonic2_Input_P_12_4__MASK 0x04u
#define Ultrasonic2_Input_P_12_4__PORT 0u
#define Ultrasonic2_Input_P_12_4__PRT CYREG_PRT0_PRT
#define Ultrasonic2_Input_P_12_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Ultrasonic2_Input_P_12_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Ultrasonic2_Input_P_12_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Ultrasonic2_Input_P_12_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Ultrasonic2_Input_P_12_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Ultrasonic2_Input_P_12_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Ultrasonic2_Input_P_12_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Ultrasonic2_Input_P_12_4__PS CYREG_PRT0_PS
#define Ultrasonic2_Input_P_12_4__SHIFT 2u
#define Ultrasonic2_Input_P_12_4__SLW CYREG_PRT0_SLW

/* Ultrasonic1_Trigger_P_12_7 */
#define Ultrasonic1_Trigger_P_12_7__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Ultrasonic1_Trigger_P_12_7__0__MASK 0x80u
#define Ultrasonic1_Trigger_P_12_7__0__PC CYREG_PRT12_PC7
#define Ultrasonic1_Trigger_P_12_7__0__PORT 12u
#define Ultrasonic1_Trigger_P_12_7__0__SHIFT 7u
#define Ultrasonic1_Trigger_P_12_7__AG CYREG_PRT12_AG
#define Ultrasonic1_Trigger_P_12_7__BIE CYREG_PRT12_BIE
#define Ultrasonic1_Trigger_P_12_7__BIT_MASK CYREG_PRT12_BIT_MASK
#define Ultrasonic1_Trigger_P_12_7__BYP CYREG_PRT12_BYP
#define Ultrasonic1_Trigger_P_12_7__DM0 CYREG_PRT12_DM0
#define Ultrasonic1_Trigger_P_12_7__DM1 CYREG_PRT12_DM1
#define Ultrasonic1_Trigger_P_12_7__DM2 CYREG_PRT12_DM2
#define Ultrasonic1_Trigger_P_12_7__DR CYREG_PRT12_DR
#define Ultrasonic1_Trigger_P_12_7__INP_DIS CYREG_PRT12_INP_DIS
#define Ultrasonic1_Trigger_P_12_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Ultrasonic1_Trigger_P_12_7__MASK 0x80u
#define Ultrasonic1_Trigger_P_12_7__PORT 12u
#define Ultrasonic1_Trigger_P_12_7__PRT CYREG_PRT12_PRT
#define Ultrasonic1_Trigger_P_12_7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Ultrasonic1_Trigger_P_12_7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Ultrasonic1_Trigger_P_12_7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Ultrasonic1_Trigger_P_12_7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Ultrasonic1_Trigger_P_12_7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Ultrasonic1_Trigger_P_12_7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Ultrasonic1_Trigger_P_12_7__PS CYREG_PRT12_PS
#define Ultrasonic1_Trigger_P_12_7__SHIFT 7u
#define Ultrasonic1_Trigger_P_12_7__SIO_CFG CYREG_PRT12_SIO_CFG
#define Ultrasonic1_Trigger_P_12_7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Ultrasonic1_Trigger_P_12_7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Ultrasonic1_Trigger_P_12_7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Ultrasonic1_Trigger_P_12_7__SLW CYREG_PRT12_SLW

/* Ultrasonic2_Trigger_P_12_6 */
#define Ultrasonic2_Trigger_P_12_6__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Ultrasonic2_Trigger_P_12_6__0__MASK 0x20u
#define Ultrasonic2_Trigger_P_12_6__0__PC CYREG_PRT0_PC5
#define Ultrasonic2_Trigger_P_12_6__0__PORT 0u
#define Ultrasonic2_Trigger_P_12_6__0__SHIFT 5u
#define Ultrasonic2_Trigger_P_12_6__AG CYREG_PRT0_AG
#define Ultrasonic2_Trigger_P_12_6__AMUX CYREG_PRT0_AMUX
#define Ultrasonic2_Trigger_P_12_6__BIE CYREG_PRT0_BIE
#define Ultrasonic2_Trigger_P_12_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define Ultrasonic2_Trigger_P_12_6__BYP CYREG_PRT0_BYP
#define Ultrasonic2_Trigger_P_12_6__CTL CYREG_PRT0_CTL
#define Ultrasonic2_Trigger_P_12_6__DM0 CYREG_PRT0_DM0
#define Ultrasonic2_Trigger_P_12_6__DM1 CYREG_PRT0_DM1
#define Ultrasonic2_Trigger_P_12_6__DM2 CYREG_PRT0_DM2
#define Ultrasonic2_Trigger_P_12_6__DR CYREG_PRT0_DR
#define Ultrasonic2_Trigger_P_12_6__INP_DIS CYREG_PRT0_INP_DIS
#define Ultrasonic2_Trigger_P_12_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Ultrasonic2_Trigger_P_12_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Ultrasonic2_Trigger_P_12_6__LCD_EN CYREG_PRT0_LCD_EN
#define Ultrasonic2_Trigger_P_12_6__MASK 0x20u
#define Ultrasonic2_Trigger_P_12_6__PORT 0u
#define Ultrasonic2_Trigger_P_12_6__PRT CYREG_PRT0_PRT
#define Ultrasonic2_Trigger_P_12_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Ultrasonic2_Trigger_P_12_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Ultrasonic2_Trigger_P_12_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Ultrasonic2_Trigger_P_12_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Ultrasonic2_Trigger_P_12_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Ultrasonic2_Trigger_P_12_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Ultrasonic2_Trigger_P_12_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Ultrasonic2_Trigger_P_12_6__PS CYREG_PRT0_PS
#define Ultrasonic2_Trigger_P_12_6__SHIFT 5u
#define Ultrasonic2_Trigger_P_12_6__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
