// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Mon Mar 28 12:27:39 2022
// Host        : JuanKaHp running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc1025_int_concat/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_eucHW_0_0/design_1_eucHW_0_0_sim_netlist.v
// Design      : design_1_eucHW_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_eucHW_0_0,eucHW,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "eucHW,Vivado 2021.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_eucHW_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [11:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [11:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 12, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [11:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [11:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "12" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "13'b0000000000010" *) 
  (* ap_ST_fsm_pp0_stage1 = "13'b0000000000100" *) 
  (* ap_ST_fsm_state1 = "13'b0000000000001" *) 
  (* ap_ST_fsm_state11 = "13'b0000000001000" *) 
  (* ap_ST_fsm_state12 = "13'b0000000010000" *) 
  (* ap_ST_fsm_state13 = "13'b0000000100000" *) 
  (* ap_ST_fsm_state14 = "13'b0000001000000" *) 
  (* ap_ST_fsm_state15 = "13'b0000010000000" *) 
  (* ap_ST_fsm_state16 = "13'b0000100000000" *) 
  (* ap_ST_fsm_state17 = "13'b0001000000000" *) 
  (* ap_ST_fsm_state18 = "13'b0010000000000" *) 
  (* ap_ST_fsm_state19 = "13'b0100000000000" *) 
  (* ap_ST_fsm_state20 = "13'b1000000000000" *) 
  design_1_eucHW_0_0_eucHW inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "12" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "eucHW" *) 
(* ap_ST_fsm_pp0_stage0 = "13'b0000000000010" *) (* ap_ST_fsm_pp0_stage1 = "13'b0000000000100" *) (* ap_ST_fsm_state1 = "13'b0000000000001" *) 
(* ap_ST_fsm_state11 = "13'b0000000001000" *) (* ap_ST_fsm_state12 = "13'b0000000010000" *) (* ap_ST_fsm_state13 = "13'b0000000100000" *) 
(* ap_ST_fsm_state14 = "13'b0000001000000" *) (* ap_ST_fsm_state15 = "13'b0000010000000" *) (* ap_ST_fsm_state16 = "13'b0000100000000" *) 
(* ap_ST_fsm_state17 = "13'b0001000000000" *) (* ap_ST_fsm_state18 = "13'b0010000000000" *) (* ap_ST_fsm_state19 = "13'b0100000000000" *) 
(* ap_ST_fsm_state20 = "13'b1000000000000" *) (* hls_module = "yes" *) 
module design_1_eucHW_0_0_eucHW
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [11:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [11:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [10:5]add_ln12_fu_1315_p2;
  wire [19:0]add_ln15_37_fu_2347_p2;
  wire [19:0]add_ln15_37_reg_3425;
  wire \add_ln15_37_reg_3425[11]_i_3_n_2 ;
  wire \add_ln15_37_reg_3425[11]_i_4_n_2 ;
  wire \add_ln15_37_reg_3425[11]_i_5_n_2 ;
  wire \add_ln15_37_reg_3425[11]_i_6_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_3_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_4_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_5_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_6_n_2 ;
  wire \add_ln15_37_reg_3425[19]_i_3_n_2 ;
  wire \add_ln15_37_reg_3425[19]_i_4_n_2 ;
  wire \add_ln15_37_reg_3425[19]_i_5_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_3_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_4_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_5_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_6_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_3_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_4_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_5_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_6_n_2 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_1_n_2 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_1_n_3 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_1_n_4 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_1_n_5 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_1_n_2 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_1_n_3 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_1_n_4 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_1_n_5 ;
  wire \add_ln15_37_reg_3425_reg[19]_i_1_n_3 ;
  wire \add_ln15_37_reg_3425_reg[19]_i_1_n_4 ;
  wire \add_ln15_37_reg_3425_reg[19]_i_1_n_5 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_1_n_2 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_1_n_3 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_1_n_4 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_1_n_5 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_1_n_2 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_1_n_3 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_1_n_4 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_1_n_5 ;
  wire [19:0]add_ln15_44_fu_2385_p2;
  wire [19:0]add_ln15_44_reg_3430;
  wire \add_ln15_44_reg_3430[11]_i_3_n_2 ;
  wire \add_ln15_44_reg_3430[11]_i_4_n_2 ;
  wire \add_ln15_44_reg_3430[11]_i_5_n_2 ;
  wire \add_ln15_44_reg_3430[11]_i_6_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_3_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_4_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_5_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_6_n_2 ;
  wire \add_ln15_44_reg_3430[19]_i_3_n_2 ;
  wire \add_ln15_44_reg_3430[19]_i_4_n_2 ;
  wire \add_ln15_44_reg_3430[19]_i_5_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_3_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_4_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_5_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_6_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_3_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_4_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_5_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_6_n_2 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_1_n_2 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_1_n_3 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_1_n_4 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_1_n_5 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_1_n_2 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_1_n_3 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_1_n_4 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_1_n_5 ;
  wire \add_ln15_44_reg_3430_reg[19]_i_1_n_3 ;
  wire \add_ln15_44_reg_3430_reg[19]_i_1_n_4 ;
  wire \add_ln15_44_reg_3430_reg[19]_i_1_n_5 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_1_n_2 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_1_n_3 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_1_n_4 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_1_n_5 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_1_n_2 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_1_n_3 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_1_n_4 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_1_n_5 ;
  wire [20:0]add_ln15_45_fu_2397_p2;
  wire [20:0]add_ln15_45_reg_3435;
  wire \add_ln15_45_reg_3435[11]_i_2_n_2 ;
  wire \add_ln15_45_reg_3435[11]_i_3_n_2 ;
  wire \add_ln15_45_reg_3435[11]_i_4_n_2 ;
  wire \add_ln15_45_reg_3435[11]_i_5_n_2 ;
  wire \add_ln15_45_reg_3435[15]_i_2_n_2 ;
  wire \add_ln15_45_reg_3435[15]_i_3_n_2 ;
  wire \add_ln15_45_reg_3435[15]_i_4_n_2 ;
  wire \add_ln15_45_reg_3435[15]_i_5_n_2 ;
  wire \add_ln15_45_reg_3435[19]_i_2_n_2 ;
  wire \add_ln15_45_reg_3435[19]_i_3_n_2 ;
  wire \add_ln15_45_reg_3435[19]_i_4_n_2 ;
  wire \add_ln15_45_reg_3435[19]_i_5_n_2 ;
  wire \add_ln15_45_reg_3435[19]_i_6_n_2 ;
  wire \add_ln15_45_reg_3435[3]_i_2_n_2 ;
  wire \add_ln15_45_reg_3435[3]_i_3_n_2 ;
  wire \add_ln15_45_reg_3435[3]_i_4_n_2 ;
  wire \add_ln15_45_reg_3435[3]_i_5_n_2 ;
  wire \add_ln15_45_reg_3435[7]_i_2_n_2 ;
  wire \add_ln15_45_reg_3435[7]_i_3_n_2 ;
  wire \add_ln15_45_reg_3435[7]_i_4_n_2 ;
  wire \add_ln15_45_reg_3435[7]_i_5_n_2 ;
  wire \add_ln15_45_reg_3435_reg[11]_i_1_n_2 ;
  wire \add_ln15_45_reg_3435_reg[11]_i_1_n_3 ;
  wire \add_ln15_45_reg_3435_reg[11]_i_1_n_4 ;
  wire \add_ln15_45_reg_3435_reg[11]_i_1_n_5 ;
  wire \add_ln15_45_reg_3435_reg[15]_i_1_n_2 ;
  wire \add_ln15_45_reg_3435_reg[15]_i_1_n_3 ;
  wire \add_ln15_45_reg_3435_reg[15]_i_1_n_4 ;
  wire \add_ln15_45_reg_3435_reg[15]_i_1_n_5 ;
  wire \add_ln15_45_reg_3435_reg[19]_i_1_n_2 ;
  wire \add_ln15_45_reg_3435_reg[19]_i_1_n_3 ;
  wire \add_ln15_45_reg_3435_reg[19]_i_1_n_4 ;
  wire \add_ln15_45_reg_3435_reg[19]_i_1_n_5 ;
  wire \add_ln15_45_reg_3435_reg[3]_i_1_n_2 ;
  wire \add_ln15_45_reg_3435_reg[3]_i_1_n_3 ;
  wire \add_ln15_45_reg_3435_reg[3]_i_1_n_4 ;
  wire \add_ln15_45_reg_3435_reg[3]_i_1_n_5 ;
  wire \add_ln15_45_reg_3435_reg[7]_i_1_n_2 ;
  wire \add_ln15_45_reg_3435_reg[7]_i_1_n_3 ;
  wire \add_ln15_45_reg_3435_reg[7]_i_1_n_4 ;
  wire \add_ln15_45_reg_3435_reg[7]_i_1_n_5 ;
  wire [19:0]add_ln15_52_fu_2435_p2;
  wire [19:0]add_ln15_52_reg_3440;
  wire \add_ln15_52_reg_3440[11]_i_3_n_2 ;
  wire \add_ln15_52_reg_3440[11]_i_4_n_2 ;
  wire \add_ln15_52_reg_3440[11]_i_5_n_2 ;
  wire \add_ln15_52_reg_3440[11]_i_6_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_3_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_4_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_5_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_6_n_2 ;
  wire \add_ln15_52_reg_3440[19]_i_3_n_2 ;
  wire \add_ln15_52_reg_3440[19]_i_4_n_2 ;
  wire \add_ln15_52_reg_3440[19]_i_5_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_3_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_4_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_5_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_6_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_3_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_4_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_5_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_6_n_2 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_1_n_2 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_1_n_3 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_1_n_4 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_1_n_5 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_1_n_2 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_1_n_3 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_1_n_4 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_1_n_5 ;
  wire \add_ln15_52_reg_3440_reg[19]_i_1_n_3 ;
  wire \add_ln15_52_reg_3440_reg[19]_i_1_n_4 ;
  wire \add_ln15_52_reg_3440_reg[19]_i_1_n_5 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_1_n_2 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_1_n_3 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_1_n_4 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_1_n_5 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_1_n_2 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_1_n_3 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_1_n_4 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_1_n_5 ;
  wire [19:0]add_ln15_59_fu_2473_p2;
  wire [19:0]add_ln15_59_reg_3445;
  wire \add_ln15_59_reg_3445[11]_i_3_n_2 ;
  wire \add_ln15_59_reg_3445[11]_i_4_n_2 ;
  wire \add_ln15_59_reg_3445[11]_i_5_n_2 ;
  wire \add_ln15_59_reg_3445[11]_i_6_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_3_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_4_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_5_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_6_n_2 ;
  wire \add_ln15_59_reg_3445[19]_i_3_n_2 ;
  wire \add_ln15_59_reg_3445[19]_i_4_n_2 ;
  wire \add_ln15_59_reg_3445[19]_i_5_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_3_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_4_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_5_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_6_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_3_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_4_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_5_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_6_n_2 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_1_n_2 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_1_n_3 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_1_n_4 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_1_n_5 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_1_n_2 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_1_n_3 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_1_n_4 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_1_n_5 ;
  wire \add_ln15_59_reg_3445_reg[19]_i_1_n_3 ;
  wire \add_ln15_59_reg_3445_reg[19]_i_1_n_4 ;
  wire \add_ln15_59_reg_3445_reg[19]_i_1_n_5 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_1_n_2 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_1_n_3 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_1_n_4 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_1_n_5 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_1_n_2 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_1_n_3 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_1_n_4 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_1_n_5 ;
  wire [21:0]add_ln15_61_fu_2498_p2;
  wire [21:0]add_ln15_61_reg_3450;
  wire \add_ln15_61_reg_3450[11]_i_10_n_2 ;
  wire \add_ln15_61_reg_3450[11]_i_3_n_2 ;
  wire \add_ln15_61_reg_3450[11]_i_4_n_2 ;
  wire \add_ln15_61_reg_3450[11]_i_5_n_2 ;
  wire \add_ln15_61_reg_3450[11]_i_6_n_2 ;
  wire \add_ln15_61_reg_3450[11]_i_7_n_2 ;
  wire \add_ln15_61_reg_3450[11]_i_8_n_2 ;
  wire \add_ln15_61_reg_3450[11]_i_9_n_2 ;
  wire \add_ln15_61_reg_3450[15]_i_10_n_2 ;
  wire \add_ln15_61_reg_3450[15]_i_3_n_2 ;
  wire \add_ln15_61_reg_3450[15]_i_4_n_2 ;
  wire \add_ln15_61_reg_3450[15]_i_5_n_2 ;
  wire \add_ln15_61_reg_3450[15]_i_6_n_2 ;
  wire \add_ln15_61_reg_3450[15]_i_7_n_2 ;
  wire \add_ln15_61_reg_3450[15]_i_8_n_2 ;
  wire \add_ln15_61_reg_3450[15]_i_9_n_2 ;
  wire \add_ln15_61_reg_3450[19]_i_10_n_2 ;
  wire \add_ln15_61_reg_3450[19]_i_11_n_2 ;
  wire \add_ln15_61_reg_3450[19]_i_3_n_2 ;
  wire \add_ln15_61_reg_3450[19]_i_4_n_2 ;
  wire \add_ln15_61_reg_3450[19]_i_5_n_2 ;
  wire \add_ln15_61_reg_3450[19]_i_6_n_2 ;
  wire \add_ln15_61_reg_3450[19]_i_7_n_2 ;
  wire \add_ln15_61_reg_3450[19]_i_8_n_2 ;
  wire \add_ln15_61_reg_3450[19]_i_9_n_2 ;
  wire \add_ln15_61_reg_3450[21]_i_3_n_2 ;
  wire \add_ln15_61_reg_3450[3]_i_10_n_2 ;
  wire \add_ln15_61_reg_3450[3]_i_3_n_2 ;
  wire \add_ln15_61_reg_3450[3]_i_4_n_2 ;
  wire \add_ln15_61_reg_3450[3]_i_5_n_2 ;
  wire \add_ln15_61_reg_3450[3]_i_6_n_2 ;
  wire \add_ln15_61_reg_3450[3]_i_7_n_2 ;
  wire \add_ln15_61_reg_3450[3]_i_8_n_2 ;
  wire \add_ln15_61_reg_3450[3]_i_9_n_2 ;
  wire \add_ln15_61_reg_3450[7]_i_10_n_2 ;
  wire \add_ln15_61_reg_3450[7]_i_3_n_2 ;
  wire \add_ln15_61_reg_3450[7]_i_4_n_2 ;
  wire \add_ln15_61_reg_3450[7]_i_5_n_2 ;
  wire \add_ln15_61_reg_3450[7]_i_6_n_2 ;
  wire \add_ln15_61_reg_3450[7]_i_7_n_2 ;
  wire \add_ln15_61_reg_3450[7]_i_8_n_2 ;
  wire \add_ln15_61_reg_3450[7]_i_9_n_2 ;
  wire \add_ln15_61_reg_3450_reg[11]_i_1_n_2 ;
  wire \add_ln15_61_reg_3450_reg[11]_i_1_n_3 ;
  wire \add_ln15_61_reg_3450_reg[11]_i_1_n_4 ;
  wire \add_ln15_61_reg_3450_reg[11]_i_1_n_5 ;
  wire \add_ln15_61_reg_3450_reg[11]_i_2_n_2 ;
  wire \add_ln15_61_reg_3450_reg[11]_i_2_n_3 ;
  wire \add_ln15_61_reg_3450_reg[11]_i_2_n_4 ;
  wire \add_ln15_61_reg_3450_reg[11]_i_2_n_5 ;
  wire \add_ln15_61_reg_3450_reg[15]_i_1_n_2 ;
  wire \add_ln15_61_reg_3450_reg[15]_i_1_n_3 ;
  wire \add_ln15_61_reg_3450_reg[15]_i_1_n_4 ;
  wire \add_ln15_61_reg_3450_reg[15]_i_1_n_5 ;
  wire \add_ln15_61_reg_3450_reg[15]_i_2_n_2 ;
  wire \add_ln15_61_reg_3450_reg[15]_i_2_n_3 ;
  wire \add_ln15_61_reg_3450_reg[15]_i_2_n_4 ;
  wire \add_ln15_61_reg_3450_reg[15]_i_2_n_5 ;
  wire \add_ln15_61_reg_3450_reg[19]_i_1_n_2 ;
  wire \add_ln15_61_reg_3450_reg[19]_i_1_n_3 ;
  wire \add_ln15_61_reg_3450_reg[19]_i_1_n_4 ;
  wire \add_ln15_61_reg_3450_reg[19]_i_1_n_5 ;
  wire \add_ln15_61_reg_3450_reg[19]_i_2_n_2 ;
  wire \add_ln15_61_reg_3450_reg[19]_i_2_n_3 ;
  wire \add_ln15_61_reg_3450_reg[19]_i_2_n_4 ;
  wire \add_ln15_61_reg_3450_reg[19]_i_2_n_5 ;
  wire \add_ln15_61_reg_3450_reg[21]_i_1_n_5 ;
  wire \add_ln15_61_reg_3450_reg[21]_i_2_n_5 ;
  wire \add_ln15_61_reg_3450_reg[3]_i_1_n_2 ;
  wire \add_ln15_61_reg_3450_reg[3]_i_1_n_3 ;
  wire \add_ln15_61_reg_3450_reg[3]_i_1_n_4 ;
  wire \add_ln15_61_reg_3450_reg[3]_i_1_n_5 ;
  wire \add_ln15_61_reg_3450_reg[3]_i_2_n_2 ;
  wire \add_ln15_61_reg_3450_reg[3]_i_2_n_3 ;
  wire \add_ln15_61_reg_3450_reg[3]_i_2_n_4 ;
  wire \add_ln15_61_reg_3450_reg[3]_i_2_n_5 ;
  wire \add_ln15_61_reg_3450_reg[7]_i_1_n_2 ;
  wire \add_ln15_61_reg_3450_reg[7]_i_1_n_3 ;
  wire \add_ln15_61_reg_3450_reg[7]_i_1_n_4 ;
  wire \add_ln15_61_reg_3450_reg[7]_i_1_n_5 ;
  wire \add_ln15_61_reg_3450_reg[7]_i_2_n_2 ;
  wire \add_ln15_61_reg_3450_reg[7]_i_2_n_3 ;
  wire \add_ln15_61_reg_3450_reg[7]_i_2_n_4 ;
  wire \add_ln15_61_reg_3450_reg[7]_i_2_n_5 ;
  wire \ap_CS_fsm[1]_i_2_n_2 ;
  wire \ap_CS_fsm[1]_i_3_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire \ap_CS_fsm_reg_n_2_[10] ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire \ap_CS_fsm_reg_n_2_[8] ;
  wire \ap_CS_fsm_reg_n_2_[9] ;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_2;
  wire ap_enable_reg_pp0_iter4_reg_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_264;
  wire control_s_axi_U_n_265;
  wire control_s_axi_U_n_266;
  wire control_s_axi_U_n_267;
  wire control_s_axi_U_n_268;
  wire control_s_axi_U_n_269;
  wire control_s_axi_U_n_270;
  wire control_s_axi_U_n_271;
  wire control_s_axi_U_n_272;
  wire control_s_axi_U_n_282;
  wire control_s_axi_U_n_283;
  wire control_s_axi_U_n_284;
  wire control_s_axi_U_n_285;
  wire control_s_axi_U_n_286;
  wire control_s_axi_U_n_287;
  wire control_s_axi_U_n_288;
  wire control_s_axi_U_n_289;
  wire control_s_axi_U_n_290;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_300;
  wire control_s_axi_U_n_301;
  wire control_s_axi_U_n_302;
  wire control_s_axi_U_n_303;
  wire control_s_axi_U_n_304;
  wire control_s_axi_U_n_305;
  wire control_s_axi_U_n_306;
  wire control_s_axi_U_n_307;
  wire control_s_axi_U_n_308;
  wire control_s_axi_U_n_318;
  wire control_s_axi_U_n_319;
  wire control_s_axi_U_n_320;
  wire control_s_axi_U_n_321;
  wire control_s_axi_U_n_322;
  wire control_s_axi_U_n_323;
  wire control_s_axi_U_n_324;
  wire control_s_axi_U_n_325;
  wire control_s_axi_U_n_326;
  wire control_s_axi_U_n_336;
  wire control_s_axi_U_n_337;
  wire control_s_axi_U_n_338;
  wire control_s_axi_U_n_339;
  wire control_s_axi_U_n_340;
  wire control_s_axi_U_n_341;
  wire control_s_axi_U_n_342;
  wire control_s_axi_U_n_343;
  wire control_s_axi_U_n_344;
  wire control_s_axi_U_n_354;
  wire control_s_axi_U_n_355;
  wire control_s_axi_U_n_356;
  wire control_s_axi_U_n_357;
  wire control_s_axi_U_n_358;
  wire control_s_axi_U_n_359;
  wire control_s_axi_U_n_360;
  wire control_s_axi_U_n_361;
  wire control_s_axi_U_n_362;
  wire control_s_axi_U_n_372;
  wire control_s_axi_U_n_373;
  wire control_s_axi_U_n_374;
  wire control_s_axi_U_n_375;
  wire control_s_axi_U_n_376;
  wire control_s_axi_U_n_377;
  wire control_s_axi_U_n_378;
  wire control_s_axi_U_n_379;
  wire control_s_axi_U_n_380;
  wire control_s_axi_U_n_390;
  wire control_s_axi_U_n_391;
  wire control_s_axi_U_n_392;
  wire control_s_axi_U_n_393;
  wire control_s_axi_U_n_394;
  wire control_s_axi_U_n_395;
  wire control_s_axi_U_n_396;
  wire control_s_axi_U_n_397;
  wire control_s_axi_U_n_398;
  wire control_s_axi_U_n_408;
  wire control_s_axi_U_n_409;
  wire control_s_axi_U_n_410;
  wire control_s_axi_U_n_411;
  wire control_s_axi_U_n_412;
  wire control_s_axi_U_n_413;
  wire control_s_axi_U_n_414;
  wire control_s_axi_U_n_415;
  wire control_s_axi_U_n_416;
  wire control_s_axi_U_n_426;
  wire control_s_axi_U_n_427;
  wire control_s_axi_U_n_428;
  wire control_s_axi_U_n_429;
  wire control_s_axi_U_n_430;
  wire control_s_axi_U_n_431;
  wire control_s_axi_U_n_432;
  wire control_s_axi_U_n_433;
  wire control_s_axi_U_n_434;
  wire control_s_axi_U_n_444;
  wire control_s_axi_U_n_445;
  wire control_s_axi_U_n_446;
  wire control_s_axi_U_n_447;
  wire control_s_axi_U_n_448;
  wire control_s_axi_U_n_449;
  wire control_s_axi_U_n_450;
  wire control_s_axi_U_n_451;
  wire control_s_axi_U_n_452;
  wire control_s_axi_U_n_462;
  wire control_s_axi_U_n_463;
  wire control_s_axi_U_n_464;
  wire control_s_axi_U_n_465;
  wire control_s_axi_U_n_466;
  wire control_s_axi_U_n_467;
  wire control_s_axi_U_n_468;
  wire control_s_axi_U_n_469;
  wire control_s_axi_U_n_470;
  wire control_s_axi_U_n_480;
  wire control_s_axi_U_n_481;
  wire control_s_axi_U_n_482;
  wire control_s_axi_U_n_483;
  wire control_s_axi_U_n_484;
  wire control_s_axi_U_n_485;
  wire control_s_axi_U_n_486;
  wire control_s_axi_U_n_487;
  wire control_s_axi_U_n_488;
  wire control_s_axi_U_n_498;
  wire control_s_axi_U_n_499;
  wire control_s_axi_U_n_500;
  wire control_s_axi_U_n_501;
  wire control_s_axi_U_n_502;
  wire control_s_axi_U_n_503;
  wire control_s_axi_U_n_504;
  wire control_s_axi_U_n_505;
  wire control_s_axi_U_n_506;
  wire control_s_axi_U_n_516;
  wire control_s_axi_U_n_517;
  wire control_s_axi_U_n_518;
  wire control_s_axi_U_n_519;
  wire control_s_axi_U_n_520;
  wire control_s_axi_U_n_521;
  wire control_s_axi_U_n_522;
  wire control_s_axi_U_n_523;
  wire control_s_axi_U_n_524;
  wire control_s_axi_U_n_534;
  wire control_s_axi_U_n_535;
  wire control_s_axi_U_n_536;
  wire control_s_axi_U_n_537;
  wire control_s_axi_U_n_538;
  wire control_s_axi_U_n_539;
  wire control_s_axi_U_n_540;
  wire control_s_axi_U_n_541;
  wire control_s_axi_U_n_542;
  wire grp_sqrt_fixed_32_32_s_fu_949_n_2;
  wire \i_1_reg_2664_reg_n_2_[10] ;
  wire i_fu_2660;
  wire [9:5]i_fu_266_reg;
  wire interrupt;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_18;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_19;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U18_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U19_n_20;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_18;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_19;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U20_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U21_n_20;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_18;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_19;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U22_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U23_n_20;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_18;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_19;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U24_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U25_n_20;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_18;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_19;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U26_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U27_n_20;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_18;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_19;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U28_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U29_n_20;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_18;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_19;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U30_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U31_n_20;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_18;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_19;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U32_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U33_n_20;
  wire [4:0]p_0_in;
  wire [15:0]p_Val2_s_reg_3460;
  wire [15:0]res_I_V_47_fu_1468_p3;
  wire res_fu_2620;
  wire \res_fu_262[0]_i_3_n_2 ;
  wire \res_fu_262[0]_i_4_n_2 ;
  wire \res_fu_262[0]_i_5_n_2 ;
  wire \res_fu_262[0]_i_6_n_2 ;
  wire \res_fu_262[12]_i_2_n_2 ;
  wire \res_fu_262[12]_i_3_n_2 ;
  wire \res_fu_262[12]_i_4_n_2 ;
  wire \res_fu_262[12]_i_5_n_2 ;
  wire \res_fu_262[16]_i_2_n_2 ;
  wire \res_fu_262[16]_i_3_n_2 ;
  wire \res_fu_262[16]_i_4_n_2 ;
  wire \res_fu_262[16]_i_5_n_2 ;
  wire \res_fu_262[20]_i_2_n_2 ;
  wire \res_fu_262[20]_i_3_n_2 ;
  wire \res_fu_262[20]_i_4_n_2 ;
  wire \res_fu_262[20]_i_5_n_2 ;
  wire \res_fu_262[24]_i_2_n_2 ;
  wire \res_fu_262[24]_i_3_n_2 ;
  wire \res_fu_262[24]_i_4_n_2 ;
  wire \res_fu_262[4]_i_2_n_2 ;
  wire \res_fu_262[4]_i_3_n_2 ;
  wire \res_fu_262[4]_i_4_n_2 ;
  wire \res_fu_262[4]_i_5_n_2 ;
  wire \res_fu_262[8]_i_2_n_2 ;
  wire \res_fu_262[8]_i_3_n_2 ;
  wire \res_fu_262[8]_i_4_n_2 ;
  wire \res_fu_262[8]_i_5_n_2 ;
  wire [26:0]res_fu_262_reg;
  wire \res_fu_262_reg[0]_i_2_n_2 ;
  wire \res_fu_262_reg[0]_i_2_n_3 ;
  wire \res_fu_262_reg[0]_i_2_n_4 ;
  wire \res_fu_262_reg[0]_i_2_n_5 ;
  wire \res_fu_262_reg[0]_i_2_n_6 ;
  wire \res_fu_262_reg[0]_i_2_n_7 ;
  wire \res_fu_262_reg[0]_i_2_n_8 ;
  wire \res_fu_262_reg[0]_i_2_n_9 ;
  wire \res_fu_262_reg[12]_i_1_n_2 ;
  wire \res_fu_262_reg[12]_i_1_n_3 ;
  wire \res_fu_262_reg[12]_i_1_n_4 ;
  wire \res_fu_262_reg[12]_i_1_n_5 ;
  wire \res_fu_262_reg[12]_i_1_n_6 ;
  wire \res_fu_262_reg[12]_i_1_n_7 ;
  wire \res_fu_262_reg[12]_i_1_n_8 ;
  wire \res_fu_262_reg[12]_i_1_n_9 ;
  wire \res_fu_262_reg[16]_i_1_n_2 ;
  wire \res_fu_262_reg[16]_i_1_n_3 ;
  wire \res_fu_262_reg[16]_i_1_n_4 ;
  wire \res_fu_262_reg[16]_i_1_n_5 ;
  wire \res_fu_262_reg[16]_i_1_n_6 ;
  wire \res_fu_262_reg[16]_i_1_n_7 ;
  wire \res_fu_262_reg[16]_i_1_n_8 ;
  wire \res_fu_262_reg[16]_i_1_n_9 ;
  wire \res_fu_262_reg[20]_i_1_n_2 ;
  wire \res_fu_262_reg[20]_i_1_n_3 ;
  wire \res_fu_262_reg[20]_i_1_n_4 ;
  wire \res_fu_262_reg[20]_i_1_n_5 ;
  wire \res_fu_262_reg[20]_i_1_n_6 ;
  wire \res_fu_262_reg[20]_i_1_n_7 ;
  wire \res_fu_262_reg[20]_i_1_n_8 ;
  wire \res_fu_262_reg[20]_i_1_n_9 ;
  wire \res_fu_262_reg[24]_i_1_n_4 ;
  wire \res_fu_262_reg[24]_i_1_n_5 ;
  wire \res_fu_262_reg[24]_i_1_n_7 ;
  wire \res_fu_262_reg[24]_i_1_n_8 ;
  wire \res_fu_262_reg[24]_i_1_n_9 ;
  wire \res_fu_262_reg[4]_i_1_n_2 ;
  wire \res_fu_262_reg[4]_i_1_n_3 ;
  wire \res_fu_262_reg[4]_i_1_n_4 ;
  wire \res_fu_262_reg[4]_i_1_n_5 ;
  wire \res_fu_262_reg[4]_i_1_n_6 ;
  wire \res_fu_262_reg[4]_i_1_n_7 ;
  wire \res_fu_262_reg[4]_i_1_n_8 ;
  wire \res_fu_262_reg[4]_i_1_n_9 ;
  wire \res_fu_262_reg[8]_i_1_n_2 ;
  wire \res_fu_262_reg[8]_i_1_n_3 ;
  wire \res_fu_262_reg[8]_i_1_n_4 ;
  wire \res_fu_262_reg[8]_i_1_n_5 ;
  wire \res_fu_262_reg[8]_i_1_n_6 ;
  wire \res_fu_262_reg[8]_i_1_n_7 ;
  wire \res_fu_262_reg[8]_i_1_n_8 ;
  wire \res_fu_262_reg[8]_i_1_n_9 ;
  wire [11:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [11:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [17:0]sext_ln15_34_fu_2327_p1;
  wire [17:0]sext_ln15_37_fu_2343_p1;
  wire [17:0]sext_ln15_41_fu_2365_p1;
  wire [17:0]sext_ln15_44_fu_2381_p1;
  wire [17:0]sext_ln15_49_fu_2415_p1;
  wire [17:0]sext_ln15_52_fu_2431_p1;
  wire [17:0]sext_ln15_56_fu_2453_p1;
  wire [17:0]sext_ln15_59_fu_2469_p1;
  wire [19:0]sext_ln15_61_fu_2494_p1;
  wire [8:0]sub_ln15_10_fu_1528_p2;
  wire [8:0]sub_ln15_12_fu_1558_p2;
  wire [8:0]sub_ln15_14_fu_1588_p2;
  wire [8:0]sub_ln15_16_fu_2010_p2;
  wire [8:0]sub_ln15_18_fu_2040_p2;
  wire [8:0]sub_ln15_20_fu_2070_p2;
  wire [8:0]sub_ln15_22_fu_2100_p2;
  wire [8:0]sub_ln15_24_fu_2130_p2;
  wire [8:0]sub_ln15_26_fu_2160_p2;
  wire [8:0]sub_ln15_28_fu_2190_p2;
  wire [8:0]sub_ln15_2_fu_1408_p2;
  wire [8:0]sub_ln15_30_fu_2220_p2;
  wire [8:0]sub_ln15_4_fu_1438_p2;
  wire [8:0]sub_ln15_6_fu_1468_p2;
  wire [8:0]sub_ln15_8_fu_1498_p2;
  wire [8:0]sub_ln15_fu_1378_p2;
  wire [7:0]x_0_load_reg_2769;
  wire x_0_load_reg_27690;
  wire [7:0]x_0_q0;
  wire [7:0]x_10_load_reg_2869;
  wire [7:0]x_10_q0;
  wire [7:0]x_11_load_reg_2879;
  wire [7:0]x_11_q0;
  wire [7:0]x_12_load_reg_2889;
  wire [7:0]x_12_q0;
  wire [7:0]x_13_load_reg_2899;
  wire [7:0]x_13_q0;
  wire [7:0]x_14_load_reg_2909;
  wire [7:0]x_14_q0;
  wire [7:0]x_15_load_reg_2919;
  wire [7:0]x_15_q0;
  wire x_16_address01;
  wire [7:0]x_16_load_1_reg_3102;
  wire [7:0]x_17_load_1_reg_3112;
  wire [7:0]x_18_load_1_reg_3122;
  wire [7:0]x_19_load_1_reg_3132;
  wire [7:0]x_1_load_reg_2779;
  wire [7:0]x_1_q0;
  wire [7:0]x_20_load_1_reg_3142;
  wire [7:0]x_21_load_1_reg_3152;
  wire [7:0]x_22_load_1_reg_3162;
  wire [7:0]x_23_load_1_reg_3172;
  wire [7:0]x_24_load_1_reg_3182;
  wire [7:0]x_25_load_1_reg_3192;
  wire [7:0]x_26_load_1_reg_3202;
  wire [7:0]x_27_load_1_reg_3212;
  wire [7:0]x_28_load_1_reg_3222;
  wire [7:0]x_29_load_1_reg_3232;
  wire [7:0]x_2_load_reg_2789;
  wire [7:0]x_2_q0;
  wire [7:0]x_30_load_1_reg_3242;
  wire [7:0]x_31_load_1_reg_3252;
  wire [7:0]x_3_load_reg_2799;
  wire [7:0]x_3_q0;
  wire [7:0]x_4_load_reg_2809;
  wire [7:0]x_4_q0;
  wire [7:0]x_5_load_reg_2819;
  wire [7:0]x_5_q0;
  wire [7:0]x_6_load_reg_2829;
  wire [7:0]x_6_q0;
  wire [7:0]x_7_load_reg_2839;
  wire [7:0]x_7_q0;
  wire [7:0]x_8_load_reg_2849;
  wire [7:0]x_8_q0;
  wire [7:0]x_9_load_reg_2859;
  wire [7:0]x_9_q0;
  wire [7:0]zext_ln15_50_fu_2003_p1;
  wire [7:0]zext_ln15_53_fu_2016_p1;
  wire [7:0]zext_ln15_56_fu_2033_p1;
  wire [7:0]zext_ln15_59_fu_2046_p1;
  wire [7:0]zext_ln15_62_fu_2063_p1;
  wire [7:0]zext_ln15_65_fu_2076_p1;
  wire [7:0]zext_ln15_68_fu_2093_p1;
  wire [7:0]zext_ln15_71_fu_2106_p1;
  wire [7:0]zext_ln15_74_fu_2123_p1;
  wire [7:0]zext_ln15_77_fu_2136_p1;
  wire [7:0]zext_ln15_80_fu_2153_p1;
  wire [7:0]zext_ln15_83_fu_2166_p1;
  wire [7:0]zext_ln15_86_fu_2183_p1;
  wire [7:0]zext_ln15_89_fu_2196_p1;
  wire [7:0]zext_ln15_92_fu_2213_p1;
  wire [7:0]zext_ln15_95_fu_2226_p1;
  wire [3:3]\NLW_add_ln15_37_reg_3425_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln15_44_reg_3430_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln15_45_reg_3435_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln15_45_reg_3435_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln15_52_reg_3440_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln15_59_reg_3445_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln15_61_reg_3450_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln15_61_reg_3450_reg[21]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln15_61_reg_3450_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln15_61_reg_3450_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_res_fu_262_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_res_fu_262_reg[24]_i_1_O_UNCONNECTED ;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_3 
       (.I0(sext_ln15_37_fu_2343_p1[11]),
        .I1(sext_ln15_34_fu_2327_p1[11]),
        .O(\add_ln15_37_reg_3425[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_4 
       (.I0(sext_ln15_37_fu_2343_p1[10]),
        .I1(sext_ln15_34_fu_2327_p1[10]),
        .O(\add_ln15_37_reg_3425[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_5 
       (.I0(sext_ln15_37_fu_2343_p1[9]),
        .I1(sext_ln15_34_fu_2327_p1[9]),
        .O(\add_ln15_37_reg_3425[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_6 
       (.I0(sext_ln15_37_fu_2343_p1[8]),
        .I1(sext_ln15_34_fu_2327_p1[8]),
        .O(\add_ln15_37_reg_3425[11]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_3 
       (.I0(sext_ln15_37_fu_2343_p1[15]),
        .I1(sext_ln15_34_fu_2327_p1[15]),
        .O(\add_ln15_37_reg_3425[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_4 
       (.I0(sext_ln15_37_fu_2343_p1[14]),
        .I1(sext_ln15_34_fu_2327_p1[14]),
        .O(\add_ln15_37_reg_3425[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_5 
       (.I0(sext_ln15_37_fu_2343_p1[13]),
        .I1(sext_ln15_34_fu_2327_p1[13]),
        .O(\add_ln15_37_reg_3425[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_6 
       (.I0(sext_ln15_37_fu_2343_p1[12]),
        .I1(sext_ln15_34_fu_2327_p1[12]),
        .O(\add_ln15_37_reg_3425[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[19]_i_3 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U21_n_20),
        .I1(mac_muladd_9s_9s_18s_18_4_1_U19_n_20),
        .O(\add_ln15_37_reg_3425[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[19]_i_4 
       (.I0(sext_ln15_37_fu_2343_p1[17]),
        .I1(sext_ln15_34_fu_2327_p1[17]),
        .O(\add_ln15_37_reg_3425[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[19]_i_5 
       (.I0(sext_ln15_37_fu_2343_p1[16]),
        .I1(sext_ln15_34_fu_2327_p1[16]),
        .O(\add_ln15_37_reg_3425[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_3 
       (.I0(sext_ln15_37_fu_2343_p1[3]),
        .I1(sext_ln15_34_fu_2327_p1[3]),
        .O(\add_ln15_37_reg_3425[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_4 
       (.I0(sext_ln15_37_fu_2343_p1[2]),
        .I1(sext_ln15_34_fu_2327_p1[2]),
        .O(\add_ln15_37_reg_3425[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_5 
       (.I0(sext_ln15_37_fu_2343_p1[1]),
        .I1(sext_ln15_34_fu_2327_p1[1]),
        .O(\add_ln15_37_reg_3425[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_6 
       (.I0(sext_ln15_37_fu_2343_p1[0]),
        .I1(sext_ln15_34_fu_2327_p1[0]),
        .O(\add_ln15_37_reg_3425[3]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_3 
       (.I0(sext_ln15_37_fu_2343_p1[7]),
        .I1(sext_ln15_34_fu_2327_p1[7]),
        .O(\add_ln15_37_reg_3425[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_4 
       (.I0(sext_ln15_37_fu_2343_p1[6]),
        .I1(sext_ln15_34_fu_2327_p1[6]),
        .O(\add_ln15_37_reg_3425[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_5 
       (.I0(sext_ln15_37_fu_2343_p1[5]),
        .I1(sext_ln15_34_fu_2327_p1[5]),
        .O(\add_ln15_37_reg_3425[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_6 
       (.I0(sext_ln15_37_fu_2343_p1[4]),
        .I1(sext_ln15_34_fu_2327_p1[4]),
        .O(\add_ln15_37_reg_3425[7]_i_6_n_2 ));
  FDRE \add_ln15_37_reg_3425_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[0]),
        .Q(add_ln15_37_reg_3425[0]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[10]),
        .Q(add_ln15_37_reg_3425[10]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[11]),
        .Q(add_ln15_37_reg_3425[11]),
        .R(1'b0));
  CARRY4 \add_ln15_37_reg_3425_reg[11]_i_1 
       (.CI(\add_ln15_37_reg_3425_reg[7]_i_1_n_2 ),
        .CO({\add_ln15_37_reg_3425_reg[11]_i_1_n_2 ,\add_ln15_37_reg_3425_reg[11]_i_1_n_3 ,\add_ln15_37_reg_3425_reg[11]_i_1_n_4 ,\add_ln15_37_reg_3425_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_37_fu_2343_p1[11:8]),
        .O(add_ln15_37_fu_2347_p2[11:8]),
        .S({\add_ln15_37_reg_3425[11]_i_3_n_2 ,\add_ln15_37_reg_3425[11]_i_4_n_2 ,\add_ln15_37_reg_3425[11]_i_5_n_2 ,\add_ln15_37_reg_3425[11]_i_6_n_2 }));
  FDRE \add_ln15_37_reg_3425_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[12]),
        .Q(add_ln15_37_reg_3425[12]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[13]),
        .Q(add_ln15_37_reg_3425[13]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[14]),
        .Q(add_ln15_37_reg_3425[14]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[15]),
        .Q(add_ln15_37_reg_3425[15]),
        .R(1'b0));
  CARRY4 \add_ln15_37_reg_3425_reg[15]_i_1 
       (.CI(\add_ln15_37_reg_3425_reg[11]_i_1_n_2 ),
        .CO({\add_ln15_37_reg_3425_reg[15]_i_1_n_2 ,\add_ln15_37_reg_3425_reg[15]_i_1_n_3 ,\add_ln15_37_reg_3425_reg[15]_i_1_n_4 ,\add_ln15_37_reg_3425_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_37_fu_2343_p1[15:12]),
        .O(add_ln15_37_fu_2347_p2[15:12]),
        .S({\add_ln15_37_reg_3425[15]_i_3_n_2 ,\add_ln15_37_reg_3425[15]_i_4_n_2 ,\add_ln15_37_reg_3425[15]_i_5_n_2 ,\add_ln15_37_reg_3425[15]_i_6_n_2 }));
  FDRE \add_ln15_37_reg_3425_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[16]),
        .Q(add_ln15_37_reg_3425[16]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[17]),
        .Q(add_ln15_37_reg_3425[17]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[18]),
        .Q(add_ln15_37_reg_3425[18]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[19]),
        .Q(add_ln15_37_reg_3425[19]),
        .R(1'b0));
  CARRY4 \add_ln15_37_reg_3425_reg[19]_i_1 
       (.CI(\add_ln15_37_reg_3425_reg[15]_i_1_n_2 ),
        .CO({\NLW_add_ln15_37_reg_3425_reg[19]_i_1_CO_UNCONNECTED [3],\add_ln15_37_reg_3425_reg[19]_i_1_n_3 ,\add_ln15_37_reg_3425_reg[19]_i_1_n_4 ,\add_ln15_37_reg_3425_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,mac_muladd_9s_9s_18s_18_4_1_U21_n_20,sext_ln15_37_fu_2343_p1[17:16]}),
        .O(add_ln15_37_fu_2347_p2[19:16]),
        .S({1'b1,\add_ln15_37_reg_3425[19]_i_3_n_2 ,\add_ln15_37_reg_3425[19]_i_4_n_2 ,\add_ln15_37_reg_3425[19]_i_5_n_2 }));
  FDRE \add_ln15_37_reg_3425_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[1]),
        .Q(add_ln15_37_reg_3425[1]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[2]),
        .Q(add_ln15_37_reg_3425[2]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[3]),
        .Q(add_ln15_37_reg_3425[3]),
        .R(1'b0));
  CARRY4 \add_ln15_37_reg_3425_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln15_37_reg_3425_reg[3]_i_1_n_2 ,\add_ln15_37_reg_3425_reg[3]_i_1_n_3 ,\add_ln15_37_reg_3425_reg[3]_i_1_n_4 ,\add_ln15_37_reg_3425_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_37_fu_2343_p1[3:0]),
        .O(add_ln15_37_fu_2347_p2[3:0]),
        .S({\add_ln15_37_reg_3425[3]_i_3_n_2 ,\add_ln15_37_reg_3425[3]_i_4_n_2 ,\add_ln15_37_reg_3425[3]_i_5_n_2 ,\add_ln15_37_reg_3425[3]_i_6_n_2 }));
  FDRE \add_ln15_37_reg_3425_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[4]),
        .Q(add_ln15_37_reg_3425[4]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[5]),
        .Q(add_ln15_37_reg_3425[5]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[6]),
        .Q(add_ln15_37_reg_3425[6]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[7]),
        .Q(add_ln15_37_reg_3425[7]),
        .R(1'b0));
  CARRY4 \add_ln15_37_reg_3425_reg[7]_i_1 
       (.CI(\add_ln15_37_reg_3425_reg[3]_i_1_n_2 ),
        .CO({\add_ln15_37_reg_3425_reg[7]_i_1_n_2 ,\add_ln15_37_reg_3425_reg[7]_i_1_n_3 ,\add_ln15_37_reg_3425_reg[7]_i_1_n_4 ,\add_ln15_37_reg_3425_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_37_fu_2343_p1[7:4]),
        .O(add_ln15_37_fu_2347_p2[7:4]),
        .S({\add_ln15_37_reg_3425[7]_i_3_n_2 ,\add_ln15_37_reg_3425[7]_i_4_n_2 ,\add_ln15_37_reg_3425[7]_i_5_n_2 ,\add_ln15_37_reg_3425[7]_i_6_n_2 }));
  FDRE \add_ln15_37_reg_3425_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[8]),
        .Q(add_ln15_37_reg_3425[8]),
        .R(1'b0));
  FDRE \add_ln15_37_reg_3425_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_37_fu_2347_p2[9]),
        .Q(add_ln15_37_reg_3425[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_3 
       (.I0(sext_ln15_44_fu_2381_p1[11]),
        .I1(sext_ln15_41_fu_2365_p1[11]),
        .O(\add_ln15_44_reg_3430[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_4 
       (.I0(sext_ln15_44_fu_2381_p1[10]),
        .I1(sext_ln15_41_fu_2365_p1[10]),
        .O(\add_ln15_44_reg_3430[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_5 
       (.I0(sext_ln15_44_fu_2381_p1[9]),
        .I1(sext_ln15_41_fu_2365_p1[9]),
        .O(\add_ln15_44_reg_3430[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_6 
       (.I0(sext_ln15_44_fu_2381_p1[8]),
        .I1(sext_ln15_41_fu_2365_p1[8]),
        .O(\add_ln15_44_reg_3430[11]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_3 
       (.I0(sext_ln15_44_fu_2381_p1[15]),
        .I1(sext_ln15_41_fu_2365_p1[15]),
        .O(\add_ln15_44_reg_3430[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_4 
       (.I0(sext_ln15_44_fu_2381_p1[14]),
        .I1(sext_ln15_41_fu_2365_p1[14]),
        .O(\add_ln15_44_reg_3430[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_5 
       (.I0(sext_ln15_44_fu_2381_p1[13]),
        .I1(sext_ln15_41_fu_2365_p1[13]),
        .O(\add_ln15_44_reg_3430[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_6 
       (.I0(sext_ln15_44_fu_2381_p1[12]),
        .I1(sext_ln15_41_fu_2365_p1[12]),
        .O(\add_ln15_44_reg_3430[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[19]_i_3 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U25_n_20),
        .I1(mac_muladd_9s_9s_18s_18_4_1_U23_n_20),
        .O(\add_ln15_44_reg_3430[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[19]_i_4 
       (.I0(sext_ln15_44_fu_2381_p1[17]),
        .I1(sext_ln15_41_fu_2365_p1[17]),
        .O(\add_ln15_44_reg_3430[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[19]_i_5 
       (.I0(sext_ln15_44_fu_2381_p1[16]),
        .I1(sext_ln15_41_fu_2365_p1[16]),
        .O(\add_ln15_44_reg_3430[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_3 
       (.I0(sext_ln15_44_fu_2381_p1[3]),
        .I1(sext_ln15_41_fu_2365_p1[3]),
        .O(\add_ln15_44_reg_3430[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_4 
       (.I0(sext_ln15_44_fu_2381_p1[2]),
        .I1(sext_ln15_41_fu_2365_p1[2]),
        .O(\add_ln15_44_reg_3430[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_5 
       (.I0(sext_ln15_44_fu_2381_p1[1]),
        .I1(sext_ln15_41_fu_2365_p1[1]),
        .O(\add_ln15_44_reg_3430[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_6 
       (.I0(sext_ln15_44_fu_2381_p1[0]),
        .I1(sext_ln15_41_fu_2365_p1[0]),
        .O(\add_ln15_44_reg_3430[3]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_3 
       (.I0(sext_ln15_44_fu_2381_p1[7]),
        .I1(sext_ln15_41_fu_2365_p1[7]),
        .O(\add_ln15_44_reg_3430[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_4 
       (.I0(sext_ln15_44_fu_2381_p1[6]),
        .I1(sext_ln15_41_fu_2365_p1[6]),
        .O(\add_ln15_44_reg_3430[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_5 
       (.I0(sext_ln15_44_fu_2381_p1[5]),
        .I1(sext_ln15_41_fu_2365_p1[5]),
        .O(\add_ln15_44_reg_3430[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_6 
       (.I0(sext_ln15_44_fu_2381_p1[4]),
        .I1(sext_ln15_41_fu_2365_p1[4]),
        .O(\add_ln15_44_reg_3430[7]_i_6_n_2 ));
  FDRE \add_ln15_44_reg_3430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[0]),
        .Q(add_ln15_44_reg_3430[0]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[10]),
        .Q(add_ln15_44_reg_3430[10]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[11]),
        .Q(add_ln15_44_reg_3430[11]),
        .R(1'b0));
  CARRY4 \add_ln15_44_reg_3430_reg[11]_i_1 
       (.CI(\add_ln15_44_reg_3430_reg[7]_i_1_n_2 ),
        .CO({\add_ln15_44_reg_3430_reg[11]_i_1_n_2 ,\add_ln15_44_reg_3430_reg[11]_i_1_n_3 ,\add_ln15_44_reg_3430_reg[11]_i_1_n_4 ,\add_ln15_44_reg_3430_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_44_fu_2381_p1[11:8]),
        .O(add_ln15_44_fu_2385_p2[11:8]),
        .S({\add_ln15_44_reg_3430[11]_i_3_n_2 ,\add_ln15_44_reg_3430[11]_i_4_n_2 ,\add_ln15_44_reg_3430[11]_i_5_n_2 ,\add_ln15_44_reg_3430[11]_i_6_n_2 }));
  FDRE \add_ln15_44_reg_3430_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[12]),
        .Q(add_ln15_44_reg_3430[12]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[13]),
        .Q(add_ln15_44_reg_3430[13]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[14]),
        .Q(add_ln15_44_reg_3430[14]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[15]),
        .Q(add_ln15_44_reg_3430[15]),
        .R(1'b0));
  CARRY4 \add_ln15_44_reg_3430_reg[15]_i_1 
       (.CI(\add_ln15_44_reg_3430_reg[11]_i_1_n_2 ),
        .CO({\add_ln15_44_reg_3430_reg[15]_i_1_n_2 ,\add_ln15_44_reg_3430_reg[15]_i_1_n_3 ,\add_ln15_44_reg_3430_reg[15]_i_1_n_4 ,\add_ln15_44_reg_3430_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_44_fu_2381_p1[15:12]),
        .O(add_ln15_44_fu_2385_p2[15:12]),
        .S({\add_ln15_44_reg_3430[15]_i_3_n_2 ,\add_ln15_44_reg_3430[15]_i_4_n_2 ,\add_ln15_44_reg_3430[15]_i_5_n_2 ,\add_ln15_44_reg_3430[15]_i_6_n_2 }));
  FDRE \add_ln15_44_reg_3430_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[16]),
        .Q(add_ln15_44_reg_3430[16]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[17]),
        .Q(add_ln15_44_reg_3430[17]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[18]),
        .Q(add_ln15_44_reg_3430[18]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[19]),
        .Q(add_ln15_44_reg_3430[19]),
        .R(1'b0));
  CARRY4 \add_ln15_44_reg_3430_reg[19]_i_1 
       (.CI(\add_ln15_44_reg_3430_reg[15]_i_1_n_2 ),
        .CO({\NLW_add_ln15_44_reg_3430_reg[19]_i_1_CO_UNCONNECTED [3],\add_ln15_44_reg_3430_reg[19]_i_1_n_3 ,\add_ln15_44_reg_3430_reg[19]_i_1_n_4 ,\add_ln15_44_reg_3430_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,mac_muladd_9s_9s_18s_18_4_1_U25_n_20,sext_ln15_44_fu_2381_p1[17:16]}),
        .O(add_ln15_44_fu_2385_p2[19:16]),
        .S({1'b1,\add_ln15_44_reg_3430[19]_i_3_n_2 ,\add_ln15_44_reg_3430[19]_i_4_n_2 ,\add_ln15_44_reg_3430[19]_i_5_n_2 }));
  FDRE \add_ln15_44_reg_3430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[1]),
        .Q(add_ln15_44_reg_3430[1]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[2]),
        .Q(add_ln15_44_reg_3430[2]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[3]),
        .Q(add_ln15_44_reg_3430[3]),
        .R(1'b0));
  CARRY4 \add_ln15_44_reg_3430_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln15_44_reg_3430_reg[3]_i_1_n_2 ,\add_ln15_44_reg_3430_reg[3]_i_1_n_3 ,\add_ln15_44_reg_3430_reg[3]_i_1_n_4 ,\add_ln15_44_reg_3430_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_44_fu_2381_p1[3:0]),
        .O(add_ln15_44_fu_2385_p2[3:0]),
        .S({\add_ln15_44_reg_3430[3]_i_3_n_2 ,\add_ln15_44_reg_3430[3]_i_4_n_2 ,\add_ln15_44_reg_3430[3]_i_5_n_2 ,\add_ln15_44_reg_3430[3]_i_6_n_2 }));
  FDRE \add_ln15_44_reg_3430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[4]),
        .Q(add_ln15_44_reg_3430[4]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[5]),
        .Q(add_ln15_44_reg_3430[5]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[6]),
        .Q(add_ln15_44_reg_3430[6]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[7]),
        .Q(add_ln15_44_reg_3430[7]),
        .R(1'b0));
  CARRY4 \add_ln15_44_reg_3430_reg[7]_i_1 
       (.CI(\add_ln15_44_reg_3430_reg[3]_i_1_n_2 ),
        .CO({\add_ln15_44_reg_3430_reg[7]_i_1_n_2 ,\add_ln15_44_reg_3430_reg[7]_i_1_n_3 ,\add_ln15_44_reg_3430_reg[7]_i_1_n_4 ,\add_ln15_44_reg_3430_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_44_fu_2381_p1[7:4]),
        .O(add_ln15_44_fu_2385_p2[7:4]),
        .S({\add_ln15_44_reg_3430[7]_i_3_n_2 ,\add_ln15_44_reg_3430[7]_i_4_n_2 ,\add_ln15_44_reg_3430[7]_i_5_n_2 ,\add_ln15_44_reg_3430[7]_i_6_n_2 }));
  FDRE \add_ln15_44_reg_3430_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[8]),
        .Q(add_ln15_44_reg_3430[8]),
        .R(1'b0));
  FDRE \add_ln15_44_reg_3430_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_44_fu_2385_p2[9]),
        .Q(add_ln15_44_reg_3430[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[11]_i_2 
       (.I0(add_ln15_44_reg_3430[11]),
        .I1(add_ln15_37_reg_3425[11]),
        .O(\add_ln15_45_reg_3435[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[11]_i_3 
       (.I0(add_ln15_44_reg_3430[10]),
        .I1(add_ln15_37_reg_3425[10]),
        .O(\add_ln15_45_reg_3435[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[11]_i_4 
       (.I0(add_ln15_44_reg_3430[9]),
        .I1(add_ln15_37_reg_3425[9]),
        .O(\add_ln15_45_reg_3435[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[11]_i_5 
       (.I0(add_ln15_44_reg_3430[8]),
        .I1(add_ln15_37_reg_3425[8]),
        .O(\add_ln15_45_reg_3435[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[15]_i_2 
       (.I0(add_ln15_44_reg_3430[15]),
        .I1(add_ln15_37_reg_3425[15]),
        .O(\add_ln15_45_reg_3435[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[15]_i_3 
       (.I0(add_ln15_44_reg_3430[14]),
        .I1(add_ln15_37_reg_3425[14]),
        .O(\add_ln15_45_reg_3435[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[15]_i_4 
       (.I0(add_ln15_44_reg_3430[13]),
        .I1(add_ln15_37_reg_3425[13]),
        .O(\add_ln15_45_reg_3435[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[15]_i_5 
       (.I0(add_ln15_44_reg_3430[12]),
        .I1(add_ln15_37_reg_3425[12]),
        .O(\add_ln15_45_reg_3435[15]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_45_reg_3435[19]_i_2 
       (.I0(add_ln15_44_reg_3430[19]),
        .O(\add_ln15_45_reg_3435[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[19]_i_3 
       (.I0(add_ln15_44_reg_3430[19]),
        .I1(add_ln15_37_reg_3425[19]),
        .O(\add_ln15_45_reg_3435[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[19]_i_4 
       (.I0(add_ln15_44_reg_3430[18]),
        .I1(add_ln15_37_reg_3425[18]),
        .O(\add_ln15_45_reg_3435[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[19]_i_5 
       (.I0(add_ln15_44_reg_3430[17]),
        .I1(add_ln15_37_reg_3425[17]),
        .O(\add_ln15_45_reg_3435[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[19]_i_6 
       (.I0(add_ln15_44_reg_3430[16]),
        .I1(add_ln15_37_reg_3425[16]),
        .O(\add_ln15_45_reg_3435[19]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[3]_i_2 
       (.I0(add_ln15_44_reg_3430[3]),
        .I1(add_ln15_37_reg_3425[3]),
        .O(\add_ln15_45_reg_3435[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[3]_i_3 
       (.I0(add_ln15_44_reg_3430[2]),
        .I1(add_ln15_37_reg_3425[2]),
        .O(\add_ln15_45_reg_3435[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[3]_i_4 
       (.I0(add_ln15_44_reg_3430[1]),
        .I1(add_ln15_37_reg_3425[1]),
        .O(\add_ln15_45_reg_3435[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[3]_i_5 
       (.I0(add_ln15_44_reg_3430[0]),
        .I1(add_ln15_37_reg_3425[0]),
        .O(\add_ln15_45_reg_3435[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[7]_i_2 
       (.I0(add_ln15_44_reg_3430[7]),
        .I1(add_ln15_37_reg_3425[7]),
        .O(\add_ln15_45_reg_3435[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[7]_i_3 
       (.I0(add_ln15_44_reg_3430[6]),
        .I1(add_ln15_37_reg_3425[6]),
        .O(\add_ln15_45_reg_3435[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[7]_i_4 
       (.I0(add_ln15_44_reg_3430[5]),
        .I1(add_ln15_37_reg_3425[5]),
        .O(\add_ln15_45_reg_3435[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_45_reg_3435[7]_i_5 
       (.I0(add_ln15_44_reg_3430[4]),
        .I1(add_ln15_37_reg_3425[4]),
        .O(\add_ln15_45_reg_3435[7]_i_5_n_2 ));
  FDRE \add_ln15_45_reg_3435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[0]),
        .Q(add_ln15_45_reg_3435[0]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[10]),
        .Q(add_ln15_45_reg_3435[10]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[11]),
        .Q(add_ln15_45_reg_3435[11]),
        .R(1'b0));
  CARRY4 \add_ln15_45_reg_3435_reg[11]_i_1 
       (.CI(\add_ln15_45_reg_3435_reg[7]_i_1_n_2 ),
        .CO({\add_ln15_45_reg_3435_reg[11]_i_1_n_2 ,\add_ln15_45_reg_3435_reg[11]_i_1_n_3 ,\add_ln15_45_reg_3435_reg[11]_i_1_n_4 ,\add_ln15_45_reg_3435_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_44_reg_3430[11:8]),
        .O(add_ln15_45_fu_2397_p2[11:8]),
        .S({\add_ln15_45_reg_3435[11]_i_2_n_2 ,\add_ln15_45_reg_3435[11]_i_3_n_2 ,\add_ln15_45_reg_3435[11]_i_4_n_2 ,\add_ln15_45_reg_3435[11]_i_5_n_2 }));
  FDRE \add_ln15_45_reg_3435_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[12]),
        .Q(add_ln15_45_reg_3435[12]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[13]),
        .Q(add_ln15_45_reg_3435[13]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[14]),
        .Q(add_ln15_45_reg_3435[14]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[15]),
        .Q(add_ln15_45_reg_3435[15]),
        .R(1'b0));
  CARRY4 \add_ln15_45_reg_3435_reg[15]_i_1 
       (.CI(\add_ln15_45_reg_3435_reg[11]_i_1_n_2 ),
        .CO({\add_ln15_45_reg_3435_reg[15]_i_1_n_2 ,\add_ln15_45_reg_3435_reg[15]_i_1_n_3 ,\add_ln15_45_reg_3435_reg[15]_i_1_n_4 ,\add_ln15_45_reg_3435_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_44_reg_3430[15:12]),
        .O(add_ln15_45_fu_2397_p2[15:12]),
        .S({\add_ln15_45_reg_3435[15]_i_2_n_2 ,\add_ln15_45_reg_3435[15]_i_3_n_2 ,\add_ln15_45_reg_3435[15]_i_4_n_2 ,\add_ln15_45_reg_3435[15]_i_5_n_2 }));
  FDRE \add_ln15_45_reg_3435_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[16]),
        .Q(add_ln15_45_reg_3435[16]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[17]),
        .Q(add_ln15_45_reg_3435[17]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[18]),
        .Q(add_ln15_45_reg_3435[18]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[19]),
        .Q(add_ln15_45_reg_3435[19]),
        .R(1'b0));
  CARRY4 \add_ln15_45_reg_3435_reg[19]_i_1 
       (.CI(\add_ln15_45_reg_3435_reg[15]_i_1_n_2 ),
        .CO({\add_ln15_45_reg_3435_reg[19]_i_1_n_2 ,\add_ln15_45_reg_3435_reg[19]_i_1_n_3 ,\add_ln15_45_reg_3435_reg[19]_i_1_n_4 ,\add_ln15_45_reg_3435_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln15_45_reg_3435[19]_i_2_n_2 ,add_ln15_44_reg_3430[18:16]}),
        .O(add_ln15_45_fu_2397_p2[19:16]),
        .S({\add_ln15_45_reg_3435[19]_i_3_n_2 ,\add_ln15_45_reg_3435[19]_i_4_n_2 ,\add_ln15_45_reg_3435[19]_i_5_n_2 ,\add_ln15_45_reg_3435[19]_i_6_n_2 }));
  FDRE \add_ln15_45_reg_3435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[1]),
        .Q(add_ln15_45_reg_3435[1]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[20]),
        .Q(add_ln15_45_reg_3435[20]),
        .R(1'b0));
  CARRY4 \add_ln15_45_reg_3435_reg[20]_i_1 
       (.CI(\add_ln15_45_reg_3435_reg[19]_i_1_n_2 ),
        .CO(\NLW_add_ln15_45_reg_3435_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln15_45_reg_3435_reg[20]_i_1_O_UNCONNECTED [3:1],add_ln15_45_fu_2397_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln15_45_reg_3435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[2]),
        .Q(add_ln15_45_reg_3435[2]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[3]),
        .Q(add_ln15_45_reg_3435[3]),
        .R(1'b0));
  CARRY4 \add_ln15_45_reg_3435_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln15_45_reg_3435_reg[3]_i_1_n_2 ,\add_ln15_45_reg_3435_reg[3]_i_1_n_3 ,\add_ln15_45_reg_3435_reg[3]_i_1_n_4 ,\add_ln15_45_reg_3435_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_44_reg_3430[3:0]),
        .O(add_ln15_45_fu_2397_p2[3:0]),
        .S({\add_ln15_45_reg_3435[3]_i_2_n_2 ,\add_ln15_45_reg_3435[3]_i_3_n_2 ,\add_ln15_45_reg_3435[3]_i_4_n_2 ,\add_ln15_45_reg_3435[3]_i_5_n_2 }));
  FDRE \add_ln15_45_reg_3435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[4]),
        .Q(add_ln15_45_reg_3435[4]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[5]),
        .Q(add_ln15_45_reg_3435[5]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[6]),
        .Q(add_ln15_45_reg_3435[6]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[7]),
        .Q(add_ln15_45_reg_3435[7]),
        .R(1'b0));
  CARRY4 \add_ln15_45_reg_3435_reg[7]_i_1 
       (.CI(\add_ln15_45_reg_3435_reg[3]_i_1_n_2 ),
        .CO({\add_ln15_45_reg_3435_reg[7]_i_1_n_2 ,\add_ln15_45_reg_3435_reg[7]_i_1_n_3 ,\add_ln15_45_reg_3435_reg[7]_i_1_n_4 ,\add_ln15_45_reg_3435_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_44_reg_3430[7:4]),
        .O(add_ln15_45_fu_2397_p2[7:4]),
        .S({\add_ln15_45_reg_3435[7]_i_2_n_2 ,\add_ln15_45_reg_3435[7]_i_3_n_2 ,\add_ln15_45_reg_3435[7]_i_4_n_2 ,\add_ln15_45_reg_3435[7]_i_5_n_2 }));
  FDRE \add_ln15_45_reg_3435_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[8]),
        .Q(add_ln15_45_reg_3435[8]),
        .R(1'b0));
  FDRE \add_ln15_45_reg_3435_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_45_fu_2397_p2[9]),
        .Q(add_ln15_45_reg_3435[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_3 
       (.I0(sext_ln15_52_fu_2431_p1[11]),
        .I1(sext_ln15_49_fu_2415_p1[11]),
        .O(\add_ln15_52_reg_3440[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_4 
       (.I0(sext_ln15_52_fu_2431_p1[10]),
        .I1(sext_ln15_49_fu_2415_p1[10]),
        .O(\add_ln15_52_reg_3440[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_5 
       (.I0(sext_ln15_52_fu_2431_p1[9]),
        .I1(sext_ln15_49_fu_2415_p1[9]),
        .O(\add_ln15_52_reg_3440[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_6 
       (.I0(sext_ln15_52_fu_2431_p1[8]),
        .I1(sext_ln15_49_fu_2415_p1[8]),
        .O(\add_ln15_52_reg_3440[11]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_3 
       (.I0(sext_ln15_52_fu_2431_p1[15]),
        .I1(sext_ln15_49_fu_2415_p1[15]),
        .O(\add_ln15_52_reg_3440[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_4 
       (.I0(sext_ln15_52_fu_2431_p1[14]),
        .I1(sext_ln15_49_fu_2415_p1[14]),
        .O(\add_ln15_52_reg_3440[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_5 
       (.I0(sext_ln15_52_fu_2431_p1[13]),
        .I1(sext_ln15_49_fu_2415_p1[13]),
        .O(\add_ln15_52_reg_3440[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_6 
       (.I0(sext_ln15_52_fu_2431_p1[12]),
        .I1(sext_ln15_49_fu_2415_p1[12]),
        .O(\add_ln15_52_reg_3440[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[19]_i_3 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U29_n_20),
        .I1(mac_muladd_9s_9s_18s_18_4_1_U27_n_20),
        .O(\add_ln15_52_reg_3440[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[19]_i_4 
       (.I0(sext_ln15_52_fu_2431_p1[17]),
        .I1(sext_ln15_49_fu_2415_p1[17]),
        .O(\add_ln15_52_reg_3440[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[19]_i_5 
       (.I0(sext_ln15_52_fu_2431_p1[16]),
        .I1(sext_ln15_49_fu_2415_p1[16]),
        .O(\add_ln15_52_reg_3440[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_3 
       (.I0(sext_ln15_52_fu_2431_p1[3]),
        .I1(sext_ln15_49_fu_2415_p1[3]),
        .O(\add_ln15_52_reg_3440[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_4 
       (.I0(sext_ln15_52_fu_2431_p1[2]),
        .I1(sext_ln15_49_fu_2415_p1[2]),
        .O(\add_ln15_52_reg_3440[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_5 
       (.I0(sext_ln15_52_fu_2431_p1[1]),
        .I1(sext_ln15_49_fu_2415_p1[1]),
        .O(\add_ln15_52_reg_3440[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_6 
       (.I0(sext_ln15_52_fu_2431_p1[0]),
        .I1(sext_ln15_49_fu_2415_p1[0]),
        .O(\add_ln15_52_reg_3440[3]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_3 
       (.I0(sext_ln15_52_fu_2431_p1[7]),
        .I1(sext_ln15_49_fu_2415_p1[7]),
        .O(\add_ln15_52_reg_3440[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_4 
       (.I0(sext_ln15_52_fu_2431_p1[6]),
        .I1(sext_ln15_49_fu_2415_p1[6]),
        .O(\add_ln15_52_reg_3440[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_5 
       (.I0(sext_ln15_52_fu_2431_p1[5]),
        .I1(sext_ln15_49_fu_2415_p1[5]),
        .O(\add_ln15_52_reg_3440[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_6 
       (.I0(sext_ln15_52_fu_2431_p1[4]),
        .I1(sext_ln15_49_fu_2415_p1[4]),
        .O(\add_ln15_52_reg_3440[7]_i_6_n_2 ));
  FDRE \add_ln15_52_reg_3440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[0]),
        .Q(add_ln15_52_reg_3440[0]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[10]),
        .Q(add_ln15_52_reg_3440[10]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[11]),
        .Q(add_ln15_52_reg_3440[11]),
        .R(1'b0));
  CARRY4 \add_ln15_52_reg_3440_reg[11]_i_1 
       (.CI(\add_ln15_52_reg_3440_reg[7]_i_1_n_2 ),
        .CO({\add_ln15_52_reg_3440_reg[11]_i_1_n_2 ,\add_ln15_52_reg_3440_reg[11]_i_1_n_3 ,\add_ln15_52_reg_3440_reg[11]_i_1_n_4 ,\add_ln15_52_reg_3440_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_52_fu_2431_p1[11:8]),
        .O(add_ln15_52_fu_2435_p2[11:8]),
        .S({\add_ln15_52_reg_3440[11]_i_3_n_2 ,\add_ln15_52_reg_3440[11]_i_4_n_2 ,\add_ln15_52_reg_3440[11]_i_5_n_2 ,\add_ln15_52_reg_3440[11]_i_6_n_2 }));
  FDRE \add_ln15_52_reg_3440_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[12]),
        .Q(add_ln15_52_reg_3440[12]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[13]),
        .Q(add_ln15_52_reg_3440[13]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[14]),
        .Q(add_ln15_52_reg_3440[14]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[15]),
        .Q(add_ln15_52_reg_3440[15]),
        .R(1'b0));
  CARRY4 \add_ln15_52_reg_3440_reg[15]_i_1 
       (.CI(\add_ln15_52_reg_3440_reg[11]_i_1_n_2 ),
        .CO({\add_ln15_52_reg_3440_reg[15]_i_1_n_2 ,\add_ln15_52_reg_3440_reg[15]_i_1_n_3 ,\add_ln15_52_reg_3440_reg[15]_i_1_n_4 ,\add_ln15_52_reg_3440_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_52_fu_2431_p1[15:12]),
        .O(add_ln15_52_fu_2435_p2[15:12]),
        .S({\add_ln15_52_reg_3440[15]_i_3_n_2 ,\add_ln15_52_reg_3440[15]_i_4_n_2 ,\add_ln15_52_reg_3440[15]_i_5_n_2 ,\add_ln15_52_reg_3440[15]_i_6_n_2 }));
  FDRE \add_ln15_52_reg_3440_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[16]),
        .Q(add_ln15_52_reg_3440[16]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[17]),
        .Q(add_ln15_52_reg_3440[17]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[18]),
        .Q(add_ln15_52_reg_3440[18]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[19]),
        .Q(add_ln15_52_reg_3440[19]),
        .R(1'b0));
  CARRY4 \add_ln15_52_reg_3440_reg[19]_i_1 
       (.CI(\add_ln15_52_reg_3440_reg[15]_i_1_n_2 ),
        .CO({\NLW_add_ln15_52_reg_3440_reg[19]_i_1_CO_UNCONNECTED [3],\add_ln15_52_reg_3440_reg[19]_i_1_n_3 ,\add_ln15_52_reg_3440_reg[19]_i_1_n_4 ,\add_ln15_52_reg_3440_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,mac_muladd_9s_9s_18s_18_4_1_U29_n_20,sext_ln15_52_fu_2431_p1[17:16]}),
        .O(add_ln15_52_fu_2435_p2[19:16]),
        .S({1'b1,\add_ln15_52_reg_3440[19]_i_3_n_2 ,\add_ln15_52_reg_3440[19]_i_4_n_2 ,\add_ln15_52_reg_3440[19]_i_5_n_2 }));
  FDRE \add_ln15_52_reg_3440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[1]),
        .Q(add_ln15_52_reg_3440[1]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[2]),
        .Q(add_ln15_52_reg_3440[2]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[3]),
        .Q(add_ln15_52_reg_3440[3]),
        .R(1'b0));
  CARRY4 \add_ln15_52_reg_3440_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln15_52_reg_3440_reg[3]_i_1_n_2 ,\add_ln15_52_reg_3440_reg[3]_i_1_n_3 ,\add_ln15_52_reg_3440_reg[3]_i_1_n_4 ,\add_ln15_52_reg_3440_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_52_fu_2431_p1[3:0]),
        .O(add_ln15_52_fu_2435_p2[3:0]),
        .S({\add_ln15_52_reg_3440[3]_i_3_n_2 ,\add_ln15_52_reg_3440[3]_i_4_n_2 ,\add_ln15_52_reg_3440[3]_i_5_n_2 ,\add_ln15_52_reg_3440[3]_i_6_n_2 }));
  FDRE \add_ln15_52_reg_3440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[4]),
        .Q(add_ln15_52_reg_3440[4]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[5]),
        .Q(add_ln15_52_reg_3440[5]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[6]),
        .Q(add_ln15_52_reg_3440[6]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[7]),
        .Q(add_ln15_52_reg_3440[7]),
        .R(1'b0));
  CARRY4 \add_ln15_52_reg_3440_reg[7]_i_1 
       (.CI(\add_ln15_52_reg_3440_reg[3]_i_1_n_2 ),
        .CO({\add_ln15_52_reg_3440_reg[7]_i_1_n_2 ,\add_ln15_52_reg_3440_reg[7]_i_1_n_3 ,\add_ln15_52_reg_3440_reg[7]_i_1_n_4 ,\add_ln15_52_reg_3440_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_52_fu_2431_p1[7:4]),
        .O(add_ln15_52_fu_2435_p2[7:4]),
        .S({\add_ln15_52_reg_3440[7]_i_3_n_2 ,\add_ln15_52_reg_3440[7]_i_4_n_2 ,\add_ln15_52_reg_3440[7]_i_5_n_2 ,\add_ln15_52_reg_3440[7]_i_6_n_2 }));
  FDRE \add_ln15_52_reg_3440_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[8]),
        .Q(add_ln15_52_reg_3440[8]),
        .R(1'b0));
  FDRE \add_ln15_52_reg_3440_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_52_fu_2435_p2[9]),
        .Q(add_ln15_52_reg_3440[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_3 
       (.I0(sext_ln15_59_fu_2469_p1[11]),
        .I1(sext_ln15_56_fu_2453_p1[11]),
        .O(\add_ln15_59_reg_3445[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_4 
       (.I0(sext_ln15_59_fu_2469_p1[10]),
        .I1(sext_ln15_56_fu_2453_p1[10]),
        .O(\add_ln15_59_reg_3445[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_5 
       (.I0(sext_ln15_59_fu_2469_p1[9]),
        .I1(sext_ln15_56_fu_2453_p1[9]),
        .O(\add_ln15_59_reg_3445[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_6 
       (.I0(sext_ln15_59_fu_2469_p1[8]),
        .I1(sext_ln15_56_fu_2453_p1[8]),
        .O(\add_ln15_59_reg_3445[11]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_3 
       (.I0(sext_ln15_59_fu_2469_p1[15]),
        .I1(sext_ln15_56_fu_2453_p1[15]),
        .O(\add_ln15_59_reg_3445[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_4 
       (.I0(sext_ln15_59_fu_2469_p1[14]),
        .I1(sext_ln15_56_fu_2453_p1[14]),
        .O(\add_ln15_59_reg_3445[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_5 
       (.I0(sext_ln15_59_fu_2469_p1[13]),
        .I1(sext_ln15_56_fu_2453_p1[13]),
        .O(\add_ln15_59_reg_3445[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_6 
       (.I0(sext_ln15_59_fu_2469_p1[12]),
        .I1(sext_ln15_56_fu_2453_p1[12]),
        .O(\add_ln15_59_reg_3445[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[19]_i_3 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U33_n_20),
        .I1(mac_muladd_9s_9s_18s_18_4_1_U31_n_20),
        .O(\add_ln15_59_reg_3445[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[19]_i_4 
       (.I0(sext_ln15_59_fu_2469_p1[17]),
        .I1(sext_ln15_56_fu_2453_p1[17]),
        .O(\add_ln15_59_reg_3445[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[19]_i_5 
       (.I0(sext_ln15_59_fu_2469_p1[16]),
        .I1(sext_ln15_56_fu_2453_p1[16]),
        .O(\add_ln15_59_reg_3445[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_3 
       (.I0(sext_ln15_59_fu_2469_p1[3]),
        .I1(sext_ln15_56_fu_2453_p1[3]),
        .O(\add_ln15_59_reg_3445[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_4 
       (.I0(sext_ln15_59_fu_2469_p1[2]),
        .I1(sext_ln15_56_fu_2453_p1[2]),
        .O(\add_ln15_59_reg_3445[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_5 
       (.I0(sext_ln15_59_fu_2469_p1[1]),
        .I1(sext_ln15_56_fu_2453_p1[1]),
        .O(\add_ln15_59_reg_3445[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_6 
       (.I0(sext_ln15_59_fu_2469_p1[0]),
        .I1(sext_ln15_56_fu_2453_p1[0]),
        .O(\add_ln15_59_reg_3445[3]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_3 
       (.I0(sext_ln15_59_fu_2469_p1[7]),
        .I1(sext_ln15_56_fu_2453_p1[7]),
        .O(\add_ln15_59_reg_3445[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_4 
       (.I0(sext_ln15_59_fu_2469_p1[6]),
        .I1(sext_ln15_56_fu_2453_p1[6]),
        .O(\add_ln15_59_reg_3445[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_5 
       (.I0(sext_ln15_59_fu_2469_p1[5]),
        .I1(sext_ln15_56_fu_2453_p1[5]),
        .O(\add_ln15_59_reg_3445[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_6 
       (.I0(sext_ln15_59_fu_2469_p1[4]),
        .I1(sext_ln15_56_fu_2453_p1[4]),
        .O(\add_ln15_59_reg_3445[7]_i_6_n_2 ));
  FDRE \add_ln15_59_reg_3445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[0]),
        .Q(add_ln15_59_reg_3445[0]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[10]),
        .Q(add_ln15_59_reg_3445[10]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[11]),
        .Q(add_ln15_59_reg_3445[11]),
        .R(1'b0));
  CARRY4 \add_ln15_59_reg_3445_reg[11]_i_1 
       (.CI(\add_ln15_59_reg_3445_reg[7]_i_1_n_2 ),
        .CO({\add_ln15_59_reg_3445_reg[11]_i_1_n_2 ,\add_ln15_59_reg_3445_reg[11]_i_1_n_3 ,\add_ln15_59_reg_3445_reg[11]_i_1_n_4 ,\add_ln15_59_reg_3445_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_59_fu_2469_p1[11:8]),
        .O(add_ln15_59_fu_2473_p2[11:8]),
        .S({\add_ln15_59_reg_3445[11]_i_3_n_2 ,\add_ln15_59_reg_3445[11]_i_4_n_2 ,\add_ln15_59_reg_3445[11]_i_5_n_2 ,\add_ln15_59_reg_3445[11]_i_6_n_2 }));
  FDRE \add_ln15_59_reg_3445_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[12]),
        .Q(add_ln15_59_reg_3445[12]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[13]),
        .Q(add_ln15_59_reg_3445[13]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[14]),
        .Q(add_ln15_59_reg_3445[14]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[15]),
        .Q(add_ln15_59_reg_3445[15]),
        .R(1'b0));
  CARRY4 \add_ln15_59_reg_3445_reg[15]_i_1 
       (.CI(\add_ln15_59_reg_3445_reg[11]_i_1_n_2 ),
        .CO({\add_ln15_59_reg_3445_reg[15]_i_1_n_2 ,\add_ln15_59_reg_3445_reg[15]_i_1_n_3 ,\add_ln15_59_reg_3445_reg[15]_i_1_n_4 ,\add_ln15_59_reg_3445_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_59_fu_2469_p1[15:12]),
        .O(add_ln15_59_fu_2473_p2[15:12]),
        .S({\add_ln15_59_reg_3445[15]_i_3_n_2 ,\add_ln15_59_reg_3445[15]_i_4_n_2 ,\add_ln15_59_reg_3445[15]_i_5_n_2 ,\add_ln15_59_reg_3445[15]_i_6_n_2 }));
  FDRE \add_ln15_59_reg_3445_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[16]),
        .Q(add_ln15_59_reg_3445[16]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[17]),
        .Q(add_ln15_59_reg_3445[17]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[18]),
        .Q(add_ln15_59_reg_3445[18]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[19]),
        .Q(add_ln15_59_reg_3445[19]),
        .R(1'b0));
  CARRY4 \add_ln15_59_reg_3445_reg[19]_i_1 
       (.CI(\add_ln15_59_reg_3445_reg[15]_i_1_n_2 ),
        .CO({\NLW_add_ln15_59_reg_3445_reg[19]_i_1_CO_UNCONNECTED [3],\add_ln15_59_reg_3445_reg[19]_i_1_n_3 ,\add_ln15_59_reg_3445_reg[19]_i_1_n_4 ,\add_ln15_59_reg_3445_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,mac_muladd_9s_9s_18s_18_4_1_U33_n_20,sext_ln15_59_fu_2469_p1[17:16]}),
        .O(add_ln15_59_fu_2473_p2[19:16]),
        .S({1'b1,\add_ln15_59_reg_3445[19]_i_3_n_2 ,\add_ln15_59_reg_3445[19]_i_4_n_2 ,\add_ln15_59_reg_3445[19]_i_5_n_2 }));
  FDRE \add_ln15_59_reg_3445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[1]),
        .Q(add_ln15_59_reg_3445[1]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[2]),
        .Q(add_ln15_59_reg_3445[2]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[3]),
        .Q(add_ln15_59_reg_3445[3]),
        .R(1'b0));
  CARRY4 \add_ln15_59_reg_3445_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln15_59_reg_3445_reg[3]_i_1_n_2 ,\add_ln15_59_reg_3445_reg[3]_i_1_n_3 ,\add_ln15_59_reg_3445_reg[3]_i_1_n_4 ,\add_ln15_59_reg_3445_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_59_fu_2469_p1[3:0]),
        .O(add_ln15_59_fu_2473_p2[3:0]),
        .S({\add_ln15_59_reg_3445[3]_i_3_n_2 ,\add_ln15_59_reg_3445[3]_i_4_n_2 ,\add_ln15_59_reg_3445[3]_i_5_n_2 ,\add_ln15_59_reg_3445[3]_i_6_n_2 }));
  FDRE \add_ln15_59_reg_3445_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[4]),
        .Q(add_ln15_59_reg_3445[4]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[5]),
        .Q(add_ln15_59_reg_3445[5]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[6]),
        .Q(add_ln15_59_reg_3445[6]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[7]),
        .Q(add_ln15_59_reg_3445[7]),
        .R(1'b0));
  CARRY4 \add_ln15_59_reg_3445_reg[7]_i_1 
       (.CI(\add_ln15_59_reg_3445_reg[3]_i_1_n_2 ),
        .CO({\add_ln15_59_reg_3445_reg[7]_i_1_n_2 ,\add_ln15_59_reg_3445_reg[7]_i_1_n_3 ,\add_ln15_59_reg_3445_reg[7]_i_1_n_4 ,\add_ln15_59_reg_3445_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_59_fu_2469_p1[7:4]),
        .O(add_ln15_59_fu_2473_p2[7:4]),
        .S({\add_ln15_59_reg_3445[7]_i_3_n_2 ,\add_ln15_59_reg_3445[7]_i_4_n_2 ,\add_ln15_59_reg_3445[7]_i_5_n_2 ,\add_ln15_59_reg_3445[7]_i_6_n_2 }));
  FDRE \add_ln15_59_reg_3445_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[8]),
        .Q(add_ln15_59_reg_3445[8]),
        .R(1'b0));
  FDRE \add_ln15_59_reg_3445_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln15_59_fu_2473_p2[9]),
        .Q(add_ln15_59_reg_3445[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[11]_i_10 
       (.I0(add_ln15_59_reg_3445[8]),
        .I1(add_ln15_52_reg_3440[8]),
        .O(\add_ln15_61_reg_3450[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[11]_i_3 
       (.I0(sext_ln15_61_fu_2494_p1[11]),
        .I1(add_ln15_45_reg_3435[11]),
        .O(\add_ln15_61_reg_3450[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[11]_i_4 
       (.I0(sext_ln15_61_fu_2494_p1[10]),
        .I1(add_ln15_45_reg_3435[10]),
        .O(\add_ln15_61_reg_3450[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[11]_i_5 
       (.I0(sext_ln15_61_fu_2494_p1[9]),
        .I1(add_ln15_45_reg_3435[9]),
        .O(\add_ln15_61_reg_3450[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[11]_i_6 
       (.I0(sext_ln15_61_fu_2494_p1[8]),
        .I1(add_ln15_45_reg_3435[8]),
        .O(\add_ln15_61_reg_3450[11]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[11]_i_7 
       (.I0(add_ln15_59_reg_3445[11]),
        .I1(add_ln15_52_reg_3440[11]),
        .O(\add_ln15_61_reg_3450[11]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[11]_i_8 
       (.I0(add_ln15_59_reg_3445[10]),
        .I1(add_ln15_52_reg_3440[10]),
        .O(\add_ln15_61_reg_3450[11]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[11]_i_9 
       (.I0(add_ln15_59_reg_3445[9]),
        .I1(add_ln15_52_reg_3440[9]),
        .O(\add_ln15_61_reg_3450[11]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[15]_i_10 
       (.I0(add_ln15_59_reg_3445[12]),
        .I1(add_ln15_52_reg_3440[12]),
        .O(\add_ln15_61_reg_3450[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[15]_i_3 
       (.I0(sext_ln15_61_fu_2494_p1[15]),
        .I1(add_ln15_45_reg_3435[15]),
        .O(\add_ln15_61_reg_3450[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[15]_i_4 
       (.I0(sext_ln15_61_fu_2494_p1[14]),
        .I1(add_ln15_45_reg_3435[14]),
        .O(\add_ln15_61_reg_3450[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[15]_i_5 
       (.I0(sext_ln15_61_fu_2494_p1[13]),
        .I1(add_ln15_45_reg_3435[13]),
        .O(\add_ln15_61_reg_3450[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[15]_i_6 
       (.I0(sext_ln15_61_fu_2494_p1[12]),
        .I1(add_ln15_45_reg_3435[12]),
        .O(\add_ln15_61_reg_3450[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[15]_i_7 
       (.I0(add_ln15_59_reg_3445[15]),
        .I1(add_ln15_52_reg_3440[15]),
        .O(\add_ln15_61_reg_3450[15]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[15]_i_8 
       (.I0(add_ln15_59_reg_3445[14]),
        .I1(add_ln15_52_reg_3440[14]),
        .O(\add_ln15_61_reg_3450[15]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[15]_i_9 
       (.I0(add_ln15_59_reg_3445[13]),
        .I1(add_ln15_52_reg_3440[13]),
        .O(\add_ln15_61_reg_3450[15]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[19]_i_10 
       (.I0(add_ln15_59_reg_3445[17]),
        .I1(add_ln15_52_reg_3440[17]),
        .O(\add_ln15_61_reg_3450[19]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[19]_i_11 
       (.I0(add_ln15_59_reg_3445[16]),
        .I1(add_ln15_52_reg_3440[16]),
        .O(\add_ln15_61_reg_3450[19]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[19]_i_3 
       (.I0(sext_ln15_61_fu_2494_p1[19]),
        .I1(add_ln15_45_reg_3435[19]),
        .O(\add_ln15_61_reg_3450[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[19]_i_4 
       (.I0(sext_ln15_61_fu_2494_p1[18]),
        .I1(add_ln15_45_reg_3435[18]),
        .O(\add_ln15_61_reg_3450[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[19]_i_5 
       (.I0(sext_ln15_61_fu_2494_p1[17]),
        .I1(add_ln15_45_reg_3435[17]),
        .O(\add_ln15_61_reg_3450[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[19]_i_6 
       (.I0(sext_ln15_61_fu_2494_p1[16]),
        .I1(add_ln15_45_reg_3435[16]),
        .O(\add_ln15_61_reg_3450[19]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_61_reg_3450[19]_i_7 
       (.I0(add_ln15_59_reg_3445[19]),
        .O(\add_ln15_61_reg_3450[19]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[19]_i_8 
       (.I0(add_ln15_59_reg_3445[19]),
        .I1(add_ln15_52_reg_3440[19]),
        .O(\add_ln15_61_reg_3450[19]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[19]_i_9 
       (.I0(add_ln15_59_reg_3445[18]),
        .I1(add_ln15_52_reg_3440[18]),
        .O(\add_ln15_61_reg_3450[19]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln15_61_reg_3450[21]_i_3 
       (.I0(\add_ln15_61_reg_3450_reg[21]_i_2_n_5 ),
        .I1(add_ln15_45_reg_3435[20]),
        .O(\add_ln15_61_reg_3450[21]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[3]_i_10 
       (.I0(add_ln15_59_reg_3445[0]),
        .I1(add_ln15_52_reg_3440[0]),
        .O(\add_ln15_61_reg_3450[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[3]_i_3 
       (.I0(sext_ln15_61_fu_2494_p1[3]),
        .I1(add_ln15_45_reg_3435[3]),
        .O(\add_ln15_61_reg_3450[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[3]_i_4 
       (.I0(sext_ln15_61_fu_2494_p1[2]),
        .I1(add_ln15_45_reg_3435[2]),
        .O(\add_ln15_61_reg_3450[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[3]_i_5 
       (.I0(sext_ln15_61_fu_2494_p1[1]),
        .I1(add_ln15_45_reg_3435[1]),
        .O(\add_ln15_61_reg_3450[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[3]_i_6 
       (.I0(sext_ln15_61_fu_2494_p1[0]),
        .I1(add_ln15_45_reg_3435[0]),
        .O(\add_ln15_61_reg_3450[3]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[3]_i_7 
       (.I0(add_ln15_59_reg_3445[3]),
        .I1(add_ln15_52_reg_3440[3]),
        .O(\add_ln15_61_reg_3450[3]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[3]_i_8 
       (.I0(add_ln15_59_reg_3445[2]),
        .I1(add_ln15_52_reg_3440[2]),
        .O(\add_ln15_61_reg_3450[3]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[3]_i_9 
       (.I0(add_ln15_59_reg_3445[1]),
        .I1(add_ln15_52_reg_3440[1]),
        .O(\add_ln15_61_reg_3450[3]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[7]_i_10 
       (.I0(add_ln15_59_reg_3445[4]),
        .I1(add_ln15_52_reg_3440[4]),
        .O(\add_ln15_61_reg_3450[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[7]_i_3 
       (.I0(sext_ln15_61_fu_2494_p1[7]),
        .I1(add_ln15_45_reg_3435[7]),
        .O(\add_ln15_61_reg_3450[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[7]_i_4 
       (.I0(sext_ln15_61_fu_2494_p1[6]),
        .I1(add_ln15_45_reg_3435[6]),
        .O(\add_ln15_61_reg_3450[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[7]_i_5 
       (.I0(sext_ln15_61_fu_2494_p1[5]),
        .I1(add_ln15_45_reg_3435[5]),
        .O(\add_ln15_61_reg_3450[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[7]_i_6 
       (.I0(sext_ln15_61_fu_2494_p1[4]),
        .I1(add_ln15_45_reg_3435[4]),
        .O(\add_ln15_61_reg_3450[7]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[7]_i_7 
       (.I0(add_ln15_59_reg_3445[7]),
        .I1(add_ln15_52_reg_3440[7]),
        .O(\add_ln15_61_reg_3450[7]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[7]_i_8 
       (.I0(add_ln15_59_reg_3445[6]),
        .I1(add_ln15_52_reg_3440[6]),
        .O(\add_ln15_61_reg_3450[7]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_61_reg_3450[7]_i_9 
       (.I0(add_ln15_59_reg_3445[5]),
        .I1(add_ln15_52_reg_3440[5]),
        .O(\add_ln15_61_reg_3450[7]_i_9_n_2 ));
  FDRE \add_ln15_61_reg_3450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[0]),
        .Q(add_ln15_61_reg_3450[0]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[10]),
        .Q(add_ln15_61_reg_3450[10]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[11]),
        .Q(add_ln15_61_reg_3450[11]),
        .R(1'b0));
  CARRY4 \add_ln15_61_reg_3450_reg[11]_i_1 
       (.CI(\add_ln15_61_reg_3450_reg[7]_i_1_n_2 ),
        .CO({\add_ln15_61_reg_3450_reg[11]_i_1_n_2 ,\add_ln15_61_reg_3450_reg[11]_i_1_n_3 ,\add_ln15_61_reg_3450_reg[11]_i_1_n_4 ,\add_ln15_61_reg_3450_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_61_fu_2494_p1[11:8]),
        .O(add_ln15_61_fu_2498_p2[11:8]),
        .S({\add_ln15_61_reg_3450[11]_i_3_n_2 ,\add_ln15_61_reg_3450[11]_i_4_n_2 ,\add_ln15_61_reg_3450[11]_i_5_n_2 ,\add_ln15_61_reg_3450[11]_i_6_n_2 }));
  CARRY4 \add_ln15_61_reg_3450_reg[11]_i_2 
       (.CI(\add_ln15_61_reg_3450_reg[7]_i_2_n_2 ),
        .CO({\add_ln15_61_reg_3450_reg[11]_i_2_n_2 ,\add_ln15_61_reg_3450_reg[11]_i_2_n_3 ,\add_ln15_61_reg_3450_reg[11]_i_2_n_4 ,\add_ln15_61_reg_3450_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_59_reg_3445[11:8]),
        .O(sext_ln15_61_fu_2494_p1[11:8]),
        .S({\add_ln15_61_reg_3450[11]_i_7_n_2 ,\add_ln15_61_reg_3450[11]_i_8_n_2 ,\add_ln15_61_reg_3450[11]_i_9_n_2 ,\add_ln15_61_reg_3450[11]_i_10_n_2 }));
  FDRE \add_ln15_61_reg_3450_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[12]),
        .Q(add_ln15_61_reg_3450[12]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[13]),
        .Q(add_ln15_61_reg_3450[13]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[14]),
        .Q(add_ln15_61_reg_3450[14]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[15]),
        .Q(add_ln15_61_reg_3450[15]),
        .R(1'b0));
  CARRY4 \add_ln15_61_reg_3450_reg[15]_i_1 
       (.CI(\add_ln15_61_reg_3450_reg[11]_i_1_n_2 ),
        .CO({\add_ln15_61_reg_3450_reg[15]_i_1_n_2 ,\add_ln15_61_reg_3450_reg[15]_i_1_n_3 ,\add_ln15_61_reg_3450_reg[15]_i_1_n_4 ,\add_ln15_61_reg_3450_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_61_fu_2494_p1[15:12]),
        .O(add_ln15_61_fu_2498_p2[15:12]),
        .S({\add_ln15_61_reg_3450[15]_i_3_n_2 ,\add_ln15_61_reg_3450[15]_i_4_n_2 ,\add_ln15_61_reg_3450[15]_i_5_n_2 ,\add_ln15_61_reg_3450[15]_i_6_n_2 }));
  CARRY4 \add_ln15_61_reg_3450_reg[15]_i_2 
       (.CI(\add_ln15_61_reg_3450_reg[11]_i_2_n_2 ),
        .CO({\add_ln15_61_reg_3450_reg[15]_i_2_n_2 ,\add_ln15_61_reg_3450_reg[15]_i_2_n_3 ,\add_ln15_61_reg_3450_reg[15]_i_2_n_4 ,\add_ln15_61_reg_3450_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_59_reg_3445[15:12]),
        .O(sext_ln15_61_fu_2494_p1[15:12]),
        .S({\add_ln15_61_reg_3450[15]_i_7_n_2 ,\add_ln15_61_reg_3450[15]_i_8_n_2 ,\add_ln15_61_reg_3450[15]_i_9_n_2 ,\add_ln15_61_reg_3450[15]_i_10_n_2 }));
  FDRE \add_ln15_61_reg_3450_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[16]),
        .Q(add_ln15_61_reg_3450[16]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[17]),
        .Q(add_ln15_61_reg_3450[17]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[18]),
        .Q(add_ln15_61_reg_3450[18]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[19]),
        .Q(add_ln15_61_reg_3450[19]),
        .R(1'b0));
  CARRY4 \add_ln15_61_reg_3450_reg[19]_i_1 
       (.CI(\add_ln15_61_reg_3450_reg[15]_i_1_n_2 ),
        .CO({\add_ln15_61_reg_3450_reg[19]_i_1_n_2 ,\add_ln15_61_reg_3450_reg[19]_i_1_n_3 ,\add_ln15_61_reg_3450_reg[19]_i_1_n_4 ,\add_ln15_61_reg_3450_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_61_fu_2494_p1[19:16]),
        .O(add_ln15_61_fu_2498_p2[19:16]),
        .S({\add_ln15_61_reg_3450[19]_i_3_n_2 ,\add_ln15_61_reg_3450[19]_i_4_n_2 ,\add_ln15_61_reg_3450[19]_i_5_n_2 ,\add_ln15_61_reg_3450[19]_i_6_n_2 }));
  CARRY4 \add_ln15_61_reg_3450_reg[19]_i_2 
       (.CI(\add_ln15_61_reg_3450_reg[15]_i_2_n_2 ),
        .CO({\add_ln15_61_reg_3450_reg[19]_i_2_n_2 ,\add_ln15_61_reg_3450_reg[19]_i_2_n_3 ,\add_ln15_61_reg_3450_reg[19]_i_2_n_4 ,\add_ln15_61_reg_3450_reg[19]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln15_61_reg_3450[19]_i_7_n_2 ,add_ln15_59_reg_3445[18:16]}),
        .O(sext_ln15_61_fu_2494_p1[19:16]),
        .S({\add_ln15_61_reg_3450[19]_i_8_n_2 ,\add_ln15_61_reg_3450[19]_i_9_n_2 ,\add_ln15_61_reg_3450[19]_i_10_n_2 ,\add_ln15_61_reg_3450[19]_i_11_n_2 }));
  FDRE \add_ln15_61_reg_3450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[1]),
        .Q(add_ln15_61_reg_3450[1]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[20]),
        .Q(add_ln15_61_reg_3450[20]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[21]),
        .Q(add_ln15_61_reg_3450[21]),
        .R(1'b0));
  CARRY4 \add_ln15_61_reg_3450_reg[21]_i_1 
       (.CI(\add_ln15_61_reg_3450_reg[19]_i_1_n_2 ),
        .CO({\NLW_add_ln15_61_reg_3450_reg[21]_i_1_CO_UNCONNECTED [3:1],\add_ln15_61_reg_3450_reg[21]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln15_61_reg_3450_reg[21]_i_2_n_5 }),
        .O({\NLW_add_ln15_61_reg_3450_reg[21]_i_1_O_UNCONNECTED [3:2],add_ln15_61_fu_2498_p2[21:20]}),
        .S({1'b0,1'b0,1'b1,\add_ln15_61_reg_3450[21]_i_3_n_2 }));
  CARRY4 \add_ln15_61_reg_3450_reg[21]_i_2 
       (.CI(\add_ln15_61_reg_3450_reg[19]_i_2_n_2 ),
        .CO({\NLW_add_ln15_61_reg_3450_reg[21]_i_2_CO_UNCONNECTED [3:1],\add_ln15_61_reg_3450_reg[21]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln15_61_reg_3450_reg[21]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln15_61_reg_3450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[2]),
        .Q(add_ln15_61_reg_3450[2]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[3]),
        .Q(add_ln15_61_reg_3450[3]),
        .R(1'b0));
  CARRY4 \add_ln15_61_reg_3450_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln15_61_reg_3450_reg[3]_i_1_n_2 ,\add_ln15_61_reg_3450_reg[3]_i_1_n_3 ,\add_ln15_61_reg_3450_reg[3]_i_1_n_4 ,\add_ln15_61_reg_3450_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_61_fu_2494_p1[3:0]),
        .O(add_ln15_61_fu_2498_p2[3:0]),
        .S({\add_ln15_61_reg_3450[3]_i_3_n_2 ,\add_ln15_61_reg_3450[3]_i_4_n_2 ,\add_ln15_61_reg_3450[3]_i_5_n_2 ,\add_ln15_61_reg_3450[3]_i_6_n_2 }));
  CARRY4 \add_ln15_61_reg_3450_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln15_61_reg_3450_reg[3]_i_2_n_2 ,\add_ln15_61_reg_3450_reg[3]_i_2_n_3 ,\add_ln15_61_reg_3450_reg[3]_i_2_n_4 ,\add_ln15_61_reg_3450_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_59_reg_3445[3:0]),
        .O(sext_ln15_61_fu_2494_p1[3:0]),
        .S({\add_ln15_61_reg_3450[3]_i_7_n_2 ,\add_ln15_61_reg_3450[3]_i_8_n_2 ,\add_ln15_61_reg_3450[3]_i_9_n_2 ,\add_ln15_61_reg_3450[3]_i_10_n_2 }));
  FDRE \add_ln15_61_reg_3450_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[4]),
        .Q(add_ln15_61_reg_3450[4]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[5]),
        .Q(add_ln15_61_reg_3450[5]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[6]),
        .Q(add_ln15_61_reg_3450[6]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[7]),
        .Q(add_ln15_61_reg_3450[7]),
        .R(1'b0));
  CARRY4 \add_ln15_61_reg_3450_reg[7]_i_1 
       (.CI(\add_ln15_61_reg_3450_reg[3]_i_1_n_2 ),
        .CO({\add_ln15_61_reg_3450_reg[7]_i_1_n_2 ,\add_ln15_61_reg_3450_reg[7]_i_1_n_3 ,\add_ln15_61_reg_3450_reg[7]_i_1_n_4 ,\add_ln15_61_reg_3450_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln15_61_fu_2494_p1[7:4]),
        .O(add_ln15_61_fu_2498_p2[7:4]),
        .S({\add_ln15_61_reg_3450[7]_i_3_n_2 ,\add_ln15_61_reg_3450[7]_i_4_n_2 ,\add_ln15_61_reg_3450[7]_i_5_n_2 ,\add_ln15_61_reg_3450[7]_i_6_n_2 }));
  CARRY4 \add_ln15_61_reg_3450_reg[7]_i_2 
       (.CI(\add_ln15_61_reg_3450_reg[3]_i_2_n_2 ),
        .CO({\add_ln15_61_reg_3450_reg[7]_i_2_n_2 ,\add_ln15_61_reg_3450_reg[7]_i_2_n_3 ,\add_ln15_61_reg_3450_reg[7]_i_2_n_4 ,\add_ln15_61_reg_3450_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_59_reg_3445[7:4]),
        .O(sext_ln15_61_fu_2494_p1[7:4]),
        .S({\add_ln15_61_reg_3450[7]_i_7_n_2 ,\add_ln15_61_reg_3450[7]_i_8_n_2 ,\add_ln15_61_reg_3450[7]_i_9_n_2 ,\add_ln15_61_reg_3450[7]_i_10_n_2 }));
  FDRE \add_ln15_61_reg_3450_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[8]),
        .Q(add_ln15_61_reg_3450[8]),
        .R(1'b0));
  FDRE \add_ln15_61_reg_3450_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln15_61_fu_2498_p2[9]),
        .Q(add_ln15_61_reg_3450[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_2_[9] ),
        .I1(\ap_CS_fsm_reg_n_2_[10] ),
        .I2(\ap_CS_fsm_reg_n_2_[7] ),
        .I3(\ap_CS_fsm_reg_n_2_[8] ),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state19),
        .O(\ap_CS_fsm[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_2_[3] ),
        .I1(\ap_CS_fsm_reg_n_2_[4] ),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm_reg_n_2_[6] ),
        .I5(\ap_CS_fsm_reg_n_2_[5] ),
        .O(\ap_CS_fsm[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4_reg_n_2),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h4400F40044004400)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_2),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[9] ),
        .Q(\ap_CS_fsm_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[10] ),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(\ap_CS_fsm_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[8] ),
        .Q(\ap_CS_fsm_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_2),
        .Q(ap_enable_reg_pp0_iter4_reg_n_2),
        .R(1'b0));
  design_1_eucHW_0_0_eucHW_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .Q({ap_CS_fsm_state20,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_2_[0] }),
        .SR(ap_NS_fsm1),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_2 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_2 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_2),
        .ap_rst_n_1(control_s_axi_U_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .b_reg0({control_s_axi_U_n_264,control_s_axi_U_n_265,control_s_axi_U_n_266,control_s_axi_U_n_267,control_s_axi_U_n_268,control_s_axi_U_n_269,control_s_axi_U_n_270,control_s_axi_U_n_271,control_s_axi_U_n_272}),
        .interrupt(interrupt),
        .m_reg_reg(x_1_load_reg_2779),
        .m_reg_reg_0(x_3_load_reg_2799),
        .m_reg_reg_1(x_5_load_reg_2819),
        .m_reg_reg_10(x_23_load_1_reg_3172),
        .m_reg_reg_11(x_25_load_1_reg_3192),
        .m_reg_reg_12(x_27_load_1_reg_3212),
        .m_reg_reg_13(x_29_load_1_reg_3232),
        .m_reg_reg_14(x_31_load_1_reg_3252),
        .m_reg_reg_2(x_7_load_reg_2839),
        .m_reg_reg_3(x_9_load_reg_2859),
        .m_reg_reg_4(x_11_load_reg_2879),
        .m_reg_reg_5(x_13_load_reg_2899),
        .m_reg_reg_6(x_15_load_reg_2919),
        .m_reg_reg_7(x_17_load_1_reg_3112),
        .m_reg_reg_8(x_19_load_1_reg_3132),
        .m_reg_reg_9(x_21_load_1_reg_3152),
        .m_reg_reg_i_2__0({control_s_axi_U_n_282,control_s_axi_U_n_283,control_s_axi_U_n_284,control_s_axi_U_n_285,control_s_axi_U_n_286,control_s_axi_U_n_287,control_s_axi_U_n_288,control_s_axi_U_n_289,control_s_axi_U_n_290}),
        .m_reg_reg_i_2__1({control_s_axi_U_n_300,control_s_axi_U_n_301,control_s_axi_U_n_302,control_s_axi_U_n_303,control_s_axi_U_n_304,control_s_axi_U_n_305,control_s_axi_U_n_306,control_s_axi_U_n_307,control_s_axi_U_n_308}),
        .m_reg_reg_i_2__2({control_s_axi_U_n_318,control_s_axi_U_n_319,control_s_axi_U_n_320,control_s_axi_U_n_321,control_s_axi_U_n_322,control_s_axi_U_n_323,control_s_axi_U_n_324,control_s_axi_U_n_325,control_s_axi_U_n_326}),
        .m_reg_reg_i_2__3({control_s_axi_U_n_336,control_s_axi_U_n_337,control_s_axi_U_n_338,control_s_axi_U_n_339,control_s_axi_U_n_340,control_s_axi_U_n_341,control_s_axi_U_n_342,control_s_axi_U_n_343,control_s_axi_U_n_344}),
        .m_reg_reg_i_2__4({control_s_axi_U_n_354,control_s_axi_U_n_355,control_s_axi_U_n_356,control_s_axi_U_n_357,control_s_axi_U_n_358,control_s_axi_U_n_359,control_s_axi_U_n_360,control_s_axi_U_n_361,control_s_axi_U_n_362}),
        .m_reg_reg_i_2__5({control_s_axi_U_n_372,control_s_axi_U_n_373,control_s_axi_U_n_374,control_s_axi_U_n_375,control_s_axi_U_n_376,control_s_axi_U_n_377,control_s_axi_U_n_378,control_s_axi_U_n_379,control_s_axi_U_n_380}),
        .m_reg_reg_i_2__6({control_s_axi_U_n_390,control_s_axi_U_n_391,control_s_axi_U_n_392,control_s_axi_U_n_393,control_s_axi_U_n_394,control_s_axi_U_n_395,control_s_axi_U_n_396,control_s_axi_U_n_397,control_s_axi_U_n_398}),
        .mem_reg(x_0_q0),
        .mem_reg_0(x_1_q0),
        .mem_reg_1(x_2_q0),
        .mem_reg_10(x_11_q0),
        .mem_reg_11(x_12_q0),
        .mem_reg_12(x_13_q0),
        .mem_reg_13(x_14_q0),
        .mem_reg_14(x_15_q0),
        .mem_reg_15(zext_ln15_50_fu_2003_p1),
        .mem_reg_16(zext_ln15_53_fu_2016_p1),
        .mem_reg_17(zext_ln15_56_fu_2033_p1),
        .mem_reg_18(zext_ln15_59_fu_2046_p1),
        .mem_reg_19(zext_ln15_62_fu_2063_p1),
        .mem_reg_2(x_3_q0),
        .mem_reg_20(zext_ln15_65_fu_2076_p1),
        .mem_reg_21(zext_ln15_68_fu_2093_p1),
        .mem_reg_22(zext_ln15_71_fu_2106_p1),
        .mem_reg_23(zext_ln15_74_fu_2123_p1),
        .mem_reg_24(zext_ln15_77_fu_2136_p1),
        .mem_reg_25(zext_ln15_80_fu_2153_p1),
        .mem_reg_26(zext_ln15_83_fu_2166_p1),
        .mem_reg_27(zext_ln15_86_fu_2183_p1),
        .mem_reg_28(zext_ln15_89_fu_2196_p1),
        .mem_reg_29(zext_ln15_92_fu_2213_p1),
        .mem_reg_3(x_4_q0),
        .mem_reg_30(zext_ln15_95_fu_2226_p1),
        .mem_reg_31({ap_condition_pp0_exit_iter0_state2,i_fu_266_reg}),
        .mem_reg_32(p_0_in),
        .mem_reg_33(\i_1_reg_2664_reg_n_2_[10] ),
        .mem_reg_4(x_5_q0),
        .mem_reg_5(x_6_q0),
        .mem_reg_6(x_7_q0),
        .mem_reg_7(x_8_q0),
        .mem_reg_8(x_9_q0),
        .mem_reg_9(x_10_q0),
        .p_reg_reg(x_0_load_reg_2769),
        .p_reg_reg_0(x_2_load_reg_2789),
        .p_reg_reg_1(x_4_load_reg_2809),
        .p_reg_reg_10(x_22_load_1_reg_3162),
        .p_reg_reg_11(x_24_load_1_reg_3182),
        .p_reg_reg_12(x_26_load_1_reg_3202),
        .p_reg_reg_13(x_28_load_1_reg_3222),
        .p_reg_reg_14(x_30_load_1_reg_3242),
        .p_reg_reg_2(x_6_load_reg_2829),
        .p_reg_reg_3(x_8_load_reg_2849),
        .p_reg_reg_4(x_10_load_reg_2869),
        .p_reg_reg_5(x_12_load_reg_2889),
        .p_reg_reg_6(x_14_load_reg_2909),
        .p_reg_reg_7(x_16_load_1_reg_3102),
        .p_reg_reg_8(x_18_load_1_reg_3122),
        .p_reg_reg_9(x_20_load_1_reg_3142),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_10_fu_1528_p2(sub_ln15_10_fu_1528_p2),
        .sub_ln15_12_fu_1558_p2(sub_ln15_12_fu_1558_p2),
        .sub_ln15_14_fu_1588_p2(sub_ln15_14_fu_1588_p2),
        .sub_ln15_16_fu_2010_p2(sub_ln15_16_fu_2010_p2),
        .sub_ln15_18_fu_2040_p2(sub_ln15_18_fu_2040_p2),
        .sub_ln15_20_fu_2070_p2(sub_ln15_20_fu_2070_p2),
        .sub_ln15_22_fu_2100_p2(sub_ln15_22_fu_2100_p2),
        .sub_ln15_24_fu_2130_p2(sub_ln15_24_fu_2130_p2),
        .sub_ln15_26_fu_2160_p2(sub_ln15_26_fu_2160_p2),
        .sub_ln15_28_fu_2190_p2(sub_ln15_28_fu_2190_p2),
        .sub_ln15_2_fu_1408_p2(sub_ln15_2_fu_1408_p2),
        .sub_ln15_30_fu_2220_p2(sub_ln15_30_fu_2220_p2),
        .sub_ln15_4_fu_1438_p2(sub_ln15_4_fu_1438_p2),
        .sub_ln15_6_fu_1468_p2(sub_ln15_6_fu_1468_p2),
        .sub_ln15_8_fu_1498_p2(sub_ln15_8_fu_1498_p2),
        .sub_ln15_fu_1378_p2(sub_ln15_fu_1378_p2),
        .\x_11_load_reg_2879_reg[7] ({control_s_axi_U_n_498,control_s_axi_U_n_499,control_s_axi_U_n_500,control_s_axi_U_n_501,control_s_axi_U_n_502,control_s_axi_U_n_503,control_s_axi_U_n_504,control_s_axi_U_n_505,control_s_axi_U_n_506}),
        .\x_13_load_reg_2899_reg[7] ({control_s_axi_U_n_516,control_s_axi_U_n_517,control_s_axi_U_n_518,control_s_axi_U_n_519,control_s_axi_U_n_520,control_s_axi_U_n_521,control_s_axi_U_n_522,control_s_axi_U_n_523,control_s_axi_U_n_524}),
        .\x_15_load_reg_2919_reg[7] ({control_s_axi_U_n_534,control_s_axi_U_n_535,control_s_axi_U_n_536,control_s_axi_U_n_537,control_s_axi_U_n_538,control_s_axi_U_n_539,control_s_axi_U_n_540,control_s_axi_U_n_541,control_s_axi_U_n_542}),
        .\x_1_load_reg_2779_reg[7] ({control_s_axi_U_n_408,control_s_axi_U_n_409,control_s_axi_U_n_410,control_s_axi_U_n_411,control_s_axi_U_n_412,control_s_axi_U_n_413,control_s_axi_U_n_414,control_s_axi_U_n_415,control_s_axi_U_n_416}),
        .\x_3_load_reg_2799_reg[7] ({control_s_axi_U_n_426,control_s_axi_U_n_427,control_s_axi_U_n_428,control_s_axi_U_n_429,control_s_axi_U_n_430,control_s_axi_U_n_431,control_s_axi_U_n_432,control_s_axi_U_n_433,control_s_axi_U_n_434}),
        .\x_5_load_reg_2819_reg[7] ({control_s_axi_U_n_444,control_s_axi_U_n_445,control_s_axi_U_n_446,control_s_axi_U_n_447,control_s_axi_U_n_448,control_s_axi_U_n_449,control_s_axi_U_n_450,control_s_axi_U_n_451,control_s_axi_U_n_452}),
        .\x_7_load_reg_2839_reg[7] ({control_s_axi_U_n_462,control_s_axi_U_n_463,control_s_axi_U_n_464,control_s_axi_U_n_465,control_s_axi_U_n_466,control_s_axi_U_n_467,control_s_axi_U_n_468,control_s_axi_U_n_469,control_s_axi_U_n_470}),
        .\x_9_load_reg_2859_reg[7] ({control_s_axi_U_n_480,control_s_axi_U_n_481,control_s_axi_U_n_482,control_s_axi_U_n_483,control_s_axi_U_n_484,control_s_axi_U_n_485,control_s_axi_U_n_486,control_s_axi_U_n_487,control_s_axi_U_n_488}),
        .y_sqrt(p_Val2_s_reg_3460));
  design_1_eucHW_0_0_eucHW_sqrt_fixed_32_32_s grp_sqrt_fixed_32_32_s_fu_949
       (.Q(ap_CS_fsm_state19),
        .ap_clk(ap_clk),
        .res_I_V_47_fu_1468_p3(res_I_V_47_fu_1468_p3),
        .res_fu_262_reg(res_fu_262_reg),
        .\x_read_reg_1484_pp0_iter6_reg_reg[26]_0 (grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \i_1_reg_2664_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_condition_pp0_exit_iter0_state2),
        .Q(\i_1_reg_2664_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \i_1_reg_2664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_fu_266_reg[5]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \i_1_reg_2664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_fu_266_reg[6]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \i_1_reg_2664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_fu_266_reg[7]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \i_1_reg_2664_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_fu_266_reg[8]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \i_1_reg_2664_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_fu_266_reg[9]),
        .Q(p_0_in[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_266[10]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .O(i_fu_2660));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_fu_266[10]_i_3 
       (.I0(i_fu_266_reg[9]),
        .I1(i_fu_266_reg[7]),
        .I2(i_fu_266_reg[5]),
        .I3(i_fu_266_reg[6]),
        .I4(i_fu_266_reg[8]),
        .O(add_ln12_fu_1315_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_266[5]_i_1 
       (.I0(i_fu_266_reg[5]),
        .O(add_ln12_fu_1315_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_266[6]_i_1 
       (.I0(i_fu_266_reg[5]),
        .I1(i_fu_266_reg[6]),
        .O(add_ln12_fu_1315_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_266[7]_i_1 
       (.I0(i_fu_266_reg[6]),
        .I1(i_fu_266_reg[5]),
        .I2(i_fu_266_reg[7]),
        .O(add_ln12_fu_1315_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_266[8]_i_1 
       (.I0(i_fu_266_reg[7]),
        .I1(i_fu_266_reg[5]),
        .I2(i_fu_266_reg[6]),
        .I3(i_fu_266_reg[8]),
        .O(add_ln12_fu_1315_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_266[9]_i_1 
       (.I0(i_fu_266_reg[8]),
        .I1(i_fu_266_reg[6]),
        .I2(i_fu_266_reg[5]),
        .I3(i_fu_266_reg[7]),
        .I4(i_fu_266_reg[9]),
        .O(add_ln12_fu_1315_p2[9]));
  FDRE \i_fu_266_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_2660),
        .D(add_ln12_fu_1315_p2[10]),
        .Q(ap_condition_pp0_exit_iter0_state2),
        .R(ap_NS_fsm1));
  FDRE \i_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_2660),
        .D(add_ln12_fu_1315_p2[5]),
        .Q(i_fu_266_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_2660),
        .D(add_ln12_fu_1315_p2[6]),
        .Q(i_fu_266_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_2660),
        .D(add_ln12_fu_1315_p2[7]),
        .Q(i_fu_266_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_266_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_2660),
        .D(add_ln12_fu_1315_p2[8]),
        .Q(i_fu_266_reg[8]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_266_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_2660),
        .D(add_ln12_fu_1315_p2[9]),
        .Q(i_fu_266_reg[9]),
        .R(ap_NS_fsm1));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1 mac_muladd_9s_9s_18s_18_4_1_U18
       (.P({mac_muladd_9s_9s_18s_18_4_1_U18_n_2,mac_muladd_9s_9s_18s_18_4_1_U18_n_3,mac_muladd_9s_9s_18s_18_4_1_U18_n_4,mac_muladd_9s_9s_18s_18_4_1_U18_n_5,mac_muladd_9s_9s_18s_18_4_1_U18_n_6,mac_muladd_9s_9s_18s_18_4_1_U18_n_7,mac_muladd_9s_9s_18s_18_4_1_U18_n_8,mac_muladd_9s_9s_18s_18_4_1_U18_n_9,mac_muladd_9s_9s_18s_18_4_1_U18_n_10,mac_muladd_9s_9s_18s_18_4_1_U18_n_11,mac_muladd_9s_9s_18s_18_4_1_U18_n_12,mac_muladd_9s_9s_18s_18_4_1_U18_n_13,mac_muladd_9s_9s_18s_18_4_1_U18_n_14,mac_muladd_9s_9s_18s_18_4_1_U18_n_15,mac_muladd_9s_9s_18s_18_4_1_U18_n_16,mac_muladd_9s_9s_18s_18_4_1_U18_n_17,mac_muladd_9s_9s_18s_18_4_1_U18_n_18,mac_muladd_9s_9s_18s_18_4_1_U18_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_408,control_s_axi_U_n_409,control_s_axi_U_n_410,control_s_axi_U_n_411,control_s_axi_U_n_412,control_s_axi_U_n_413,control_s_axi_U_n_414,control_s_axi_U_n_415,control_s_axi_U_n_416}),
        .sub_ln15_fu_1378_p2(sub_ln15_fu_1378_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_0 mac_muladd_9s_9s_18s_18_4_1_U19
       (.CO(mac_muladd_9s_9s_18s_18_4_1_U19_n_20),
        .P({mac_muladd_9s_9s_18s_18_4_1_U18_n_2,mac_muladd_9s_9s_18s_18_4_1_U18_n_3,mac_muladd_9s_9s_18s_18_4_1_U18_n_4,mac_muladd_9s_9s_18s_18_4_1_U18_n_5,mac_muladd_9s_9s_18s_18_4_1_U18_n_6,mac_muladd_9s_9s_18s_18_4_1_U18_n_7,mac_muladd_9s_9s_18s_18_4_1_U18_n_8,mac_muladd_9s_9s_18s_18_4_1_U18_n_9,mac_muladd_9s_9s_18s_18_4_1_U18_n_10,mac_muladd_9s_9s_18s_18_4_1_U18_n_11,mac_muladd_9s_9s_18s_18_4_1_U18_n_12,mac_muladd_9s_9s_18s_18_4_1_U18_n_13,mac_muladd_9s_9s_18s_18_4_1_U18_n_14,mac_muladd_9s_9s_18s_18_4_1_U18_n_15,mac_muladd_9s_9s_18s_18_4_1_U18_n_16,mac_muladd_9s_9s_18s_18_4_1_U18_n_17,mac_muladd_9s_9s_18s_18_4_1_U18_n_18,mac_muladd_9s_9s_18s_18_4_1_U18_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_426,control_s_axi_U_n_427,control_s_axi_U_n_428,control_s_axi_U_n_429,control_s_axi_U_n_430,control_s_axi_U_n_431,control_s_axi_U_n_432,control_s_axi_U_n_433,control_s_axi_U_n_434}),
        .sext_ln15_34_fu_2327_p1(sext_ln15_34_fu_2327_p1),
        .sub_ln15_2_fu_1408_p2(sub_ln15_2_fu_1408_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_1 mac_muladd_9s_9s_18s_18_4_1_U20
       (.P({mac_muladd_9s_9s_18s_18_4_1_U20_n_2,mac_muladd_9s_9s_18s_18_4_1_U20_n_3,mac_muladd_9s_9s_18s_18_4_1_U20_n_4,mac_muladd_9s_9s_18s_18_4_1_U20_n_5,mac_muladd_9s_9s_18s_18_4_1_U20_n_6,mac_muladd_9s_9s_18s_18_4_1_U20_n_7,mac_muladd_9s_9s_18s_18_4_1_U20_n_8,mac_muladd_9s_9s_18s_18_4_1_U20_n_9,mac_muladd_9s_9s_18s_18_4_1_U20_n_10,mac_muladd_9s_9s_18s_18_4_1_U20_n_11,mac_muladd_9s_9s_18s_18_4_1_U20_n_12,mac_muladd_9s_9s_18s_18_4_1_U20_n_13,mac_muladd_9s_9s_18s_18_4_1_U20_n_14,mac_muladd_9s_9s_18s_18_4_1_U20_n_15,mac_muladd_9s_9s_18s_18_4_1_U20_n_16,mac_muladd_9s_9s_18s_18_4_1_U20_n_17,mac_muladd_9s_9s_18s_18_4_1_U20_n_18,mac_muladd_9s_9s_18s_18_4_1_U20_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_444,control_s_axi_U_n_445,control_s_axi_U_n_446,control_s_axi_U_n_447,control_s_axi_U_n_448,control_s_axi_U_n_449,control_s_axi_U_n_450,control_s_axi_U_n_451,control_s_axi_U_n_452}),
        .sub_ln15_4_fu_1438_p2(sub_ln15_4_fu_1438_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_2 mac_muladd_9s_9s_18s_18_4_1_U21
       (.CO(mac_muladd_9s_9s_18s_18_4_1_U21_n_20),
        .P({mac_muladd_9s_9s_18s_18_4_1_U20_n_2,mac_muladd_9s_9s_18s_18_4_1_U20_n_3,mac_muladd_9s_9s_18s_18_4_1_U20_n_4,mac_muladd_9s_9s_18s_18_4_1_U20_n_5,mac_muladd_9s_9s_18s_18_4_1_U20_n_6,mac_muladd_9s_9s_18s_18_4_1_U20_n_7,mac_muladd_9s_9s_18s_18_4_1_U20_n_8,mac_muladd_9s_9s_18s_18_4_1_U20_n_9,mac_muladd_9s_9s_18s_18_4_1_U20_n_10,mac_muladd_9s_9s_18s_18_4_1_U20_n_11,mac_muladd_9s_9s_18s_18_4_1_U20_n_12,mac_muladd_9s_9s_18s_18_4_1_U20_n_13,mac_muladd_9s_9s_18s_18_4_1_U20_n_14,mac_muladd_9s_9s_18s_18_4_1_U20_n_15,mac_muladd_9s_9s_18s_18_4_1_U20_n_16,mac_muladd_9s_9s_18s_18_4_1_U20_n_17,mac_muladd_9s_9s_18s_18_4_1_U20_n_18,mac_muladd_9s_9s_18s_18_4_1_U20_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_462,control_s_axi_U_n_463,control_s_axi_U_n_464,control_s_axi_U_n_465,control_s_axi_U_n_466,control_s_axi_U_n_467,control_s_axi_U_n_468,control_s_axi_U_n_469,control_s_axi_U_n_470}),
        .sext_ln15_37_fu_2343_p1(sext_ln15_37_fu_2343_p1),
        .sub_ln15_6_fu_1468_p2(sub_ln15_6_fu_1468_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_3 mac_muladd_9s_9s_18s_18_4_1_U22
       (.P({mac_muladd_9s_9s_18s_18_4_1_U22_n_2,mac_muladd_9s_9s_18s_18_4_1_U22_n_3,mac_muladd_9s_9s_18s_18_4_1_U22_n_4,mac_muladd_9s_9s_18s_18_4_1_U22_n_5,mac_muladd_9s_9s_18s_18_4_1_U22_n_6,mac_muladd_9s_9s_18s_18_4_1_U22_n_7,mac_muladd_9s_9s_18s_18_4_1_U22_n_8,mac_muladd_9s_9s_18s_18_4_1_U22_n_9,mac_muladd_9s_9s_18s_18_4_1_U22_n_10,mac_muladd_9s_9s_18s_18_4_1_U22_n_11,mac_muladd_9s_9s_18s_18_4_1_U22_n_12,mac_muladd_9s_9s_18s_18_4_1_U22_n_13,mac_muladd_9s_9s_18s_18_4_1_U22_n_14,mac_muladd_9s_9s_18s_18_4_1_U22_n_15,mac_muladd_9s_9s_18s_18_4_1_U22_n_16,mac_muladd_9s_9s_18s_18_4_1_U22_n_17,mac_muladd_9s_9s_18s_18_4_1_U22_n_18,mac_muladd_9s_9s_18s_18_4_1_U22_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_480,control_s_axi_U_n_481,control_s_axi_U_n_482,control_s_axi_U_n_483,control_s_axi_U_n_484,control_s_axi_U_n_485,control_s_axi_U_n_486,control_s_axi_U_n_487,control_s_axi_U_n_488}),
        .sub_ln15_8_fu_1498_p2(sub_ln15_8_fu_1498_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_4 mac_muladd_9s_9s_18s_18_4_1_U23
       (.CO(mac_muladd_9s_9s_18s_18_4_1_U23_n_20),
        .P({mac_muladd_9s_9s_18s_18_4_1_U22_n_2,mac_muladd_9s_9s_18s_18_4_1_U22_n_3,mac_muladd_9s_9s_18s_18_4_1_U22_n_4,mac_muladd_9s_9s_18s_18_4_1_U22_n_5,mac_muladd_9s_9s_18s_18_4_1_U22_n_6,mac_muladd_9s_9s_18s_18_4_1_U22_n_7,mac_muladd_9s_9s_18s_18_4_1_U22_n_8,mac_muladd_9s_9s_18s_18_4_1_U22_n_9,mac_muladd_9s_9s_18s_18_4_1_U22_n_10,mac_muladd_9s_9s_18s_18_4_1_U22_n_11,mac_muladd_9s_9s_18s_18_4_1_U22_n_12,mac_muladd_9s_9s_18s_18_4_1_U22_n_13,mac_muladd_9s_9s_18s_18_4_1_U22_n_14,mac_muladd_9s_9s_18s_18_4_1_U22_n_15,mac_muladd_9s_9s_18s_18_4_1_U22_n_16,mac_muladd_9s_9s_18s_18_4_1_U22_n_17,mac_muladd_9s_9s_18s_18_4_1_U22_n_18,mac_muladd_9s_9s_18s_18_4_1_U22_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_498,control_s_axi_U_n_499,control_s_axi_U_n_500,control_s_axi_U_n_501,control_s_axi_U_n_502,control_s_axi_U_n_503,control_s_axi_U_n_504,control_s_axi_U_n_505,control_s_axi_U_n_506}),
        .sext_ln15_41_fu_2365_p1(sext_ln15_41_fu_2365_p1),
        .sub_ln15_10_fu_1528_p2(sub_ln15_10_fu_1528_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_5 mac_muladd_9s_9s_18s_18_4_1_U24
       (.P({mac_muladd_9s_9s_18s_18_4_1_U24_n_2,mac_muladd_9s_9s_18s_18_4_1_U24_n_3,mac_muladd_9s_9s_18s_18_4_1_U24_n_4,mac_muladd_9s_9s_18s_18_4_1_U24_n_5,mac_muladd_9s_9s_18s_18_4_1_U24_n_6,mac_muladd_9s_9s_18s_18_4_1_U24_n_7,mac_muladd_9s_9s_18s_18_4_1_U24_n_8,mac_muladd_9s_9s_18s_18_4_1_U24_n_9,mac_muladd_9s_9s_18s_18_4_1_U24_n_10,mac_muladd_9s_9s_18s_18_4_1_U24_n_11,mac_muladd_9s_9s_18s_18_4_1_U24_n_12,mac_muladd_9s_9s_18s_18_4_1_U24_n_13,mac_muladd_9s_9s_18s_18_4_1_U24_n_14,mac_muladd_9s_9s_18s_18_4_1_U24_n_15,mac_muladd_9s_9s_18s_18_4_1_U24_n_16,mac_muladd_9s_9s_18s_18_4_1_U24_n_17,mac_muladd_9s_9s_18s_18_4_1_U24_n_18,mac_muladd_9s_9s_18s_18_4_1_U24_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_516,control_s_axi_U_n_517,control_s_axi_U_n_518,control_s_axi_U_n_519,control_s_axi_U_n_520,control_s_axi_U_n_521,control_s_axi_U_n_522,control_s_axi_U_n_523,control_s_axi_U_n_524}),
        .sub_ln15_12_fu_1558_p2(sub_ln15_12_fu_1558_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_6 mac_muladd_9s_9s_18s_18_4_1_U25
       (.CO(mac_muladd_9s_9s_18s_18_4_1_U25_n_20),
        .P({mac_muladd_9s_9s_18s_18_4_1_U24_n_2,mac_muladd_9s_9s_18s_18_4_1_U24_n_3,mac_muladd_9s_9s_18s_18_4_1_U24_n_4,mac_muladd_9s_9s_18s_18_4_1_U24_n_5,mac_muladd_9s_9s_18s_18_4_1_U24_n_6,mac_muladd_9s_9s_18s_18_4_1_U24_n_7,mac_muladd_9s_9s_18s_18_4_1_U24_n_8,mac_muladd_9s_9s_18s_18_4_1_U24_n_9,mac_muladd_9s_9s_18s_18_4_1_U24_n_10,mac_muladd_9s_9s_18s_18_4_1_U24_n_11,mac_muladd_9s_9s_18s_18_4_1_U24_n_12,mac_muladd_9s_9s_18s_18_4_1_U24_n_13,mac_muladd_9s_9s_18s_18_4_1_U24_n_14,mac_muladd_9s_9s_18s_18_4_1_U24_n_15,mac_muladd_9s_9s_18s_18_4_1_U24_n_16,mac_muladd_9s_9s_18s_18_4_1_U24_n_17,mac_muladd_9s_9s_18s_18_4_1_U24_n_18,mac_muladd_9s_9s_18s_18_4_1_U24_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_534,control_s_axi_U_n_535,control_s_axi_U_n_536,control_s_axi_U_n_537,control_s_axi_U_n_538,control_s_axi_U_n_539,control_s_axi_U_n_540,control_s_axi_U_n_541,control_s_axi_U_n_542}),
        .sext_ln15_44_fu_2381_p1(sext_ln15_44_fu_2381_p1),
        .sub_ln15_14_fu_1588_p2(sub_ln15_14_fu_1588_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_7 mac_muladd_9s_9s_18s_18_4_1_U26
       (.P({mac_muladd_9s_9s_18s_18_4_1_U26_n_2,mac_muladd_9s_9s_18s_18_4_1_U26_n_3,mac_muladd_9s_9s_18s_18_4_1_U26_n_4,mac_muladd_9s_9s_18s_18_4_1_U26_n_5,mac_muladd_9s_9s_18s_18_4_1_U26_n_6,mac_muladd_9s_9s_18s_18_4_1_U26_n_7,mac_muladd_9s_9s_18s_18_4_1_U26_n_8,mac_muladd_9s_9s_18s_18_4_1_U26_n_9,mac_muladd_9s_9s_18s_18_4_1_U26_n_10,mac_muladd_9s_9s_18s_18_4_1_U26_n_11,mac_muladd_9s_9s_18s_18_4_1_U26_n_12,mac_muladd_9s_9s_18s_18_4_1_U26_n_13,mac_muladd_9s_9s_18s_18_4_1_U26_n_14,mac_muladd_9s_9s_18s_18_4_1_U26_n_15,mac_muladd_9s_9s_18s_18_4_1_U26_n_16,mac_muladd_9s_9s_18s_18_4_1_U26_n_17,mac_muladd_9s_9s_18s_18_4_1_U26_n_18,mac_muladd_9s_9s_18s_18_4_1_U26_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .b_reg0({control_s_axi_U_n_264,control_s_axi_U_n_265,control_s_axi_U_n_266,control_s_axi_U_n_267,control_s_axi_U_n_268,control_s_axi_U_n_269,control_s_axi_U_n_270,control_s_axi_U_n_271,control_s_axi_U_n_272}),
        .sub_ln15_16_fu_2010_p2(sub_ln15_16_fu_2010_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_8 mac_muladd_9s_9s_18s_18_4_1_U27
       (.CO(mac_muladd_9s_9s_18s_18_4_1_U27_n_20),
        .P({mac_muladd_9s_9s_18s_18_4_1_U26_n_2,mac_muladd_9s_9s_18s_18_4_1_U26_n_3,mac_muladd_9s_9s_18s_18_4_1_U26_n_4,mac_muladd_9s_9s_18s_18_4_1_U26_n_5,mac_muladd_9s_9s_18s_18_4_1_U26_n_6,mac_muladd_9s_9s_18s_18_4_1_U26_n_7,mac_muladd_9s_9s_18s_18_4_1_U26_n_8,mac_muladd_9s_9s_18s_18_4_1_U26_n_9,mac_muladd_9s_9s_18s_18_4_1_U26_n_10,mac_muladd_9s_9s_18s_18_4_1_U26_n_11,mac_muladd_9s_9s_18s_18_4_1_U26_n_12,mac_muladd_9s_9s_18s_18_4_1_U26_n_13,mac_muladd_9s_9s_18s_18_4_1_U26_n_14,mac_muladd_9s_9s_18s_18_4_1_U26_n_15,mac_muladd_9s_9s_18s_18_4_1_U26_n_16,mac_muladd_9s_9s_18s_18_4_1_U26_n_17,mac_muladd_9s_9s_18s_18_4_1_U26_n_18,mac_muladd_9s_9s_18s_18_4_1_U26_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_282,control_s_axi_U_n_283,control_s_axi_U_n_284,control_s_axi_U_n_285,control_s_axi_U_n_286,control_s_axi_U_n_287,control_s_axi_U_n_288,control_s_axi_U_n_289,control_s_axi_U_n_290}),
        .sext_ln15_49_fu_2415_p1(sext_ln15_49_fu_2415_p1),
        .sub_ln15_18_fu_2040_p2(sub_ln15_18_fu_2040_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_9 mac_muladd_9s_9s_18s_18_4_1_U28
       (.P({mac_muladd_9s_9s_18s_18_4_1_U28_n_2,mac_muladd_9s_9s_18s_18_4_1_U28_n_3,mac_muladd_9s_9s_18s_18_4_1_U28_n_4,mac_muladd_9s_9s_18s_18_4_1_U28_n_5,mac_muladd_9s_9s_18s_18_4_1_U28_n_6,mac_muladd_9s_9s_18s_18_4_1_U28_n_7,mac_muladd_9s_9s_18s_18_4_1_U28_n_8,mac_muladd_9s_9s_18s_18_4_1_U28_n_9,mac_muladd_9s_9s_18s_18_4_1_U28_n_10,mac_muladd_9s_9s_18s_18_4_1_U28_n_11,mac_muladd_9s_9s_18s_18_4_1_U28_n_12,mac_muladd_9s_9s_18s_18_4_1_U28_n_13,mac_muladd_9s_9s_18s_18_4_1_U28_n_14,mac_muladd_9s_9s_18s_18_4_1_U28_n_15,mac_muladd_9s_9s_18s_18_4_1_U28_n_16,mac_muladd_9s_9s_18s_18_4_1_U28_n_17,mac_muladd_9s_9s_18s_18_4_1_U28_n_18,mac_muladd_9s_9s_18s_18_4_1_U28_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_300,control_s_axi_U_n_301,control_s_axi_U_n_302,control_s_axi_U_n_303,control_s_axi_U_n_304,control_s_axi_U_n_305,control_s_axi_U_n_306,control_s_axi_U_n_307,control_s_axi_U_n_308}),
        .sub_ln15_20_fu_2070_p2(sub_ln15_20_fu_2070_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_10 mac_muladd_9s_9s_18s_18_4_1_U29
       (.CO(mac_muladd_9s_9s_18s_18_4_1_U29_n_20),
        .P({mac_muladd_9s_9s_18s_18_4_1_U28_n_2,mac_muladd_9s_9s_18s_18_4_1_U28_n_3,mac_muladd_9s_9s_18s_18_4_1_U28_n_4,mac_muladd_9s_9s_18s_18_4_1_U28_n_5,mac_muladd_9s_9s_18s_18_4_1_U28_n_6,mac_muladd_9s_9s_18s_18_4_1_U28_n_7,mac_muladd_9s_9s_18s_18_4_1_U28_n_8,mac_muladd_9s_9s_18s_18_4_1_U28_n_9,mac_muladd_9s_9s_18s_18_4_1_U28_n_10,mac_muladd_9s_9s_18s_18_4_1_U28_n_11,mac_muladd_9s_9s_18s_18_4_1_U28_n_12,mac_muladd_9s_9s_18s_18_4_1_U28_n_13,mac_muladd_9s_9s_18s_18_4_1_U28_n_14,mac_muladd_9s_9s_18s_18_4_1_U28_n_15,mac_muladd_9s_9s_18s_18_4_1_U28_n_16,mac_muladd_9s_9s_18s_18_4_1_U28_n_17,mac_muladd_9s_9s_18s_18_4_1_U28_n_18,mac_muladd_9s_9s_18s_18_4_1_U28_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_318,control_s_axi_U_n_319,control_s_axi_U_n_320,control_s_axi_U_n_321,control_s_axi_U_n_322,control_s_axi_U_n_323,control_s_axi_U_n_324,control_s_axi_U_n_325,control_s_axi_U_n_326}),
        .sext_ln15_52_fu_2431_p1(sext_ln15_52_fu_2431_p1),
        .sub_ln15_22_fu_2100_p2(sub_ln15_22_fu_2100_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_11 mac_muladd_9s_9s_18s_18_4_1_U30
       (.P({mac_muladd_9s_9s_18s_18_4_1_U30_n_2,mac_muladd_9s_9s_18s_18_4_1_U30_n_3,mac_muladd_9s_9s_18s_18_4_1_U30_n_4,mac_muladd_9s_9s_18s_18_4_1_U30_n_5,mac_muladd_9s_9s_18s_18_4_1_U30_n_6,mac_muladd_9s_9s_18s_18_4_1_U30_n_7,mac_muladd_9s_9s_18s_18_4_1_U30_n_8,mac_muladd_9s_9s_18s_18_4_1_U30_n_9,mac_muladd_9s_9s_18s_18_4_1_U30_n_10,mac_muladd_9s_9s_18s_18_4_1_U30_n_11,mac_muladd_9s_9s_18s_18_4_1_U30_n_12,mac_muladd_9s_9s_18s_18_4_1_U30_n_13,mac_muladd_9s_9s_18s_18_4_1_U30_n_14,mac_muladd_9s_9s_18s_18_4_1_U30_n_15,mac_muladd_9s_9s_18s_18_4_1_U30_n_16,mac_muladd_9s_9s_18s_18_4_1_U30_n_17,mac_muladd_9s_9s_18s_18_4_1_U30_n_18,mac_muladd_9s_9s_18s_18_4_1_U30_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_336,control_s_axi_U_n_337,control_s_axi_U_n_338,control_s_axi_U_n_339,control_s_axi_U_n_340,control_s_axi_U_n_341,control_s_axi_U_n_342,control_s_axi_U_n_343,control_s_axi_U_n_344}),
        .sub_ln15_24_fu_2130_p2(sub_ln15_24_fu_2130_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_12 mac_muladd_9s_9s_18s_18_4_1_U31
       (.CO(mac_muladd_9s_9s_18s_18_4_1_U31_n_20),
        .P({mac_muladd_9s_9s_18s_18_4_1_U30_n_2,mac_muladd_9s_9s_18s_18_4_1_U30_n_3,mac_muladd_9s_9s_18s_18_4_1_U30_n_4,mac_muladd_9s_9s_18s_18_4_1_U30_n_5,mac_muladd_9s_9s_18s_18_4_1_U30_n_6,mac_muladd_9s_9s_18s_18_4_1_U30_n_7,mac_muladd_9s_9s_18s_18_4_1_U30_n_8,mac_muladd_9s_9s_18s_18_4_1_U30_n_9,mac_muladd_9s_9s_18s_18_4_1_U30_n_10,mac_muladd_9s_9s_18s_18_4_1_U30_n_11,mac_muladd_9s_9s_18s_18_4_1_U30_n_12,mac_muladd_9s_9s_18s_18_4_1_U30_n_13,mac_muladd_9s_9s_18s_18_4_1_U30_n_14,mac_muladd_9s_9s_18s_18_4_1_U30_n_15,mac_muladd_9s_9s_18s_18_4_1_U30_n_16,mac_muladd_9s_9s_18s_18_4_1_U30_n_17,mac_muladd_9s_9s_18s_18_4_1_U30_n_18,mac_muladd_9s_9s_18s_18_4_1_U30_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_354,control_s_axi_U_n_355,control_s_axi_U_n_356,control_s_axi_U_n_357,control_s_axi_U_n_358,control_s_axi_U_n_359,control_s_axi_U_n_360,control_s_axi_U_n_361,control_s_axi_U_n_362}),
        .sext_ln15_56_fu_2453_p1(sext_ln15_56_fu_2453_p1),
        .sub_ln15_26_fu_2160_p2(sub_ln15_26_fu_2160_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_13 mac_muladd_9s_9s_18s_18_4_1_U32
       (.P({mac_muladd_9s_9s_18s_18_4_1_U32_n_2,mac_muladd_9s_9s_18s_18_4_1_U32_n_3,mac_muladd_9s_9s_18s_18_4_1_U32_n_4,mac_muladd_9s_9s_18s_18_4_1_U32_n_5,mac_muladd_9s_9s_18s_18_4_1_U32_n_6,mac_muladd_9s_9s_18s_18_4_1_U32_n_7,mac_muladd_9s_9s_18s_18_4_1_U32_n_8,mac_muladd_9s_9s_18s_18_4_1_U32_n_9,mac_muladd_9s_9s_18s_18_4_1_U32_n_10,mac_muladd_9s_9s_18s_18_4_1_U32_n_11,mac_muladd_9s_9s_18s_18_4_1_U32_n_12,mac_muladd_9s_9s_18s_18_4_1_U32_n_13,mac_muladd_9s_9s_18s_18_4_1_U32_n_14,mac_muladd_9s_9s_18s_18_4_1_U32_n_15,mac_muladd_9s_9s_18s_18_4_1_U32_n_16,mac_muladd_9s_9s_18s_18_4_1_U32_n_17,mac_muladd_9s_9s_18s_18_4_1_U32_n_18,mac_muladd_9s_9s_18s_18_4_1_U32_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_372,control_s_axi_U_n_373,control_s_axi_U_n_374,control_s_axi_U_n_375,control_s_axi_U_n_376,control_s_axi_U_n_377,control_s_axi_U_n_378,control_s_axi_U_n_379,control_s_axi_U_n_380}),
        .sub_ln15_28_fu_2190_p2(sub_ln15_28_fu_2190_p2));
  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_14 mac_muladd_9s_9s_18s_18_4_1_U33
       (.CO(mac_muladd_9s_9s_18s_18_4_1_U33_n_20),
        .P({mac_muladd_9s_9s_18s_18_4_1_U32_n_2,mac_muladd_9s_9s_18s_18_4_1_U32_n_3,mac_muladd_9s_9s_18s_18_4_1_U32_n_4,mac_muladd_9s_9s_18s_18_4_1_U32_n_5,mac_muladd_9s_9s_18s_18_4_1_U32_n_6,mac_muladd_9s_9s_18s_18_4_1_U32_n_7,mac_muladd_9s_9s_18s_18_4_1_U32_n_8,mac_muladd_9s_9s_18s_18_4_1_U32_n_9,mac_muladd_9s_9s_18s_18_4_1_U32_n_10,mac_muladd_9s_9s_18s_18_4_1_U32_n_11,mac_muladd_9s_9s_18s_18_4_1_U32_n_12,mac_muladd_9s_9s_18s_18_4_1_U32_n_13,mac_muladd_9s_9s_18s_18_4_1_U32_n_14,mac_muladd_9s_9s_18s_18_4_1_U32_n_15,mac_muladd_9s_9s_18s_18_4_1_U32_n_16,mac_muladd_9s_9s_18s_18_4_1_U32_n_17,mac_muladd_9s_9s_18s_18_4_1_U32_n_18,mac_muladd_9s_9s_18s_18_4_1_U32_n_19}),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .m_reg_reg({control_s_axi_U_n_390,control_s_axi_U_n_391,control_s_axi_U_n_392,control_s_axi_U_n_393,control_s_axi_U_n_394,control_s_axi_U_n_395,control_s_axi_U_n_396,control_s_axi_U_n_397,control_s_axi_U_n_398}),
        .sext_ln15_59_fu_2469_p1(sext_ln15_59_fu_2469_p1),
        .sub_ln15_30_fu_2220_p2(sub_ln15_30_fu_2220_p2));
  FDRE \p_Val2_s_reg_3460_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[0]),
        .Q(p_Val2_s_reg_3460[0]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[10]),
        .Q(p_Val2_s_reg_3460[10]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[11]),
        .Q(p_Val2_s_reg_3460[11]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[12]),
        .Q(p_Val2_s_reg_3460[12]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[13]),
        .Q(p_Val2_s_reg_3460[13]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[14]),
        .Q(p_Val2_s_reg_3460[14]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[15]),
        .Q(p_Val2_s_reg_3460[15]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[1]),
        .Q(p_Val2_s_reg_3460[1]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[2]),
        .Q(p_Val2_s_reg_3460[2]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[3]),
        .Q(p_Val2_s_reg_3460[3]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[4]),
        .Q(p_Val2_s_reg_3460[4]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[5]),
        .Q(p_Val2_s_reg_3460[5]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[6]),
        .Q(p_Val2_s_reg_3460[6]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[7]),
        .Q(p_Val2_s_reg_3460[7]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[8]),
        .Q(p_Val2_s_reg_3460[8]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  FDRE \p_Val2_s_reg_3460_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(res_I_V_47_fu_1468_p3[9]),
        .Q(p_Val2_s_reg_3460[9]),
        .R(grp_sqrt_fixed_32_32_s_fu_949_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    \res_fu_262[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(res_fu_2620));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[0]_i_3 
       (.I0(add_ln15_61_reg_3450[3]),
        .I1(res_fu_262_reg[3]),
        .O(\res_fu_262[0]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[0]_i_4 
       (.I0(add_ln15_61_reg_3450[2]),
        .I1(res_fu_262_reg[2]),
        .O(\res_fu_262[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[0]_i_5 
       (.I0(add_ln15_61_reg_3450[1]),
        .I1(res_fu_262_reg[1]),
        .O(\res_fu_262[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[0]_i_6 
       (.I0(add_ln15_61_reg_3450[0]),
        .I1(res_fu_262_reg[0]),
        .O(\res_fu_262[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[12]_i_2 
       (.I0(add_ln15_61_reg_3450[15]),
        .I1(res_fu_262_reg[15]),
        .O(\res_fu_262[12]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[12]_i_3 
       (.I0(add_ln15_61_reg_3450[14]),
        .I1(res_fu_262_reg[14]),
        .O(\res_fu_262[12]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[12]_i_4 
       (.I0(add_ln15_61_reg_3450[13]),
        .I1(res_fu_262_reg[13]),
        .O(\res_fu_262[12]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[12]_i_5 
       (.I0(add_ln15_61_reg_3450[12]),
        .I1(res_fu_262_reg[12]),
        .O(\res_fu_262[12]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[16]_i_2 
       (.I0(add_ln15_61_reg_3450[19]),
        .I1(res_fu_262_reg[19]),
        .O(\res_fu_262[16]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[16]_i_3 
       (.I0(add_ln15_61_reg_3450[18]),
        .I1(res_fu_262_reg[18]),
        .O(\res_fu_262[16]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[16]_i_4 
       (.I0(add_ln15_61_reg_3450[17]),
        .I1(res_fu_262_reg[17]),
        .O(\res_fu_262[16]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[16]_i_5 
       (.I0(add_ln15_61_reg_3450[16]),
        .I1(res_fu_262_reg[16]),
        .O(\res_fu_262[16]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[20]_i_2 
       (.I0(add_ln15_61_reg_3450[21]),
        .I1(res_fu_262_reg[23]),
        .O(\res_fu_262[20]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[20]_i_3 
       (.I0(add_ln15_61_reg_3450[21]),
        .I1(res_fu_262_reg[22]),
        .O(\res_fu_262[20]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[20]_i_4 
       (.I0(add_ln15_61_reg_3450[21]),
        .I1(res_fu_262_reg[21]),
        .O(\res_fu_262[20]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[20]_i_5 
       (.I0(add_ln15_61_reg_3450[20]),
        .I1(res_fu_262_reg[20]),
        .O(\res_fu_262[20]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[24]_i_2 
       (.I0(add_ln15_61_reg_3450[21]),
        .I1(res_fu_262_reg[26]),
        .O(\res_fu_262[24]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[24]_i_3 
       (.I0(add_ln15_61_reg_3450[21]),
        .I1(res_fu_262_reg[25]),
        .O(\res_fu_262[24]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[24]_i_4 
       (.I0(add_ln15_61_reg_3450[21]),
        .I1(res_fu_262_reg[24]),
        .O(\res_fu_262[24]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[4]_i_2 
       (.I0(add_ln15_61_reg_3450[7]),
        .I1(res_fu_262_reg[7]),
        .O(\res_fu_262[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[4]_i_3 
       (.I0(add_ln15_61_reg_3450[6]),
        .I1(res_fu_262_reg[6]),
        .O(\res_fu_262[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[4]_i_4 
       (.I0(add_ln15_61_reg_3450[5]),
        .I1(res_fu_262_reg[5]),
        .O(\res_fu_262[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[4]_i_5 
       (.I0(add_ln15_61_reg_3450[4]),
        .I1(res_fu_262_reg[4]),
        .O(\res_fu_262[4]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[8]_i_2 
       (.I0(add_ln15_61_reg_3450[11]),
        .I1(res_fu_262_reg[11]),
        .O(\res_fu_262[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[8]_i_3 
       (.I0(add_ln15_61_reg_3450[10]),
        .I1(res_fu_262_reg[10]),
        .O(\res_fu_262[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[8]_i_4 
       (.I0(add_ln15_61_reg_3450[9]),
        .I1(res_fu_262_reg[9]),
        .O(\res_fu_262[8]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \res_fu_262[8]_i_5 
       (.I0(add_ln15_61_reg_3450[8]),
        .I1(res_fu_262_reg[8]),
        .O(\res_fu_262[8]_i_5_n_2 ));
  FDRE \res_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[0]_i_2_n_9 ),
        .Q(res_fu_262_reg[0]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \res_fu_262_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\res_fu_262_reg[0]_i_2_n_2 ,\res_fu_262_reg[0]_i_2_n_3 ,\res_fu_262_reg[0]_i_2_n_4 ,\res_fu_262_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_61_reg_3450[3:0]),
        .O({\res_fu_262_reg[0]_i_2_n_6 ,\res_fu_262_reg[0]_i_2_n_7 ,\res_fu_262_reg[0]_i_2_n_8 ,\res_fu_262_reg[0]_i_2_n_9 }),
        .S({\res_fu_262[0]_i_3_n_2 ,\res_fu_262[0]_i_4_n_2 ,\res_fu_262[0]_i_5_n_2 ,\res_fu_262[0]_i_6_n_2 }));
  FDRE \res_fu_262_reg[10] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[8]_i_1_n_7 ),
        .Q(res_fu_262_reg[10]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[11] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[8]_i_1_n_6 ),
        .Q(res_fu_262_reg[11]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[12] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[12]_i_1_n_9 ),
        .Q(res_fu_262_reg[12]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \res_fu_262_reg[12]_i_1 
       (.CI(\res_fu_262_reg[8]_i_1_n_2 ),
        .CO({\res_fu_262_reg[12]_i_1_n_2 ,\res_fu_262_reg[12]_i_1_n_3 ,\res_fu_262_reg[12]_i_1_n_4 ,\res_fu_262_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_61_reg_3450[15:12]),
        .O({\res_fu_262_reg[12]_i_1_n_6 ,\res_fu_262_reg[12]_i_1_n_7 ,\res_fu_262_reg[12]_i_1_n_8 ,\res_fu_262_reg[12]_i_1_n_9 }),
        .S({\res_fu_262[12]_i_2_n_2 ,\res_fu_262[12]_i_3_n_2 ,\res_fu_262[12]_i_4_n_2 ,\res_fu_262[12]_i_5_n_2 }));
  FDRE \res_fu_262_reg[13] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[12]_i_1_n_8 ),
        .Q(res_fu_262_reg[13]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[14] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[12]_i_1_n_7 ),
        .Q(res_fu_262_reg[14]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[15] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[12]_i_1_n_6 ),
        .Q(res_fu_262_reg[15]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[16] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[16]_i_1_n_9 ),
        .Q(res_fu_262_reg[16]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \res_fu_262_reg[16]_i_1 
       (.CI(\res_fu_262_reg[12]_i_1_n_2 ),
        .CO({\res_fu_262_reg[16]_i_1_n_2 ,\res_fu_262_reg[16]_i_1_n_3 ,\res_fu_262_reg[16]_i_1_n_4 ,\res_fu_262_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_61_reg_3450[19:16]),
        .O({\res_fu_262_reg[16]_i_1_n_6 ,\res_fu_262_reg[16]_i_1_n_7 ,\res_fu_262_reg[16]_i_1_n_8 ,\res_fu_262_reg[16]_i_1_n_9 }),
        .S({\res_fu_262[16]_i_2_n_2 ,\res_fu_262[16]_i_3_n_2 ,\res_fu_262[16]_i_4_n_2 ,\res_fu_262[16]_i_5_n_2 }));
  FDRE \res_fu_262_reg[17] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[16]_i_1_n_8 ),
        .Q(res_fu_262_reg[17]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[18] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[16]_i_1_n_7 ),
        .Q(res_fu_262_reg[18]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[19] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[16]_i_1_n_6 ),
        .Q(res_fu_262_reg[19]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[0]_i_2_n_8 ),
        .Q(res_fu_262_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[20] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[20]_i_1_n_9 ),
        .Q(res_fu_262_reg[20]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \res_fu_262_reg[20]_i_1 
       (.CI(\res_fu_262_reg[16]_i_1_n_2 ),
        .CO({\res_fu_262_reg[20]_i_1_n_2 ,\res_fu_262_reg[20]_i_1_n_3 ,\res_fu_262_reg[20]_i_1_n_4 ,\res_fu_262_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln15_61_reg_3450[21],add_ln15_61_reg_3450[21],add_ln15_61_reg_3450[21:20]}),
        .O({\res_fu_262_reg[20]_i_1_n_6 ,\res_fu_262_reg[20]_i_1_n_7 ,\res_fu_262_reg[20]_i_1_n_8 ,\res_fu_262_reg[20]_i_1_n_9 }),
        .S({\res_fu_262[20]_i_2_n_2 ,\res_fu_262[20]_i_3_n_2 ,\res_fu_262[20]_i_4_n_2 ,\res_fu_262[20]_i_5_n_2 }));
  FDRE \res_fu_262_reg[21] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[20]_i_1_n_8 ),
        .Q(res_fu_262_reg[21]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[22] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[20]_i_1_n_7 ),
        .Q(res_fu_262_reg[22]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[23] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[20]_i_1_n_6 ),
        .Q(res_fu_262_reg[23]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[24] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[24]_i_1_n_9 ),
        .Q(res_fu_262_reg[24]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \res_fu_262_reg[24]_i_1 
       (.CI(\res_fu_262_reg[20]_i_1_n_2 ),
        .CO({\NLW_res_fu_262_reg[24]_i_1_CO_UNCONNECTED [3:2],\res_fu_262_reg[24]_i_1_n_4 ,\res_fu_262_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln15_61_reg_3450[21],add_ln15_61_reg_3450[21]}),
        .O({\NLW_res_fu_262_reg[24]_i_1_O_UNCONNECTED [3],\res_fu_262_reg[24]_i_1_n_7 ,\res_fu_262_reg[24]_i_1_n_8 ,\res_fu_262_reg[24]_i_1_n_9 }),
        .S({1'b0,\res_fu_262[24]_i_2_n_2 ,\res_fu_262[24]_i_3_n_2 ,\res_fu_262[24]_i_4_n_2 }));
  FDRE \res_fu_262_reg[25] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[24]_i_1_n_8 ),
        .Q(res_fu_262_reg[25]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[26] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[24]_i_1_n_7 ),
        .Q(res_fu_262_reg[26]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[0]_i_2_n_7 ),
        .Q(res_fu_262_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[0]_i_2_n_6 ),
        .Q(res_fu_262_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[4]_i_1_n_9 ),
        .Q(res_fu_262_reg[4]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \res_fu_262_reg[4]_i_1 
       (.CI(\res_fu_262_reg[0]_i_2_n_2 ),
        .CO({\res_fu_262_reg[4]_i_1_n_2 ,\res_fu_262_reg[4]_i_1_n_3 ,\res_fu_262_reg[4]_i_1_n_4 ,\res_fu_262_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_61_reg_3450[7:4]),
        .O({\res_fu_262_reg[4]_i_1_n_6 ,\res_fu_262_reg[4]_i_1_n_7 ,\res_fu_262_reg[4]_i_1_n_8 ,\res_fu_262_reg[4]_i_1_n_9 }),
        .S({\res_fu_262[4]_i_2_n_2 ,\res_fu_262[4]_i_3_n_2 ,\res_fu_262[4]_i_4_n_2 ,\res_fu_262[4]_i_5_n_2 }));
  FDRE \res_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[4]_i_1_n_8 ),
        .Q(res_fu_262_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[4]_i_1_n_7 ),
        .Q(res_fu_262_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[4]_i_1_n_6 ),
        .Q(res_fu_262_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \res_fu_262_reg[8] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[8]_i_1_n_9 ),
        .Q(res_fu_262_reg[8]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \res_fu_262_reg[8]_i_1 
       (.CI(\res_fu_262_reg[4]_i_1_n_2 ),
        .CO({\res_fu_262_reg[8]_i_1_n_2 ,\res_fu_262_reg[8]_i_1_n_3 ,\res_fu_262_reg[8]_i_1_n_4 ,\res_fu_262_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(add_ln15_61_reg_3450[11:8]),
        .O({\res_fu_262_reg[8]_i_1_n_6 ,\res_fu_262_reg[8]_i_1_n_7 ,\res_fu_262_reg[8]_i_1_n_8 ,\res_fu_262_reg[8]_i_1_n_9 }),
        .S({\res_fu_262[8]_i_2_n_2 ,\res_fu_262[8]_i_3_n_2 ,\res_fu_262[8]_i_4_n_2 ,\res_fu_262[8]_i_5_n_2 }));
  FDRE \res_fu_262_reg[9] 
       (.C(ap_clk),
        .CE(res_fu_2620),
        .D(\res_fu_262_reg[8]_i_1_n_8 ),
        .Q(res_fu_262_reg[9]),
        .R(ap_NS_fsm1));
  FDRE \x_0_load_reg_2769_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_0_q0[0]),
        .Q(x_0_load_reg_2769[0]),
        .R(1'b0));
  FDRE \x_0_load_reg_2769_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_0_q0[1]),
        .Q(x_0_load_reg_2769[1]),
        .R(1'b0));
  FDRE \x_0_load_reg_2769_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_0_q0[2]),
        .Q(x_0_load_reg_2769[2]),
        .R(1'b0));
  FDRE \x_0_load_reg_2769_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_0_q0[3]),
        .Q(x_0_load_reg_2769[3]),
        .R(1'b0));
  FDRE \x_0_load_reg_2769_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_0_q0[4]),
        .Q(x_0_load_reg_2769[4]),
        .R(1'b0));
  FDRE \x_0_load_reg_2769_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_0_q0[5]),
        .Q(x_0_load_reg_2769[5]),
        .R(1'b0));
  FDRE \x_0_load_reg_2769_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_0_q0[6]),
        .Q(x_0_load_reg_2769[6]),
        .R(1'b0));
  FDRE \x_0_load_reg_2769_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_0_q0[7]),
        .Q(x_0_load_reg_2769[7]),
        .R(1'b0));
  FDRE \x_10_load_reg_2869_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_10_q0[0]),
        .Q(x_10_load_reg_2869[0]),
        .R(1'b0));
  FDRE \x_10_load_reg_2869_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_10_q0[1]),
        .Q(x_10_load_reg_2869[1]),
        .R(1'b0));
  FDRE \x_10_load_reg_2869_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_10_q0[2]),
        .Q(x_10_load_reg_2869[2]),
        .R(1'b0));
  FDRE \x_10_load_reg_2869_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_10_q0[3]),
        .Q(x_10_load_reg_2869[3]),
        .R(1'b0));
  FDRE \x_10_load_reg_2869_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_10_q0[4]),
        .Q(x_10_load_reg_2869[4]),
        .R(1'b0));
  FDRE \x_10_load_reg_2869_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_10_q0[5]),
        .Q(x_10_load_reg_2869[5]),
        .R(1'b0));
  FDRE \x_10_load_reg_2869_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_10_q0[6]),
        .Q(x_10_load_reg_2869[6]),
        .R(1'b0));
  FDRE \x_10_load_reg_2869_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_10_q0[7]),
        .Q(x_10_load_reg_2869[7]),
        .R(1'b0));
  FDRE \x_11_load_reg_2879_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_11_q0[0]),
        .Q(x_11_load_reg_2879[0]),
        .R(1'b0));
  FDRE \x_11_load_reg_2879_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_11_q0[1]),
        .Q(x_11_load_reg_2879[1]),
        .R(1'b0));
  FDRE \x_11_load_reg_2879_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_11_q0[2]),
        .Q(x_11_load_reg_2879[2]),
        .R(1'b0));
  FDRE \x_11_load_reg_2879_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_11_q0[3]),
        .Q(x_11_load_reg_2879[3]),
        .R(1'b0));
  FDRE \x_11_load_reg_2879_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_11_q0[4]),
        .Q(x_11_load_reg_2879[4]),
        .R(1'b0));
  FDRE \x_11_load_reg_2879_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_11_q0[5]),
        .Q(x_11_load_reg_2879[5]),
        .R(1'b0));
  FDRE \x_11_load_reg_2879_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_11_q0[6]),
        .Q(x_11_load_reg_2879[6]),
        .R(1'b0));
  FDRE \x_11_load_reg_2879_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_11_q0[7]),
        .Q(x_11_load_reg_2879[7]),
        .R(1'b0));
  FDRE \x_12_load_reg_2889_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_12_q0[0]),
        .Q(x_12_load_reg_2889[0]),
        .R(1'b0));
  FDRE \x_12_load_reg_2889_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_12_q0[1]),
        .Q(x_12_load_reg_2889[1]),
        .R(1'b0));
  FDRE \x_12_load_reg_2889_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_12_q0[2]),
        .Q(x_12_load_reg_2889[2]),
        .R(1'b0));
  FDRE \x_12_load_reg_2889_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_12_q0[3]),
        .Q(x_12_load_reg_2889[3]),
        .R(1'b0));
  FDRE \x_12_load_reg_2889_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_12_q0[4]),
        .Q(x_12_load_reg_2889[4]),
        .R(1'b0));
  FDRE \x_12_load_reg_2889_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_12_q0[5]),
        .Q(x_12_load_reg_2889[5]),
        .R(1'b0));
  FDRE \x_12_load_reg_2889_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_12_q0[6]),
        .Q(x_12_load_reg_2889[6]),
        .R(1'b0));
  FDRE \x_12_load_reg_2889_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_12_q0[7]),
        .Q(x_12_load_reg_2889[7]),
        .R(1'b0));
  FDRE \x_13_load_reg_2899_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_13_q0[0]),
        .Q(x_13_load_reg_2899[0]),
        .R(1'b0));
  FDRE \x_13_load_reg_2899_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_13_q0[1]),
        .Q(x_13_load_reg_2899[1]),
        .R(1'b0));
  FDRE \x_13_load_reg_2899_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_13_q0[2]),
        .Q(x_13_load_reg_2899[2]),
        .R(1'b0));
  FDRE \x_13_load_reg_2899_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_13_q0[3]),
        .Q(x_13_load_reg_2899[3]),
        .R(1'b0));
  FDRE \x_13_load_reg_2899_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_13_q0[4]),
        .Q(x_13_load_reg_2899[4]),
        .R(1'b0));
  FDRE \x_13_load_reg_2899_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_13_q0[5]),
        .Q(x_13_load_reg_2899[5]),
        .R(1'b0));
  FDRE \x_13_load_reg_2899_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_13_q0[6]),
        .Q(x_13_load_reg_2899[6]),
        .R(1'b0));
  FDRE \x_13_load_reg_2899_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_13_q0[7]),
        .Q(x_13_load_reg_2899[7]),
        .R(1'b0));
  FDRE \x_14_load_reg_2909_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_14_q0[0]),
        .Q(x_14_load_reg_2909[0]),
        .R(1'b0));
  FDRE \x_14_load_reg_2909_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_14_q0[1]),
        .Q(x_14_load_reg_2909[1]),
        .R(1'b0));
  FDRE \x_14_load_reg_2909_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_14_q0[2]),
        .Q(x_14_load_reg_2909[2]),
        .R(1'b0));
  FDRE \x_14_load_reg_2909_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_14_q0[3]),
        .Q(x_14_load_reg_2909[3]),
        .R(1'b0));
  FDRE \x_14_load_reg_2909_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_14_q0[4]),
        .Q(x_14_load_reg_2909[4]),
        .R(1'b0));
  FDRE \x_14_load_reg_2909_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_14_q0[5]),
        .Q(x_14_load_reg_2909[5]),
        .R(1'b0));
  FDRE \x_14_load_reg_2909_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_14_q0[6]),
        .Q(x_14_load_reg_2909[6]),
        .R(1'b0));
  FDRE \x_14_load_reg_2909_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_14_q0[7]),
        .Q(x_14_load_reg_2909[7]),
        .R(1'b0));
  FDRE \x_15_load_reg_2919_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_15_q0[0]),
        .Q(x_15_load_reg_2919[0]),
        .R(1'b0));
  FDRE \x_15_load_reg_2919_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_15_q0[1]),
        .Q(x_15_load_reg_2919[1]),
        .R(1'b0));
  FDRE \x_15_load_reg_2919_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_15_q0[2]),
        .Q(x_15_load_reg_2919[2]),
        .R(1'b0));
  FDRE \x_15_load_reg_2919_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_15_q0[3]),
        .Q(x_15_load_reg_2919[3]),
        .R(1'b0));
  FDRE \x_15_load_reg_2919_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_15_q0[4]),
        .Q(x_15_load_reg_2919[4]),
        .R(1'b0));
  FDRE \x_15_load_reg_2919_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_15_q0[5]),
        .Q(x_15_load_reg_2919[5]),
        .R(1'b0));
  FDRE \x_15_load_reg_2919_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_15_q0[6]),
        .Q(x_15_load_reg_2919[6]),
        .R(1'b0));
  FDRE \x_15_load_reg_2919_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_15_q0[7]),
        .Q(x_15_load_reg_2919[7]),
        .R(1'b0));
  FDRE \x_16_load_1_reg_3102_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_50_fu_2003_p1[0]),
        .Q(x_16_load_1_reg_3102[0]),
        .R(1'b0));
  FDRE \x_16_load_1_reg_3102_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_50_fu_2003_p1[1]),
        .Q(x_16_load_1_reg_3102[1]),
        .R(1'b0));
  FDRE \x_16_load_1_reg_3102_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_50_fu_2003_p1[2]),
        .Q(x_16_load_1_reg_3102[2]),
        .R(1'b0));
  FDRE \x_16_load_1_reg_3102_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_50_fu_2003_p1[3]),
        .Q(x_16_load_1_reg_3102[3]),
        .R(1'b0));
  FDRE \x_16_load_1_reg_3102_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_50_fu_2003_p1[4]),
        .Q(x_16_load_1_reg_3102[4]),
        .R(1'b0));
  FDRE \x_16_load_1_reg_3102_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_50_fu_2003_p1[5]),
        .Q(x_16_load_1_reg_3102[5]),
        .R(1'b0));
  FDRE \x_16_load_1_reg_3102_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_50_fu_2003_p1[6]),
        .Q(x_16_load_1_reg_3102[6]),
        .R(1'b0));
  FDRE \x_16_load_1_reg_3102_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_50_fu_2003_p1[7]),
        .Q(x_16_load_1_reg_3102[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \x_17_load_1_reg_3112[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(x_16_address01));
  FDRE \x_17_load_1_reg_3112_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_53_fu_2016_p1[0]),
        .Q(x_17_load_1_reg_3112[0]),
        .R(1'b0));
  FDRE \x_17_load_1_reg_3112_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_53_fu_2016_p1[1]),
        .Q(x_17_load_1_reg_3112[1]),
        .R(1'b0));
  FDRE \x_17_load_1_reg_3112_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_53_fu_2016_p1[2]),
        .Q(x_17_load_1_reg_3112[2]),
        .R(1'b0));
  FDRE \x_17_load_1_reg_3112_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_53_fu_2016_p1[3]),
        .Q(x_17_load_1_reg_3112[3]),
        .R(1'b0));
  FDRE \x_17_load_1_reg_3112_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_53_fu_2016_p1[4]),
        .Q(x_17_load_1_reg_3112[4]),
        .R(1'b0));
  FDRE \x_17_load_1_reg_3112_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_53_fu_2016_p1[5]),
        .Q(x_17_load_1_reg_3112[5]),
        .R(1'b0));
  FDRE \x_17_load_1_reg_3112_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_53_fu_2016_p1[6]),
        .Q(x_17_load_1_reg_3112[6]),
        .R(1'b0));
  FDRE \x_17_load_1_reg_3112_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_53_fu_2016_p1[7]),
        .Q(x_17_load_1_reg_3112[7]),
        .R(1'b0));
  FDRE \x_18_load_1_reg_3122_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_56_fu_2033_p1[0]),
        .Q(x_18_load_1_reg_3122[0]),
        .R(1'b0));
  FDRE \x_18_load_1_reg_3122_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_56_fu_2033_p1[1]),
        .Q(x_18_load_1_reg_3122[1]),
        .R(1'b0));
  FDRE \x_18_load_1_reg_3122_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_56_fu_2033_p1[2]),
        .Q(x_18_load_1_reg_3122[2]),
        .R(1'b0));
  FDRE \x_18_load_1_reg_3122_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_56_fu_2033_p1[3]),
        .Q(x_18_load_1_reg_3122[3]),
        .R(1'b0));
  FDRE \x_18_load_1_reg_3122_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_56_fu_2033_p1[4]),
        .Q(x_18_load_1_reg_3122[4]),
        .R(1'b0));
  FDRE \x_18_load_1_reg_3122_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_56_fu_2033_p1[5]),
        .Q(x_18_load_1_reg_3122[5]),
        .R(1'b0));
  FDRE \x_18_load_1_reg_3122_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_56_fu_2033_p1[6]),
        .Q(x_18_load_1_reg_3122[6]),
        .R(1'b0));
  FDRE \x_18_load_1_reg_3122_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_56_fu_2033_p1[7]),
        .Q(x_18_load_1_reg_3122[7]),
        .R(1'b0));
  FDRE \x_19_load_1_reg_3132_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_59_fu_2046_p1[0]),
        .Q(x_19_load_1_reg_3132[0]),
        .R(1'b0));
  FDRE \x_19_load_1_reg_3132_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_59_fu_2046_p1[1]),
        .Q(x_19_load_1_reg_3132[1]),
        .R(1'b0));
  FDRE \x_19_load_1_reg_3132_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_59_fu_2046_p1[2]),
        .Q(x_19_load_1_reg_3132[2]),
        .R(1'b0));
  FDRE \x_19_load_1_reg_3132_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_59_fu_2046_p1[3]),
        .Q(x_19_load_1_reg_3132[3]),
        .R(1'b0));
  FDRE \x_19_load_1_reg_3132_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_59_fu_2046_p1[4]),
        .Q(x_19_load_1_reg_3132[4]),
        .R(1'b0));
  FDRE \x_19_load_1_reg_3132_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_59_fu_2046_p1[5]),
        .Q(x_19_load_1_reg_3132[5]),
        .R(1'b0));
  FDRE \x_19_load_1_reg_3132_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_59_fu_2046_p1[6]),
        .Q(x_19_load_1_reg_3132[6]),
        .R(1'b0));
  FDRE \x_19_load_1_reg_3132_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_59_fu_2046_p1[7]),
        .Q(x_19_load_1_reg_3132[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \x_1_load_reg_2779[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\i_1_reg_2664_reg_n_2_[10] ),
        .O(x_0_load_reg_27690));
  FDRE \x_1_load_reg_2779_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_1_q0[0]),
        .Q(x_1_load_reg_2779[0]),
        .R(1'b0));
  FDRE \x_1_load_reg_2779_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_1_q0[1]),
        .Q(x_1_load_reg_2779[1]),
        .R(1'b0));
  FDRE \x_1_load_reg_2779_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_1_q0[2]),
        .Q(x_1_load_reg_2779[2]),
        .R(1'b0));
  FDRE \x_1_load_reg_2779_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_1_q0[3]),
        .Q(x_1_load_reg_2779[3]),
        .R(1'b0));
  FDRE \x_1_load_reg_2779_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_1_q0[4]),
        .Q(x_1_load_reg_2779[4]),
        .R(1'b0));
  FDRE \x_1_load_reg_2779_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_1_q0[5]),
        .Q(x_1_load_reg_2779[5]),
        .R(1'b0));
  FDRE \x_1_load_reg_2779_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_1_q0[6]),
        .Q(x_1_load_reg_2779[6]),
        .R(1'b0));
  FDRE \x_1_load_reg_2779_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_1_q0[7]),
        .Q(x_1_load_reg_2779[7]),
        .R(1'b0));
  FDRE \x_20_load_1_reg_3142_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_62_fu_2063_p1[0]),
        .Q(x_20_load_1_reg_3142[0]),
        .R(1'b0));
  FDRE \x_20_load_1_reg_3142_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_62_fu_2063_p1[1]),
        .Q(x_20_load_1_reg_3142[1]),
        .R(1'b0));
  FDRE \x_20_load_1_reg_3142_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_62_fu_2063_p1[2]),
        .Q(x_20_load_1_reg_3142[2]),
        .R(1'b0));
  FDRE \x_20_load_1_reg_3142_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_62_fu_2063_p1[3]),
        .Q(x_20_load_1_reg_3142[3]),
        .R(1'b0));
  FDRE \x_20_load_1_reg_3142_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_62_fu_2063_p1[4]),
        .Q(x_20_load_1_reg_3142[4]),
        .R(1'b0));
  FDRE \x_20_load_1_reg_3142_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_62_fu_2063_p1[5]),
        .Q(x_20_load_1_reg_3142[5]),
        .R(1'b0));
  FDRE \x_20_load_1_reg_3142_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_62_fu_2063_p1[6]),
        .Q(x_20_load_1_reg_3142[6]),
        .R(1'b0));
  FDRE \x_20_load_1_reg_3142_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_62_fu_2063_p1[7]),
        .Q(x_20_load_1_reg_3142[7]),
        .R(1'b0));
  FDRE \x_21_load_1_reg_3152_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_65_fu_2076_p1[0]),
        .Q(x_21_load_1_reg_3152[0]),
        .R(1'b0));
  FDRE \x_21_load_1_reg_3152_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_65_fu_2076_p1[1]),
        .Q(x_21_load_1_reg_3152[1]),
        .R(1'b0));
  FDRE \x_21_load_1_reg_3152_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_65_fu_2076_p1[2]),
        .Q(x_21_load_1_reg_3152[2]),
        .R(1'b0));
  FDRE \x_21_load_1_reg_3152_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_65_fu_2076_p1[3]),
        .Q(x_21_load_1_reg_3152[3]),
        .R(1'b0));
  FDRE \x_21_load_1_reg_3152_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_65_fu_2076_p1[4]),
        .Q(x_21_load_1_reg_3152[4]),
        .R(1'b0));
  FDRE \x_21_load_1_reg_3152_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_65_fu_2076_p1[5]),
        .Q(x_21_load_1_reg_3152[5]),
        .R(1'b0));
  FDRE \x_21_load_1_reg_3152_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_65_fu_2076_p1[6]),
        .Q(x_21_load_1_reg_3152[6]),
        .R(1'b0));
  FDRE \x_21_load_1_reg_3152_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_65_fu_2076_p1[7]),
        .Q(x_21_load_1_reg_3152[7]),
        .R(1'b0));
  FDRE \x_22_load_1_reg_3162_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_68_fu_2093_p1[0]),
        .Q(x_22_load_1_reg_3162[0]),
        .R(1'b0));
  FDRE \x_22_load_1_reg_3162_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_68_fu_2093_p1[1]),
        .Q(x_22_load_1_reg_3162[1]),
        .R(1'b0));
  FDRE \x_22_load_1_reg_3162_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_68_fu_2093_p1[2]),
        .Q(x_22_load_1_reg_3162[2]),
        .R(1'b0));
  FDRE \x_22_load_1_reg_3162_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_68_fu_2093_p1[3]),
        .Q(x_22_load_1_reg_3162[3]),
        .R(1'b0));
  FDRE \x_22_load_1_reg_3162_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_68_fu_2093_p1[4]),
        .Q(x_22_load_1_reg_3162[4]),
        .R(1'b0));
  FDRE \x_22_load_1_reg_3162_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_68_fu_2093_p1[5]),
        .Q(x_22_load_1_reg_3162[5]),
        .R(1'b0));
  FDRE \x_22_load_1_reg_3162_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_68_fu_2093_p1[6]),
        .Q(x_22_load_1_reg_3162[6]),
        .R(1'b0));
  FDRE \x_22_load_1_reg_3162_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_68_fu_2093_p1[7]),
        .Q(x_22_load_1_reg_3162[7]),
        .R(1'b0));
  FDRE \x_23_load_1_reg_3172_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_71_fu_2106_p1[0]),
        .Q(x_23_load_1_reg_3172[0]),
        .R(1'b0));
  FDRE \x_23_load_1_reg_3172_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_71_fu_2106_p1[1]),
        .Q(x_23_load_1_reg_3172[1]),
        .R(1'b0));
  FDRE \x_23_load_1_reg_3172_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_71_fu_2106_p1[2]),
        .Q(x_23_load_1_reg_3172[2]),
        .R(1'b0));
  FDRE \x_23_load_1_reg_3172_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_71_fu_2106_p1[3]),
        .Q(x_23_load_1_reg_3172[3]),
        .R(1'b0));
  FDRE \x_23_load_1_reg_3172_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_71_fu_2106_p1[4]),
        .Q(x_23_load_1_reg_3172[4]),
        .R(1'b0));
  FDRE \x_23_load_1_reg_3172_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_71_fu_2106_p1[5]),
        .Q(x_23_load_1_reg_3172[5]),
        .R(1'b0));
  FDRE \x_23_load_1_reg_3172_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_71_fu_2106_p1[6]),
        .Q(x_23_load_1_reg_3172[6]),
        .R(1'b0));
  FDRE \x_23_load_1_reg_3172_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_71_fu_2106_p1[7]),
        .Q(x_23_load_1_reg_3172[7]),
        .R(1'b0));
  FDRE \x_24_load_1_reg_3182_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_74_fu_2123_p1[0]),
        .Q(x_24_load_1_reg_3182[0]),
        .R(1'b0));
  FDRE \x_24_load_1_reg_3182_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_74_fu_2123_p1[1]),
        .Q(x_24_load_1_reg_3182[1]),
        .R(1'b0));
  FDRE \x_24_load_1_reg_3182_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_74_fu_2123_p1[2]),
        .Q(x_24_load_1_reg_3182[2]),
        .R(1'b0));
  FDRE \x_24_load_1_reg_3182_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_74_fu_2123_p1[3]),
        .Q(x_24_load_1_reg_3182[3]),
        .R(1'b0));
  FDRE \x_24_load_1_reg_3182_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_74_fu_2123_p1[4]),
        .Q(x_24_load_1_reg_3182[4]),
        .R(1'b0));
  FDRE \x_24_load_1_reg_3182_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_74_fu_2123_p1[5]),
        .Q(x_24_load_1_reg_3182[5]),
        .R(1'b0));
  FDRE \x_24_load_1_reg_3182_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_74_fu_2123_p1[6]),
        .Q(x_24_load_1_reg_3182[6]),
        .R(1'b0));
  FDRE \x_24_load_1_reg_3182_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_74_fu_2123_p1[7]),
        .Q(x_24_load_1_reg_3182[7]),
        .R(1'b0));
  FDRE \x_25_load_1_reg_3192_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_77_fu_2136_p1[0]),
        .Q(x_25_load_1_reg_3192[0]),
        .R(1'b0));
  FDRE \x_25_load_1_reg_3192_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_77_fu_2136_p1[1]),
        .Q(x_25_load_1_reg_3192[1]),
        .R(1'b0));
  FDRE \x_25_load_1_reg_3192_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_77_fu_2136_p1[2]),
        .Q(x_25_load_1_reg_3192[2]),
        .R(1'b0));
  FDRE \x_25_load_1_reg_3192_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_77_fu_2136_p1[3]),
        .Q(x_25_load_1_reg_3192[3]),
        .R(1'b0));
  FDRE \x_25_load_1_reg_3192_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_77_fu_2136_p1[4]),
        .Q(x_25_load_1_reg_3192[4]),
        .R(1'b0));
  FDRE \x_25_load_1_reg_3192_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_77_fu_2136_p1[5]),
        .Q(x_25_load_1_reg_3192[5]),
        .R(1'b0));
  FDRE \x_25_load_1_reg_3192_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_77_fu_2136_p1[6]),
        .Q(x_25_load_1_reg_3192[6]),
        .R(1'b0));
  FDRE \x_25_load_1_reg_3192_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_77_fu_2136_p1[7]),
        .Q(x_25_load_1_reg_3192[7]),
        .R(1'b0));
  FDRE \x_26_load_1_reg_3202_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_80_fu_2153_p1[0]),
        .Q(x_26_load_1_reg_3202[0]),
        .R(1'b0));
  FDRE \x_26_load_1_reg_3202_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_80_fu_2153_p1[1]),
        .Q(x_26_load_1_reg_3202[1]),
        .R(1'b0));
  FDRE \x_26_load_1_reg_3202_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_80_fu_2153_p1[2]),
        .Q(x_26_load_1_reg_3202[2]),
        .R(1'b0));
  FDRE \x_26_load_1_reg_3202_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_80_fu_2153_p1[3]),
        .Q(x_26_load_1_reg_3202[3]),
        .R(1'b0));
  FDRE \x_26_load_1_reg_3202_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_80_fu_2153_p1[4]),
        .Q(x_26_load_1_reg_3202[4]),
        .R(1'b0));
  FDRE \x_26_load_1_reg_3202_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_80_fu_2153_p1[5]),
        .Q(x_26_load_1_reg_3202[5]),
        .R(1'b0));
  FDRE \x_26_load_1_reg_3202_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_80_fu_2153_p1[6]),
        .Q(x_26_load_1_reg_3202[6]),
        .R(1'b0));
  FDRE \x_26_load_1_reg_3202_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_80_fu_2153_p1[7]),
        .Q(x_26_load_1_reg_3202[7]),
        .R(1'b0));
  FDRE \x_27_load_1_reg_3212_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_83_fu_2166_p1[0]),
        .Q(x_27_load_1_reg_3212[0]),
        .R(1'b0));
  FDRE \x_27_load_1_reg_3212_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_83_fu_2166_p1[1]),
        .Q(x_27_load_1_reg_3212[1]),
        .R(1'b0));
  FDRE \x_27_load_1_reg_3212_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_83_fu_2166_p1[2]),
        .Q(x_27_load_1_reg_3212[2]),
        .R(1'b0));
  FDRE \x_27_load_1_reg_3212_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_83_fu_2166_p1[3]),
        .Q(x_27_load_1_reg_3212[3]),
        .R(1'b0));
  FDRE \x_27_load_1_reg_3212_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_83_fu_2166_p1[4]),
        .Q(x_27_load_1_reg_3212[4]),
        .R(1'b0));
  FDRE \x_27_load_1_reg_3212_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_83_fu_2166_p1[5]),
        .Q(x_27_load_1_reg_3212[5]),
        .R(1'b0));
  FDRE \x_27_load_1_reg_3212_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_83_fu_2166_p1[6]),
        .Q(x_27_load_1_reg_3212[6]),
        .R(1'b0));
  FDRE \x_27_load_1_reg_3212_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_83_fu_2166_p1[7]),
        .Q(x_27_load_1_reg_3212[7]),
        .R(1'b0));
  FDRE \x_28_load_1_reg_3222_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_86_fu_2183_p1[0]),
        .Q(x_28_load_1_reg_3222[0]),
        .R(1'b0));
  FDRE \x_28_load_1_reg_3222_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_86_fu_2183_p1[1]),
        .Q(x_28_load_1_reg_3222[1]),
        .R(1'b0));
  FDRE \x_28_load_1_reg_3222_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_86_fu_2183_p1[2]),
        .Q(x_28_load_1_reg_3222[2]),
        .R(1'b0));
  FDRE \x_28_load_1_reg_3222_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_86_fu_2183_p1[3]),
        .Q(x_28_load_1_reg_3222[3]),
        .R(1'b0));
  FDRE \x_28_load_1_reg_3222_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_86_fu_2183_p1[4]),
        .Q(x_28_load_1_reg_3222[4]),
        .R(1'b0));
  FDRE \x_28_load_1_reg_3222_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_86_fu_2183_p1[5]),
        .Q(x_28_load_1_reg_3222[5]),
        .R(1'b0));
  FDRE \x_28_load_1_reg_3222_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_86_fu_2183_p1[6]),
        .Q(x_28_load_1_reg_3222[6]),
        .R(1'b0));
  FDRE \x_28_load_1_reg_3222_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_86_fu_2183_p1[7]),
        .Q(x_28_load_1_reg_3222[7]),
        .R(1'b0));
  FDRE \x_29_load_1_reg_3232_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_89_fu_2196_p1[0]),
        .Q(x_29_load_1_reg_3232[0]),
        .R(1'b0));
  FDRE \x_29_load_1_reg_3232_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_89_fu_2196_p1[1]),
        .Q(x_29_load_1_reg_3232[1]),
        .R(1'b0));
  FDRE \x_29_load_1_reg_3232_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_89_fu_2196_p1[2]),
        .Q(x_29_load_1_reg_3232[2]),
        .R(1'b0));
  FDRE \x_29_load_1_reg_3232_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_89_fu_2196_p1[3]),
        .Q(x_29_load_1_reg_3232[3]),
        .R(1'b0));
  FDRE \x_29_load_1_reg_3232_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_89_fu_2196_p1[4]),
        .Q(x_29_load_1_reg_3232[4]),
        .R(1'b0));
  FDRE \x_29_load_1_reg_3232_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_89_fu_2196_p1[5]),
        .Q(x_29_load_1_reg_3232[5]),
        .R(1'b0));
  FDRE \x_29_load_1_reg_3232_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_89_fu_2196_p1[6]),
        .Q(x_29_load_1_reg_3232[6]),
        .R(1'b0));
  FDRE \x_29_load_1_reg_3232_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_89_fu_2196_p1[7]),
        .Q(x_29_load_1_reg_3232[7]),
        .R(1'b0));
  FDRE \x_2_load_reg_2789_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_2_q0[0]),
        .Q(x_2_load_reg_2789[0]),
        .R(1'b0));
  FDRE \x_2_load_reg_2789_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_2_q0[1]),
        .Q(x_2_load_reg_2789[1]),
        .R(1'b0));
  FDRE \x_2_load_reg_2789_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_2_q0[2]),
        .Q(x_2_load_reg_2789[2]),
        .R(1'b0));
  FDRE \x_2_load_reg_2789_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_2_q0[3]),
        .Q(x_2_load_reg_2789[3]),
        .R(1'b0));
  FDRE \x_2_load_reg_2789_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_2_q0[4]),
        .Q(x_2_load_reg_2789[4]),
        .R(1'b0));
  FDRE \x_2_load_reg_2789_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_2_q0[5]),
        .Q(x_2_load_reg_2789[5]),
        .R(1'b0));
  FDRE \x_2_load_reg_2789_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_2_q0[6]),
        .Q(x_2_load_reg_2789[6]),
        .R(1'b0));
  FDRE \x_2_load_reg_2789_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_2_q0[7]),
        .Q(x_2_load_reg_2789[7]),
        .R(1'b0));
  FDRE \x_30_load_1_reg_3242_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_92_fu_2213_p1[0]),
        .Q(x_30_load_1_reg_3242[0]),
        .R(1'b0));
  FDRE \x_30_load_1_reg_3242_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_92_fu_2213_p1[1]),
        .Q(x_30_load_1_reg_3242[1]),
        .R(1'b0));
  FDRE \x_30_load_1_reg_3242_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_92_fu_2213_p1[2]),
        .Q(x_30_load_1_reg_3242[2]),
        .R(1'b0));
  FDRE \x_30_load_1_reg_3242_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_92_fu_2213_p1[3]),
        .Q(x_30_load_1_reg_3242[3]),
        .R(1'b0));
  FDRE \x_30_load_1_reg_3242_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_92_fu_2213_p1[4]),
        .Q(x_30_load_1_reg_3242[4]),
        .R(1'b0));
  FDRE \x_30_load_1_reg_3242_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_92_fu_2213_p1[5]),
        .Q(x_30_load_1_reg_3242[5]),
        .R(1'b0));
  FDRE \x_30_load_1_reg_3242_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_92_fu_2213_p1[6]),
        .Q(x_30_load_1_reg_3242[6]),
        .R(1'b0));
  FDRE \x_30_load_1_reg_3242_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_92_fu_2213_p1[7]),
        .Q(x_30_load_1_reg_3242[7]),
        .R(1'b0));
  FDRE \x_31_load_1_reg_3252_reg[0] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_95_fu_2226_p1[0]),
        .Q(x_31_load_1_reg_3252[0]),
        .R(1'b0));
  FDRE \x_31_load_1_reg_3252_reg[1] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_95_fu_2226_p1[1]),
        .Q(x_31_load_1_reg_3252[1]),
        .R(1'b0));
  FDRE \x_31_load_1_reg_3252_reg[2] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_95_fu_2226_p1[2]),
        .Q(x_31_load_1_reg_3252[2]),
        .R(1'b0));
  FDRE \x_31_load_1_reg_3252_reg[3] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_95_fu_2226_p1[3]),
        .Q(x_31_load_1_reg_3252[3]),
        .R(1'b0));
  FDRE \x_31_load_1_reg_3252_reg[4] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_95_fu_2226_p1[4]),
        .Q(x_31_load_1_reg_3252[4]),
        .R(1'b0));
  FDRE \x_31_load_1_reg_3252_reg[5] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_95_fu_2226_p1[5]),
        .Q(x_31_load_1_reg_3252[5]),
        .R(1'b0));
  FDRE \x_31_load_1_reg_3252_reg[6] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_95_fu_2226_p1[6]),
        .Q(x_31_load_1_reg_3252[6]),
        .R(1'b0));
  FDRE \x_31_load_1_reg_3252_reg[7] 
       (.C(ap_clk),
        .CE(x_16_address01),
        .D(zext_ln15_95_fu_2226_p1[7]),
        .Q(x_31_load_1_reg_3252[7]),
        .R(1'b0));
  FDRE \x_3_load_reg_2799_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_3_q0[0]),
        .Q(x_3_load_reg_2799[0]),
        .R(1'b0));
  FDRE \x_3_load_reg_2799_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_3_q0[1]),
        .Q(x_3_load_reg_2799[1]),
        .R(1'b0));
  FDRE \x_3_load_reg_2799_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_3_q0[2]),
        .Q(x_3_load_reg_2799[2]),
        .R(1'b0));
  FDRE \x_3_load_reg_2799_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_3_q0[3]),
        .Q(x_3_load_reg_2799[3]),
        .R(1'b0));
  FDRE \x_3_load_reg_2799_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_3_q0[4]),
        .Q(x_3_load_reg_2799[4]),
        .R(1'b0));
  FDRE \x_3_load_reg_2799_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_3_q0[5]),
        .Q(x_3_load_reg_2799[5]),
        .R(1'b0));
  FDRE \x_3_load_reg_2799_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_3_q0[6]),
        .Q(x_3_load_reg_2799[6]),
        .R(1'b0));
  FDRE \x_3_load_reg_2799_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_3_q0[7]),
        .Q(x_3_load_reg_2799[7]),
        .R(1'b0));
  FDRE \x_4_load_reg_2809_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_4_q0[0]),
        .Q(x_4_load_reg_2809[0]),
        .R(1'b0));
  FDRE \x_4_load_reg_2809_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_4_q0[1]),
        .Q(x_4_load_reg_2809[1]),
        .R(1'b0));
  FDRE \x_4_load_reg_2809_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_4_q0[2]),
        .Q(x_4_load_reg_2809[2]),
        .R(1'b0));
  FDRE \x_4_load_reg_2809_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_4_q0[3]),
        .Q(x_4_load_reg_2809[3]),
        .R(1'b0));
  FDRE \x_4_load_reg_2809_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_4_q0[4]),
        .Q(x_4_load_reg_2809[4]),
        .R(1'b0));
  FDRE \x_4_load_reg_2809_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_4_q0[5]),
        .Q(x_4_load_reg_2809[5]),
        .R(1'b0));
  FDRE \x_4_load_reg_2809_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_4_q0[6]),
        .Q(x_4_load_reg_2809[6]),
        .R(1'b0));
  FDRE \x_4_load_reg_2809_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_4_q0[7]),
        .Q(x_4_load_reg_2809[7]),
        .R(1'b0));
  FDRE \x_5_load_reg_2819_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_5_q0[0]),
        .Q(x_5_load_reg_2819[0]),
        .R(1'b0));
  FDRE \x_5_load_reg_2819_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_5_q0[1]),
        .Q(x_5_load_reg_2819[1]),
        .R(1'b0));
  FDRE \x_5_load_reg_2819_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_5_q0[2]),
        .Q(x_5_load_reg_2819[2]),
        .R(1'b0));
  FDRE \x_5_load_reg_2819_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_5_q0[3]),
        .Q(x_5_load_reg_2819[3]),
        .R(1'b0));
  FDRE \x_5_load_reg_2819_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_5_q0[4]),
        .Q(x_5_load_reg_2819[4]),
        .R(1'b0));
  FDRE \x_5_load_reg_2819_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_5_q0[5]),
        .Q(x_5_load_reg_2819[5]),
        .R(1'b0));
  FDRE \x_5_load_reg_2819_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_5_q0[6]),
        .Q(x_5_load_reg_2819[6]),
        .R(1'b0));
  FDRE \x_5_load_reg_2819_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_5_q0[7]),
        .Q(x_5_load_reg_2819[7]),
        .R(1'b0));
  FDRE \x_6_load_reg_2829_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_6_q0[0]),
        .Q(x_6_load_reg_2829[0]),
        .R(1'b0));
  FDRE \x_6_load_reg_2829_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_6_q0[1]),
        .Q(x_6_load_reg_2829[1]),
        .R(1'b0));
  FDRE \x_6_load_reg_2829_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_6_q0[2]),
        .Q(x_6_load_reg_2829[2]),
        .R(1'b0));
  FDRE \x_6_load_reg_2829_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_6_q0[3]),
        .Q(x_6_load_reg_2829[3]),
        .R(1'b0));
  FDRE \x_6_load_reg_2829_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_6_q0[4]),
        .Q(x_6_load_reg_2829[4]),
        .R(1'b0));
  FDRE \x_6_load_reg_2829_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_6_q0[5]),
        .Q(x_6_load_reg_2829[5]),
        .R(1'b0));
  FDRE \x_6_load_reg_2829_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_6_q0[6]),
        .Q(x_6_load_reg_2829[6]),
        .R(1'b0));
  FDRE \x_6_load_reg_2829_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_6_q0[7]),
        .Q(x_6_load_reg_2829[7]),
        .R(1'b0));
  FDRE \x_7_load_reg_2839_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_7_q0[0]),
        .Q(x_7_load_reg_2839[0]),
        .R(1'b0));
  FDRE \x_7_load_reg_2839_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_7_q0[1]),
        .Q(x_7_load_reg_2839[1]),
        .R(1'b0));
  FDRE \x_7_load_reg_2839_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_7_q0[2]),
        .Q(x_7_load_reg_2839[2]),
        .R(1'b0));
  FDRE \x_7_load_reg_2839_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_7_q0[3]),
        .Q(x_7_load_reg_2839[3]),
        .R(1'b0));
  FDRE \x_7_load_reg_2839_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_7_q0[4]),
        .Q(x_7_load_reg_2839[4]),
        .R(1'b0));
  FDRE \x_7_load_reg_2839_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_7_q0[5]),
        .Q(x_7_load_reg_2839[5]),
        .R(1'b0));
  FDRE \x_7_load_reg_2839_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_7_q0[6]),
        .Q(x_7_load_reg_2839[6]),
        .R(1'b0));
  FDRE \x_7_load_reg_2839_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_7_q0[7]),
        .Q(x_7_load_reg_2839[7]),
        .R(1'b0));
  FDRE \x_8_load_reg_2849_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_8_q0[0]),
        .Q(x_8_load_reg_2849[0]),
        .R(1'b0));
  FDRE \x_8_load_reg_2849_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_8_q0[1]),
        .Q(x_8_load_reg_2849[1]),
        .R(1'b0));
  FDRE \x_8_load_reg_2849_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_8_q0[2]),
        .Q(x_8_load_reg_2849[2]),
        .R(1'b0));
  FDRE \x_8_load_reg_2849_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_8_q0[3]),
        .Q(x_8_load_reg_2849[3]),
        .R(1'b0));
  FDRE \x_8_load_reg_2849_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_8_q0[4]),
        .Q(x_8_load_reg_2849[4]),
        .R(1'b0));
  FDRE \x_8_load_reg_2849_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_8_q0[5]),
        .Q(x_8_load_reg_2849[5]),
        .R(1'b0));
  FDRE \x_8_load_reg_2849_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_8_q0[6]),
        .Q(x_8_load_reg_2849[6]),
        .R(1'b0));
  FDRE \x_8_load_reg_2849_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_8_q0[7]),
        .Q(x_8_load_reg_2849[7]),
        .R(1'b0));
  FDRE \x_9_load_reg_2859_reg[0] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_9_q0[0]),
        .Q(x_9_load_reg_2859[0]),
        .R(1'b0));
  FDRE \x_9_load_reg_2859_reg[1] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_9_q0[1]),
        .Q(x_9_load_reg_2859[1]),
        .R(1'b0));
  FDRE \x_9_load_reg_2859_reg[2] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_9_q0[2]),
        .Q(x_9_load_reg_2859[2]),
        .R(1'b0));
  FDRE \x_9_load_reg_2859_reg[3] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_9_q0[3]),
        .Q(x_9_load_reg_2859[3]),
        .R(1'b0));
  FDRE \x_9_load_reg_2859_reg[4] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_9_q0[4]),
        .Q(x_9_load_reg_2859[4]),
        .R(1'b0));
  FDRE \x_9_load_reg_2859_reg[5] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_9_q0[5]),
        .Q(x_9_load_reg_2859[5]),
        .R(1'b0));
  FDRE \x_9_load_reg_2859_reg[6] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_9_q0[6]),
        .Q(x_9_load_reg_2859[6]),
        .R(1'b0));
  FDRE \x_9_load_reg_2859_reg[7] 
       (.C(ap_clk),
        .CE(x_0_load_reg_27690),
        .D(x_9_q0[7]),
        .Q(x_9_load_reg_2859[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi
   (ap_rst_n_0,
    ap_rst_n_1,
    D,
    SR,
    ap_rst_n_inv,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    b_reg0,
    sub_ln15_16_fu_2010_p2,
    m_reg_reg_i_2__0,
    sub_ln15_18_fu_2040_p2,
    m_reg_reg_i_2__1,
    sub_ln15_20_fu_2070_p2,
    m_reg_reg_i_2__2,
    sub_ln15_22_fu_2100_p2,
    m_reg_reg_i_2__3,
    sub_ln15_24_fu_2130_p2,
    m_reg_reg_i_2__4,
    sub_ln15_26_fu_2160_p2,
    m_reg_reg_i_2__5,
    sub_ln15_28_fu_2190_p2,
    m_reg_reg_i_2__6,
    sub_ln15_30_fu_2220_p2,
    \x_1_load_reg_2779_reg[7] ,
    sub_ln15_fu_1378_p2,
    \x_3_load_reg_2799_reg[7] ,
    sub_ln15_2_fu_1408_p2,
    \x_5_load_reg_2819_reg[7] ,
    sub_ln15_4_fu_1438_p2,
    \x_7_load_reg_2839_reg[7] ,
    sub_ln15_6_fu_1468_p2,
    \x_9_load_reg_2859_reg[7] ,
    sub_ln15_8_fu_1498_p2,
    \x_11_load_reg_2879_reg[7] ,
    sub_ln15_10_fu_1528_p2,
    \x_13_load_reg_2899_reg[7] ,
    sub_ln15_12_fu_1558_p2,
    \x_15_load_reg_2919_reg[7] ,
    sub_ln15_14_fu_1588_p2,
    s_axi_control_RDATA,
    s_axi_control_RVALID,
    s_axi_control_ARREADY,
    s_axi_control_WREADY,
    s_axi_control_AWREADY,
    interrupt,
    s_axi_control_BVALID,
    ap_rst_n,
    ap_enable_reg_pp0_iter4_reg,
    ap_enable_reg_pp0_iter3,
    Q,
    ap_enable_reg_pp0_iter0,
    mem_reg_31,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    mem_reg_32,
    p_reg_reg,
    m_reg_reg,
    p_reg_reg_0,
    m_reg_reg_0,
    p_reg_reg_1,
    m_reg_reg_1,
    p_reg_reg_2,
    m_reg_reg_2,
    p_reg_reg_3,
    m_reg_reg_3,
    p_reg_reg_4,
    m_reg_reg_4,
    p_reg_reg_5,
    m_reg_reg_5,
    p_reg_reg_6,
    m_reg_reg_6,
    p_reg_reg_7,
    m_reg_reg_7,
    p_reg_reg_8,
    m_reg_reg_8,
    p_reg_reg_9,
    m_reg_reg_9,
    p_reg_reg_10,
    m_reg_reg_10,
    p_reg_reg_11,
    m_reg_reg_11,
    p_reg_reg_12,
    m_reg_reg_12,
    p_reg_reg_13,
    m_reg_reg_13,
    p_reg_reg_14,
    m_reg_reg_14,
    ap_enable_reg_pp0_iter1,
    mem_reg_33,
    ap_clk,
    s_axi_control_WDATA,
    s_axi_control_AWADDR,
    y_sqrt,
    s_axi_control_RREADY,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    s_axi_control_WSTRB,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [1:0]D;
  output [0:0]SR;
  output ap_rst_n_inv;
  output [7:0]mem_reg;
  output [7:0]mem_reg_0;
  output [7:0]mem_reg_1;
  output [7:0]mem_reg_2;
  output [7:0]mem_reg_3;
  output [7:0]mem_reg_4;
  output [7:0]mem_reg_5;
  output [7:0]mem_reg_6;
  output [7:0]mem_reg_7;
  output [7:0]mem_reg_8;
  output [7:0]mem_reg_9;
  output [7:0]mem_reg_10;
  output [7:0]mem_reg_11;
  output [7:0]mem_reg_12;
  output [7:0]mem_reg_13;
  output [7:0]mem_reg_14;
  output [7:0]mem_reg_15;
  output [7:0]mem_reg_16;
  output [7:0]mem_reg_17;
  output [7:0]mem_reg_18;
  output [7:0]mem_reg_19;
  output [7:0]mem_reg_20;
  output [7:0]mem_reg_21;
  output [7:0]mem_reg_22;
  output [7:0]mem_reg_23;
  output [7:0]mem_reg_24;
  output [7:0]mem_reg_25;
  output [7:0]mem_reg_26;
  output [7:0]mem_reg_27;
  output [7:0]mem_reg_28;
  output [7:0]mem_reg_29;
  output [7:0]mem_reg_30;
  output [8:0]b_reg0;
  output [8:0]sub_ln15_16_fu_2010_p2;
  output [8:0]m_reg_reg_i_2__0;
  output [8:0]sub_ln15_18_fu_2040_p2;
  output [8:0]m_reg_reg_i_2__1;
  output [8:0]sub_ln15_20_fu_2070_p2;
  output [8:0]m_reg_reg_i_2__2;
  output [8:0]sub_ln15_22_fu_2100_p2;
  output [8:0]m_reg_reg_i_2__3;
  output [8:0]sub_ln15_24_fu_2130_p2;
  output [8:0]m_reg_reg_i_2__4;
  output [8:0]sub_ln15_26_fu_2160_p2;
  output [8:0]m_reg_reg_i_2__5;
  output [8:0]sub_ln15_28_fu_2190_p2;
  output [8:0]m_reg_reg_i_2__6;
  output [8:0]sub_ln15_30_fu_2220_p2;
  output [8:0]\x_1_load_reg_2779_reg[7] ;
  output [8:0]sub_ln15_fu_1378_p2;
  output [8:0]\x_3_load_reg_2799_reg[7] ;
  output [8:0]sub_ln15_2_fu_1408_p2;
  output [8:0]\x_5_load_reg_2819_reg[7] ;
  output [8:0]sub_ln15_4_fu_1438_p2;
  output [8:0]\x_7_load_reg_2839_reg[7] ;
  output [8:0]sub_ln15_6_fu_1468_p2;
  output [8:0]\x_9_load_reg_2859_reg[7] ;
  output [8:0]sub_ln15_8_fu_1498_p2;
  output [8:0]\x_11_load_reg_2879_reg[7] ;
  output [8:0]sub_ln15_10_fu_1528_p2;
  output [8:0]\x_13_load_reg_2899_reg[7] ;
  output [8:0]sub_ln15_12_fu_1558_p2;
  output [8:0]\x_15_load_reg_2919_reg[7] ;
  output [8:0]sub_ln15_14_fu_1588_p2;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_RVALID;
  output s_axi_control_ARREADY;
  output s_axi_control_WREADY;
  output s_axi_control_AWREADY;
  output interrupt;
  output s_axi_control_BVALID;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter3;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [5:0]mem_reg_31;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [4:0]mem_reg_32;
  input [7:0]p_reg_reg;
  input [7:0]m_reg_reg;
  input [7:0]p_reg_reg_0;
  input [7:0]m_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [7:0]m_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input [7:0]m_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input [7:0]m_reg_reg_3;
  input [7:0]p_reg_reg_4;
  input [7:0]m_reg_reg_4;
  input [7:0]p_reg_reg_5;
  input [7:0]m_reg_reg_5;
  input [7:0]p_reg_reg_6;
  input [7:0]m_reg_reg_6;
  input [7:0]p_reg_reg_7;
  input [7:0]m_reg_reg_7;
  input [7:0]p_reg_reg_8;
  input [7:0]m_reg_reg_8;
  input [7:0]p_reg_reg_9;
  input [7:0]m_reg_reg_9;
  input [7:0]p_reg_reg_10;
  input [7:0]m_reg_reg_10;
  input [7:0]p_reg_reg_11;
  input [7:0]m_reg_reg_11;
  input [7:0]p_reg_reg_12;
  input [7:0]m_reg_reg_12;
  input [7:0]p_reg_reg_13;
  input [7:0]m_reg_reg_13;
  input [7:0]p_reg_reg_14;
  input [7:0]m_reg_reg_14;
  input ap_enable_reg_pp0_iter1;
  input mem_reg_33;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [11:0]s_axi_control_AWADDR;
  input [15:0]y_sqrt;
  input s_axi_control_RREADY;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input [11:0]s_axi_control_ARADDR;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_i_2_n_2;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_2;
  wire auto_restart_status_reg_n_2;
  wire aw_hs;
  wire [8:0]b_reg0;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_2;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart_i_1_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_reg_n_2;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier[1]_i_2_n_2 ;
  wire \int_ier[1]_i_3_n_2 ;
  wire \int_ier[1]_i_4_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire \int_ier_reg_n_2_[1] ;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire \int_isr_reg_n_2_[1] ;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire int_task_ap_done_i_1_n_2;
  wire int_task_ap_done_i_3_n_2;
  wire int_task_ap_done_i_4_n_2;
  wire int_task_ap_done_i_5_n_2;
  wire int_task_ap_done_i_6_n_2;
  wire int_x_0_n_50;
  wire int_x_0_n_51;
  wire int_x_0_n_52;
  wire int_x_0_n_53;
  wire int_x_0_n_54;
  wire int_x_0_n_55;
  wire int_x_0_n_56;
  wire int_x_0_n_57;
  wire int_x_0_n_58;
  wire int_x_0_n_59;
  wire int_x_0_n_60;
  wire int_x_0_n_61;
  wire int_x_0_n_62;
  wire int_x_0_n_63;
  wire int_x_0_n_64;
  wire int_x_0_n_65;
  wire int_x_0_n_66;
  wire int_x_0_n_67;
  wire int_x_0_n_68;
  wire int_x_0_n_69;
  wire [31:0]int_x_0_q0;
  wire [31:16]int_x_0_q1;
  wire int_x_0_read;
  wire int_x_0_read0;
  wire \int_x_0_shift0[0]_i_1_n_2 ;
  wire \int_x_0_shift0[1]_i_1_n_2 ;
  wire \int_x_0_shift0_reg_n_2_[0] ;
  wire \int_x_0_shift0_reg_n_2_[1] ;
  wire int_x_0_write0;
  wire int_x_0_write_i_1_n_2;
  wire int_x_0_write_i_3_n_2;
  wire int_x_0_write_reg_n_2;
  wire int_x_10_n_34;
  wire int_x_10_n_35;
  wire int_x_10_n_36;
  wire int_x_10_n_37;
  wire int_x_10_n_38;
  wire int_x_10_n_39;
  wire int_x_10_n_40;
  wire int_x_10_n_41;
  wire int_x_10_n_42;
  wire int_x_10_n_43;
  wire int_x_10_n_44;
  wire int_x_10_n_45;
  wire int_x_10_n_46;
  wire int_x_10_n_47;
  wire int_x_10_n_48;
  wire int_x_10_n_49;
  wire int_x_10_n_50;
  wire int_x_10_n_51;
  wire int_x_10_n_52;
  wire int_x_10_n_53;
  wire int_x_10_n_54;
  wire int_x_10_n_55;
  wire int_x_10_n_56;
  wire int_x_10_n_57;
  wire int_x_10_n_58;
  wire int_x_10_n_59;
  wire int_x_10_n_60;
  wire int_x_10_n_61;
  wire int_x_10_n_62;
  wire int_x_10_n_63;
  wire int_x_10_n_64;
  wire int_x_10_n_65;
  wire [31:0]int_x_10_q0;
  wire int_x_10_read;
  wire int_x_10_read0;
  wire int_x_10_write0;
  wire int_x_10_write_i_1_n_2;
  wire int_x_10_write_reg_n_2;
  wire [31:0]int_x_11_q0;
  wire [31:0]int_x_11_q1;
  wire int_x_11_read;
  wire int_x_11_read0;
  wire int_x_11_write0;
  wire int_x_11_write_i_1_n_2;
  wire int_x_11_write_reg_n_2;
  wire int_x_12_n_66;
  wire int_x_12_n_67;
  wire int_x_12_n_68;
  wire int_x_12_n_69;
  wire [31:0]int_x_12_q0;
  wire [31:0]int_x_12_q1;
  wire int_x_12_read;
  wire int_x_12_read0;
  wire int_x_12_write0;
  wire int_x_12_write_i_1_n_2;
  wire int_x_12_write_reg_n_2;
  wire int_x_13_n_34;
  wire int_x_13_n_35;
  wire int_x_13_n_36;
  wire int_x_13_n_37;
  wire int_x_13_n_38;
  wire int_x_13_n_39;
  wire int_x_13_n_40;
  wire int_x_13_n_41;
  wire int_x_13_n_42;
  wire int_x_13_n_43;
  wire int_x_13_n_44;
  wire int_x_13_n_45;
  wire int_x_13_n_46;
  wire int_x_13_n_47;
  wire int_x_13_n_48;
  wire int_x_13_n_49;
  wire int_x_13_n_50;
  wire int_x_13_n_51;
  wire int_x_13_n_52;
  wire int_x_13_n_53;
  wire int_x_13_n_54;
  wire int_x_13_n_55;
  wire int_x_13_n_56;
  wire int_x_13_n_57;
  wire int_x_13_n_58;
  wire int_x_13_n_59;
  wire int_x_13_n_60;
  wire int_x_13_n_61;
  wire int_x_13_n_62;
  wire int_x_13_n_63;
  wire int_x_13_n_64;
  wire int_x_13_n_65;
  wire [31:0]int_x_13_q0;
  wire int_x_13_read;
  wire int_x_13_read0;
  wire int_x_13_write0;
  wire int_x_13_write_i_1_n_2;
  wire int_x_13_write_reg_n_2;
  wire int_x_14_n_34;
  wire int_x_14_n_35;
  wire int_x_14_n_36;
  wire int_x_14_n_37;
  wire int_x_14_n_38;
  wire int_x_14_n_39;
  wire int_x_14_n_40;
  wire int_x_14_n_41;
  wire int_x_14_n_42;
  wire int_x_14_n_43;
  wire int_x_14_n_44;
  wire int_x_14_n_45;
  wire int_x_14_n_46;
  wire int_x_14_n_47;
  wire int_x_14_n_48;
  wire int_x_14_n_49;
  wire int_x_14_n_50;
  wire int_x_14_n_51;
  wire int_x_14_n_52;
  wire int_x_14_n_53;
  wire int_x_14_n_54;
  wire int_x_14_n_55;
  wire int_x_14_n_56;
  wire int_x_14_n_57;
  wire int_x_14_n_58;
  wire int_x_14_n_59;
  wire int_x_14_n_60;
  wire int_x_14_n_61;
  wire int_x_14_n_62;
  wire int_x_14_n_63;
  wire int_x_14_n_64;
  wire int_x_14_n_65;
  wire [31:0]int_x_14_q0;
  wire int_x_14_read;
  wire int_x_14_read0;
  wire int_x_14_read_i_2_n_2;
  wire int_x_14_write0;
  wire int_x_14_write_i_1_n_2;
  wire int_x_14_write_reg_n_2;
  wire int_x_15_n_67;
  wire int_x_15_n_68;
  wire int_x_15_n_69;
  wire int_x_15_n_70;
  wire [31:0]int_x_15_q0;
  wire [31:0]int_x_15_q1;
  wire int_x_15_read;
  wire int_x_15_read0;
  wire int_x_15_read_i_2_n_2;
  wire int_x_15_write_i_1_n_2;
  wire int_x_15_write_i_2_n_2;
  wire int_x_15_write_i_3_n_2;
  wire int_x_15_write_reg_n_2;
  wire [31:0]int_x_16_q1;
  wire int_x_16_read;
  wire int_x_16_read0;
  wire int_x_16_read_i_2_n_2;
  wire int_x_16_read_i_3_n_2;
  wire \int_x_16_shift0[0]_i_1_n_2 ;
  wire \int_x_16_shift0[1]_i_1_n_2 ;
  wire \int_x_16_shift0_reg_n_2_[0] ;
  wire \int_x_16_shift0_reg_n_2_[1] ;
  wire int_x_16_write0;
  wire int_x_16_write_i_1_n_2;
  wire int_x_16_write_i_3_n_2;
  wire int_x_16_write_reg_n_2;
  wire [31:0]int_x_17_q1;
  wire int_x_17_read;
  wire int_x_17_read0;
  wire int_x_17_read_i_2_n_2;
  wire int_x_17_write0;
  wire int_x_17_write_i_1_n_2;
  wire int_x_17_write_i_3_n_2;
  wire int_x_17_write_i_4_n_2;
  wire int_x_17_write_reg_n_2;
  wire [31:0]int_x_18_q1;
  wire int_x_18_read;
  wire int_x_18_read0;
  wire int_x_18_write0;
  wire int_x_18_write_i_1_n_2;
  wire int_x_18_write_reg_n_2;
  wire int_x_19_n_10;
  wire int_x_19_n_11;
  wire int_x_19_n_12;
  wire int_x_19_n_13;
  wire int_x_19_n_14;
  wire int_x_19_n_15;
  wire int_x_19_n_16;
  wire int_x_19_n_17;
  wire int_x_19_n_18;
  wire int_x_19_n_19;
  wire int_x_19_n_20;
  wire int_x_19_n_21;
  wire int_x_19_n_22;
  wire int_x_19_n_23;
  wire int_x_19_n_24;
  wire int_x_19_n_25;
  wire int_x_19_n_26;
  wire int_x_19_n_27;
  wire int_x_19_n_28;
  wire int_x_19_n_29;
  wire int_x_19_n_30;
  wire int_x_19_n_31;
  wire int_x_19_n_32;
  wire int_x_19_n_33;
  wire int_x_19_n_34;
  wire int_x_19_n_35;
  wire int_x_19_n_36;
  wire int_x_19_n_37;
  wire int_x_19_n_38;
  wire int_x_19_n_39;
  wire int_x_19_n_40;
  wire int_x_19_n_41;
  wire int_x_19_read;
  wire int_x_19_read0;
  wire int_x_19_read_i_2_n_2;
  wire int_x_19_write0;
  wire int_x_19_write_i_1_n_2;
  wire int_x_19_write_reg_n_2;
  wire [31:0]int_x_1_q0;
  wire [31:0]int_x_1_q1;
  wire int_x_1_read;
  wire int_x_1_read0;
  wire int_x_1_read_i_2_n_2;
  wire int_x_1_write0;
  wire int_x_1_write_i_1_n_2;
  wire int_x_1_write_reg_n_2;
  wire [31:0]int_x_20_q1;
  wire int_x_20_read;
  wire int_x_20_read0;
  wire int_x_20_read2;
  wire int_x_20_write0;
  wire int_x_20_write_i_1_n_2;
  wire int_x_20_write_i_3_n_2;
  wire int_x_20_write_reg_n_2;
  wire [31:0]int_x_21_q1;
  wire int_x_21_read;
  wire int_x_21_read0;
  wire int_x_21_write0;
  wire int_x_21_write_i_1_n_2;
  wire int_x_21_write_reg_n_2;
  wire int_x_22_n_14;
  wire int_x_22_n_15;
  wire int_x_22_n_16;
  wire int_x_22_n_17;
  wire int_x_22_n_18;
  wire int_x_22_n_19;
  wire int_x_22_n_2;
  wire int_x_22_n_20;
  wire int_x_22_n_21;
  wire int_x_22_n_22;
  wire int_x_22_n_23;
  wire int_x_22_n_24;
  wire int_x_22_n_25;
  wire int_x_22_n_26;
  wire int_x_22_n_27;
  wire int_x_22_n_28;
  wire int_x_22_n_29;
  wire int_x_22_n_3;
  wire int_x_22_n_30;
  wire int_x_22_n_31;
  wire int_x_22_n_32;
  wire int_x_22_n_33;
  wire int_x_22_n_34;
  wire int_x_22_n_35;
  wire int_x_22_n_36;
  wire int_x_22_n_37;
  wire int_x_22_n_38;
  wire int_x_22_n_39;
  wire int_x_22_n_4;
  wire int_x_22_n_40;
  wire int_x_22_n_41;
  wire int_x_22_n_42;
  wire int_x_22_n_43;
  wire int_x_22_n_44;
  wire int_x_22_n_45;
  wire int_x_22_n_5;
  wire int_x_22_read;
  wire int_x_22_read0;
  wire int_x_22_write_i_1_n_2;
  wire int_x_22_write_i_2_n_2;
  wire int_x_22_write_i_3_n_2;
  wire int_x_22_write_reg_n_2;
  wire int_x_23_n_10;
  wire int_x_23_n_11;
  wire int_x_23_n_12;
  wire int_x_23_n_13;
  wire int_x_23_n_14;
  wire int_x_23_n_15;
  wire int_x_23_n_16;
  wire int_x_23_n_17;
  wire int_x_23_n_18;
  wire int_x_23_n_19;
  wire int_x_23_n_20;
  wire int_x_23_n_21;
  wire int_x_23_n_22;
  wire int_x_23_n_23;
  wire int_x_23_n_24;
  wire int_x_23_n_25;
  wire int_x_23_n_26;
  wire int_x_23_n_27;
  wire int_x_23_n_28;
  wire int_x_23_n_29;
  wire int_x_23_n_30;
  wire int_x_23_n_31;
  wire int_x_23_n_32;
  wire int_x_23_n_33;
  wire int_x_23_n_34;
  wire int_x_23_n_35;
  wire int_x_23_n_36;
  wire int_x_23_n_37;
  wire int_x_23_n_38;
  wire int_x_23_n_39;
  wire int_x_23_n_40;
  wire int_x_23_n_41;
  wire int_x_23_read;
  wire int_x_23_read0;
  wire int_x_23_write_i_1_n_2;
  wire int_x_23_write_i_2_n_2;
  wire int_x_23_write_reg_n_2;
  wire [31:0]int_x_24_q1;
  wire int_x_24_read;
  wire int_x_24_read0;
  wire int_x_24_write0;
  wire int_x_24_write_i_1_n_2;
  wire int_x_24_write_reg_n_2;
  wire [31:0]int_x_25_q1;
  wire int_x_25_read;
  wire int_x_25_read0;
  wire int_x_25_read_i_2_n_2;
  wire int_x_25_write0;
  wire int_x_25_write_i_1_n_2;
  wire int_x_25_write_reg_n_2;
  wire [31:0]int_x_26_q1;
  wire int_x_26_read;
  wire int_x_26_read0;
  wire int_x_26_read_i_2_n_2;
  wire int_x_26_write0;
  wire int_x_26_write_i_1_n_2;
  wire int_x_26_write_reg_n_2;
  wire [31:0]int_x_27_q1;
  wire int_x_27_read;
  wire int_x_27_read0;
  wire int_x_27_read_i_2_n_2;
  wire int_x_27_write_i_1_n_2;
  wire int_x_27_write_i_2_n_2;
  wire int_x_27_write_reg_n_2;
  wire int_x_28_n_10;
  wire int_x_28_n_11;
  wire int_x_28_n_12;
  wire int_x_28_n_13;
  wire int_x_28_n_14;
  wire int_x_28_n_15;
  wire int_x_28_n_16;
  wire int_x_28_n_17;
  wire int_x_28_n_18;
  wire int_x_28_n_19;
  wire int_x_28_n_20;
  wire int_x_28_n_21;
  wire int_x_28_n_22;
  wire int_x_28_n_23;
  wire int_x_28_n_24;
  wire int_x_28_n_25;
  wire int_x_28_n_26;
  wire int_x_28_n_27;
  wire int_x_28_n_28;
  wire int_x_28_n_29;
  wire int_x_28_n_30;
  wire int_x_28_n_31;
  wire int_x_28_n_32;
  wire int_x_28_n_33;
  wire int_x_28_n_34;
  wire int_x_28_n_35;
  wire int_x_28_n_36;
  wire int_x_28_n_37;
  wire int_x_28_n_38;
  wire int_x_28_n_39;
  wire int_x_28_n_40;
  wire int_x_28_n_41;
  wire int_x_28_read;
  wire int_x_28_read0;
  wire int_x_28_read_i_2_n_2;
  wire int_x_28_read_i_3_n_2;
  wire int_x_28_write0;
  wire int_x_28_write_i_1_n_2;
  wire int_x_28_write_reg_n_2;
  wire int_x_29_n_10;
  wire int_x_29_n_11;
  wire int_x_29_n_12;
  wire int_x_29_n_13;
  wire int_x_29_n_14;
  wire int_x_29_n_15;
  wire int_x_29_n_16;
  wire int_x_29_n_17;
  wire int_x_29_n_18;
  wire int_x_29_n_19;
  wire int_x_29_n_20;
  wire int_x_29_n_21;
  wire int_x_29_n_22;
  wire int_x_29_n_23;
  wire int_x_29_n_24;
  wire int_x_29_n_25;
  wire int_x_29_n_26;
  wire int_x_29_n_27;
  wire int_x_29_n_28;
  wire int_x_29_n_29;
  wire int_x_29_n_30;
  wire int_x_29_n_31;
  wire int_x_29_n_32;
  wire int_x_29_n_33;
  wire int_x_29_n_34;
  wire int_x_29_n_35;
  wire int_x_29_n_36;
  wire int_x_29_n_37;
  wire int_x_29_n_38;
  wire int_x_29_n_39;
  wire int_x_29_n_40;
  wire int_x_29_n_41;
  wire int_x_29_read;
  wire int_x_29_read0;
  wire int_x_29_write_i_1_n_2;
  wire int_x_29_write_i_2_n_2;
  wire int_x_29_write_reg_n_2;
  wire int_x_2_n_66;
  wire int_x_2_n_67;
  wire int_x_2_n_68;
  wire int_x_2_n_69;
  wire [31:0]int_x_2_q0;
  wire [31:0]int_x_2_q1;
  wire int_x_2_read;
  wire int_x_2_read0;
  wire int_x_2_write0;
  wire int_x_2_write_i_1_n_2;
  wire int_x_2_write_i_3_n_2;
  wire int_x_2_write_reg_n_2;
  wire [31:0]int_x_30_q1;
  wire int_x_30_read;
  wire int_x_30_read0;
  wire int_x_30_read_i_3_n_2;
  wire int_x_30_write_i_1_n_2;
  wire int_x_30_write_i_2_n_2;
  wire int_x_30_write_reg_n_2;
  wire [31:0]int_x_31_q1;
  wire int_x_31_read;
  wire int_x_31_read0;
  wire int_x_31_write0;
  wire int_x_31_write_i_1_n_2;
  wire int_x_31_write_reg_n_2;
  wire [31:0]int_x_3_q0;
  wire [31:0]int_x_3_q1;
  wire int_x_3_read;
  wire int_x_3_read0;
  wire int_x_3_write0;
  wire int_x_3_write_i_1_n_2;
  wire int_x_3_write_reg_n_2;
  wire int_x_4_n_34;
  wire int_x_4_n_35;
  wire int_x_4_n_36;
  wire int_x_4_n_37;
  wire int_x_4_n_38;
  wire int_x_4_n_39;
  wire int_x_4_n_40;
  wire int_x_4_n_41;
  wire int_x_4_n_42;
  wire int_x_4_n_43;
  wire int_x_4_n_44;
  wire int_x_4_n_45;
  wire int_x_4_n_46;
  wire int_x_4_n_47;
  wire int_x_4_n_48;
  wire int_x_4_n_49;
  wire int_x_4_n_50;
  wire int_x_4_n_51;
  wire int_x_4_n_52;
  wire int_x_4_n_53;
  wire int_x_4_n_54;
  wire int_x_4_n_55;
  wire int_x_4_n_56;
  wire int_x_4_n_57;
  wire int_x_4_n_58;
  wire int_x_4_n_59;
  wire int_x_4_n_60;
  wire int_x_4_n_61;
  wire int_x_4_n_62;
  wire int_x_4_n_63;
  wire int_x_4_n_64;
  wire int_x_4_n_65;
  wire [31:0]int_x_4_q0;
  wire int_x_4_read;
  wire int_x_4_read0;
  wire int_x_4_read_i_2_n_2;
  wire int_x_4_read_i_3_n_2;
  wire int_x_4_write0;
  wire int_x_4_write_i_1_n_2;
  wire int_x_4_write_reg_n_2;
  wire int_x_5_n_34;
  wire int_x_5_n_35;
  wire int_x_5_n_36;
  wire int_x_5_n_37;
  wire int_x_5_n_38;
  wire int_x_5_n_39;
  wire int_x_5_n_40;
  wire int_x_5_n_41;
  wire int_x_5_n_42;
  wire int_x_5_n_43;
  wire int_x_5_n_44;
  wire int_x_5_n_45;
  wire int_x_5_n_46;
  wire int_x_5_n_47;
  wire int_x_5_n_48;
  wire int_x_5_n_49;
  wire int_x_5_n_50;
  wire int_x_5_n_51;
  wire int_x_5_n_52;
  wire int_x_5_n_53;
  wire int_x_5_n_54;
  wire int_x_5_n_55;
  wire int_x_5_n_56;
  wire int_x_5_n_57;
  wire int_x_5_n_58;
  wire int_x_5_n_59;
  wire int_x_5_n_60;
  wire int_x_5_n_61;
  wire int_x_5_n_62;
  wire int_x_5_n_63;
  wire int_x_5_n_64;
  wire int_x_5_n_65;
  wire [31:0]int_x_5_q0;
  wire int_x_5_read;
  wire int_x_5_read0;
  wire int_x_5_write_i_1_n_2;
  wire int_x_5_write_i_2_n_2;
  wire int_x_5_write_i_3_n_2;
  wire int_x_5_write_i_4_n_2;
  wire int_x_5_write_reg_n_2;
  wire [31:0]int_x_6_q0;
  wire [31:0]int_x_6_q1;
  wire int_x_6_read;
  wire int_x_6_read0;
  wire int_x_6_write_i_1_n_2;
  wire int_x_6_write_reg_n_2;
  wire [31:0]int_x_7_q0;
  wire [31:0]int_x_7_q1;
  wire int_x_7_read;
  wire int_x_7_read0;
  wire int_x_7_write_i_1_n_2;
  wire int_x_7_write_i_2_n_2;
  wire int_x_7_write_i_3_n_2;
  wire int_x_7_write_reg_n_2;
  wire [31:0]int_x_8_q0;
  wire [31:0]int_x_8_q1;
  wire int_x_8_read;
  wire int_x_8_read0;
  wire int_x_8_write0;
  wire int_x_8_write_i_1_n_2;
  wire int_x_8_write_reg_n_2;
  wire [31:0]int_x_9_q0;
  wire [31:0]int_x_9_q1;
  wire int_x_9_read;
  wire int_x_9_read0;
  wire int_x_9_write0;
  wire int_x_9_write_i_1_n_2;
  wire int_x_9_write_reg_n_2;
  wire int_y_sqrt_ap_vld;
  wire int_y_sqrt_ap_vld_i_1_n_2;
  wire int_y_sqrt_ap_vld_i_2_n_2;
  wire int_y_sqrt_ap_vld_i_3_n_2;
  wire \int_y_sqrt_reg_n_2_[0] ;
  wire \int_y_sqrt_reg_n_2_[10] ;
  wire \int_y_sqrt_reg_n_2_[11] ;
  wire \int_y_sqrt_reg_n_2_[12] ;
  wire \int_y_sqrt_reg_n_2_[13] ;
  wire \int_y_sqrt_reg_n_2_[14] ;
  wire \int_y_sqrt_reg_n_2_[15] ;
  wire \int_y_sqrt_reg_n_2_[1] ;
  wire \int_y_sqrt_reg_n_2_[2] ;
  wire \int_y_sqrt_reg_n_2_[3] ;
  wire \int_y_sqrt_reg_n_2_[4] ;
  wire \int_y_sqrt_reg_n_2_[5] ;
  wire \int_y_sqrt_reg_n_2_[6] ;
  wire \int_y_sqrt_reg_n_2_[7] ;
  wire \int_y_sqrt_reg_n_2_[8] ;
  wire \int_y_sqrt_reg_n_2_[9] ;
  wire interrupt;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire [7:0]m_reg_reg_1;
  wire [7:0]m_reg_reg_10;
  wire [7:0]m_reg_reg_11;
  wire [7:0]m_reg_reg_12;
  wire [7:0]m_reg_reg_13;
  wire [7:0]m_reg_reg_14;
  wire [7:0]m_reg_reg_2;
  wire [7:0]m_reg_reg_3;
  wire [7:0]m_reg_reg_4;
  wire [7:0]m_reg_reg_5;
  wire [7:0]m_reg_reg_6;
  wire [7:0]m_reg_reg_7;
  wire [7:0]m_reg_reg_8;
  wire [7:0]m_reg_reg_9;
  wire [8:0]m_reg_reg_i_2__0;
  wire [8:0]m_reg_reg_i_2__1;
  wire [8:0]m_reg_reg_i_2__2;
  wire [8:0]m_reg_reg_i_2__3;
  wire [8:0]m_reg_reg_i_2__4;
  wire [8:0]m_reg_reg_i_2__5;
  wire [8:0]m_reg_reg_i_2__6;
  wire [7:0]mem_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire [7:0]mem_reg_10;
  wire [7:0]mem_reg_11;
  wire [7:0]mem_reg_12;
  wire [7:0]mem_reg_13;
  wire [7:0]mem_reg_14;
  wire [7:0]mem_reg_15;
  wire [7:0]mem_reg_16;
  wire [7:0]mem_reg_17;
  wire [7:0]mem_reg_18;
  wire [7:0]mem_reg_19;
  wire [7:0]mem_reg_2;
  wire [7:0]mem_reg_20;
  wire [7:0]mem_reg_21;
  wire [7:0]mem_reg_22;
  wire [7:0]mem_reg_23;
  wire [7:0]mem_reg_24;
  wire [7:0]mem_reg_25;
  wire [7:0]mem_reg_26;
  wire [7:0]mem_reg_27;
  wire [7:0]mem_reg_28;
  wire [7:0]mem_reg_29;
  wire [7:0]mem_reg_3;
  wire [7:0]mem_reg_30;
  wire [5:0]mem_reg_31;
  wire [4:0]mem_reg_32;
  wire mem_reg_33;
  wire [7:0]mem_reg_4;
  wire [7:0]mem_reg_5;
  wire [7:0]mem_reg_6;
  wire [7:0]mem_reg_7;
  wire [7:0]mem_reg_8;
  wire [7:0]mem_reg_9;
  wire p_175_in;
  wire [7:2]p_2_in;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_10;
  wire [7:0]p_reg_reg_11;
  wire [7:0]p_reg_reg_12;
  wire [7:0]p_reg_reg_13;
  wire [7:0]p_reg_reg_14;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [7:0]p_reg_reg_5;
  wire [7:0]p_reg_reg_6;
  wire [7:0]p_reg_reg_7;
  wire [7:0]p_reg_reg_8;
  wire [7:0]p_reg_reg_9;
  wire \rdata[0]_i_17_n_2 ;
  wire \rdata[0]_i_18_n_2 ;
  wire \rdata[0]_i_19_n_2 ;
  wire \rdata[0]_i_20_n_2 ;
  wire \rdata[15]_i_16_n_2 ;
  wire \rdata[15]_i_18_n_2 ;
  wire \rdata[15]_i_19_n_2 ;
  wire \rdata[15]_i_21_n_2 ;
  wire \rdata[1]_i_18_n_2 ;
  wire \rdata[1]_i_19_n_2 ;
  wire \rdata[2]_i_17_n_2 ;
  wire \rdata[31]_i_11_n_2 ;
  wire \rdata[31]_i_12_n_2 ;
  wire \rdata[31]_i_13_n_2 ;
  wire \rdata[31]_i_14_n_2 ;
  wire \rdata[31]_i_16_n_2 ;
  wire \rdata[31]_i_17_n_2 ;
  wire \rdata[31]_i_18_n_2 ;
  wire \rdata[31]_i_1_n_2 ;
  wire \rdata[31]_i_21_n_2 ;
  wire \rdata[31]_i_23_n_2 ;
  wire \rdata[31]_i_26_n_2 ;
  wire \rdata[31]_i_28_n_2 ;
  wire \rdata[31]_i_29_n_2 ;
  wire \rdata[31]_i_32_n_2 ;
  wire \rdata[31]_i_34_n_2 ;
  wire \rdata[31]_i_35_n_2 ;
  wire \rdata[31]_i_36_n_2 ;
  wire \rdata[31]_i_37_n_2 ;
  wire \rdata[31]_i_38_n_2 ;
  wire \rdata[31]_i_39_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[31]_i_40_n_2 ;
  wire \rdata[31]_i_4_n_2 ;
  wire \rdata[31]_i_5_n_2 ;
  wire \rdata[31]_i_7_n_2 ;
  wire \rdata[3]_i_17_n_2 ;
  wire \rdata[7]_i_17_n_2 ;
  wire \rdata[7]_i_18_n_2 ;
  wire \rdata[7]_i_19_n_2 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_2 ;
  wire [11:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [11:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire s_axi_control_RVALID_INST_0_i_1_n_2;
  wire s_axi_control_RVALID_INST_0_i_2_n_2;
  wire s_axi_control_RVALID_INST_0_i_3_n_2;
  wire s_axi_control_RVALID_INST_0_i_4_n_2;
  wire s_axi_control_RVALID_INST_0_i_5_n_2;
  wire s_axi_control_RVALID_INST_0_i_6_n_2;
  wire s_axi_control_RVALID_INST_0_i_7_n_2;
  wire s_axi_control_RVALID_INST_0_i_8_n_2;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_10_fu_1528_p2;
  wire [8:0]sub_ln15_12_fu_1558_p2;
  wire [8:0]sub_ln15_14_fu_1588_p2;
  wire [8:0]sub_ln15_16_fu_2010_p2;
  wire [8:0]sub_ln15_18_fu_2040_p2;
  wire [8:0]sub_ln15_20_fu_2070_p2;
  wire [8:0]sub_ln15_22_fu_2100_p2;
  wire [8:0]sub_ln15_24_fu_2130_p2;
  wire [8:0]sub_ln15_26_fu_2160_p2;
  wire [8:0]sub_ln15_28_fu_2190_p2;
  wire [8:0]sub_ln15_2_fu_1408_p2;
  wire [8:0]sub_ln15_30_fu_2220_p2;
  wire [8:0]sub_ln15_4_fu_1438_p2;
  wire [8:0]sub_ln15_6_fu_1468_p2;
  wire [8:0]sub_ln15_8_fu_1498_p2;
  wire [8:0]sub_ln15_fu_1378_p2;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[10] ;
  wire \waddr_reg_n_2_[11] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;
  wire \waddr_reg_n_2_[6] ;
  wire \waddr_reg_n_2_[7] ;
  wire \waddr_reg_n_2_[8] ;
  wire \waddr_reg_n_2_[9] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_2 ;
  wire \wstate[1]_i_1_n_2 ;
  wire x_0_ce0;
  wire [8:0]\x_11_load_reg_2879_reg[7] ;
  wire [8:0]\x_13_load_reg_2899_reg[7] ;
  wire [8:0]\x_15_load_reg_2919_reg[7] ;
  wire [5:5]x_16_address0;
  wire x_16_ce0;
  wire [8:0]\x_1_load_reg_2779_reg[7] ;
  wire [8:0]\x_3_load_reg_2799_reg[7] ;
  wire [8:0]\x_5_load_reg_2819_reg[7] ;
  wire [8:0]\x_7_load_reg_2839_reg[7] ;
  wire [8:0]\x_9_load_reg_2859_reg[7] ;
  wire [15:0]y_sqrt;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000A888A888A888)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(mem_reg_31[5]),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hAA00AA0080008080)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_i_2_n_2),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp0_iter4_i_2
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_enable_reg_pp0_iter4_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_2_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_2),
        .O(auto_restart_status_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_2),
        .Q(auto_restart_status_reg_n_2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_266[10]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_2_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_2_in[7]),
        .I1(Q[3]),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_2),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_2_in[7]),
        .I1(Q[3]),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(p_2_in[7]),
        .O(int_auto_restart_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(p_2_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(\int_ier_reg_n_2_[1] ),
        .O(\int_ier[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(p_175_in),
        .I2(\int_ier[1]_i_3_n_2 ),
        .I3(\int_ier[1]_i_4_n_2 ),
        .O(\int_ier[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \int_ier[1]_i_3 
       (.I0(\waddr_reg_n_2_[6] ),
        .I1(\waddr_reg_n_2_[7] ),
        .I2(\waddr_reg_n_2_[8] ),
        .I3(\waddr_reg_n_2_[9] ),
        .I4(\waddr_reg_n_2_[11] ),
        .I5(\waddr_reg_n_2_[10] ),
        .O(\int_ier[1]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_ier[1]_i_4 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[0] ),
        .I2(\waddr_reg_n_2_[5] ),
        .I3(\waddr_reg_n_2_[4] ),
        .O(\int_ier[1]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(Q[3]),
        .I3(\int_ier_reg_n_2_[0] ),
        .I4(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\int_ier[1]_i_2_n_2 ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_2_[1] ),
        .I3(Q[3]),
        .I4(\int_isr_reg_n_2_[1] ),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(Q[3]),
        .I1(auto_restart_status_reg_n_2),
        .I2(p_2_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_2),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(int_task_ap_done_i_4_n_2),
        .I4(int_task_ap_done_i_5_n_2),
        .I5(int_task_ap_done_i_6_n_2),
        .O(int_task_ap_done0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    int_task_ap_done_i_3
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[10]),
        .O(int_task_ap_done_i_3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_4
       (.I0(s_axi_control_ARADDR[9]),
        .I1(s_axi_control_ARADDR[8]),
        .O(int_task_ap_done_i_4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_5
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(int_task_ap_done_i_5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_6
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[6]),
        .O(int_task_ap_done_i_6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_2),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram int_x_0
       (.ADDRARDADDR({int_x_0_n_50,int_x_0_n_51,int_x_0_n_52,int_x_0_n_53}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_0_q1),
        .DOBDO(int_x_0_q0),
        .Q({\int_y_sqrt_reg_n_2_[15] ,\int_y_sqrt_reg_n_2_[14] ,\int_y_sqrt_reg_n_2_[13] ,\int_y_sqrt_reg_n_2_[12] ,\int_y_sqrt_reg_n_2_[11] ,\int_y_sqrt_reg_n_2_[10] ,\int_y_sqrt_reg_n_2_[9] ,\int_y_sqrt_reg_n_2_[8] ,\int_y_sqrt_reg_n_2_[6] ,\int_y_sqrt_reg_n_2_[5] ,\int_y_sqrt_reg_n_2_[4] ,\int_y_sqrt_reg_n_2_[1] }),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_x_0_read(int_x_0_read),
        .int_x_1_read(int_x_1_read),
        .\int_y_sqrt_reg[10] (int_x_0_n_64),
        .\int_y_sqrt_reg[11] (int_x_0_n_65),
        .\int_y_sqrt_reg[12] (int_x_0_n_66),
        .\int_y_sqrt_reg[13] (int_x_0_n_67),
        .\int_y_sqrt_reg[14] (int_x_0_n_68),
        .\int_y_sqrt_reg[15] (int_x_0_n_69),
        .\int_y_sqrt_reg[1] (int_x_0_n_55),
        .\int_y_sqrt_reg[4] (int_x_0_n_58),
        .\int_y_sqrt_reg[5] (int_x_0_n_59),
        .\int_y_sqrt_reg[6] (int_x_0_n_60),
        .\int_y_sqrt_reg[8] (int_x_0_n_62),
        .\int_y_sqrt_reg[9] (int_x_0_n_63),
        .mem_reg_0(int_x_0_n_54),
        .mem_reg_1(int_x_0_n_56),
        .mem_reg_2(int_x_0_n_57),
        .mem_reg_3(int_x_0_n_61),
        .mem_reg_4(int_x_0_write_reg_n_2),
        .mem_reg_5({\waddr_reg_n_2_[5] ,\waddr_reg_n_2_[4] ,\waddr_reg_n_2_[3] ,\waddr_reg_n_2_[2] }),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(mem_reg),
        .\rdata[15]_i_6_0 (int_x_1_q1[15:0]),
        .\rdata_reg[0] (\rdata[15]_i_18_n_2 ),
        .\rdata_reg[0]_0 (\rdata[0]_i_17_n_2 ),
        .\rdata_reg[0]_1 (\rdata[7]_i_17_n_2 ),
        .\rdata_reg[0]_2 (\rdata[7]_i_18_n_2 ),
        .\rdata_reg[1] (\rdata[1]_i_18_n_2 ),
        .\rdata_reg[1]_0 (\rdata[1]_i_19_n_2 ),
        .\rdata_reg[1]_1 (\rdata[15]_i_19_n_2 ),
        .\rdata_reg[2] (\rdata[2]_i_17_n_2 ),
        .\rdata_reg[3] (\rdata[3]_i_17_n_2 ),
        .\rdata_reg[7] (\rdata[7]_i_19_n_2 ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_fu_1378_p2(sub_ln15_fu_1378_p2),
        .wstate(wstate),
        .x_0_ce0(x_0_ce0));
  LUT6 #(
    .INIT(64'h0000444400004440)) 
    int_x_0_read_i_1
       (.I0(int_x_1_read_i_2_n_2),
        .I1(ar_hs),
        .I2(int_x_4_read_i_2_n_2),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[7]),
        .I5(s_axi_control_ARADDR[6]),
        .O(int_x_0_read0));
  FDRE int_x_0_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_0_read0),
        .Q(int_x_0_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAACFFFFFAAC00000)) 
    \int_x_0_shift0[0]_i_1 
       (.I0(mem_reg_32[0]),
        .I1(mem_reg_31[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\int_x_0_shift0_reg_n_2_[0] ),
        .O(\int_x_0_shift0[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAACFFFFFAAC00000)) 
    \int_x_0_shift0[1]_i_1 
       (.I0(mem_reg_32[1]),
        .I1(mem_reg_31[1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\int_x_0_shift0_reg_n_2_[1] ),
        .O(\int_x_0_shift0[1]_i_1_n_2 ));
  FDRE \int_x_0_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_x_0_shift0[0]_i_1_n_2 ),
        .Q(\int_x_0_shift0_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_x_0_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_x_0_shift0[1]_i_1_n_2 ),
        .Q(\int_x_0_shift0_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_0_write_i_1
       (.I0(int_x_0_write0),
        .I1(p_175_in),
        .I2(int_x_0_write_reg_n_2),
        .O(int_x_0_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000444400004440)) 
    int_x_0_write_i_2
       (.I0(int_x_0_write_i_3_n_2),
        .I1(aw_hs),
        .I2(int_x_5_write_i_3_n_2),
        .I3(s_axi_control_AWADDR[8]),
        .I4(s_axi_control_AWADDR[7]),
        .I5(s_axi_control_AWADDR[6]),
        .O(int_x_0_write0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_x_0_write_i_3
       (.I0(s_axi_control_AWADDR[9]),
        .I1(s_axi_control_AWADDR[8]),
        .I2(s_axi_control_AWADDR[11]),
        .I3(s_axi_control_AWADDR[10]),
        .O(int_x_0_write_i_3_n_2));
  FDRE int_x_0_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_0_write_i_1_n_2),
        .Q(int_x_0_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_30 int_x_1
       (.ADDRARDADDR({int_x_0_n_50,int_x_0_n_51,int_x_0_n_52,int_x_0_n_53}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_1_q1),
        .DOBDO(int_x_1_q0),
        .ap_clk(ap_clk),
        .m_reg_reg(m_reg_reg),
        .m_reg_reg_0(mem_reg_0),
        .mem_reg_0(int_x_1_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_0_ce0(x_0_ce0),
        .\x_1_load_reg_2779_reg[7] (\x_1_load_reg_2779_reg[7] ));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_31 int_x_10
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_9_q1),
        .DOBDO(int_x_10_q0),
        .ap_clk(ap_clk),
        .int_x_10_read(int_x_10_read),
        .int_x_8_read(int_x_8_read),
        .int_x_9_read(int_x_9_read),
        .int_x_9_read_reg(int_x_10_n_34),
        .int_x_9_read_reg_0(int_x_10_n_35),
        .int_x_9_read_reg_1(int_x_10_n_36),
        .int_x_9_read_reg_10(int_x_10_n_45),
        .int_x_9_read_reg_11(int_x_10_n_46),
        .int_x_9_read_reg_12(int_x_10_n_47),
        .int_x_9_read_reg_13(int_x_10_n_48),
        .int_x_9_read_reg_14(int_x_10_n_49),
        .int_x_9_read_reg_15(int_x_10_n_50),
        .int_x_9_read_reg_16(int_x_10_n_51),
        .int_x_9_read_reg_17(int_x_10_n_52),
        .int_x_9_read_reg_18(int_x_10_n_53),
        .int_x_9_read_reg_19(int_x_10_n_54),
        .int_x_9_read_reg_2(int_x_10_n_37),
        .int_x_9_read_reg_20(int_x_10_n_55),
        .int_x_9_read_reg_21(int_x_10_n_56),
        .int_x_9_read_reg_22(int_x_10_n_57),
        .int_x_9_read_reg_23(int_x_10_n_58),
        .int_x_9_read_reg_24(int_x_10_n_59),
        .int_x_9_read_reg_25(int_x_10_n_60),
        .int_x_9_read_reg_26(int_x_10_n_61),
        .int_x_9_read_reg_27(int_x_10_n_62),
        .int_x_9_read_reg_28(int_x_10_n_63),
        .int_x_9_read_reg_29(int_x_10_n_64),
        .int_x_9_read_reg_3(int_x_10_n_38),
        .int_x_9_read_reg_30(int_x_10_n_65),
        .int_x_9_read_reg_4(int_x_10_n_39),
        .int_x_9_read_reg_5(int_x_10_n_40),
        .int_x_9_read_reg_6(int_x_10_n_41),
        .int_x_9_read_reg_7(int_x_10_n_42),
        .int_x_9_read_reg_8(int_x_10_n_43),
        .int_x_9_read_reg_9(int_x_10_n_44),
        .mem_reg_0(int_x_10_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_4),
        .p_reg_reg_0(mem_reg_9),
        .\rdata[31]_i_10 (int_x_8_q1),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_10_fu_1528_p2(sub_ln15_10_fu_1528_p2),
        .x_0_ce0(x_0_ce0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    int_x_10_read_i_1
       (.I0(ar_hs),
        .I1(int_x_14_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[7]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_x_10_read0));
  FDRE int_x_10_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_10_read0),
        .Q(int_x_10_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_10_write_i_1
       (.I0(int_x_10_write0),
        .I1(p_175_in),
        .I2(int_x_10_write_reg_n_2),
        .O(int_x_10_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    int_x_10_write_i_2
       (.I0(aw_hs),
        .I1(int_x_7_write_i_3_n_2),
        .I2(s_axi_control_AWADDR[7]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[8]),
        .I5(s_axi_control_AWADDR[9]),
        .O(int_x_10_write0));
  FDRE int_x_10_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_10_write_i_1_n_2),
        .Q(int_x_10_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_32 int_x_11
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_11_q1),
        .DOBDO(int_x_11_q0),
        .ap_clk(ap_clk),
        .m_reg_reg(m_reg_reg_4),
        .m_reg_reg_0(mem_reg_10),
        .mem_reg_0(int_x_11_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_0_ce0(x_0_ce0),
        .\x_11_load_reg_2879_reg[7] (\x_11_load_reg_2879_reg[7] ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    int_x_11_read_i_1
       (.I0(ar_hs),
        .I1(int_x_14_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(s_axi_control_ARADDR[8]),
        .O(int_x_11_read0));
  FDRE int_x_11_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_11_read0),
        .Q(int_x_11_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_11_write_i_1
       (.I0(int_x_11_write0),
        .I1(p_175_in),
        .I2(int_x_11_write_reg_n_2),
        .O(int_x_11_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_x_11_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[8]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(int_x_7_write_i_3_n_2),
        .I4(s_axi_control_AWADDR[7]),
        .I5(s_axi_control_AWADDR[6]),
        .O(int_x_11_write0));
  FDRE int_x_11_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_11_write_i_1_n_2),
        .Q(int_x_11_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_33 int_x_12
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_12_q1),
        .DOBDO(int_x_12_q0),
        .Q({\waddr_reg_n_2_[5] ,\waddr_reg_n_2_[4] ,\waddr_reg_n_2_[3] ,\waddr_reg_n_2_[2] }),
        .ap_clk(ap_clk),
        .mem_reg_0(int_x_12_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_5),
        .p_reg_reg_0(mem_reg_11),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_12_fu_1558_p2(sub_ln15_12_fu_1558_p2),
        .x_0_ce0(x_0_ce0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    int_x_12_read_i_1
       (.I0(ar_hs),
        .I1(int_x_14_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(s_axi_control_ARADDR[7]),
        .O(int_x_12_read0));
  FDRE int_x_12_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_12_read0),
        .Q(int_x_12_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_12_write_i_1
       (.I0(int_x_12_write0),
        .I1(p_175_in),
        .I2(int_x_12_write_reg_n_2),
        .O(int_x_12_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    int_x_12_write_i_2
       (.I0(aw_hs),
        .I1(int_x_7_write_i_3_n_2),
        .I2(s_axi_control_AWADDR[8]),
        .I3(s_axi_control_AWADDR[7]),
        .I4(s_axi_control_AWADDR[6]),
        .I5(s_axi_control_AWADDR[9]),
        .O(int_x_12_write0));
  FDRE int_x_12_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_12_write_i_1_n_2),
        .Q(int_x_12_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_34 int_x_13
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_12_q1),
        .DOBDO(int_x_13_q0),
        .ap_clk(ap_clk),
        .int_x_11_read(int_x_11_read),
        .int_x_12_read(int_x_12_read),
        .int_x_12_read_reg(int_x_13_n_34),
        .int_x_12_read_reg_0(int_x_13_n_35),
        .int_x_12_read_reg_1(int_x_13_n_36),
        .int_x_12_read_reg_10(int_x_13_n_45),
        .int_x_12_read_reg_11(int_x_13_n_46),
        .int_x_12_read_reg_12(int_x_13_n_47),
        .int_x_12_read_reg_13(int_x_13_n_48),
        .int_x_12_read_reg_14(int_x_13_n_49),
        .int_x_12_read_reg_15(int_x_13_n_50),
        .int_x_12_read_reg_16(int_x_13_n_51),
        .int_x_12_read_reg_17(int_x_13_n_52),
        .int_x_12_read_reg_18(int_x_13_n_53),
        .int_x_12_read_reg_19(int_x_13_n_54),
        .int_x_12_read_reg_2(int_x_13_n_37),
        .int_x_12_read_reg_20(int_x_13_n_55),
        .int_x_12_read_reg_21(int_x_13_n_56),
        .int_x_12_read_reg_22(int_x_13_n_57),
        .int_x_12_read_reg_23(int_x_13_n_58),
        .int_x_12_read_reg_24(int_x_13_n_59),
        .int_x_12_read_reg_25(int_x_13_n_60),
        .int_x_12_read_reg_26(int_x_13_n_61),
        .int_x_12_read_reg_27(int_x_13_n_62),
        .int_x_12_read_reg_28(int_x_13_n_63),
        .int_x_12_read_reg_29(int_x_13_n_64),
        .int_x_12_read_reg_3(int_x_13_n_38),
        .int_x_12_read_reg_30(int_x_13_n_65),
        .int_x_12_read_reg_4(int_x_13_n_39),
        .int_x_12_read_reg_5(int_x_13_n_40),
        .int_x_12_read_reg_6(int_x_13_n_41),
        .int_x_12_read_reg_7(int_x_13_n_42),
        .int_x_12_read_reg_8(int_x_13_n_43),
        .int_x_12_read_reg_9(int_x_13_n_44),
        .int_x_13_read(int_x_13_read),
        .m_reg_reg(m_reg_reg_5),
        .m_reg_reg_0(mem_reg_12),
        .mem_reg_0(int_x_13_write_reg_n_2),
        .p_175_in(p_175_in),
        .\rdata[31]_i_10 (int_x_11_q1),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_0_ce0(x_0_ce0),
        .\x_13_load_reg_2899_reg[7] (\x_13_load_reg_2899_reg[7] ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    int_x_13_read_i_1
       (.I0(ar_hs),
        .I1(int_x_14_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(s_axi_control_ARADDR[7]),
        .O(int_x_13_read0));
  FDRE int_x_13_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_13_read0),
        .Q(int_x_13_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_13_write_i_1
       (.I0(int_x_13_write0),
        .I1(p_175_in),
        .I2(int_x_13_write_reg_n_2),
        .O(int_x_13_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_x_13_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[8]),
        .I4(int_x_7_write_i_3_n_2),
        .I5(s_axi_control_AWADDR[6]),
        .O(int_x_13_write0));
  FDRE int_x_13_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_13_write_i_1_n_2),
        .Q(int_x_13_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_35 int_x_14
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_15_q1),
        .DOBDO(int_x_14_q0),
        .ap_clk(ap_clk),
        .int_x_14_read(int_x_14_read),
        .int_x_15_read(int_x_15_read),
        .int_x_16_read(int_x_16_read),
        .int_x_21_read_reg(int_x_14_n_34),
        .int_x_21_read_reg_0(int_x_14_n_35),
        .int_x_21_read_reg_1(int_x_14_n_36),
        .int_x_21_read_reg_10(int_x_14_n_45),
        .int_x_21_read_reg_11(int_x_14_n_46),
        .int_x_21_read_reg_12(int_x_14_n_47),
        .int_x_21_read_reg_13(int_x_14_n_48),
        .int_x_21_read_reg_14(int_x_14_n_49),
        .int_x_21_read_reg_15(int_x_14_n_50),
        .int_x_21_read_reg_16(int_x_14_n_51),
        .int_x_21_read_reg_17(int_x_14_n_52),
        .int_x_21_read_reg_18(int_x_14_n_53),
        .int_x_21_read_reg_19(int_x_14_n_54),
        .int_x_21_read_reg_2(int_x_14_n_37),
        .int_x_21_read_reg_20(int_x_14_n_55),
        .int_x_21_read_reg_21(int_x_14_n_56),
        .int_x_21_read_reg_22(int_x_14_n_57),
        .int_x_21_read_reg_23(int_x_14_n_58),
        .int_x_21_read_reg_24(int_x_14_n_59),
        .int_x_21_read_reg_25(int_x_14_n_60),
        .int_x_21_read_reg_26(int_x_14_n_61),
        .int_x_21_read_reg_27(int_x_14_n_62),
        .int_x_21_read_reg_28(int_x_14_n_63),
        .int_x_21_read_reg_29(int_x_14_n_64),
        .int_x_21_read_reg_3(int_x_14_n_38),
        .int_x_21_read_reg_30(int_x_14_n_65),
        .int_x_21_read_reg_4(int_x_14_n_39),
        .int_x_21_read_reg_5(int_x_14_n_40),
        .int_x_21_read_reg_6(int_x_14_n_41),
        .int_x_21_read_reg_7(int_x_14_n_42),
        .int_x_21_read_reg_8(int_x_14_n_43),
        .int_x_21_read_reg_9(int_x_14_n_44),
        .mem_reg_0(int_x_14_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_6),
        .p_reg_reg_0(mem_reg_13),
        .\rdata[31]_i_9_0 (int_x_16_q1),
        .\rdata_reg[0] (\rdata[31]_i_23_n_2 ),
        .\rdata_reg[0]_0 (int_x_19_n_10),
        .\rdata_reg[0]_1 (\rdata[31]_i_26_n_2 ),
        .\rdata_reg[0]_2 (int_x_22_n_14),
        .\rdata_reg[0]_3 (\rdata[31]_i_28_n_2 ),
        .\rdata_reg[10] (int_x_19_n_20),
        .\rdata_reg[10]_0 (int_x_22_n_24),
        .\rdata_reg[11] (int_x_19_n_21),
        .\rdata_reg[11]_0 (int_x_22_n_25),
        .\rdata_reg[12] (int_x_19_n_22),
        .\rdata_reg[12]_0 (int_x_22_n_26),
        .\rdata_reg[13] (int_x_19_n_23),
        .\rdata_reg[13]_0 (int_x_22_n_27),
        .\rdata_reg[14] (int_x_19_n_24),
        .\rdata_reg[14]_0 (int_x_22_n_28),
        .\rdata_reg[15] (int_x_19_n_25),
        .\rdata_reg[15]_0 (int_x_22_n_29),
        .\rdata_reg[16] (int_x_19_n_26),
        .\rdata_reg[16]_0 (int_x_22_n_30),
        .\rdata_reg[17] (int_x_19_n_27),
        .\rdata_reg[17]_0 (int_x_22_n_31),
        .\rdata_reg[18] (int_x_19_n_28),
        .\rdata_reg[18]_0 (int_x_22_n_32),
        .\rdata_reg[19] (int_x_19_n_29),
        .\rdata_reg[19]_0 (int_x_22_n_33),
        .\rdata_reg[1] (int_x_19_n_11),
        .\rdata_reg[1]_0 (int_x_22_n_15),
        .\rdata_reg[20] (int_x_19_n_30),
        .\rdata_reg[20]_0 (int_x_22_n_34),
        .\rdata_reg[21] (int_x_19_n_31),
        .\rdata_reg[21]_0 (int_x_22_n_35),
        .\rdata_reg[22] (int_x_19_n_32),
        .\rdata_reg[22]_0 (int_x_22_n_36),
        .\rdata_reg[23] (int_x_19_n_33),
        .\rdata_reg[23]_0 (int_x_22_n_37),
        .\rdata_reg[24] (int_x_19_n_34),
        .\rdata_reg[24]_0 (int_x_22_n_38),
        .\rdata_reg[25] (int_x_19_n_35),
        .\rdata_reg[25]_0 (int_x_22_n_39),
        .\rdata_reg[26] (int_x_19_n_36),
        .\rdata_reg[26]_0 (int_x_22_n_40),
        .\rdata_reg[27] (int_x_19_n_37),
        .\rdata_reg[27]_0 (int_x_22_n_41),
        .\rdata_reg[28] (int_x_19_n_38),
        .\rdata_reg[28]_0 (int_x_22_n_42),
        .\rdata_reg[29] (int_x_19_n_39),
        .\rdata_reg[29]_0 (int_x_22_n_43),
        .\rdata_reg[2] (int_x_19_n_12),
        .\rdata_reg[2]_0 (int_x_22_n_16),
        .\rdata_reg[30] (int_x_19_n_40),
        .\rdata_reg[30]_0 (int_x_22_n_44),
        .\rdata_reg[31] (int_x_19_n_41),
        .\rdata_reg[31]_0 (int_x_22_n_45),
        .\rdata_reg[3] (int_x_19_n_13),
        .\rdata_reg[3]_0 (int_x_22_n_17),
        .\rdata_reg[4] (int_x_19_n_14),
        .\rdata_reg[4]_0 (int_x_22_n_18),
        .\rdata_reg[5] (int_x_19_n_15),
        .\rdata_reg[5]_0 (int_x_22_n_19),
        .\rdata_reg[6] (int_x_19_n_16),
        .\rdata_reg[6]_0 (int_x_22_n_20),
        .\rdata_reg[7] (int_x_19_n_17),
        .\rdata_reg[7]_0 (int_x_22_n_21),
        .\rdata_reg[8] (int_x_19_n_18),
        .\rdata_reg[8]_0 (int_x_22_n_22),
        .\rdata_reg[9] (int_x_19_n_19),
        .\rdata_reg[9]_0 (int_x_22_n_23),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_14_fu_1588_p2(sub_ln15_14_fu_1588_p2),
        .x_0_ce0(x_0_ce0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    int_x_14_read_i_1
       (.I0(ar_hs),
        .I1(int_x_14_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(s_axi_control_ARADDR[8]),
        .O(int_x_14_read0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_x_14_read_i_2
       (.I0(s_axi_control_ARADDR[10]),
        .I1(s_axi_control_ARADDR[11]),
        .O(int_x_14_read_i_2_n_2));
  FDRE int_x_14_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_14_read0),
        .Q(int_x_14_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_14_write_i_1
       (.I0(int_x_14_write0),
        .I1(p_175_in),
        .I2(int_x_14_write_reg_n_2),
        .O(int_x_14_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    int_x_14_write_i_2
       (.I0(aw_hs),
        .I1(int_x_7_write_i_3_n_2),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[8]),
        .I5(s_axi_control_AWADDR[7]),
        .O(int_x_14_write0));
  FDRE int_x_14_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_14_write_i_1_n_2),
        .Q(int_x_14_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_36 int_x_15
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_15_q1),
        .DOBDO(int_x_15_q0),
        .Q(Q[2:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .m_reg_reg(m_reg_reg_6),
        .m_reg_reg_0(mem_reg_14),
        .mem_reg_0(mem_reg_32[4:2]),
        .mem_reg_1(mem_reg_31[5:2]),
        .mem_reg_2(int_x_15_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_0_ce0(x_0_ce0),
        .\x_15_load_reg_2919_reg[7] (\x_15_load_reg_2919_reg[7] ));
  LUT6 #(
    .INIT(64'h000000000000A800)) 
    int_x_15_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[10]),
        .I2(s_axi_control_ARADDR[11]),
        .I3(int_x_15_read_i_2_n_2),
        .I4(s_axi_control_ARADDR[7]),
        .I5(s_axi_control_ARADDR[6]),
        .O(int_x_15_read0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_x_15_read_i_2
       (.I0(s_axi_control_ARADDR[9]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[11]),
        .O(int_x_15_read_i_2_n_2));
  FDRE int_x_15_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_15_read0),
        .Q(int_x_15_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    int_x_15_write_i_1
       (.I0(int_x_15_write_i_2_n_2),
        .I1(int_x_15_write_i_3_n_2),
        .I2(int_x_7_write_i_3_n_2),
        .I3(aw_hs),
        .I4(p_175_in),
        .I5(int_x_15_write_reg_n_2),
        .O(int_x_15_write_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_x_15_write_i_2
       (.I0(s_axi_control_AWADDR[6]),
        .I1(s_axi_control_AWADDR[7]),
        .O(int_x_15_write_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_x_15_write_i_3
       (.I0(s_axi_control_AWADDR[9]),
        .I1(s_axi_control_AWADDR[8]),
        .I2(s_axi_control_AWADDR[11]),
        .O(int_x_15_write_i_3_n_2));
  FDRE int_x_15_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_15_write_i_1_n_2),
        .Q(int_x_15_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_37 int_x_16
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .ap_clk(ap_clk),
        .mem_reg_0(int_x_16_q1),
        .mem_reg_1(mem_reg_15),
        .mem_reg_2(int_x_16_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_7),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_16_fu_2010_p2(sub_ln15_16_fu_2010_p2),
        .x_16_ce0(x_16_ce0),
        .\x_16_load_1_reg_3102_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_16_load_1_reg_3102_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'hFF00E00000000000)) 
    int_x_16_read_i_1
       (.I0(s_axi_control_ARADDR[9]),
        .I1(int_x_16_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[10]),
        .I3(int_x_16_read_i_3_n_2),
        .I4(s_axi_control_ARADDR[11]),
        .I5(ar_hs),
        .O(int_x_16_read0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_x_16_read_i_2
       (.I0(s_axi_control_ARADDR[8]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[6]),
        .O(int_x_16_read_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h000100FF)) 
    int_x_16_read_i_3
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[9]),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[10]),
        .O(int_x_16_read_i_3_n_2));
  FDRE int_x_16_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_16_read0),
        .Q(int_x_16_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0808080)) 
    \int_x_16_shift0[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[1]),
        .I2(mem_reg_32[0]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\int_x_16_shift0_reg_n_2_[0] ),
        .O(\int_x_16_shift0[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF0F7F7F7F0808080)) 
    \int_x_16_shift0[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[1]),
        .I2(mem_reg_32[1]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\int_x_16_shift0_reg_n_2_[1] ),
        .O(\int_x_16_shift0[1]_i_1_n_2 ));
  FDRE \int_x_16_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_x_16_shift0[0]_i_1_n_2 ),
        .Q(\int_x_16_shift0_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_x_16_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_x_16_shift0[1]_i_1_n_2 ),
        .Q(\int_x_16_shift0_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_16_write_i_1
       (.I0(int_x_16_write0),
        .I1(p_175_in),
        .I2(int_x_16_write_reg_n_2),
        .O(int_x_16_write_i_1_n_2));
  LUT6 #(
    .INIT(64'hFF00A80000000000)) 
    int_x_16_write_i_2
       (.I0(s_axi_control_AWADDR[10]),
        .I1(s_axi_control_AWADDR[9]),
        .I2(int_x_7_write_i_2_n_2),
        .I3(int_x_16_write_i_3_n_2),
        .I4(s_axi_control_AWADDR[11]),
        .I5(aw_hs),
        .O(int_x_16_write0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h000100FF)) 
    int_x_16_write_i_3
       (.I0(s_axi_control_AWADDR[7]),
        .I1(s_axi_control_AWADDR[9]),
        .I2(s_axi_control_AWADDR[8]),
        .I3(s_axi_control_AWADDR[11]),
        .I4(s_axi_control_AWADDR[10]),
        .O(int_x_16_write_i_3_n_2));
  FDRE int_x_16_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_16_write_i_1_n_2),
        .Q(int_x_16_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_38 int_x_17
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_17_q1),
        .ap_clk(ap_clk),
        .b_reg0(b_reg0),
        .m_reg_reg(m_reg_reg_7),
        .mem_reg_0(mem_reg_16),
        .mem_reg_1(int_x_17_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_16_ce0(x_16_ce0),
        .\x_17_load_1_reg_3112_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_17_load_1_reg_3112_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'hFF00E00000000000)) 
    int_x_17_read_i_1
       (.I0(s_axi_control_ARADDR[9]),
        .I1(int_x_25_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[10]),
        .I3(int_x_17_read_i_2_n_2),
        .I4(s_axi_control_ARADDR[11]),
        .I5(ar_hs),
        .O(int_x_17_read0));
  LUT6 #(
    .INIT(64'h000000070000FFFF)) 
    int_x_17_read_i_2
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(s_axi_control_ARADDR[10]),
        .O(int_x_17_read_i_2_n_2));
  FDRE int_x_17_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_17_read0),
        .Q(int_x_17_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_17_write_i_1
       (.I0(int_x_17_write0),
        .I1(p_175_in),
        .I2(int_x_17_write_reg_n_2),
        .O(int_x_17_write_i_1_n_2));
  LUT6 #(
    .INIT(64'hFF00A80000000000)) 
    int_x_17_write_i_2
       (.I0(s_axi_control_AWADDR[10]),
        .I1(s_axi_control_AWADDR[9]),
        .I2(int_x_17_write_i_3_n_2),
        .I3(int_x_17_write_i_4_n_2),
        .I4(s_axi_control_AWADDR[11]),
        .I5(aw_hs),
        .O(int_x_17_write0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_x_17_write_i_3
       (.I0(s_axi_control_AWADDR[7]),
        .I1(s_axi_control_AWADDR[8]),
        .O(int_x_17_write_i_3_n_2));
  LUT6 #(
    .INIT(64'h000000070000FFFF)) 
    int_x_17_write_i_4
       (.I0(s_axi_control_AWADDR[7]),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[8]),
        .I4(s_axi_control_AWADDR[11]),
        .I5(s_axi_control_AWADDR[10]),
        .O(int_x_17_write_i_4_n_2));
  FDRE int_x_17_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_17_write_i_1_n_2),
        .Q(int_x_17_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_39 int_x_18
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_18_q1),
        .ap_clk(ap_clk),
        .mem_reg_0(mem_reg_17),
        .mem_reg_1(int_x_18_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_8),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_18_fu_2040_p2(sub_ln15_18_fu_2040_p2),
        .x_16_ce0(x_16_ce0),
        .\x_18_load_1_reg_3122_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_18_load_1_reg_3122_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    int_x_18_read_i_1
       (.I0(int_x_26_read_i_2_n_2),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(ar_hs),
        .O(int_x_18_read0));
  FDRE int_x_18_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_18_read0),
        .Q(int_x_18_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_18_write_i_1
       (.I0(int_x_18_write0),
        .I1(p_175_in),
        .I2(int_x_18_write_reg_n_2),
        .O(int_x_18_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    int_x_18_write_i_2
       (.I0(int_x_2_write_i_3_n_2),
        .I1(s_axi_control_AWADDR[8]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[11]),
        .I4(s_axi_control_AWADDR[10]),
        .I5(aw_hs),
        .O(int_x_18_write0));
  FDRE int_x_18_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_18_write_i_1_n_2),
        .Q(int_x_18_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_40 int_x_19
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_18_q1),
        .ap_clk(ap_clk),
        .int_x_17_read(int_x_17_read),
        .int_x_18_read(int_x_18_read),
        .int_x_18_read_reg(int_x_19_n_10),
        .int_x_18_read_reg_0(int_x_19_n_11),
        .int_x_18_read_reg_1(int_x_19_n_12),
        .int_x_18_read_reg_10(int_x_19_n_21),
        .int_x_18_read_reg_11(int_x_19_n_22),
        .int_x_18_read_reg_12(int_x_19_n_23),
        .int_x_18_read_reg_13(int_x_19_n_24),
        .int_x_18_read_reg_14(int_x_19_n_25),
        .int_x_18_read_reg_15(int_x_19_n_26),
        .int_x_18_read_reg_16(int_x_19_n_27),
        .int_x_18_read_reg_17(int_x_19_n_28),
        .int_x_18_read_reg_18(int_x_19_n_29),
        .int_x_18_read_reg_19(int_x_19_n_30),
        .int_x_18_read_reg_2(int_x_19_n_13),
        .int_x_18_read_reg_20(int_x_19_n_31),
        .int_x_18_read_reg_21(int_x_19_n_32),
        .int_x_18_read_reg_22(int_x_19_n_33),
        .int_x_18_read_reg_23(int_x_19_n_34),
        .int_x_18_read_reg_24(int_x_19_n_35),
        .int_x_18_read_reg_25(int_x_19_n_36),
        .int_x_18_read_reg_26(int_x_19_n_37),
        .int_x_18_read_reg_27(int_x_19_n_38),
        .int_x_18_read_reg_28(int_x_19_n_39),
        .int_x_18_read_reg_29(int_x_19_n_40),
        .int_x_18_read_reg_3(int_x_19_n_14),
        .int_x_18_read_reg_30(int_x_19_n_41),
        .int_x_18_read_reg_4(int_x_19_n_15),
        .int_x_18_read_reg_5(int_x_19_n_16),
        .int_x_18_read_reg_6(int_x_19_n_17),
        .int_x_18_read_reg_7(int_x_19_n_18),
        .int_x_18_read_reg_8(int_x_19_n_19),
        .int_x_18_read_reg_9(int_x_19_n_20),
        .int_x_19_read(int_x_19_read),
        .m_reg_reg(m_reg_reg_8),
        .m_reg_reg_i_2__0_0(m_reg_reg_i_2__0),
        .mem_reg_0(mem_reg_18),
        .mem_reg_1(int_x_19_write_reg_n_2),
        .p_175_in(p_175_in),
        .\rdata[31]_i_9 (int_x_17_q1),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_16_ce0(x_16_ce0),
        .\x_19_load_1_reg_3132_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_19_load_1_reg_3132_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    int_x_19_read_i_1
       (.I0(s_axi_control_ARADDR[8]),
        .I1(int_x_19_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(ar_hs),
        .O(int_x_19_read0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_x_19_read_i_2
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .O(int_x_19_read_i_2_n_2));
  FDRE int_x_19_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_19_read0),
        .Q(int_x_19_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_19_write_i_1
       (.I0(int_x_19_write0),
        .I1(p_175_in),
        .I2(int_x_19_write_reg_n_2),
        .O(int_x_19_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    int_x_19_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[11]),
        .I3(s_axi_control_AWADDR[9]),
        .I4(int_x_15_write_i_2_n_2),
        .I5(s_axi_control_AWADDR[8]),
        .O(int_x_19_write0));
  FDRE int_x_19_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_19_write_i_1_n_2),
        .Q(int_x_19_write_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0404444404044400)) 
    int_x_1_read_i_1
       (.I0(int_x_1_read_i_2_n_2),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[6]),
        .I3(int_x_4_read_i_2_n_2),
        .I4(s_axi_control_ARADDR[7]),
        .I5(s_axi_control_ARADDR[8]),
        .O(int_x_1_read0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_x_1_read_i_2
       (.I0(s_axi_control_ARADDR[9]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[10]),
        .O(int_x_1_read_i_2_n_2));
  FDRE int_x_1_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_1_read0),
        .Q(int_x_1_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_1_write_i_1
       (.I0(int_x_1_write0),
        .I1(p_175_in),
        .I2(int_x_1_write_reg_n_2),
        .O(int_x_1_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0404444404044400)) 
    int_x_1_write_i_2
       (.I0(int_x_0_write_i_3_n_2),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[6]),
        .I3(int_x_5_write_i_3_n_2),
        .I4(s_axi_control_AWADDR[7]),
        .I5(s_axi_control_AWADDR[8]),
        .O(int_x_1_write0));
  FDRE int_x_1_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_1_write_i_1_n_2),
        .Q(int_x_1_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_41 int_x_2
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_2_q1),
        .DOBDO(int_x_2_q0),
        .Q({\waddr_reg_n_2_[5] ,\waddr_reg_n_2_[4] ,\waddr_reg_n_2_[3] ,\waddr_reg_n_2_[2] }),
        .ap_clk(ap_clk),
        .mem_reg_0(int_x_2_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_0),
        .p_reg_reg_0(mem_reg_1),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_2_fu_1408_p2(sub_ln15_2_fu_1408_p2),
        .x_0_ce0(x_0_ce0));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_42 int_x_20
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_20_q1),
        .ap_clk(ap_clk),
        .mem_reg_0(mem_reg_19),
        .mem_reg_1(int_x_20_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_9),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_20_fu_2070_p2(sub_ln15_20_fu_2070_p2),
        .x_16_ce0(x_16_ce0),
        .\x_20_load_1_reg_3142_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_20_load_1_reg_3142_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0008008800080008)) 
    int_x_20_read_i_1
       (.I0(ar_hs),
        .I1(int_x_20_read2),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_x_30_read_i_3_n_2),
        .O(int_x_20_read0));
  LUT6 #(
    .INIT(64'hFFFFFF00FFE0FF00)) 
    int_x_20_read_i_2
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_x_20_read2));
  FDRE int_x_20_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_20_read0),
        .Q(int_x_20_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_20_write_i_1
       (.I0(int_x_20_write0),
        .I1(p_175_in),
        .I2(int_x_20_write_reg_n_2),
        .O(int_x_20_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    int_x_20_write_i_2
       (.I0(aw_hs),
        .I1(int_x_20_write_i_3_n_2),
        .I2(s_axi_control_AWADDR[10]),
        .I3(s_axi_control_AWADDR[11]),
        .I4(s_axi_control_AWADDR[9]),
        .I5(int_x_5_write_i_4_n_2),
        .O(int_x_20_write0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    int_x_20_write_i_3
       (.I0(s_axi_control_AWADDR[6]),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[8]),
        .O(int_x_20_write_i_3_n_2));
  FDRE int_x_20_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_20_write_i_1_n_2),
        .Q(int_x_20_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_43 int_x_21
       (.ADDRARDADDR({int_x_12_n_66,int_x_12_n_67,int_x_12_n_68,int_x_12_n_69}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_21_q1),
        .ap_clk(ap_clk),
        .m_reg_reg(m_reg_reg_9),
        .m_reg_reg_i_2__1_0(m_reg_reg_i_2__1),
        .mem_reg_0(mem_reg_20),
        .mem_reg_1(int_x_21_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_16_ce0(x_16_ce0),
        .\x_21_load_1_reg_3152_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_21_load_1_reg_3152_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_x_21_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[10]),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(int_x_30_read_i_3_n_2),
        .I5(s_axi_control_ARADDR[6]),
        .O(int_x_21_read0));
  FDRE int_x_21_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_21_read0),
        .Q(int_x_21_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_21_write_i_1
       (.I0(int_x_21_write0),
        .I1(p_175_in),
        .I2(int_x_21_write_reg_n_2),
        .O(int_x_21_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_x_21_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[11]),
        .I3(s_axi_control_AWADDR[9]),
        .I4(s_axi_control_AWADDR[6]),
        .I5(int_x_5_write_i_4_n_2),
        .O(int_x_21_write0));
  FDRE int_x_21_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_21_write_i_1_n_2),
        .Q(int_x_21_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_44 int_x_22
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_21_q1),
        .Q({\waddr_reg_n_2_[5] ,\waddr_reg_n_2_[4] ,\waddr_reg_n_2_[3] ,\waddr_reg_n_2_[2] }),
        .ap_clk(ap_clk),
        .int_x_20_read(int_x_20_read),
        .int_x_21_read(int_x_21_read),
        .int_x_21_read_reg(int_x_22_n_14),
        .int_x_21_read_reg_0(int_x_22_n_15),
        .int_x_21_read_reg_1(int_x_22_n_16),
        .int_x_21_read_reg_10(int_x_22_n_25),
        .int_x_21_read_reg_11(int_x_22_n_26),
        .int_x_21_read_reg_12(int_x_22_n_27),
        .int_x_21_read_reg_13(int_x_22_n_28),
        .int_x_21_read_reg_14(int_x_22_n_29),
        .int_x_21_read_reg_15(int_x_22_n_30),
        .int_x_21_read_reg_16(int_x_22_n_31),
        .int_x_21_read_reg_17(int_x_22_n_32),
        .int_x_21_read_reg_18(int_x_22_n_33),
        .int_x_21_read_reg_19(int_x_22_n_34),
        .int_x_21_read_reg_2(int_x_22_n_17),
        .int_x_21_read_reg_20(int_x_22_n_35),
        .int_x_21_read_reg_21(int_x_22_n_36),
        .int_x_21_read_reg_22(int_x_22_n_37),
        .int_x_21_read_reg_23(int_x_22_n_38),
        .int_x_21_read_reg_24(int_x_22_n_39),
        .int_x_21_read_reg_25(int_x_22_n_40),
        .int_x_21_read_reg_26(int_x_22_n_41),
        .int_x_21_read_reg_27(int_x_22_n_42),
        .int_x_21_read_reg_28(int_x_22_n_43),
        .int_x_21_read_reg_29(int_x_22_n_44),
        .int_x_21_read_reg_3(int_x_22_n_18),
        .int_x_21_read_reg_30(int_x_22_n_45),
        .int_x_21_read_reg_4(int_x_22_n_19),
        .int_x_21_read_reg_5(int_x_22_n_20),
        .int_x_21_read_reg_6(int_x_22_n_21),
        .int_x_21_read_reg_7(int_x_22_n_22),
        .int_x_21_read_reg_8(int_x_22_n_23),
        .int_x_21_read_reg_9(int_x_22_n_24),
        .int_x_22_read(int_x_22_read),
        .mem_reg_0(mem_reg_21),
        .mem_reg_1(int_x_22_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_10),
        .\rdata[31]_i_9 (int_x_20_q1),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_22_fu_2100_p2(sub_ln15_22_fu_2100_p2),
        .x_16_ce0(x_16_ce0),
        .\x_22_load_1_reg_3162_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_22_load_1_reg_3162_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_x_22_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[9]),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(int_x_30_read_i_3_n_2),
        .I5(s_axi_control_ARADDR[6]),
        .O(int_x_22_read0));
  FDRE int_x_22_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_22_read0),
        .Q(int_x_22_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    int_x_22_write_i_1
       (.I0(int_x_22_write_i_2_n_2),
        .I1(s_axi_control_AWADDR[10]),
        .I2(int_x_22_write_i_3_n_2),
        .I3(aw_hs),
        .I4(p_175_in),
        .I5(int_x_22_write_reg_n_2),
        .O(int_x_22_write_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    int_x_22_write_i_2
       (.I0(s_axi_control_AWADDR[8]),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[6]),
        .O(int_x_22_write_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h07)) 
    int_x_22_write_i_3
       (.I0(s_axi_control_AWADDR[10]),
        .I1(s_axi_control_AWADDR[9]),
        .I2(s_axi_control_AWADDR[11]),
        .O(int_x_22_write_i_3_n_2));
  FDRE int_x_22_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_22_write_i_1_n_2),
        .Q(int_x_22_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_45 int_x_23
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_24_q1),
        .ap_clk(ap_clk),
        .int_x_21_read_reg(int_x_23_n_10),
        .int_x_21_read_reg_0(int_x_23_n_11),
        .int_x_21_read_reg_1(int_x_23_n_12),
        .int_x_21_read_reg_10(int_x_23_n_21),
        .int_x_21_read_reg_11(int_x_23_n_22),
        .int_x_21_read_reg_12(int_x_23_n_23),
        .int_x_21_read_reg_13(int_x_23_n_24),
        .int_x_21_read_reg_14(int_x_23_n_25),
        .int_x_21_read_reg_15(int_x_23_n_26),
        .int_x_21_read_reg_16(int_x_23_n_27),
        .int_x_21_read_reg_17(int_x_23_n_28),
        .int_x_21_read_reg_18(int_x_23_n_29),
        .int_x_21_read_reg_19(int_x_23_n_30),
        .int_x_21_read_reg_2(int_x_23_n_13),
        .int_x_21_read_reg_20(int_x_23_n_31),
        .int_x_21_read_reg_21(int_x_23_n_32),
        .int_x_21_read_reg_22(int_x_23_n_33),
        .int_x_21_read_reg_23(int_x_23_n_34),
        .int_x_21_read_reg_24(int_x_23_n_35),
        .int_x_21_read_reg_25(int_x_23_n_36),
        .int_x_21_read_reg_26(int_x_23_n_37),
        .int_x_21_read_reg_27(int_x_23_n_38),
        .int_x_21_read_reg_28(int_x_23_n_39),
        .int_x_21_read_reg_29(int_x_23_n_40),
        .int_x_21_read_reg_3(int_x_23_n_14),
        .int_x_21_read_reg_30(int_x_23_n_41),
        .int_x_21_read_reg_4(int_x_23_n_15),
        .int_x_21_read_reg_5(int_x_23_n_16),
        .int_x_21_read_reg_6(int_x_23_n_17),
        .int_x_21_read_reg_7(int_x_23_n_18),
        .int_x_21_read_reg_8(int_x_23_n_19),
        .int_x_21_read_reg_9(int_x_23_n_20),
        .int_x_23_read(int_x_23_read),
        .int_x_24_read(int_x_24_read),
        .int_x_25_read(int_x_25_read),
        .m_reg_reg(m_reg_reg_10),
        .m_reg_reg_i_2__2_0(m_reg_reg_i_2__2),
        .mem_reg_0(mem_reg_22),
        .mem_reg_1(int_x_23_write_reg_n_2),
        .p_175_in(p_175_in),
        .\rdata[31]_i_8_0 (int_x_25_q1),
        .\rdata_reg[0] (\rdata[31]_i_18_n_2 ),
        .\rdata_reg[0]_0 (int_x_28_n_10),
        .\rdata_reg[0]_1 (\rdata[31]_i_21_n_2 ),
        .\rdata_reg[0]_2 (int_x_29_n_10),
        .\rdata_reg[10] (int_x_28_n_20),
        .\rdata_reg[10]_0 (int_x_29_n_20),
        .\rdata_reg[11] (int_x_28_n_21),
        .\rdata_reg[11]_0 (int_x_29_n_21),
        .\rdata_reg[12] (int_x_28_n_22),
        .\rdata_reg[12]_0 (int_x_29_n_22),
        .\rdata_reg[13] (int_x_28_n_23),
        .\rdata_reg[13]_0 (int_x_29_n_23),
        .\rdata_reg[14] (int_x_28_n_24),
        .\rdata_reg[14]_0 (int_x_29_n_24),
        .\rdata_reg[15] (int_x_28_n_25),
        .\rdata_reg[15]_0 (int_x_29_n_25),
        .\rdata_reg[16] (int_x_28_n_26),
        .\rdata_reg[16]_0 (int_x_29_n_26),
        .\rdata_reg[17] (int_x_28_n_27),
        .\rdata_reg[17]_0 (int_x_29_n_27),
        .\rdata_reg[18] (int_x_28_n_28),
        .\rdata_reg[18]_0 (int_x_29_n_28),
        .\rdata_reg[19] (int_x_28_n_29),
        .\rdata_reg[19]_0 (int_x_29_n_29),
        .\rdata_reg[1] (int_x_28_n_11),
        .\rdata_reg[1]_0 (int_x_29_n_11),
        .\rdata_reg[20] (int_x_28_n_30),
        .\rdata_reg[20]_0 (int_x_29_n_30),
        .\rdata_reg[21] (int_x_28_n_31),
        .\rdata_reg[21]_0 (int_x_29_n_31),
        .\rdata_reg[22] (int_x_28_n_32),
        .\rdata_reg[22]_0 (int_x_29_n_32),
        .\rdata_reg[23] (int_x_28_n_33),
        .\rdata_reg[23]_0 (int_x_29_n_33),
        .\rdata_reg[24] (int_x_28_n_34),
        .\rdata_reg[24]_0 (int_x_29_n_34),
        .\rdata_reg[25] (int_x_28_n_35),
        .\rdata_reg[25]_0 (int_x_29_n_35),
        .\rdata_reg[26] (int_x_28_n_36),
        .\rdata_reg[26]_0 (int_x_29_n_36),
        .\rdata_reg[27] (int_x_28_n_37),
        .\rdata_reg[27]_0 (int_x_29_n_37),
        .\rdata_reg[28] (int_x_28_n_38),
        .\rdata_reg[28]_0 (int_x_29_n_38),
        .\rdata_reg[29] (int_x_28_n_39),
        .\rdata_reg[29]_0 (int_x_29_n_39),
        .\rdata_reg[2] (int_x_28_n_12),
        .\rdata_reg[2]_0 (int_x_29_n_12),
        .\rdata_reg[30] (int_x_28_n_40),
        .\rdata_reg[30]_0 (int_x_29_n_40),
        .\rdata_reg[31] (int_x_28_n_41),
        .\rdata_reg[31]_0 (int_x_29_n_41),
        .\rdata_reg[3] (int_x_28_n_13),
        .\rdata_reg[3]_0 (int_x_29_n_13),
        .\rdata_reg[4] (int_x_28_n_14),
        .\rdata_reg[4]_0 (int_x_29_n_14),
        .\rdata_reg[5] (int_x_28_n_15),
        .\rdata_reg[5]_0 (int_x_29_n_15),
        .\rdata_reg[6] (int_x_28_n_16),
        .\rdata_reg[6]_0 (int_x_29_n_16),
        .\rdata_reg[7] (int_x_28_n_17),
        .\rdata_reg[7]_0 (int_x_29_n_17),
        .\rdata_reg[8] (int_x_28_n_18),
        .\rdata_reg[8]_0 (int_x_29_n_18),
        .\rdata_reg[9] (int_x_28_n_19),
        .\rdata_reg[9]_0 (int_x_29_n_19),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_16_ce0(x_16_ce0),
        .\x_23_load_1_reg_3172_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_23_load_1_reg_3172_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    int_x_23_read_i_1
       (.I0(int_x_25_read_i_2_n_2),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(ar_hs),
        .O(int_x_23_read0));
  FDRE int_x_23_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_23_read0),
        .Q(int_x_23_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020002)) 
    int_x_23_write_i_1
       (.I0(aw_hs),
        .I1(int_x_23_write_i_2_n_2),
        .I2(s_axi_control_AWADDR[11]),
        .I3(int_x_7_write_i_2_n_2),
        .I4(p_175_in),
        .I5(int_x_23_write_reg_n_2),
        .O(int_x_23_write_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h7)) 
    int_x_23_write_i_2
       (.I0(s_axi_control_AWADDR[9]),
        .I1(s_axi_control_AWADDR[10]),
        .O(int_x_23_write_i_2_n_2));
  FDRE int_x_23_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_23_write_i_1_n_2),
        .Q(int_x_23_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_46 int_x_24
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_24_q1),
        .ap_clk(ap_clk),
        .mem_reg_0(mem_reg_23),
        .mem_reg_1(int_x_24_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_11),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_24_fu_2130_p2(sub_ln15_24_fu_2130_p2),
        .x_16_ce0(x_16_ce0),
        .\x_24_load_1_reg_3182_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_24_load_1_reg_3182_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    int_x_24_read_i_1
       (.I0(s_axi_control_ARADDR[6]),
        .I1(int_x_25_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(ar_hs),
        .O(int_x_24_read0));
  FDRE int_x_24_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_24_read0),
        .Q(int_x_24_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_24_write_i_1
       (.I0(int_x_24_write0),
        .I1(p_175_in),
        .I2(int_x_24_write_reg_n_2),
        .O(int_x_24_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    int_x_24_write_i_2
       (.I0(s_axi_control_AWADDR[6]),
        .I1(int_x_17_write_i_3_n_2),
        .I2(s_axi_control_AWADDR[11]),
        .I3(s_axi_control_AWADDR[9]),
        .I4(s_axi_control_AWADDR[10]),
        .I5(aw_hs),
        .O(int_x_24_write0));
  FDRE int_x_24_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_24_write_i_1_n_2),
        .Q(int_x_24_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_47 int_x_25
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .ap_clk(ap_clk),
        .m_reg_reg(m_reg_reg_11),
        .m_reg_reg_i_2__3_0(m_reg_reg_i_2__3),
        .mem_reg_0(int_x_25_q1),
        .mem_reg_1(mem_reg_24),
        .mem_reg_2(int_x_25_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_16_ce0(x_16_ce0),
        .\x_25_load_1_reg_3192_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_25_load_1_reg_3192_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    int_x_25_read_i_1
       (.I0(int_x_25_read_i_2_n_2),
        .I1(int_x_26_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(ar_hs),
        .O(int_x_25_read0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_x_25_read_i_2
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[8]),
        .O(int_x_25_read_i_2_n_2));
  FDRE int_x_25_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_25_read0),
        .Q(int_x_25_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_25_write_i_1
       (.I0(int_x_25_write0),
        .I1(p_175_in),
        .I2(int_x_25_write_reg_n_2),
        .O(int_x_25_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    int_x_25_write_i_2
       (.I0(s_axi_control_AWADDR[8]),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[7]),
        .I3(s_axi_control_AWADDR[11]),
        .I4(int_x_23_write_i_2_n_2),
        .I5(aw_hs),
        .O(int_x_25_write0));
  FDRE int_x_25_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_25_write_i_1_n_2),
        .Q(int_x_25_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_48 int_x_26
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_26_q1),
        .ap_clk(ap_clk),
        .mem_reg_0(mem_reg_25),
        .mem_reg_1(int_x_26_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_12),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_26_fu_2160_p2(sub_ln15_26_fu_2160_p2),
        .x_16_ce0(x_16_ce0),
        .\x_26_load_1_reg_3202_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_26_load_1_reg_3202_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    int_x_26_read_i_1
       (.I0(s_axi_control_ARADDR[10]),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(int_x_26_read_i_2_n_2),
        .O(int_x_26_read0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    int_x_26_read_i_2
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[8]),
        .O(int_x_26_read_i_2_n_2));
  FDRE int_x_26_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_26_read0),
        .Q(int_x_26_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_26_write_i_1
       (.I0(int_x_26_write0),
        .I1(p_175_in),
        .I2(int_x_26_write_reg_n_2),
        .O(int_x_26_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    int_x_26_write_i_2
       (.I0(int_x_2_write_i_3_n_2),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[11]),
        .I3(s_axi_control_AWADDR[8]),
        .I4(s_axi_control_AWADDR[9]),
        .I5(s_axi_control_AWADDR[10]),
        .O(int_x_26_write0));
  FDRE int_x_26_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_26_write_i_1_n_2),
        .Q(int_x_26_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_49 int_x_27
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_27_q1),
        .ap_clk(ap_clk),
        .m_reg_reg(m_reg_reg_12),
        .m_reg_reg_i_2__4_0(m_reg_reg_i_2__4),
        .mem_reg_0(mem_reg_26),
        .mem_reg_1(int_x_27_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_16_ce0(x_16_ce0),
        .\x_27_load_1_reg_3212_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_27_load_1_reg_3212_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    int_x_27_read_i_1
       (.I0(s_axi_control_ARADDR[8]),
        .I1(int_x_27_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(ar_hs),
        .O(int_x_27_read0));
  LUT2 #(
    .INIT(4'h8)) 
    int_x_27_read_i_2
       (.I0(s_axi_control_ARADDR[9]),
        .I1(s_axi_control_ARADDR[10]),
        .O(int_x_27_read_i_2_n_2));
  FDRE int_x_27_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_27_read0),
        .Q(int_x_27_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020002)) 
    int_x_27_write_i_1
       (.I0(aw_hs),
        .I1(int_x_27_write_i_2_n_2),
        .I2(s_axi_control_AWADDR[11]),
        .I3(int_x_15_write_i_2_n_2),
        .I4(p_175_in),
        .I5(int_x_27_write_reg_n_2),
        .O(int_x_27_write_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    int_x_27_write_i_2
       (.I0(s_axi_control_AWADDR[10]),
        .I1(s_axi_control_AWADDR[9]),
        .I2(s_axi_control_AWADDR[8]),
        .O(int_x_27_write_i_2_n_2));
  FDRE int_x_27_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_27_write_i_1_n_2),
        .Q(int_x_27_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_50 int_x_28
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_27_q1),
        .ap_clk(ap_clk),
        .int_x_26_read(int_x_26_read),
        .int_x_27_read(int_x_27_read),
        .int_x_27_read_reg(int_x_28_n_10),
        .int_x_27_read_reg_0(int_x_28_n_11),
        .int_x_27_read_reg_1(int_x_28_n_12),
        .int_x_27_read_reg_10(int_x_28_n_21),
        .int_x_27_read_reg_11(int_x_28_n_22),
        .int_x_27_read_reg_12(int_x_28_n_23),
        .int_x_27_read_reg_13(int_x_28_n_24),
        .int_x_27_read_reg_14(int_x_28_n_25),
        .int_x_27_read_reg_15(int_x_28_n_26),
        .int_x_27_read_reg_16(int_x_28_n_27),
        .int_x_27_read_reg_17(int_x_28_n_28),
        .int_x_27_read_reg_18(int_x_28_n_29),
        .int_x_27_read_reg_19(int_x_28_n_30),
        .int_x_27_read_reg_2(int_x_28_n_13),
        .int_x_27_read_reg_20(int_x_28_n_31),
        .int_x_27_read_reg_21(int_x_28_n_32),
        .int_x_27_read_reg_22(int_x_28_n_33),
        .int_x_27_read_reg_23(int_x_28_n_34),
        .int_x_27_read_reg_24(int_x_28_n_35),
        .int_x_27_read_reg_25(int_x_28_n_36),
        .int_x_27_read_reg_26(int_x_28_n_37),
        .int_x_27_read_reg_27(int_x_28_n_38),
        .int_x_27_read_reg_28(int_x_28_n_39),
        .int_x_27_read_reg_29(int_x_28_n_40),
        .int_x_27_read_reg_3(int_x_28_n_14),
        .int_x_27_read_reg_30(int_x_28_n_41),
        .int_x_27_read_reg_4(int_x_28_n_15),
        .int_x_27_read_reg_5(int_x_28_n_16),
        .int_x_27_read_reg_6(int_x_28_n_17),
        .int_x_27_read_reg_7(int_x_28_n_18),
        .int_x_27_read_reg_8(int_x_28_n_19),
        .int_x_27_read_reg_9(int_x_28_n_20),
        .int_x_28_read(int_x_28_read),
        .mem_reg_0(mem_reg_27),
        .mem_reg_1(int_x_28_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_13),
        .\rdata[31]_i_8 (int_x_26_q1),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_28_fu_2190_p2(sub_ln15_28_fu_2190_p2),
        .x_16_ce0(x_16_ce0),
        .\x_28_load_1_reg_3222_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_28_load_1_reg_3222_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0000088800000000)) 
    int_x_28_read_i_1
       (.I0(int_x_28_read_i_2_n_2),
        .I1(s_axi_control_ARADDR[10]),
        .I2(int_x_28_read_i_3_n_2),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(ar_hs),
        .O(int_x_28_read0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    int_x_28_read_i_2
       (.I0(s_axi_control_ARADDR[9]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[7]),
        .O(int_x_28_read_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    int_x_28_read_i_3
       (.I0(s_axi_control_ARADDR[8]),
        .I1(s_axi_control_ARADDR[10]),
        .I2(s_axi_control_ARADDR[9]),
        .O(int_x_28_read_i_3_n_2));
  FDRE int_x_28_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_28_read0),
        .Q(int_x_28_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_28_write_i_1
       (.I0(int_x_28_write0),
        .I1(p_175_in),
        .I2(int_x_28_write_reg_n_2),
        .O(int_x_28_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    int_x_28_write_i_2
       (.I0(s_axi_control_AWADDR[6]),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[11]),
        .I3(int_x_23_write_i_2_n_2),
        .I4(s_axi_control_AWADDR[8]),
        .I5(aw_hs),
        .O(int_x_28_write0));
  FDRE int_x_28_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_28_write_i_1_n_2),
        .Q(int_x_28_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_51 int_x_29
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_30_q1),
        .ap_clk(ap_clk),
        .int_x_29_read(int_x_29_read),
        .int_x_29_read_reg(int_x_29_n_10),
        .int_x_29_read_reg_0(int_x_29_n_11),
        .int_x_29_read_reg_1(int_x_29_n_12),
        .int_x_29_read_reg_10(int_x_29_n_21),
        .int_x_29_read_reg_11(int_x_29_n_22),
        .int_x_29_read_reg_12(int_x_29_n_23),
        .int_x_29_read_reg_13(int_x_29_n_24),
        .int_x_29_read_reg_14(int_x_29_n_25),
        .int_x_29_read_reg_15(int_x_29_n_26),
        .int_x_29_read_reg_16(int_x_29_n_27),
        .int_x_29_read_reg_17(int_x_29_n_28),
        .int_x_29_read_reg_18(int_x_29_n_29),
        .int_x_29_read_reg_19(int_x_29_n_30),
        .int_x_29_read_reg_2(int_x_29_n_13),
        .int_x_29_read_reg_20(int_x_29_n_31),
        .int_x_29_read_reg_21(int_x_29_n_32),
        .int_x_29_read_reg_22(int_x_29_n_33),
        .int_x_29_read_reg_23(int_x_29_n_34),
        .int_x_29_read_reg_24(int_x_29_n_35),
        .int_x_29_read_reg_25(int_x_29_n_36),
        .int_x_29_read_reg_26(int_x_29_n_37),
        .int_x_29_read_reg_27(int_x_29_n_38),
        .int_x_29_read_reg_28(int_x_29_n_39),
        .int_x_29_read_reg_29(int_x_29_n_40),
        .int_x_29_read_reg_3(int_x_29_n_14),
        .int_x_29_read_reg_30(int_x_29_n_41),
        .int_x_29_read_reg_4(int_x_29_n_15),
        .int_x_29_read_reg_5(int_x_29_n_16),
        .int_x_29_read_reg_6(int_x_29_n_17),
        .int_x_29_read_reg_7(int_x_29_n_18),
        .int_x_29_read_reg_8(int_x_29_n_19),
        .int_x_29_read_reg_9(int_x_29_n_20),
        .int_x_30_read(int_x_30_read),
        .m_reg_reg(m_reg_reg_13),
        .m_reg_reg_i_2__5_0(m_reg_reg_i_2__5),
        .mem_reg_0(mem_reg_28),
        .mem_reg_1(int_x_29_write_reg_n_2),
        .p_175_in(p_175_in),
        .\rdata[31]_i_8 (\rdata[31]_i_38_n_2 ),
        .\rdata[31]_i_8_0 (int_x_31_q1),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_16_ce0(x_16_ce0),
        .\x_29_load_1_reg_3232_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_29_load_1_reg_3232_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    int_x_29_read_i_1
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[10]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(int_x_30_read_i_3_n_2),
        .I4(s_axi_control_ARADDR[11]),
        .I5(ar_hs),
        .O(int_x_29_read0));
  FDRE int_x_29_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_29_read0),
        .Q(int_x_29_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    int_x_29_write_i_1
       (.I0(int_x_29_write_i_2_n_2),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[11]),
        .I3(aw_hs),
        .I4(p_175_in),
        .I5(int_x_29_write_reg_n_2),
        .O(int_x_29_write_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    int_x_29_write_i_2
       (.I0(s_axi_control_AWADDR[8]),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[10]),
        .I3(s_axi_control_AWADDR[9]),
        .O(int_x_29_write_i_2_n_2));
  FDRE int_x_29_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_29_write_i_1_n_2),
        .Q(int_x_29_write_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_x_2_read_i_1
       (.I0(s_axi_control_ARADDR[8]),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(int_x_26_read_i_2_n_2),
        .O(int_x_2_read0));
  FDRE int_x_2_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_2_read0),
        .Q(int_x_2_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_2_write_i_1
       (.I0(int_x_2_write0),
        .I1(p_175_in),
        .I2(int_x_2_write_reg_n_2),
        .O(int_x_2_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_x_2_write_i_2
       (.I0(s_axi_control_AWADDR[8]),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[10]),
        .I3(s_axi_control_AWADDR[9]),
        .I4(s_axi_control_AWADDR[11]),
        .I5(int_x_2_write_i_3_n_2),
        .O(int_x_2_write0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    int_x_2_write_i_3
       (.I0(s_axi_control_AWADDR[8]),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[7]),
        .O(int_x_2_write_i_3_n_2));
  FDRE int_x_2_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_2_write_i_1_n_2),
        .Q(int_x_2_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_52 int_x_3
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_3_q1),
        .DOBDO(int_x_3_q0),
        .ap_clk(ap_clk),
        .m_reg_reg(m_reg_reg_0),
        .m_reg_reg_0(mem_reg_2),
        .mem_reg_0(int_x_3_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_0_ce0(x_0_ce0),
        .\x_3_load_reg_2799_reg[7] (\x_3_load_reg_2799_reg[7] ));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_53 int_x_30
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR({x_16_address0,mem_reg_32[4:2]}),
        .DOADO(int_x_30_q1),
        .ap_clk(ap_clk),
        .mem_reg_0(mem_reg_29),
        .mem_reg_1(int_x_30_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_14),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_30_fu_2220_p2(sub_ln15_30_fu_2220_p2),
        .x_16_ce0(x_16_ce0),
        .\x_30_load_1_reg_3242_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_30_load_1_reg_3242_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    int_x_30_read_i_1
       (.I0(s_axi_control_ARADDR[11]),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_x_30_read_i_3_n_2),
        .O(int_x_30_read0));
  LUT3 #(
    .INIT(8'h04)) 
    int_x_30_read_i_2
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h7)) 
    int_x_30_read_i_3
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[8]),
        .O(int_x_30_read_i_3_n_2));
  FDRE int_x_30_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_30_read0),
        .Q(int_x_30_read),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    int_x_30_write_i_1
       (.I0(int_x_30_write_i_2_n_2),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[11]),
        .I3(p_175_in),
        .I4(int_x_30_write_reg_n_2),
        .O(int_x_30_write_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    int_x_30_write_i_2
       (.I0(s_axi_control_AWADDR[9]),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[7]),
        .I3(s_axi_control_AWADDR[8]),
        .I4(s_axi_control_AWADDR[6]),
        .O(int_x_30_write_i_2_n_2));
  FDRE int_x_30_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_30_write_i_1_n_2),
        .Q(int_x_30_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_54 int_x_31
       (.ADDRARDADDR({int_x_22_n_2,int_x_22_n_3,int_x_22_n_4,int_x_22_n_5}),
        .ADDRBWRADDR(x_16_address0),
        .Q(Q[2:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .m_reg_reg(m_reg_reg_14),
        .m_reg_reg_i_2__6_0(m_reg_reg_i_2__6),
        .mem_reg_0(int_x_31_q1),
        .mem_reg_1(mem_reg_30),
        .mem_reg_2(mem_reg_32[4:2]),
        .mem_reg_3(mem_reg_33),
        .mem_reg_4(int_x_31_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_16_ce0(x_16_ce0),
        .\x_31_load_1_reg_3252_reg[0] (\int_x_16_shift0_reg_n_2_[0] ),
        .\x_31_load_1_reg_3252_reg[0]_0 (\int_x_16_shift0_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_x_31_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(int_x_25_read_i_2_n_2),
        .I4(s_axi_control_ARADDR[10]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_x_31_read0));
  FDRE int_x_31_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_31_read0),
        .Q(int_x_31_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_31_write_i_1
       (.I0(int_x_31_write0),
        .I1(p_175_in),
        .I2(int_x_31_write_reg_n_2),
        .O(int_x_31_write_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_x_31_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[11]),
        .I2(int_x_7_write_i_2_n_2),
        .I3(s_axi_control_AWADDR[10]),
        .I4(s_axi_control_AWADDR[9]),
        .O(int_x_31_write0));
  FDRE int_x_31_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_31_write_i_1_n_2),
        .Q(int_x_31_write_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_x_3_read_i_1
       (.I0(s_axi_control_ARADDR[8]),
        .I1(int_x_19_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(ar_hs),
        .O(int_x_3_read0));
  FDRE int_x_3_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_3_read0),
        .Q(int_x_3_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_3_write_i_1
       (.I0(int_x_3_write0),
        .I1(p_175_in),
        .I2(int_x_3_write_reg_n_2),
        .O(int_x_3_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_x_3_write_i_2
       (.I0(s_axi_control_AWADDR[8]),
        .I1(int_x_15_write_i_2_n_2),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[11]),
        .I4(s_axi_control_AWADDR[10]),
        .I5(aw_hs),
        .O(int_x_3_write0));
  FDRE int_x_3_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_3_write_i_1_n_2),
        .Q(int_x_3_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_55 int_x_4
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .D({int_x_4_n_34,int_x_4_n_35,int_x_4_n_36,int_x_4_n_37,int_x_4_n_38,int_x_4_n_39,int_x_4_n_40,int_x_4_n_41,int_x_4_n_42,int_x_4_n_43,int_x_4_n_44,int_x_4_n_45,int_x_4_n_46,int_x_4_n_47,int_x_4_n_48,int_x_4_n_49}),
        .DOADO(int_x_1_q1[31:16]),
        .DOBDO(int_x_4_q0),
        .ap_clk(ap_clk),
        .int_x_0_read_reg(int_x_4_n_50),
        .int_x_0_read_reg_0(int_x_4_n_51),
        .int_x_0_read_reg_1(int_x_4_n_52),
        .int_x_0_read_reg_10(int_x_4_n_61),
        .int_x_0_read_reg_11(int_x_4_n_62),
        .int_x_0_read_reg_12(int_x_4_n_63),
        .int_x_0_read_reg_13(int_x_4_n_64),
        .int_x_0_read_reg_14(int_x_4_n_65),
        .int_x_0_read_reg_2(int_x_4_n_53),
        .int_x_0_read_reg_3(int_x_4_n_54),
        .int_x_0_read_reg_4(int_x_4_n_55),
        .int_x_0_read_reg_5(int_x_4_n_56),
        .int_x_0_read_reg_6(int_x_4_n_57),
        .int_x_0_read_reg_7(int_x_4_n_58),
        .int_x_0_read_reg_8(int_x_4_n_59),
        .int_x_0_read_reg_9(int_x_4_n_60),
        .int_x_2_read(int_x_2_read),
        .int_x_3_read(int_x_3_read),
        .int_x_4_read(int_x_4_read),
        .mem_reg_0(int_x_4_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_1),
        .p_reg_reg_0(mem_reg_3),
        .\rdata[31]_i_6_0 (int_x_3_q1),
        .\rdata[31]_i_6_1 (int_x_2_q1),
        .\rdata_reg[0] (\rdata[15]_i_16_n_2 ),
        .\rdata_reg[16] (\rdata[31]_i_7_n_2 ),
        .\rdata_reg[16]_0 (int_x_23_n_26),
        .\rdata_reg[16]_1 (int_x_14_n_50),
        .\rdata_reg[16]_2 (int_x_5_n_50),
        .\rdata_reg[16]_3 (\rdata[31]_i_14_n_2 ),
        .\rdata_reg[16]_4 (\rdata[31]_i_16_n_2 ),
        .\rdata_reg[16]_5 (\rdata[31]_i_17_n_2 ),
        .\rdata_reg[17] (int_x_23_n_27),
        .\rdata_reg[17]_0 (int_x_14_n_51),
        .\rdata_reg[17]_1 (int_x_5_n_51),
        .\rdata_reg[18] (int_x_23_n_28),
        .\rdata_reg[18]_0 (int_x_14_n_52),
        .\rdata_reg[18]_1 (int_x_5_n_52),
        .\rdata_reg[19] (int_x_23_n_29),
        .\rdata_reg[19]_0 (int_x_14_n_53),
        .\rdata_reg[19]_1 (int_x_5_n_53),
        .\rdata_reg[20] (int_x_23_n_30),
        .\rdata_reg[20]_0 (int_x_14_n_54),
        .\rdata_reg[20]_1 (int_x_5_n_54),
        .\rdata_reg[21] (int_x_23_n_31),
        .\rdata_reg[21]_0 (int_x_14_n_55),
        .\rdata_reg[21]_1 (int_x_5_n_55),
        .\rdata_reg[22] (int_x_23_n_32),
        .\rdata_reg[22]_0 (int_x_14_n_56),
        .\rdata_reg[22]_1 (int_x_5_n_56),
        .\rdata_reg[23] (int_x_23_n_33),
        .\rdata_reg[23]_0 (int_x_14_n_57),
        .\rdata_reg[23]_1 (int_x_5_n_57),
        .\rdata_reg[24] (int_x_23_n_34),
        .\rdata_reg[24]_0 (int_x_14_n_58),
        .\rdata_reg[24]_1 (int_x_5_n_58),
        .\rdata_reg[25] (int_x_23_n_35),
        .\rdata_reg[25]_0 (int_x_14_n_59),
        .\rdata_reg[25]_1 (int_x_5_n_59),
        .\rdata_reg[26] (int_x_23_n_36),
        .\rdata_reg[26]_0 (int_x_14_n_60),
        .\rdata_reg[26]_1 (int_x_5_n_60),
        .\rdata_reg[27] (int_x_23_n_37),
        .\rdata_reg[27]_0 (int_x_14_n_61),
        .\rdata_reg[27]_1 (int_x_5_n_61),
        .\rdata_reg[28] (int_x_23_n_38),
        .\rdata_reg[28]_0 (int_x_14_n_62),
        .\rdata_reg[28]_1 (int_x_5_n_62),
        .\rdata_reg[29] (int_x_23_n_39),
        .\rdata_reg[29]_0 (int_x_14_n_63),
        .\rdata_reg[29]_1 (int_x_5_n_63),
        .\rdata_reg[30] (int_x_23_n_40),
        .\rdata_reg[30]_0 (int_x_14_n_64),
        .\rdata_reg[30]_1 (int_x_5_n_64),
        .\rdata_reg[31] (int_x_23_n_41),
        .\rdata_reg[31]_0 (int_x_14_n_65),
        .\rdata_reg[31]_1 (int_x_5_n_65),
        .\rdata_reg[31]_2 (int_x_0_q1),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_4_fu_1438_p2(sub_ln15_4_fu_1438_p2),
        .x_0_ce0(x_0_ce0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h77400000)) 
    int_x_4_read_i_1
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(int_x_4_read_i_2_n_2),
        .I4(int_x_4_read_i_3_n_2),
        .O(int_x_4_read0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_x_4_read_i_2
       (.I0(s_axi_control_ARADDR[10]),
        .I1(s_axi_control_ARADDR[9]),
        .I2(s_axi_control_ARADDR[11]),
        .O(int_x_4_read_i_2_n_2));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    int_x_4_read_i_3
       (.I0(rstate[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_x_4_read_i_3_n_2));
  FDRE int_x_4_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_4_read0),
        .Q(int_x_4_read),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_4_write_i_1
       (.I0(int_x_4_write0),
        .I1(p_175_in),
        .I2(int_x_4_write_reg_n_2),
        .O(int_x_4_write_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h77400000)) 
    int_x_4_write_i_2
       (.I0(s_axi_control_AWADDR[7]),
        .I1(s_axi_control_AWADDR[8]),
        .I2(s_axi_control_AWADDR[6]),
        .I3(int_x_5_write_i_3_n_2),
        .I4(int_x_5_write_i_2_n_2),
        .O(int_x_4_write0));
  FDRE int_x_4_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_4_write_i_1_n_2),
        .Q(int_x_4_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_56 int_x_5
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .D({int_x_5_n_34,int_x_5_n_35,int_x_5_n_36,int_x_5_n_37,int_x_5_n_38,int_x_5_n_39,int_x_5_n_40,int_x_5_n_41,int_x_5_n_42,int_x_5_n_43,int_x_5_n_44,int_x_5_n_45,int_x_5_n_46,int_x_5_n_47,int_x_5_n_48,int_x_5_n_49}),
        .DOADO(int_x_6_q1),
        .DOBDO(int_x_5_q0),
        .ap_clk(ap_clk),
        .int_x_5_read(int_x_5_read),
        .int_x_6_read(int_x_6_read),
        .int_x_7_read(int_x_7_read),
        .int_x_8_read_reg(int_x_5_n_50),
        .int_x_8_read_reg_0(int_x_5_n_51),
        .int_x_8_read_reg_1(int_x_5_n_52),
        .int_x_8_read_reg_10(int_x_5_n_61),
        .int_x_8_read_reg_11(int_x_5_n_62),
        .int_x_8_read_reg_12(int_x_5_n_63),
        .int_x_8_read_reg_13(int_x_5_n_64),
        .int_x_8_read_reg_14(int_x_5_n_65),
        .int_x_8_read_reg_2(int_x_5_n_53),
        .int_x_8_read_reg_3(int_x_5_n_54),
        .int_x_8_read_reg_4(int_x_5_n_55),
        .int_x_8_read_reg_5(int_x_5_n_56),
        .int_x_8_read_reg_6(int_x_5_n_57),
        .int_x_8_read_reg_7(int_x_5_n_58),
        .int_x_8_read_reg_8(int_x_5_n_59),
        .int_x_8_read_reg_9(int_x_5_n_60),
        .m_reg_reg(m_reg_reg_1),
        .m_reg_reg_0(mem_reg_4),
        .mem_reg_0(int_x_5_write_reg_n_2),
        .p_175_in(p_175_in),
        .\rdata[31]_i_10_0 (int_x_7_q1),
        .\rdata_reg[0] (int_x_14_n_34),
        .\rdata_reg[0]_0 (int_x_23_n_10),
        .\rdata_reg[0]_1 (\rdata[31]_i_7_n_2 ),
        .\rdata_reg[0]_2 (int_x_4_n_50),
        .\rdata_reg[0]_3 (int_x_0_n_54),
        .\rdata_reg[0]_4 (\rdata[31]_i_29_n_2 ),
        .\rdata_reg[0]_5 (int_x_10_n_34),
        .\rdata_reg[0]_6 (\rdata[31]_i_32_n_2 ),
        .\rdata_reg[0]_7 (int_x_13_n_34),
        .\rdata_reg[0]_8 (\rdata[31]_i_34_n_2 ),
        .\rdata_reg[10] (int_x_14_n_44),
        .\rdata_reg[10]_0 (int_x_23_n_20),
        .\rdata_reg[10]_1 (int_x_4_n_60),
        .\rdata_reg[10]_2 (int_x_0_n_64),
        .\rdata_reg[10]_3 (int_x_10_n_44),
        .\rdata_reg[10]_4 (int_x_13_n_44),
        .\rdata_reg[11] (int_x_14_n_45),
        .\rdata_reg[11]_0 (int_x_23_n_21),
        .\rdata_reg[11]_1 (int_x_4_n_61),
        .\rdata_reg[11]_2 (int_x_0_n_65),
        .\rdata_reg[11]_3 (int_x_10_n_45),
        .\rdata_reg[11]_4 (int_x_13_n_45),
        .\rdata_reg[12] (int_x_14_n_46),
        .\rdata_reg[12]_0 (int_x_23_n_22),
        .\rdata_reg[12]_1 (int_x_4_n_62),
        .\rdata_reg[12]_2 (int_x_0_n_66),
        .\rdata_reg[12]_3 (int_x_10_n_46),
        .\rdata_reg[12]_4 (int_x_13_n_46),
        .\rdata_reg[13] (int_x_14_n_47),
        .\rdata_reg[13]_0 (int_x_23_n_23),
        .\rdata_reg[13]_1 (int_x_4_n_63),
        .\rdata_reg[13]_2 (int_x_0_n_67),
        .\rdata_reg[13]_3 (int_x_10_n_47),
        .\rdata_reg[13]_4 (int_x_13_n_47),
        .\rdata_reg[14] (int_x_14_n_48),
        .\rdata_reg[14]_0 (int_x_23_n_24),
        .\rdata_reg[14]_1 (int_x_4_n_64),
        .\rdata_reg[14]_2 (int_x_0_n_68),
        .\rdata_reg[14]_3 (int_x_10_n_48),
        .\rdata_reg[14]_4 (int_x_13_n_48),
        .\rdata_reg[15] (int_x_14_n_49),
        .\rdata_reg[15]_0 (int_x_23_n_25),
        .\rdata_reg[15]_1 (int_x_4_n_65),
        .\rdata_reg[15]_2 (int_x_0_n_69),
        .\rdata_reg[15]_3 (int_x_10_n_49),
        .\rdata_reg[15]_4 (int_x_13_n_49),
        .\rdata_reg[16] (int_x_10_n_50),
        .\rdata_reg[16]_0 (int_x_13_n_50),
        .\rdata_reg[17] (int_x_10_n_51),
        .\rdata_reg[17]_0 (int_x_13_n_51),
        .\rdata_reg[18] (int_x_10_n_52),
        .\rdata_reg[18]_0 (int_x_13_n_52),
        .\rdata_reg[19] (int_x_10_n_53),
        .\rdata_reg[19]_0 (int_x_13_n_53),
        .\rdata_reg[1] (int_x_14_n_35),
        .\rdata_reg[1]_0 (int_x_23_n_11),
        .\rdata_reg[1]_1 (int_x_4_n_51),
        .\rdata_reg[1]_2 (int_x_0_n_55),
        .\rdata_reg[1]_3 (int_x_10_n_35),
        .\rdata_reg[1]_4 (int_x_13_n_35),
        .\rdata_reg[20] (int_x_10_n_54),
        .\rdata_reg[20]_0 (int_x_13_n_54),
        .\rdata_reg[21] (int_x_10_n_55),
        .\rdata_reg[21]_0 (int_x_13_n_55),
        .\rdata_reg[22] (int_x_10_n_56),
        .\rdata_reg[22]_0 (int_x_13_n_56),
        .\rdata_reg[23] (int_x_10_n_57),
        .\rdata_reg[23]_0 (int_x_13_n_57),
        .\rdata_reg[24] (int_x_10_n_58),
        .\rdata_reg[24]_0 (int_x_13_n_58),
        .\rdata_reg[25] (int_x_10_n_59),
        .\rdata_reg[25]_0 (int_x_13_n_59),
        .\rdata_reg[26] (int_x_10_n_60),
        .\rdata_reg[26]_0 (int_x_13_n_60),
        .\rdata_reg[27] (int_x_10_n_61),
        .\rdata_reg[27]_0 (int_x_13_n_61),
        .\rdata_reg[28] (int_x_10_n_62),
        .\rdata_reg[28]_0 (int_x_13_n_62),
        .\rdata_reg[29] (int_x_10_n_63),
        .\rdata_reg[29]_0 (int_x_13_n_63),
        .\rdata_reg[2] (int_x_14_n_36),
        .\rdata_reg[2]_0 (int_x_23_n_12),
        .\rdata_reg[2]_1 (int_x_4_n_52),
        .\rdata_reg[2]_2 (int_x_0_n_56),
        .\rdata_reg[2]_3 (int_x_10_n_36),
        .\rdata_reg[2]_4 (int_x_13_n_36),
        .\rdata_reg[30] (int_x_10_n_64),
        .\rdata_reg[30]_0 (int_x_13_n_64),
        .\rdata_reg[31] (int_x_10_n_65),
        .\rdata_reg[31]_0 (int_x_13_n_65),
        .\rdata_reg[3] (int_x_14_n_37),
        .\rdata_reg[3]_0 (int_x_23_n_13),
        .\rdata_reg[3]_1 (int_x_4_n_53),
        .\rdata_reg[3]_2 (int_x_0_n_57),
        .\rdata_reg[3]_3 (int_x_10_n_37),
        .\rdata_reg[3]_4 (int_x_13_n_37),
        .\rdata_reg[4] (int_x_14_n_38),
        .\rdata_reg[4]_0 (int_x_23_n_14),
        .\rdata_reg[4]_1 (int_x_4_n_54),
        .\rdata_reg[4]_2 (int_x_0_n_58),
        .\rdata_reg[4]_3 (int_x_10_n_38),
        .\rdata_reg[4]_4 (int_x_13_n_38),
        .\rdata_reg[5] (int_x_14_n_39),
        .\rdata_reg[5]_0 (int_x_23_n_15),
        .\rdata_reg[5]_1 (int_x_4_n_55),
        .\rdata_reg[5]_2 (int_x_0_n_59),
        .\rdata_reg[5]_3 (int_x_10_n_39),
        .\rdata_reg[5]_4 (int_x_13_n_39),
        .\rdata_reg[6] (int_x_14_n_40),
        .\rdata_reg[6]_0 (int_x_23_n_16),
        .\rdata_reg[6]_1 (int_x_4_n_56),
        .\rdata_reg[6]_2 (int_x_0_n_60),
        .\rdata_reg[6]_3 (int_x_10_n_40),
        .\rdata_reg[6]_4 (int_x_13_n_40),
        .\rdata_reg[7] (int_x_14_n_41),
        .\rdata_reg[7]_0 (int_x_23_n_17),
        .\rdata_reg[7]_1 (int_x_4_n_57),
        .\rdata_reg[7]_2 (int_x_0_n_61),
        .\rdata_reg[7]_3 (int_x_10_n_41),
        .\rdata_reg[7]_4 (int_x_13_n_41),
        .\rdata_reg[8] (int_x_14_n_42),
        .\rdata_reg[8]_0 (int_x_23_n_18),
        .\rdata_reg[8]_1 (int_x_4_n_58),
        .\rdata_reg[8]_2 (int_x_0_n_62),
        .\rdata_reg[8]_3 (int_x_10_n_42),
        .\rdata_reg[8]_4 (int_x_13_n_42),
        .\rdata_reg[9] (int_x_14_n_43),
        .\rdata_reg[9]_0 (int_x_23_n_19),
        .\rdata_reg[9]_1 (int_x_4_n_59),
        .\rdata_reg[9]_2 (int_x_0_n_63),
        .\rdata_reg[9]_3 (int_x_10_n_43),
        .\rdata_reg[9]_4 (int_x_13_n_43),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_0_ce0(x_0_ce0),
        .\x_5_load_reg_2819_reg[7] (\x_5_load_reg_2819_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_x_5_read_i_1
       (.I0(s_axi_control_ARADDR[6]),
        .I1(int_x_30_read_i_3_n_2),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(ar_hs),
        .O(int_x_5_read0));
  FDRE int_x_5_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_5_read0),
        .Q(int_x_5_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h880AFFFF880A880A)) 
    int_x_5_write_i_1
       (.I0(int_x_5_write_i_2_n_2),
        .I1(int_x_5_write_i_3_n_2),
        .I2(s_axi_control_AWADDR[6]),
        .I3(int_x_5_write_i_4_n_2),
        .I4(p_175_in),
        .I5(int_x_5_write_reg_n_2),
        .O(int_x_5_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    int_x_5_write_i_2
       (.I0(wstate[0]),
        .I1(s_axi_control_AWVALID),
        .I2(wstate[1]),
        .I3(s_axi_control_AWADDR[10]),
        .I4(s_axi_control_AWADDR[11]),
        .I5(s_axi_control_AWADDR[9]),
        .O(int_x_5_write_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_x_5_write_i_3
       (.I0(s_axi_control_AWADDR[10]),
        .I1(s_axi_control_AWADDR[9]),
        .I2(s_axi_control_AWADDR[11]),
        .O(int_x_5_write_i_3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h7)) 
    int_x_5_write_i_4
       (.I0(s_axi_control_AWADDR[7]),
        .I1(s_axi_control_AWADDR[8]),
        .O(int_x_5_write_i_4_n_2));
  FDRE int_x_5_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_5_write_i_1_n_2),
        .Q(int_x_5_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_57 int_x_6
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_6_q1),
        .DOBDO(int_x_6_q0),
        .ap_clk(ap_clk),
        .mem_reg_0(int_x_6_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_2),
        .p_reg_reg_0(mem_reg_5),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_6_fu_1468_p2(sub_ln15_6_fu_1468_p2),
        .x_0_ce0(x_0_ce0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_x_6_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[6]),
        .I2(int_x_30_read_i_3_n_2),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(s_axi_control_ARADDR[11]),
        .O(int_x_6_read0));
  FDRE int_x_6_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_6_read0),
        .Q(int_x_6_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAE00FFFFAE00AE00)) 
    int_x_6_write_i_1
       (.I0(int_x_5_write_i_3_n_2),
        .I1(s_axi_control_AWADDR[6]),
        .I2(int_x_5_write_i_4_n_2),
        .I3(int_x_5_write_i_2_n_2),
        .I4(p_175_in),
        .I5(int_x_6_write_reg_n_2),
        .O(int_x_6_write_i_1_n_2));
  FDRE int_x_6_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_6_write_i_1_n_2),
        .Q(int_x_6_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_58 int_x_7
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOBDO(int_x_7_q0),
        .ap_clk(ap_clk),
        .m_reg_reg(m_reg_reg_2),
        .m_reg_reg_0(mem_reg_6),
        .mem_reg_0(int_x_7_q1),
        .mem_reg_1(int_x_7_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_0_ce0(x_0_ce0),
        .\x_7_load_reg_2839_reg[7] (\x_7_load_reg_2839_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_x_7_read_i_1
       (.I0(int_x_14_read_i_2_n_2),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_x_7_read0));
  FDRE int_x_7_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_7_read0),
        .Q(int_x_7_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    int_x_7_write_i_1
       (.I0(int_x_7_write_i_2_n_2),
        .I1(s_axi_control_AWADDR[9]),
        .I2(aw_hs),
        .I3(int_x_7_write_i_3_n_2),
        .I4(p_175_in),
        .I5(int_x_7_write_reg_n_2),
        .O(int_x_7_write_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_x_7_write_i_2
       (.I0(s_axi_control_AWADDR[8]),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[6]),
        .O(int_x_7_write_i_2_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    int_x_7_write_i_3
       (.I0(s_axi_control_AWADDR[10]),
        .I1(s_axi_control_AWADDR[11]),
        .O(int_x_7_write_i_3_n_2));
  FDRE int_x_7_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_7_write_i_1_n_2),
        .Q(int_x_7_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_59 int_x_8
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOBDO(int_x_8_q0),
        .ap_clk(ap_clk),
        .mem_reg_0(int_x_8_q1),
        .mem_reg_1(int_x_8_write_reg_n_2),
        .p_175_in(p_175_in),
        .p_reg_reg(p_reg_reg_3),
        .p_reg_reg_0(mem_reg_7),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln15_8_fu_1498_p2(sub_ln15_8_fu_1498_p2),
        .x_0_ce0(x_0_ce0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_x_8_read_i_1
       (.I0(ar_hs),
        .I1(int_x_14_read_i_2_n_2),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_x_8_read0));
  FDRE int_x_8_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_8_read0),
        .Q(int_x_8_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_8_write_i_1
       (.I0(int_x_8_write0),
        .I1(p_175_in),
        .I2(int_x_8_write_reg_n_2),
        .O(int_x_8_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_x_8_write_i_2
       (.I0(aw_hs),
        .I1(int_x_7_write_i_3_n_2),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[8]),
        .I4(s_axi_control_AWADDR[7]),
        .I5(s_axi_control_AWADDR[6]),
        .O(int_x_8_write0));
  FDRE int_x_8_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_8_write_i_1_n_2),
        .Q(int_x_8_write_reg_n_2),
        .R(ap_rst_n_inv));
  design_1_eucHW_0_0_eucHW_control_s_axi_ram_60 int_x_9
       (.ADDRARDADDR({int_x_2_n_66,int_x_2_n_67,int_x_2_n_68,int_x_2_n_69}),
        .ADDRBWRADDR({int_x_15_n_67,int_x_15_n_68,int_x_15_n_69,int_x_15_n_70}),
        .DOADO(int_x_9_q1),
        .DOBDO(int_x_9_q0),
        .ap_clk(ap_clk),
        .m_reg_reg(m_reg_reg_3),
        .m_reg_reg_0(mem_reg_8),
        .mem_reg_0(int_x_9_write_reg_n_2),
        .p_175_in(p_175_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .x_0_ce0(x_0_ce0),
        .\x_9_load_reg_2859_reg[7] (\x_9_load_reg_2859_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_x_9_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_x_14_read_i_2_n_2),
        .O(int_x_9_read0));
  FDRE int_x_9_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_9_read0),
        .Q(int_x_9_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    int_x_9_write_i_1
       (.I0(int_x_9_write0),
        .I1(p_175_in),
        .I2(int_x_9_write_reg_n_2),
        .O(int_x_9_write_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_x_9_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[8]),
        .I3(s_axi_control_AWADDR[7]),
        .I4(s_axi_control_AWADDR[9]),
        .I5(int_x_7_write_i_3_n_2),
        .O(int_x_9_write0));
  FDRE int_x_9_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_x_9_write_i_1_n_2),
        .Q(int_x_9_write_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFF0000)) 
    int_y_sqrt_ap_vld_i_1
       (.I0(int_y_sqrt_ap_vld_i_2_n_2),
        .I1(int_y_sqrt_ap_vld_i_3_n_2),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(Q[3]),
        .I5(int_y_sqrt_ap_vld),
        .O(int_y_sqrt_ap_vld_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    int_y_sqrt_ap_vld_i_2
       (.I0(int_task_ap_done_i_4_n_2),
        .I1(int_task_ap_done_i_6_n_2),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(int_y_sqrt_ap_vld_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    int_y_sqrt_ap_vld_i_3
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_y_sqrt_ap_vld_i_3_n_2));
  FDRE int_y_sqrt_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_y_sqrt_ap_vld_i_1_n_2),
        .Q(int_y_sqrt_ap_vld),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[0] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[0]),
        .Q(\int_y_sqrt_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[10] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[10]),
        .Q(\int_y_sqrt_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[11] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[11]),
        .Q(\int_y_sqrt_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[12] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[12]),
        .Q(\int_y_sqrt_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[13] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[13]),
        .Q(\int_y_sqrt_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[14] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[14]),
        .Q(\int_y_sqrt_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[15] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[15]),
        .Q(\int_y_sqrt_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[1] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[1]),
        .Q(\int_y_sqrt_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[2] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[2]),
        .Q(\int_y_sqrt_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[3] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[3]),
        .Q(\int_y_sqrt_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[4] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[4]),
        .Q(\int_y_sqrt_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[5] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[5]),
        .Q(\int_y_sqrt_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[6] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[6]),
        .Q(\int_y_sqrt_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[7] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[7]),
        .Q(\int_y_sqrt_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[8] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[8]),
        .Q(\int_y_sqrt_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_sqrt_reg[9] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(y_sqrt[9]),
        .Q(\int_y_sqrt_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_2_[0] ),
        .I1(\int_isr_reg_n_2_[1] ),
        .I2(int_gie_reg_n_2),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[0]_i_17 
       (.I0(\rdata[15]_i_21_n_2 ),
        .I1(\rdata[0]_i_18_n_2 ),
        .I2(\rdata[0]_i_19_n_2 ),
        .I3(\rdata[0]_i_20_n_2 ),
        .I4(int_y_sqrt_ap_vld),
        .I5(\int_y_sqrt_reg_n_2_[0] ),
        .O(\rdata[0]_i_17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[0]_i_18 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_18_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rdata[0]_i_19 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_20 
       (.I0(int_gie_reg_n_2),
        .I1(\int_isr_reg_n_2_[0] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_2_[0] ),
        .O(\rdata[0]_i_20_n_2 ));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    \rdata[15]_i_16 
       (.I0(int_x_0_read),
        .I1(ar_hs),
        .I2(int_x_1_read),
        .I3(int_x_3_read),
        .I4(int_x_2_read),
        .I5(int_x_4_read),
        .O(\rdata[15]_i_16_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[15]_i_18 
       (.I0(int_x_1_read),
        .I1(ar_hs),
        .I2(int_x_0_read),
        .O(\rdata[15]_i_18_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rdata[15]_i_19 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[15]_i_21_n_2 ),
        .O(\rdata[15]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[15]_i_21 
       (.I0(int_y_sqrt_ap_vld_i_3_n_2),
        .I1(s_axi_control_ARADDR[6]),
        .I2(int_x_14_read_i_2_n_2),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(int_x_25_read_i_2_n_2),
        .O(\rdata[15]_i_21_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \rdata[1]_i_18 
       (.I0(int_task_ap_done),
        .I1(\int_ier_reg_n_2_[1] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_2_[1] ),
        .O(\rdata[1]_i_18_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rdata[1]_i_19 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\rdata[15]_i_21_n_2 ),
        .O(\rdata[1]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h00000C0A00000000)) 
    \rdata[2]_i_17 
       (.I0(p_2_in[2]),
        .I1(\int_y_sqrt_reg_n_2_[2] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[15]_i_21_n_2 ),
        .O(\rdata[2]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_1 
       (.I0(\rdata[31]_i_3_n_2 ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(int_x_16_read),
        .I4(int_x_15_read),
        .I5(s_axi_control_RVALID_INST_0_i_1_n_2),
        .O(\rdata[31]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_11 
       (.I0(int_x_11_read),
        .I1(int_x_12_read),
        .O(\rdata[31]_i_11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_12 
       (.I0(int_x_2_read),
        .I1(int_x_3_read),
        .O(\rdata[31]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_13 
       (.I0(int_x_31_read),
        .I1(int_x_0_read),
        .I2(int_x_14_read),
        .I3(int_x_4_read),
        .I4(\rdata[31]_i_35_n_2 ),
        .I5(\rdata[31]_i_36_n_2 ),
        .O(\rdata[31]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \rdata[31]_i_14 
       (.I0(int_x_4_read),
        .I1(int_x_2_read),
        .I2(int_x_3_read),
        .I3(int_x_1_read),
        .I4(ar_hs),
        .I5(int_x_0_read),
        .O(\rdata[31]_i_14_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0000AA8A)) 
    \rdata[31]_i_16 
       (.I0(int_x_1_read),
        .I1(rstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(int_x_0_read),
        .O(\rdata[31]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \rdata[31]_i_17 
       (.I0(rstate[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(int_x_0_read),
        .O(\rdata[31]_i_17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[31]_i_18 
       (.I0(\rdata[31]_i_29_n_2 ),
        .I1(int_x_21_read),
        .I2(int_x_20_read),
        .I3(int_x_22_read),
        .I4(\rdata[31]_i_37_n_2 ),
        .O(\rdata[31]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \rdata[31]_i_21 
       (.I0(int_x_28_read),
        .I1(int_x_27_read),
        .I2(int_x_26_read),
        .I3(int_x_25_read),
        .I4(int_x_23_read),
        .I5(int_x_24_read),
        .O(\rdata[31]_i_21_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \rdata[31]_i_23 
       (.I0(int_x_21_read),
        .I1(int_x_20_read),
        .I2(int_x_22_read),
        .I3(\rdata[31]_i_37_n_2 ),
        .I4(\rdata[31]_i_29_n_2 ),
        .O(\rdata[31]_i_23_n_2 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \rdata[31]_i_26 
       (.I0(int_x_19_read),
        .I1(int_x_18_read),
        .I2(int_x_17_read),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[31]_i_26_n_2 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \rdata[31]_i_28 
       (.I0(int_x_22_read),
        .I1(int_x_20_read),
        .I2(int_x_21_read),
        .I3(\rdata[31]_i_39_n_2 ),
        .I4(int_x_19_read),
        .I5(\rdata[31]_i_40_n_2 ),
        .O(\rdata[31]_i_28_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_29 
       (.I0(int_x_8_read),
        .I1(int_x_9_read),
        .I2(int_x_10_read),
        .I3(\rdata[31]_i_35_n_2 ),
        .I4(int_x_13_read),
        .I5(\rdata[31]_i_11_n_2 ),
        .O(\rdata[31]_i_29_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_3 
       (.I0(ar_hs),
        .I1(\rdata[31]_i_11_n_2 ),
        .I2(int_x_13_read),
        .I3(\rdata[31]_i_12_n_2 ),
        .I4(int_x_1_read),
        .I5(\rdata[31]_i_13_n_2 ),
        .O(\rdata[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \rdata[31]_i_32 
       (.I0(int_x_10_read),
        .I1(int_x_9_read),
        .I2(int_x_8_read),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[31]_i_32_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \rdata[31]_i_34 
       (.I0(int_x_13_read),
        .I1(\rdata[31]_i_11_n_2 ),
        .I2(int_x_8_read),
        .I3(int_x_9_read),
        .I4(int_x_10_read),
        .I5(\rdata[31]_i_35_n_2 ),
        .O(\rdata[31]_i_34_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[31]_i_35 
       (.I0(int_x_6_read),
        .I1(int_x_5_read),
        .I2(int_x_7_read),
        .O(\rdata[31]_i_35_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[31]_i_36 
       (.I0(int_x_8_read),
        .I1(int_x_9_read),
        .I2(int_x_10_read),
        .O(\rdata[31]_i_36_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_37 
       (.I0(int_x_16_read),
        .I1(int_x_14_read),
        .I2(int_x_15_read),
        .I3(int_x_19_read),
        .I4(int_x_18_read),
        .I5(int_x_17_read),
        .O(\rdata[31]_i_37_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[31]_i_38 
       (.I0(int_x_24_read),
        .I1(int_x_23_read),
        .I2(int_x_25_read),
        .I3(int_x_26_read),
        .I4(int_x_27_read),
        .I5(int_x_28_read),
        .O(\rdata[31]_i_38_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_39 
       (.I0(int_x_18_read),
        .I1(int_x_17_read),
        .O(\rdata[31]_i_39_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_4 
       (.I0(int_x_19_read),
        .I1(int_x_22_read),
        .I2(int_x_18_read),
        .I3(int_x_17_read),
        .I4(int_x_20_read),
        .I5(int_x_21_read),
        .O(\rdata[31]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[31]_i_40 
       (.I0(int_x_15_read),
        .I1(int_x_14_read),
        .I2(int_x_16_read),
        .O(\rdata[31]_i_40_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_5 
       (.I0(int_x_28_read),
        .I1(int_x_27_read),
        .I2(int_x_26_read),
        .I3(int_x_25_read),
        .I4(int_x_23_read),
        .I5(int_x_24_read),
        .O(\rdata[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_7 
       (.I0(int_x_4_read),
        .I1(int_x_2_read),
        .I2(int_x_3_read),
        .I3(int_x_1_read),
        .I4(ar_hs),
        .I5(int_x_0_read),
        .O(\rdata[31]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h00000C0A00000000)) 
    \rdata[3]_i_17 
       (.I0(int_ap_ready),
        .I1(\int_y_sqrt_reg_n_2_[3] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[15]_i_21_n_2 ),
        .O(\rdata[3]_i_17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \rdata[7]_i_17 
       (.I0(int_x_0_read),
        .I1(rstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .O(\rdata[7]_i_17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h22222022)) 
    \rdata[7]_i_18 
       (.I0(int_x_1_read),
        .I1(int_x_0_read),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .O(\rdata[7]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'h00000C0A00000000)) 
    \rdata[7]_i_19 
       (.I0(p_2_in[7]),
        .I1(\int_y_sqrt_reg_n_2_[7] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[15]_i_21_n_2 ),
        .O(\rdata[7]_i_19_n_2 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_49),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_39),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_38),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_37),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_36),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_35),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_34),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_49),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_48),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_47),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_46),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_48),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_45),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_44),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_43),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_42),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_41),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_40),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_39),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_38),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_37),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_36),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_47),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_35),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_4_n_34),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_46),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_45),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_44),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_43),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_42),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_41),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_2 ),
        .D(int_x_5_n_40),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00007F2A)) 
    \rstate[0]_i_1 
       (.I0(rstate[0]),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_2 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    s_axi_control_RVALID_INST_0
       (.I0(s_axi_control_RVALID_INST_0_i_1_n_2),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_RVALID_INST_0_i_2_n_2),
        .I4(s_axi_control_RVALID_INST_0_i_3_n_2),
        .I5(s_axi_control_RVALID_INST_0_i_4_n_2),
        .O(s_axi_control_RVALID));
  LUT2 #(
    .INIT(4'hE)) 
    s_axi_control_RVALID_INST_0_i_1
       (.I0(int_x_30_read),
        .I1(int_x_29_read),
        .O(s_axi_control_RVALID_INST_0_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    s_axi_control_RVALID_INST_0_i_2
       (.I0(int_x_0_read),
        .I1(int_x_2_read),
        .I2(int_x_13_read),
        .I3(int_x_14_read),
        .O(s_axi_control_RVALID_INST_0_i_2_n_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    s_axi_control_RVALID_INST_0_i_3
       (.I0(s_axi_control_RVALID_INST_0_i_5_n_2),
        .I1(int_x_22_read),
        .I2(int_x_31_read),
        .I3(int_x_19_read),
        .I4(int_x_20_read),
        .I5(s_axi_control_RVALID_INST_0_i_6_n_2),
        .O(s_axi_control_RVALID_INST_0_i_3_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_axi_control_RVALID_INST_0_i_4
       (.I0(s_axi_control_RVALID_INST_0_i_7_n_2),
        .I1(s_axi_control_RVALID_INST_0_i_8_n_2),
        .I2(int_x_17_read),
        .I3(int_x_18_read),
        .I4(int_x_12_read),
        .I5(int_x_11_read),
        .O(s_axi_control_RVALID_INST_0_i_4_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_control_RVALID_INST_0_i_5
       (.I0(int_x_24_read),
        .I1(int_x_23_read),
        .I2(int_x_25_read),
        .O(s_axi_control_RVALID_INST_0_i_5_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_control_RVALID_INST_0_i_6
       (.I0(int_x_26_read),
        .I1(int_x_27_read),
        .I2(int_x_28_read),
        .O(s_axi_control_RVALID_INST_0_i_6_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_axi_control_RVALID_INST_0_i_7
       (.I0(int_x_1_read),
        .I1(int_x_4_read),
        .I2(int_x_15_read),
        .I3(int_x_3_read),
        .I4(int_x_21_read),
        .I5(int_x_16_read),
        .O(s_axi_control_RVALID_INST_0_i_7_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_axi_control_RVALID_INST_0_i_8
       (.I0(int_x_7_read),
        .I1(int_x_5_read),
        .I2(int_x_6_read),
        .I3(int_x_10_read),
        .I4(int_x_9_read),
        .I5(int_x_8_read),
        .O(s_axi_control_RVALID_INST_0_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h44444044)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[11]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_control_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[10]),
        .Q(\waddr_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[11]),
        .Q(\waddr_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[8]),
        .Q(\waddr_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[9]),
        .Q(\waddr_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0074)) 
    \wstate[0]_i_1 
       (.I0(p_175_in),
        .I1(wstate[0]),
        .I2(s_axi_control_AWVALID),
        .I3(wstate[1]),
        .O(\wstate[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h05C0)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(p_175_in),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .O(\wstate[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_2 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_2 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_0_load_reg_2769[0]_i_1 
       (.I0(int_x_0_q0[24]),
        .I1(int_x_0_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_0_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_0_q0[0]),
        .O(mem_reg[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_0_load_reg_2769[1]_i_1 
       (.I0(int_x_0_q0[25]),
        .I1(int_x_0_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_0_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_0_q0[1]),
        .O(mem_reg[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_0_load_reg_2769[2]_i_1 
       (.I0(int_x_0_q0[26]),
        .I1(int_x_0_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_0_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_0_q0[2]),
        .O(mem_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_0_load_reg_2769[3]_i_1 
       (.I0(int_x_0_q0[27]),
        .I1(int_x_0_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_0_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_0_q0[3]),
        .O(mem_reg[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_0_load_reg_2769[4]_i_1 
       (.I0(int_x_0_q0[28]),
        .I1(int_x_0_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_0_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_0_q0[4]),
        .O(mem_reg[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_0_load_reg_2769[5]_i_1 
       (.I0(int_x_0_q0[29]),
        .I1(int_x_0_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_0_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_0_q0[5]),
        .O(mem_reg[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_0_load_reg_2769[6]_i_1 
       (.I0(int_x_0_q0[30]),
        .I1(int_x_0_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_0_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_0_q0[6]),
        .O(mem_reg[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_0_load_reg_2769[7]_i_1 
       (.I0(int_x_0_q0[31]),
        .I1(int_x_0_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_0_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_0_q0[7]),
        .O(mem_reg[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_10_load_reg_2869[0]_i_1 
       (.I0(int_x_10_q0[24]),
        .I1(int_x_10_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_10_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_10_q0[0]),
        .O(mem_reg_9[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_10_load_reg_2869[1]_i_1 
       (.I0(int_x_10_q0[25]),
        .I1(int_x_10_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_10_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_10_q0[1]),
        .O(mem_reg_9[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_10_load_reg_2869[2]_i_1 
       (.I0(int_x_10_q0[26]),
        .I1(int_x_10_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_10_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_10_q0[2]),
        .O(mem_reg_9[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_10_load_reg_2869[3]_i_1 
       (.I0(int_x_10_q0[27]),
        .I1(int_x_10_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_10_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_10_q0[3]),
        .O(mem_reg_9[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_10_load_reg_2869[4]_i_1 
       (.I0(int_x_10_q0[28]),
        .I1(int_x_10_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_10_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_10_q0[4]),
        .O(mem_reg_9[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_10_load_reg_2869[5]_i_1 
       (.I0(int_x_10_q0[29]),
        .I1(int_x_10_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_10_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_10_q0[5]),
        .O(mem_reg_9[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_10_load_reg_2869[6]_i_1 
       (.I0(int_x_10_q0[30]),
        .I1(int_x_10_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_10_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_10_q0[6]),
        .O(mem_reg_9[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_10_load_reg_2869[7]_i_1 
       (.I0(int_x_10_q0[31]),
        .I1(int_x_10_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_10_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_10_q0[7]),
        .O(mem_reg_9[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_11_load_reg_2879[0]_i_1 
       (.I0(int_x_11_q0[24]),
        .I1(int_x_11_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_11_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_11_q0[0]),
        .O(mem_reg_10[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_11_load_reg_2879[1]_i_1 
       (.I0(int_x_11_q0[25]),
        .I1(int_x_11_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_11_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_11_q0[1]),
        .O(mem_reg_10[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_11_load_reg_2879[2]_i_1 
       (.I0(int_x_11_q0[26]),
        .I1(int_x_11_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_11_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_11_q0[2]),
        .O(mem_reg_10[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_11_load_reg_2879[3]_i_1 
       (.I0(int_x_11_q0[27]),
        .I1(int_x_11_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_11_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_11_q0[3]),
        .O(mem_reg_10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_11_load_reg_2879[4]_i_1 
       (.I0(int_x_11_q0[28]),
        .I1(int_x_11_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_11_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_11_q0[4]),
        .O(mem_reg_10[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_11_load_reg_2879[5]_i_1 
       (.I0(int_x_11_q0[29]),
        .I1(int_x_11_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_11_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_11_q0[5]),
        .O(mem_reg_10[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_11_load_reg_2879[6]_i_1 
       (.I0(int_x_11_q0[30]),
        .I1(int_x_11_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_11_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_11_q0[6]),
        .O(mem_reg_10[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_11_load_reg_2879[7]_i_1 
       (.I0(int_x_11_q0[31]),
        .I1(int_x_11_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_11_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_11_q0[7]),
        .O(mem_reg_10[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_12_load_reg_2889[0]_i_1 
       (.I0(int_x_12_q0[24]),
        .I1(int_x_12_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_12_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_12_q0[0]),
        .O(mem_reg_11[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_12_load_reg_2889[1]_i_1 
       (.I0(int_x_12_q0[25]),
        .I1(int_x_12_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_12_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_12_q0[1]),
        .O(mem_reg_11[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_12_load_reg_2889[2]_i_1 
       (.I0(int_x_12_q0[26]),
        .I1(int_x_12_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_12_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_12_q0[2]),
        .O(mem_reg_11[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_12_load_reg_2889[3]_i_1 
       (.I0(int_x_12_q0[27]),
        .I1(int_x_12_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_12_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_12_q0[3]),
        .O(mem_reg_11[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_12_load_reg_2889[4]_i_1 
       (.I0(int_x_12_q0[28]),
        .I1(int_x_12_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_12_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_12_q0[4]),
        .O(mem_reg_11[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_12_load_reg_2889[5]_i_1 
       (.I0(int_x_12_q0[29]),
        .I1(int_x_12_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_12_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_12_q0[5]),
        .O(mem_reg_11[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_12_load_reg_2889[6]_i_1 
       (.I0(int_x_12_q0[30]),
        .I1(int_x_12_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_12_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_12_q0[6]),
        .O(mem_reg_11[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_12_load_reg_2889[7]_i_1 
       (.I0(int_x_12_q0[31]),
        .I1(int_x_12_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_12_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_12_q0[7]),
        .O(mem_reg_11[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_13_load_reg_2899[0]_i_1 
       (.I0(int_x_13_q0[24]),
        .I1(int_x_13_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_13_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_13_q0[0]),
        .O(mem_reg_12[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_13_load_reg_2899[1]_i_1 
       (.I0(int_x_13_q0[25]),
        .I1(int_x_13_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_13_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_13_q0[1]),
        .O(mem_reg_12[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_13_load_reg_2899[2]_i_1 
       (.I0(int_x_13_q0[26]),
        .I1(int_x_13_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_13_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_13_q0[2]),
        .O(mem_reg_12[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_13_load_reg_2899[3]_i_1 
       (.I0(int_x_13_q0[27]),
        .I1(int_x_13_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_13_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_13_q0[3]),
        .O(mem_reg_12[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_13_load_reg_2899[4]_i_1 
       (.I0(int_x_13_q0[28]),
        .I1(int_x_13_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_13_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_13_q0[4]),
        .O(mem_reg_12[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_13_load_reg_2899[5]_i_1 
       (.I0(int_x_13_q0[29]),
        .I1(int_x_13_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_13_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_13_q0[5]),
        .O(mem_reg_12[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_13_load_reg_2899[6]_i_1 
       (.I0(int_x_13_q0[30]),
        .I1(int_x_13_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_13_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_13_q0[6]),
        .O(mem_reg_12[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_13_load_reg_2899[7]_i_1 
       (.I0(int_x_13_q0[31]),
        .I1(int_x_13_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_13_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_13_q0[7]),
        .O(mem_reg_12[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_14_load_reg_2909[0]_i_1 
       (.I0(int_x_14_q0[24]),
        .I1(int_x_14_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_14_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_14_q0[0]),
        .O(mem_reg_13[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_14_load_reg_2909[1]_i_1 
       (.I0(int_x_14_q0[25]),
        .I1(int_x_14_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_14_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_14_q0[1]),
        .O(mem_reg_13[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_14_load_reg_2909[2]_i_1 
       (.I0(int_x_14_q0[26]),
        .I1(int_x_14_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_14_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_14_q0[2]),
        .O(mem_reg_13[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_14_load_reg_2909[3]_i_1 
       (.I0(int_x_14_q0[27]),
        .I1(int_x_14_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_14_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_14_q0[3]),
        .O(mem_reg_13[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_14_load_reg_2909[4]_i_1 
       (.I0(int_x_14_q0[28]),
        .I1(int_x_14_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_14_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_14_q0[4]),
        .O(mem_reg_13[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_14_load_reg_2909[5]_i_1 
       (.I0(int_x_14_q0[29]),
        .I1(int_x_14_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_14_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_14_q0[5]),
        .O(mem_reg_13[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_14_load_reg_2909[6]_i_1 
       (.I0(int_x_14_q0[30]),
        .I1(int_x_14_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_14_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_14_q0[6]),
        .O(mem_reg_13[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_14_load_reg_2909[7]_i_1 
       (.I0(int_x_14_q0[31]),
        .I1(int_x_14_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_14_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_14_q0[7]),
        .O(mem_reg_13[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_15_load_reg_2919[0]_i_1 
       (.I0(int_x_15_q0[24]),
        .I1(int_x_15_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_15_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_15_q0[0]),
        .O(mem_reg_14[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_15_load_reg_2919[1]_i_1 
       (.I0(int_x_15_q0[25]),
        .I1(int_x_15_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_15_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_15_q0[1]),
        .O(mem_reg_14[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_15_load_reg_2919[2]_i_1 
       (.I0(int_x_15_q0[26]),
        .I1(int_x_15_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_15_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_15_q0[2]),
        .O(mem_reg_14[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_15_load_reg_2919[3]_i_1 
       (.I0(int_x_15_q0[27]),
        .I1(int_x_15_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_15_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_15_q0[3]),
        .O(mem_reg_14[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_15_load_reg_2919[4]_i_1 
       (.I0(int_x_15_q0[28]),
        .I1(int_x_15_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_15_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_15_q0[4]),
        .O(mem_reg_14[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_15_load_reg_2919[5]_i_1 
       (.I0(int_x_15_q0[29]),
        .I1(int_x_15_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_15_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_15_q0[5]),
        .O(mem_reg_14[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_15_load_reg_2919[6]_i_1 
       (.I0(int_x_15_q0[30]),
        .I1(int_x_15_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_15_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_15_q0[6]),
        .O(mem_reg_14[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_15_load_reg_2919[7]_i_1 
       (.I0(int_x_15_q0[31]),
        .I1(int_x_15_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_15_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_15_q0[7]),
        .O(mem_reg_14[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_1_load_reg_2779[0]_i_1 
       (.I0(int_x_1_q0[24]),
        .I1(int_x_1_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_1_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_1_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_1_load_reg_2779[1]_i_1 
       (.I0(int_x_1_q0[25]),
        .I1(int_x_1_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_1_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_1_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_1_load_reg_2779[2]_i_1 
       (.I0(int_x_1_q0[26]),
        .I1(int_x_1_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_1_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_1_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_1_load_reg_2779[3]_i_1 
       (.I0(int_x_1_q0[27]),
        .I1(int_x_1_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_1_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_1_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_1_load_reg_2779[4]_i_1 
       (.I0(int_x_1_q0[28]),
        .I1(int_x_1_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_1_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_1_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_1_load_reg_2779[5]_i_1 
       (.I0(int_x_1_q0[29]),
        .I1(int_x_1_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_1_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_1_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_1_load_reg_2779[6]_i_1 
       (.I0(int_x_1_q0[30]),
        .I1(int_x_1_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_1_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_1_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_1_load_reg_2779[7]_i_2 
       (.I0(int_x_1_q0[31]),
        .I1(int_x_1_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_1_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_1_q0[7]),
        .O(mem_reg_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_2_load_reg_2789[0]_i_1 
       (.I0(int_x_2_q0[24]),
        .I1(int_x_2_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_2_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_2_q0[0]),
        .O(mem_reg_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_2_load_reg_2789[1]_i_1 
       (.I0(int_x_2_q0[25]),
        .I1(int_x_2_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_2_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_2_q0[1]),
        .O(mem_reg_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_2_load_reg_2789[2]_i_1 
       (.I0(int_x_2_q0[26]),
        .I1(int_x_2_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_2_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_2_q0[2]),
        .O(mem_reg_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_2_load_reg_2789[3]_i_1 
       (.I0(int_x_2_q0[27]),
        .I1(int_x_2_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_2_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_2_q0[3]),
        .O(mem_reg_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_2_load_reg_2789[4]_i_1 
       (.I0(int_x_2_q0[28]),
        .I1(int_x_2_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_2_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_2_q0[4]),
        .O(mem_reg_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_2_load_reg_2789[5]_i_1 
       (.I0(int_x_2_q0[29]),
        .I1(int_x_2_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_2_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_2_q0[5]),
        .O(mem_reg_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_2_load_reg_2789[6]_i_1 
       (.I0(int_x_2_q0[30]),
        .I1(int_x_2_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_2_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_2_q0[6]),
        .O(mem_reg_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_2_load_reg_2789[7]_i_1 
       (.I0(int_x_2_q0[31]),
        .I1(int_x_2_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_2_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_2_q0[7]),
        .O(mem_reg_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_3_load_reg_2799[0]_i_1 
       (.I0(int_x_3_q0[24]),
        .I1(int_x_3_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_3_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_3_q0[0]),
        .O(mem_reg_2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_3_load_reg_2799[1]_i_1 
       (.I0(int_x_3_q0[25]),
        .I1(int_x_3_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_3_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_3_q0[1]),
        .O(mem_reg_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_3_load_reg_2799[2]_i_1 
       (.I0(int_x_3_q0[26]),
        .I1(int_x_3_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_3_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_3_q0[2]),
        .O(mem_reg_2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_3_load_reg_2799[3]_i_1 
       (.I0(int_x_3_q0[27]),
        .I1(int_x_3_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_3_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_3_q0[3]),
        .O(mem_reg_2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_3_load_reg_2799[4]_i_1 
       (.I0(int_x_3_q0[28]),
        .I1(int_x_3_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_3_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_3_q0[4]),
        .O(mem_reg_2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_3_load_reg_2799[5]_i_1 
       (.I0(int_x_3_q0[29]),
        .I1(int_x_3_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_3_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_3_q0[5]),
        .O(mem_reg_2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_3_load_reg_2799[6]_i_1 
       (.I0(int_x_3_q0[30]),
        .I1(int_x_3_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_3_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_3_q0[6]),
        .O(mem_reg_2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_3_load_reg_2799[7]_i_1 
       (.I0(int_x_3_q0[31]),
        .I1(int_x_3_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_3_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_3_q0[7]),
        .O(mem_reg_2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_4_load_reg_2809[0]_i_1 
       (.I0(int_x_4_q0[24]),
        .I1(int_x_4_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_4_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_4_q0[0]),
        .O(mem_reg_3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_4_load_reg_2809[1]_i_1 
       (.I0(int_x_4_q0[25]),
        .I1(int_x_4_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_4_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_4_q0[1]),
        .O(mem_reg_3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_4_load_reg_2809[2]_i_1 
       (.I0(int_x_4_q0[26]),
        .I1(int_x_4_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_4_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_4_q0[2]),
        .O(mem_reg_3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_4_load_reg_2809[3]_i_1 
       (.I0(int_x_4_q0[27]),
        .I1(int_x_4_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_4_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_4_q0[3]),
        .O(mem_reg_3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_4_load_reg_2809[4]_i_1 
       (.I0(int_x_4_q0[28]),
        .I1(int_x_4_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_4_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_4_q0[4]),
        .O(mem_reg_3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_4_load_reg_2809[5]_i_1 
       (.I0(int_x_4_q0[29]),
        .I1(int_x_4_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_4_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_4_q0[5]),
        .O(mem_reg_3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_4_load_reg_2809[6]_i_1 
       (.I0(int_x_4_q0[30]),
        .I1(int_x_4_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_4_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_4_q0[6]),
        .O(mem_reg_3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_4_load_reg_2809[7]_i_1 
       (.I0(int_x_4_q0[31]),
        .I1(int_x_4_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_4_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_4_q0[7]),
        .O(mem_reg_3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_5_load_reg_2819[0]_i_1 
       (.I0(int_x_5_q0[24]),
        .I1(int_x_5_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_5_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_5_q0[0]),
        .O(mem_reg_4[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_5_load_reg_2819[1]_i_1 
       (.I0(int_x_5_q0[25]),
        .I1(int_x_5_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_5_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_5_q0[1]),
        .O(mem_reg_4[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_5_load_reg_2819[2]_i_1 
       (.I0(int_x_5_q0[26]),
        .I1(int_x_5_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_5_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_5_q0[2]),
        .O(mem_reg_4[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_5_load_reg_2819[3]_i_1 
       (.I0(int_x_5_q0[27]),
        .I1(int_x_5_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_5_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_5_q0[3]),
        .O(mem_reg_4[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_5_load_reg_2819[4]_i_1 
       (.I0(int_x_5_q0[28]),
        .I1(int_x_5_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_5_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_5_q0[4]),
        .O(mem_reg_4[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_5_load_reg_2819[5]_i_1 
       (.I0(int_x_5_q0[29]),
        .I1(int_x_5_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_5_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_5_q0[5]),
        .O(mem_reg_4[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_5_load_reg_2819[6]_i_1 
       (.I0(int_x_5_q0[30]),
        .I1(int_x_5_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_5_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_5_q0[6]),
        .O(mem_reg_4[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_5_load_reg_2819[7]_i_1 
       (.I0(int_x_5_q0[31]),
        .I1(int_x_5_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_5_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_5_q0[7]),
        .O(mem_reg_4[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_6_load_reg_2829[0]_i_1 
       (.I0(int_x_6_q0[24]),
        .I1(int_x_6_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_6_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_6_q0[0]),
        .O(mem_reg_5[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_6_load_reg_2829[1]_i_1 
       (.I0(int_x_6_q0[25]),
        .I1(int_x_6_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_6_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_6_q0[1]),
        .O(mem_reg_5[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_6_load_reg_2829[2]_i_1 
       (.I0(int_x_6_q0[26]),
        .I1(int_x_6_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_6_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_6_q0[2]),
        .O(mem_reg_5[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_6_load_reg_2829[3]_i_1 
       (.I0(int_x_6_q0[27]),
        .I1(int_x_6_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_6_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_6_q0[3]),
        .O(mem_reg_5[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_6_load_reg_2829[4]_i_1 
       (.I0(int_x_6_q0[28]),
        .I1(int_x_6_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_6_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_6_q0[4]),
        .O(mem_reg_5[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_6_load_reg_2829[5]_i_1 
       (.I0(int_x_6_q0[29]),
        .I1(int_x_6_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_6_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_6_q0[5]),
        .O(mem_reg_5[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_6_load_reg_2829[6]_i_1 
       (.I0(int_x_6_q0[30]),
        .I1(int_x_6_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_6_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_6_q0[6]),
        .O(mem_reg_5[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_6_load_reg_2829[7]_i_1 
       (.I0(int_x_6_q0[31]),
        .I1(int_x_6_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_6_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_6_q0[7]),
        .O(mem_reg_5[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_7_load_reg_2839[0]_i_1 
       (.I0(int_x_7_q0[24]),
        .I1(int_x_7_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_7_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_7_q0[0]),
        .O(mem_reg_6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_7_load_reg_2839[1]_i_1 
       (.I0(int_x_7_q0[25]),
        .I1(int_x_7_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_7_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_7_q0[1]),
        .O(mem_reg_6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_7_load_reg_2839[2]_i_1 
       (.I0(int_x_7_q0[26]),
        .I1(int_x_7_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_7_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_7_q0[2]),
        .O(mem_reg_6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_7_load_reg_2839[3]_i_1 
       (.I0(int_x_7_q0[27]),
        .I1(int_x_7_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_7_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_7_q0[3]),
        .O(mem_reg_6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_7_load_reg_2839[4]_i_1 
       (.I0(int_x_7_q0[28]),
        .I1(int_x_7_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_7_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_7_q0[4]),
        .O(mem_reg_6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_7_load_reg_2839[5]_i_1 
       (.I0(int_x_7_q0[29]),
        .I1(int_x_7_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_7_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_7_q0[5]),
        .O(mem_reg_6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_7_load_reg_2839[6]_i_1 
       (.I0(int_x_7_q0[30]),
        .I1(int_x_7_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_7_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_7_q0[6]),
        .O(mem_reg_6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_7_load_reg_2839[7]_i_1 
       (.I0(int_x_7_q0[31]),
        .I1(int_x_7_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_7_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_7_q0[7]),
        .O(mem_reg_6[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_8_load_reg_2849[0]_i_1 
       (.I0(int_x_8_q0[24]),
        .I1(int_x_8_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_8_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_8_q0[0]),
        .O(mem_reg_7[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_8_load_reg_2849[1]_i_1 
       (.I0(int_x_8_q0[25]),
        .I1(int_x_8_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_8_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_8_q0[1]),
        .O(mem_reg_7[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_8_load_reg_2849[2]_i_1 
       (.I0(int_x_8_q0[26]),
        .I1(int_x_8_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_8_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_8_q0[2]),
        .O(mem_reg_7[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_8_load_reg_2849[3]_i_1 
       (.I0(int_x_8_q0[27]),
        .I1(int_x_8_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_8_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_8_q0[3]),
        .O(mem_reg_7[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_8_load_reg_2849[4]_i_1 
       (.I0(int_x_8_q0[28]),
        .I1(int_x_8_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_8_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_8_q0[4]),
        .O(mem_reg_7[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_8_load_reg_2849[5]_i_1 
       (.I0(int_x_8_q0[29]),
        .I1(int_x_8_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_8_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_8_q0[5]),
        .O(mem_reg_7[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_8_load_reg_2849[6]_i_1 
       (.I0(int_x_8_q0[30]),
        .I1(int_x_8_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_8_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_8_q0[6]),
        .O(mem_reg_7[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_8_load_reg_2849[7]_i_1 
       (.I0(int_x_8_q0[31]),
        .I1(int_x_8_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_8_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_8_q0[7]),
        .O(mem_reg_7[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_9_load_reg_2859[0]_i_1 
       (.I0(int_x_9_q0[24]),
        .I1(int_x_9_q0[8]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_9_q0[16]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_9_q0[0]),
        .O(mem_reg_8[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_9_load_reg_2859[1]_i_1 
       (.I0(int_x_9_q0[25]),
        .I1(int_x_9_q0[9]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_9_q0[17]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_9_q0[1]),
        .O(mem_reg_8[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_9_load_reg_2859[2]_i_1 
       (.I0(int_x_9_q0[26]),
        .I1(int_x_9_q0[10]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_9_q0[18]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_9_q0[2]),
        .O(mem_reg_8[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_9_load_reg_2859[3]_i_1 
       (.I0(int_x_9_q0[27]),
        .I1(int_x_9_q0[11]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_9_q0[19]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_9_q0[3]),
        .O(mem_reg_8[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_9_load_reg_2859[4]_i_1 
       (.I0(int_x_9_q0[28]),
        .I1(int_x_9_q0[12]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_9_q0[20]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_9_q0[4]),
        .O(mem_reg_8[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_9_load_reg_2859[5]_i_1 
       (.I0(int_x_9_q0[29]),
        .I1(int_x_9_q0[13]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_9_q0[21]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_9_q0[5]),
        .O(mem_reg_8[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_9_load_reg_2859[6]_i_1 
       (.I0(int_x_9_q0[30]),
        .I1(int_x_9_q0[14]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_9_q0[22]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_9_q0[6]),
        .O(mem_reg_8[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_9_load_reg_2859[7]_i_1 
       (.I0(int_x_9_q0[31]),
        .I1(int_x_9_q0[15]),
        .I2(\int_x_0_shift0_reg_n_2_[0] ),
        .I3(int_x_9_q0[23]),
        .I4(\int_x_0_shift0_reg_n_2_[1] ),
        .I5(int_x_9_q0[7]),
        .O(mem_reg_8[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    mem_reg_0,
    \int_y_sqrt_reg[1] ,
    mem_reg_1,
    mem_reg_2,
    \int_y_sqrt_reg[4] ,
    \int_y_sqrt_reg[5] ,
    \int_y_sqrt_reg[6] ,
    mem_reg_3,
    \int_y_sqrt_reg[8] ,
    \int_y_sqrt_reg[9] ,
    \int_y_sqrt_reg[10] ,
    \int_y_sqrt_reg[11] ,
    \int_y_sqrt_reg[12] ,
    \int_y_sqrt_reg[13] ,
    \int_y_sqrt_reg[14] ,
    \int_y_sqrt_reg[15] ,
    p_175_in,
    sub_ln15_fu_1378_p2,
    ap_clk,
    x_0_ce0,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    p_reg_reg_0,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata[15]_i_6_0 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    Q,
    \rdata_reg[1]_1 ,
    int_x_1_read,
    int_x_0_read,
    ar_hs,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    mem_reg_4,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    s_axi_control_WSTRB,
    wstate,
    s_axi_control_ARADDR,
    mem_reg_5);
  output [15:0]DOADO;
  output [31:0]DOBDO;
  output [3:0]ADDRARDADDR;
  output mem_reg_0;
  output \int_y_sqrt_reg[1] ;
  output mem_reg_1;
  output mem_reg_2;
  output \int_y_sqrt_reg[4] ;
  output \int_y_sqrt_reg[5] ;
  output \int_y_sqrt_reg[6] ;
  output mem_reg_3;
  output \int_y_sqrt_reg[8] ;
  output \int_y_sqrt_reg[9] ;
  output \int_y_sqrt_reg[10] ;
  output \int_y_sqrt_reg[11] ;
  output \int_y_sqrt_reg[12] ;
  output \int_y_sqrt_reg[13] ;
  output \int_y_sqrt_reg[14] ;
  output \int_y_sqrt_reg[15] ;
  output p_175_in;
  output [8:0]sub_ln15_fu_1378_p2;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input [15:0]\rdata[15]_i_6_0 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input [11:0]Q;
  input \rdata_reg[1]_1 ;
  input int_x_1_read;
  input int_x_0_read;
  input ar_hs;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[7] ;
  input mem_reg_4;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]wstate;
  input [3:0]s_axi_control_ARADDR;
  input [3:0]mem_reg_5;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [15:0]DOADO;
  wire [31:0]DOBDO;
  wire [11:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire [3:0]int_x_0_be1;
  wire int_x_0_ce1;
  wire [15:0]int_x_0_q1;
  wire int_x_0_read;
  wire int_x_1_read;
  wire \int_y_sqrt_reg[10] ;
  wire \int_y_sqrt_reg[11] ;
  wire \int_y_sqrt_reg[12] ;
  wire \int_y_sqrt_reg[13] ;
  wire \int_y_sqrt_reg[14] ;
  wire \int_y_sqrt_reg[15] ;
  wire \int_y_sqrt_reg[1] ;
  wire \int_y_sqrt_reg[4] ;
  wire \int_y_sqrt_reg[5] ;
  wire \int_y_sqrt_reg[6] ;
  wire \int_y_sqrt_reg[8] ;
  wire \int_y_sqrt_reg[9] ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire [3:0]mem_reg_5;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_10_n_2;
  wire p_reg_reg_i_11_n_2;
  wire p_reg_reg_i_2__7_n_2;
  wire p_reg_reg_i_2__7_n_3;
  wire p_reg_reg_i_2__7_n_4;
  wire p_reg_reg_i_2__7_n_5;
  wire p_reg_reg_i_3__7_n_2;
  wire p_reg_reg_i_3__7_n_3;
  wire p_reg_reg_i_3__7_n_4;
  wire p_reg_reg_i_3__7_n_5;
  wire p_reg_reg_i_4_n_2;
  wire p_reg_reg_i_5_n_2;
  wire p_reg_reg_i_6_n_2;
  wire p_reg_reg_i_7_n_2;
  wire p_reg_reg_i_8_n_2;
  wire p_reg_reg_i_9_n_2;
  wire \rdata[10]_i_17_n_2 ;
  wire \rdata[11]_i_17_n_2 ;
  wire \rdata[12]_i_17_n_2 ;
  wire \rdata[13]_i_17_n_2 ;
  wire \rdata[14]_i_17_n_2 ;
  wire \rdata[15]_i_20_n_2 ;
  wire [15:0]\rdata[15]_i_6_0 ;
  wire \rdata[1]_i_17_n_2 ;
  wire \rdata[4]_i_17_n_2 ;
  wire \rdata[5]_i_17_n_2 ;
  wire \rdata[6]_i_17_n_2 ;
  wire \rdata[8]_i_17_n_2 ;
  wire \rdata[9]_i_17_n_2 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[7] ;
  wire [1:0]rstate;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_fu_1378_p2;
  wire [1:0]wstate;
  wire x_0_ce0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__7_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__7_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({DOADO,int_x_0_q1}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_0_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_0_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_11
       (.I0(p_175_in),
        .I1(mem_reg_4),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_0_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_12
       (.I0(p_175_in),
        .I1(mem_reg_4),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_0_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_13
       (.I0(p_175_in),
        .I1(mem_reg_4),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_0_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_14
       (.I0(p_175_in),
        .I1(mem_reg_4),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_0_be1[0]));
  LUT6 #(
    .INIT(64'h00000000AA8A0000)) 
    mem_reg_i_15
       (.I0(s_axi_control_WVALID),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(p_175_in));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__30
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_0_ce1));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_3__29
       (.I0(s_axi_control_ARADDR[3]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg_5[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_4__30
       (.I0(s_axi_control_ARADDR[2]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg_5[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_5__30
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg_5[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_6__3
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg_5[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(p_reg_reg_i_10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_11_n_2));
  CARRY4 p_reg_reg_i_1__7
       (.CI(p_reg_reg_i_2__7_n_2),
        .CO(NLW_p_reg_reg_i_1__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__7_O_UNCONNECTED[3:1],sub_ln15_fu_1378_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__7
       (.CI(p_reg_reg_i_3__7_n_2),
        .CO({p_reg_reg_i_2__7_n_2,p_reg_reg_i_2__7_n_3,p_reg_reg_i_2__7_n_4,p_reg_reg_i_2__7_n_5}),
        .CYINIT(1'b0),
        .DI(p_reg_reg[7:4]),
        .O(sub_ln15_fu_1378_p2[7:4]),
        .S({p_reg_reg_i_4_n_2,p_reg_reg_i_5_n_2,p_reg_reg_i_6_n_2,p_reg_reg_i_7_n_2}));
  CARRY4 p_reg_reg_i_3__7
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__7_n_2,p_reg_reg_i_3__7_n_3,p_reg_reg_i_3__7_n_4,p_reg_reg_i_3__7_n_5}),
        .CYINIT(1'b1),
        .DI(p_reg_reg[3:0]),
        .O(sub_ln15_fu_1378_p2[3:0]),
        .S({p_reg_reg_i_8_n_2,p_reg_reg_i_9_n_2,p_reg_reg_i_10_n_2,p_reg_reg_i_11_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(p_reg_reg_i_4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(p_reg_reg_i_5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(p_reg_reg_i_6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(p_reg_reg_i_7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(p_reg_reg_i_8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(p_reg_reg_i_9_n_2));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \rdata[0]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(int_x_0_q1[0]),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata[15]_i_6_0 [0]),
        .I5(\rdata_reg[0]_2 ),
        .O(mem_reg_0));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[10]_i_17 
       (.I0(int_x_0_q1[10]),
        .I1(\rdata[15]_i_6_0 [10]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[10]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[10]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[6]),
        .I3(\rdata[10]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[10] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[11]_i_17 
       (.I0(int_x_0_q1[11]),
        .I1(\rdata[15]_i_6_0 [11]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[11]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[11]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[7]),
        .I3(\rdata[11]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[11] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[12]_i_17 
       (.I0(int_x_0_q1[12]),
        .I1(\rdata[15]_i_6_0 [12]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[12]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[12]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[8]),
        .I3(\rdata[12]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[12] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[13]_i_17 
       (.I0(int_x_0_q1[13]),
        .I1(\rdata[15]_i_6_0 [13]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[13]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[13]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[9]),
        .I3(\rdata[13]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[13] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[14]_i_17 
       (.I0(int_x_0_q1[14]),
        .I1(\rdata[15]_i_6_0 [14]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[14]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[14]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[10]),
        .I3(\rdata[14]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[14] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[15]_i_20 
       (.I0(int_x_0_q1[15]),
        .I1(\rdata[15]_i_6_0 [15]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[15]_i_20_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[15]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[11]),
        .I3(\rdata[15]_i_20_n_2 ),
        .O(\int_y_sqrt_reg[15] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[1]_i_17 
       (.I0(int_x_0_q1[1]),
        .I1(\rdata[15]_i_6_0 [1]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[1]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \rdata[1]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[1]_i_17_n_2 ),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[1]_0 ),
        .I4(Q[0]),
        .I5(\rdata_reg[1]_1 ),
        .O(\int_y_sqrt_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \rdata[2]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(int_x_0_q1[2]),
        .I2(\rdata_reg[0]_1 ),
        .I3(\rdata[15]_i_6_0 [2]),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[2] ),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \rdata[3]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(int_x_0_q1[3]),
        .I2(\rdata_reg[0]_1 ),
        .I3(\rdata[15]_i_6_0 [3]),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[3] ),
        .O(mem_reg_2));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[4]_i_17 
       (.I0(int_x_0_q1[4]),
        .I1(\rdata[15]_i_6_0 [4]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[4]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[4]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[1]),
        .I3(\rdata[4]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[4] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[5]_i_17 
       (.I0(int_x_0_q1[5]),
        .I1(\rdata[15]_i_6_0 [5]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[5]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[5]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[2]),
        .I3(\rdata[5]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[5] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[6]_i_17 
       (.I0(int_x_0_q1[6]),
        .I1(\rdata[15]_i_6_0 [6]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[6]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[6]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[3]),
        .I3(\rdata[6]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \rdata[7]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(int_x_0_q1[7]),
        .I2(\rdata_reg[0]_1 ),
        .I3(\rdata[15]_i_6_0 [7]),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[7] ),
        .O(mem_reg_3));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[8]_i_17 
       (.I0(int_x_0_q1[8]),
        .I1(\rdata[15]_i_6_0 [8]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[8]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[8]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[4]),
        .I3(\rdata[8]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[8] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \rdata[9]_i_17 
       (.I0(int_x_0_q1[9]),
        .I1(\rdata[15]_i_6_0 [9]),
        .I2(int_x_1_read),
        .I3(int_x_0_read),
        .I4(ar_hs),
        .O(\rdata[9]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \rdata[9]_i_6 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[1]_1 ),
        .I2(Q[5]),
        .I3(\rdata[9]_i_17_n_2 ),
        .O(\int_y_sqrt_reg[9] ));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_30
   (DOADO,
    DOBDO,
    \x_1_load_reg_2779_reg[7] ,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    m_reg_reg_0,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [8:0]\x_1_load_reg_2779_reg[7] ;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_1_be1;
  wire int_x_1_ce1;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire m_reg_reg_i_10_n_2;
  wire m_reg_reg_i_11_n_2;
  wire m_reg_reg_i_2__7_n_2;
  wire m_reg_reg_i_2__7_n_3;
  wire m_reg_reg_i_2__7_n_4;
  wire m_reg_reg_i_2__7_n_5;
  wire m_reg_reg_i_3__7_n_2;
  wire m_reg_reg_i_3__7_n_3;
  wire m_reg_reg_i_3__7_n_4;
  wire m_reg_reg_i_3__7_n_5;
  wire m_reg_reg_i_4_n_2;
  wire m_reg_reg_i_5_n_2;
  wire m_reg_reg_i_6_n_2;
  wire m_reg_reg_i_7_n_2;
  wire m_reg_reg_i_8_n_2;
  wire m_reg_reg_i_9_n_2;
  wire mem_reg_0;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_0_ce0;
  wire [8:0]\x_1_load_reg_2779_reg[7] ;
  wire [3:0]NLW_m_reg_reg_i_1__7_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__7_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10
       (.I0(m_reg_reg[1]),
        .I1(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11
       (.I0(m_reg_reg[0]),
        .I1(m_reg_reg_0[0]),
        .O(m_reg_reg_i_11_n_2));
  CARRY4 m_reg_reg_i_1__7
       (.CI(m_reg_reg_i_2__7_n_2),
        .CO(NLW_m_reg_reg_i_1__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__7_O_UNCONNECTED[3:1],\x_1_load_reg_2779_reg[7] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__7
       (.CI(m_reg_reg_i_3__7_n_2),
        .CO({m_reg_reg_i_2__7_n_2,m_reg_reg_i_2__7_n_3,m_reg_reg_i_2__7_n_4,m_reg_reg_i_2__7_n_5}),
        .CYINIT(1'b0),
        .DI(m_reg_reg[7:4]),
        .O(\x_1_load_reg_2779_reg[7] [7:4]),
        .S({m_reg_reg_i_4_n_2,m_reg_reg_i_5_n_2,m_reg_reg_i_6_n_2,m_reg_reg_i_7_n_2}));
  CARRY4 m_reg_reg_i_3__7
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__7_n_2,m_reg_reg_i_3__7_n_3,m_reg_reg_i_3__7_n_4,m_reg_reg_i_3__7_n_5}),
        .CYINIT(1'b1),
        .DI(m_reg_reg[3:0]),
        .O(\x_1_load_reg_2779_reg[7] [3:0]),
        .S({m_reg_reg_i_8_n_2,m_reg_reg_i_9_n_2,m_reg_reg_i_10_n_2,m_reg_reg_i_11_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4
       (.I0(m_reg_reg[7]),
        .I1(m_reg_reg_0[7]),
        .O(m_reg_reg_i_4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5
       (.I0(m_reg_reg[6]),
        .I1(m_reg_reg_0[6]),
        .O(m_reg_reg_i_5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6
       (.I0(m_reg_reg[5]),
        .I1(m_reg_reg_0[5]),
        .O(m_reg_reg_i_6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7
       (.I0(m_reg_reg[4]),
        .I1(m_reg_reg_0[4]),
        .O(m_reg_reg_i_7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8
       (.I0(m_reg_reg[3]),
        .I1(m_reg_reg_0[3]),
        .O(m_reg_reg_i_8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9
       (.I0(m_reg_reg[2]),
        .I1(m_reg_reg_0[2]),
        .O(m_reg_reg_i_9_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_1_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_1_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__29
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_1_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__25
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_1_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__25
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_1_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__26
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_1_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__26
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_1_be1[0]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_31
   (DOBDO,
    int_x_9_read_reg,
    int_x_9_read_reg_0,
    int_x_9_read_reg_1,
    int_x_9_read_reg_2,
    int_x_9_read_reg_3,
    int_x_9_read_reg_4,
    int_x_9_read_reg_5,
    int_x_9_read_reg_6,
    int_x_9_read_reg_7,
    int_x_9_read_reg_8,
    int_x_9_read_reg_9,
    int_x_9_read_reg_10,
    int_x_9_read_reg_11,
    int_x_9_read_reg_12,
    int_x_9_read_reg_13,
    int_x_9_read_reg_14,
    int_x_9_read_reg_15,
    int_x_9_read_reg_16,
    int_x_9_read_reg_17,
    int_x_9_read_reg_18,
    int_x_9_read_reg_19,
    int_x_9_read_reg_20,
    int_x_9_read_reg_21,
    int_x_9_read_reg_22,
    int_x_9_read_reg_23,
    int_x_9_read_reg_24,
    int_x_9_read_reg_25,
    int_x_9_read_reg_26,
    int_x_9_read_reg_27,
    int_x_9_read_reg_28,
    int_x_9_read_reg_29,
    int_x_9_read_reg_30,
    sub_ln15_10_fu_1528_p2,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    p_reg_reg_0,
    int_x_9_read,
    int_x_10_read,
    DOADO,
    int_x_8_read,
    \rdata[31]_i_10 ,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]DOBDO;
  output int_x_9_read_reg;
  output int_x_9_read_reg_0;
  output int_x_9_read_reg_1;
  output int_x_9_read_reg_2;
  output int_x_9_read_reg_3;
  output int_x_9_read_reg_4;
  output int_x_9_read_reg_5;
  output int_x_9_read_reg_6;
  output int_x_9_read_reg_7;
  output int_x_9_read_reg_8;
  output int_x_9_read_reg_9;
  output int_x_9_read_reg_10;
  output int_x_9_read_reg_11;
  output int_x_9_read_reg_12;
  output int_x_9_read_reg_13;
  output int_x_9_read_reg_14;
  output int_x_9_read_reg_15;
  output int_x_9_read_reg_16;
  output int_x_9_read_reg_17;
  output int_x_9_read_reg_18;
  output int_x_9_read_reg_19;
  output int_x_9_read_reg_20;
  output int_x_9_read_reg_21;
  output int_x_9_read_reg_22;
  output int_x_9_read_reg_23;
  output int_x_9_read_reg_24;
  output int_x_9_read_reg_25;
  output int_x_9_read_reg_26;
  output int_x_9_read_reg_27;
  output int_x_9_read_reg_28;
  output int_x_9_read_reg_29;
  output int_x_9_read_reg_30;
  output [8:0]sub_ln15_10_fu_1528_p2;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input int_x_9_read;
  input int_x_10_read;
  input [31:0]DOADO;
  input int_x_8_read;
  input [31:0]\rdata[31]_i_10 ;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_10_be1;
  wire int_x_10_ce1;
  wire [31:0]int_x_10_q1;
  wire int_x_10_read;
  wire int_x_8_read;
  wire int_x_9_read;
  wire int_x_9_read_reg;
  wire int_x_9_read_reg_0;
  wire int_x_9_read_reg_1;
  wire int_x_9_read_reg_10;
  wire int_x_9_read_reg_11;
  wire int_x_9_read_reg_12;
  wire int_x_9_read_reg_13;
  wire int_x_9_read_reg_14;
  wire int_x_9_read_reg_15;
  wire int_x_9_read_reg_16;
  wire int_x_9_read_reg_17;
  wire int_x_9_read_reg_18;
  wire int_x_9_read_reg_19;
  wire int_x_9_read_reg_2;
  wire int_x_9_read_reg_20;
  wire int_x_9_read_reg_21;
  wire int_x_9_read_reg_22;
  wire int_x_9_read_reg_23;
  wire int_x_9_read_reg_24;
  wire int_x_9_read_reg_25;
  wire int_x_9_read_reg_26;
  wire int_x_9_read_reg_27;
  wire int_x_9_read_reg_28;
  wire int_x_9_read_reg_29;
  wire int_x_9_read_reg_3;
  wire int_x_9_read_reg_30;
  wire int_x_9_read_reg_4;
  wire int_x_9_read_reg_5;
  wire int_x_9_read_reg_6;
  wire int_x_9_read_reg_7;
  wire int_x_9_read_reg_8;
  wire int_x_9_read_reg_9;
  wire mem_reg_0;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_10__4_n_2;
  wire p_reg_reg_i_11__4_n_2;
  wire p_reg_reg_i_2__12_n_2;
  wire p_reg_reg_i_2__12_n_3;
  wire p_reg_reg_i_2__12_n_4;
  wire p_reg_reg_i_2__12_n_5;
  wire p_reg_reg_i_3__12_n_2;
  wire p_reg_reg_i_3__12_n_3;
  wire p_reg_reg_i_3__12_n_4;
  wire p_reg_reg_i_3__12_n_5;
  wire p_reg_reg_i_4__4_n_2;
  wire p_reg_reg_i_5__4_n_2;
  wire p_reg_reg_i_6__4_n_2;
  wire p_reg_reg_i_7__4_n_2;
  wire p_reg_reg_i_8__4_n_2;
  wire p_reg_reg_i_9__4_n_2;
  wire [31:0]\rdata[31]_i_10 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_10_fu_1528_p2;
  wire x_0_ce0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__12_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__12_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_10_q1),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_10_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_10_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__20
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_10_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__17
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_10_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__17
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_10_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__18
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_10_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__18
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_10_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__4
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(p_reg_reg_i_10__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__4
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_11__4_n_2));
  CARRY4 p_reg_reg_i_1__12
       (.CI(p_reg_reg_i_2__12_n_2),
        .CO(NLW_p_reg_reg_i_1__12_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__12_O_UNCONNECTED[3:1],sub_ln15_10_fu_1528_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__12
       (.CI(p_reg_reg_i_3__12_n_2),
        .CO({p_reg_reg_i_2__12_n_2,p_reg_reg_i_2__12_n_3,p_reg_reg_i_2__12_n_4,p_reg_reg_i_2__12_n_5}),
        .CYINIT(1'b0),
        .DI(p_reg_reg[7:4]),
        .O(sub_ln15_10_fu_1528_p2[7:4]),
        .S({p_reg_reg_i_4__4_n_2,p_reg_reg_i_5__4_n_2,p_reg_reg_i_6__4_n_2,p_reg_reg_i_7__4_n_2}));
  CARRY4 p_reg_reg_i_3__12
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__12_n_2,p_reg_reg_i_3__12_n_3,p_reg_reg_i_3__12_n_4,p_reg_reg_i_3__12_n_5}),
        .CYINIT(1'b1),
        .DI(p_reg_reg[3:0]),
        .O(sub_ln15_10_fu_1528_p2[3:0]),
        .S({p_reg_reg_i_8__4_n_2,p_reg_reg_i_9__4_n_2,p_reg_reg_i_10__4_n_2,p_reg_reg_i_11__4_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__4
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(p_reg_reg_i_4__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__4
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(p_reg_reg_i_5__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__4
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(p_reg_reg_i_6__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__4
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(p_reg_reg_i_7__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__4
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(p_reg_reg_i_8__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__4
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(p_reg_reg_i_9__4_n_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[0]),
        .I3(DOADO[0]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [0]),
        .O(int_x_9_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[10]),
        .I3(DOADO[10]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [10]),
        .O(int_x_9_read_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[11]),
        .I3(DOADO[11]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [11]),
        .O(int_x_9_read_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[12]),
        .I3(DOADO[12]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [12]),
        .O(int_x_9_read_reg_11));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[13]),
        .I3(DOADO[13]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [13]),
        .O(int_x_9_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[14]),
        .I3(DOADO[14]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [14]),
        .O(int_x_9_read_reg_13));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[15]),
        .I3(DOADO[15]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [15]),
        .O(int_x_9_read_reg_14));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[16]),
        .I3(DOADO[16]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [16]),
        .O(int_x_9_read_reg_15));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[17]),
        .I3(DOADO[17]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [17]),
        .O(int_x_9_read_reg_16));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[18]),
        .I3(DOADO[18]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [18]),
        .O(int_x_9_read_reg_17));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[19]),
        .I3(DOADO[19]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [19]),
        .O(int_x_9_read_reg_18));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[1]),
        .I3(DOADO[1]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [1]),
        .O(int_x_9_read_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[20]),
        .I3(DOADO[20]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [20]),
        .O(int_x_9_read_reg_19));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[21]),
        .I3(DOADO[21]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [21]),
        .O(int_x_9_read_reg_20));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[22]),
        .I3(DOADO[22]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [22]),
        .O(int_x_9_read_reg_21));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[23]),
        .I3(DOADO[23]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [23]),
        .O(int_x_9_read_reg_22));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[24]),
        .I3(DOADO[24]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [24]),
        .O(int_x_9_read_reg_23));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[25]),
        .I3(DOADO[25]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [25]),
        .O(int_x_9_read_reg_24));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[26]),
        .I3(DOADO[26]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [26]),
        .O(int_x_9_read_reg_25));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[27]),
        .I3(DOADO[27]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [27]),
        .O(int_x_9_read_reg_26));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[28]),
        .I3(DOADO[28]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [28]),
        .O(int_x_9_read_reg_27));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[29]),
        .I3(DOADO[29]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [29]),
        .O(int_x_9_read_reg_28));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[2]),
        .I3(DOADO[2]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [2]),
        .O(int_x_9_read_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_14 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[30]),
        .I3(DOADO[30]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [30]),
        .O(int_x_9_read_reg_29));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_31 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[31]),
        .I3(DOADO[31]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [31]),
        .O(int_x_9_read_reg_30));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[3]),
        .I3(DOADO[3]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [3]),
        .O(int_x_9_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[4]),
        .I3(DOADO[4]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [4]),
        .O(int_x_9_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[5]),
        .I3(DOADO[5]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [5]),
        .O(int_x_9_read_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[6]),
        .I3(DOADO[6]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [6]),
        .O(int_x_9_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[7]),
        .I3(DOADO[7]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [7]),
        .O(int_x_9_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[8]),
        .I3(DOADO[8]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [8]),
        .O(int_x_9_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_8 
       (.I0(int_x_9_read),
        .I1(int_x_10_read),
        .I2(int_x_10_q1[9]),
        .I3(DOADO[9]),
        .I4(int_x_8_read),
        .I5(\rdata[31]_i_10 [9]),
        .O(int_x_9_read_reg_8));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_32
   (DOADO,
    DOBDO,
    \x_11_load_reg_2879_reg[7] ,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    m_reg_reg_0,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [8:0]\x_11_load_reg_2879_reg[7] ;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_11_be1;
  wire int_x_11_ce1;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire m_reg_reg_i_10__4_n_2;
  wire m_reg_reg_i_11__4_n_2;
  wire m_reg_reg_i_2__12_n_2;
  wire m_reg_reg_i_2__12_n_3;
  wire m_reg_reg_i_2__12_n_4;
  wire m_reg_reg_i_2__12_n_5;
  wire m_reg_reg_i_3__12_n_2;
  wire m_reg_reg_i_3__12_n_3;
  wire m_reg_reg_i_3__12_n_4;
  wire m_reg_reg_i_3__12_n_5;
  wire m_reg_reg_i_4__4_n_2;
  wire m_reg_reg_i_5__4_n_2;
  wire m_reg_reg_i_6__4_n_2;
  wire m_reg_reg_i_7__4_n_2;
  wire m_reg_reg_i_8__4_n_2;
  wire m_reg_reg_i_9__4_n_2;
  wire mem_reg_0;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_0_ce0;
  wire [8:0]\x_11_load_reg_2879_reg[7] ;
  wire [3:0]NLW_m_reg_reg_i_1__12_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__12_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__4
       (.I0(m_reg_reg[1]),
        .I1(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__4
       (.I0(m_reg_reg[0]),
        .I1(m_reg_reg_0[0]),
        .O(m_reg_reg_i_11__4_n_2));
  CARRY4 m_reg_reg_i_1__12
       (.CI(m_reg_reg_i_2__12_n_2),
        .CO(NLW_m_reg_reg_i_1__12_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__12_O_UNCONNECTED[3:1],\x_11_load_reg_2879_reg[7] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__12
       (.CI(m_reg_reg_i_3__12_n_2),
        .CO({m_reg_reg_i_2__12_n_2,m_reg_reg_i_2__12_n_3,m_reg_reg_i_2__12_n_4,m_reg_reg_i_2__12_n_5}),
        .CYINIT(1'b0),
        .DI(m_reg_reg[7:4]),
        .O(\x_11_load_reg_2879_reg[7] [7:4]),
        .S({m_reg_reg_i_4__4_n_2,m_reg_reg_i_5__4_n_2,m_reg_reg_i_6__4_n_2,m_reg_reg_i_7__4_n_2}));
  CARRY4 m_reg_reg_i_3__12
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__12_n_2,m_reg_reg_i_3__12_n_3,m_reg_reg_i_3__12_n_4,m_reg_reg_i_3__12_n_5}),
        .CYINIT(1'b1),
        .DI(m_reg_reg[3:0]),
        .O(\x_11_load_reg_2879_reg[7] [3:0]),
        .S({m_reg_reg_i_8__4_n_2,m_reg_reg_i_9__4_n_2,m_reg_reg_i_10__4_n_2,m_reg_reg_i_11__4_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__4
       (.I0(m_reg_reg[7]),
        .I1(m_reg_reg_0[7]),
        .O(m_reg_reg_i_4__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__4
       (.I0(m_reg_reg[6]),
        .I1(m_reg_reg_0[6]),
        .O(m_reg_reg_i_5__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__4
       (.I0(m_reg_reg[5]),
        .I1(m_reg_reg_0[5]),
        .O(m_reg_reg_i_6__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__4
       (.I0(m_reg_reg[4]),
        .I1(m_reg_reg_0[4]),
        .O(m_reg_reg_i_7__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__4
       (.I0(m_reg_reg[3]),
        .I1(m_reg_reg_0[3]),
        .O(m_reg_reg_i_8__4_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__4
       (.I0(m_reg_reg[2]),
        .I1(m_reg_reg_0[2]),
        .O(m_reg_reg_i_9__4_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_11_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_11_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__19
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_11_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__16
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_11_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__16
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_11_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__17
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_11_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__17
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_11_be1[0]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_33
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    sub_ln15_12_fu_1558_p2,
    ap_clk,
    x_0_ce0,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    p_reg_reg_0,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR,
    Q);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [3:0]ADDRARDADDR;
  output [8:0]sub_ln15_12_fu_1558_p2;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input [3:0]s_axi_control_ARADDR;
  input [3:0]Q;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire [3:0]int_x_12_be1;
  wire int_x_12_ce1;
  wire mem_reg_0;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_10__5_n_2;
  wire p_reg_reg_i_11__5_n_2;
  wire p_reg_reg_i_2__13_n_2;
  wire p_reg_reg_i_2__13_n_3;
  wire p_reg_reg_i_2__13_n_4;
  wire p_reg_reg_i_2__13_n_5;
  wire p_reg_reg_i_3__13_n_2;
  wire p_reg_reg_i_3__13_n_3;
  wire p_reg_reg_i_3__13_n_4;
  wire p_reg_reg_i_3__13_n_5;
  wire p_reg_reg_i_4__5_n_2;
  wire p_reg_reg_i_5__5_n_2;
  wire p_reg_reg_i_6__5_n_2;
  wire p_reg_reg_i_7__5_n_2;
  wire p_reg_reg_i_8__5_n_2;
  wire p_reg_reg_i_9__5_n_2;
  wire [1:0]rstate;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_12_fu_1558_p2;
  wire x_0_ce0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__13_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__13_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_12_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_12_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__18
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_12_ce1));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_2__27
       (.I0(s_axi_control_ARADDR[3]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_3__27
       (.I0(s_axi_control_ARADDR[2]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_4__28
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_5__28
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_6__1
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_12_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_7__1
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_12_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_8__0
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_12_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_9__0
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_12_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__5
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(p_reg_reg_i_10__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__5
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_11__5_n_2));
  CARRY4 p_reg_reg_i_1__13
       (.CI(p_reg_reg_i_2__13_n_2),
        .CO(NLW_p_reg_reg_i_1__13_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__13_O_UNCONNECTED[3:1],sub_ln15_12_fu_1558_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__13
       (.CI(p_reg_reg_i_3__13_n_2),
        .CO({p_reg_reg_i_2__13_n_2,p_reg_reg_i_2__13_n_3,p_reg_reg_i_2__13_n_4,p_reg_reg_i_2__13_n_5}),
        .CYINIT(1'b0),
        .DI(p_reg_reg[7:4]),
        .O(sub_ln15_12_fu_1558_p2[7:4]),
        .S({p_reg_reg_i_4__5_n_2,p_reg_reg_i_5__5_n_2,p_reg_reg_i_6__5_n_2,p_reg_reg_i_7__5_n_2}));
  CARRY4 p_reg_reg_i_3__13
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__13_n_2,p_reg_reg_i_3__13_n_3,p_reg_reg_i_3__13_n_4,p_reg_reg_i_3__13_n_5}),
        .CYINIT(1'b1),
        .DI(p_reg_reg[3:0]),
        .O(sub_ln15_12_fu_1558_p2[3:0]),
        .S({p_reg_reg_i_8__5_n_2,p_reg_reg_i_9__5_n_2,p_reg_reg_i_10__5_n_2,p_reg_reg_i_11__5_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__5
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(p_reg_reg_i_4__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__5
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(p_reg_reg_i_5__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__5
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(p_reg_reg_i_6__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__5
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(p_reg_reg_i_7__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__5
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(p_reg_reg_i_8__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__5
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(p_reg_reg_i_9__5_n_2));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_34
   (DOBDO,
    int_x_12_read_reg,
    int_x_12_read_reg_0,
    int_x_12_read_reg_1,
    int_x_12_read_reg_2,
    int_x_12_read_reg_3,
    int_x_12_read_reg_4,
    int_x_12_read_reg_5,
    int_x_12_read_reg_6,
    int_x_12_read_reg_7,
    int_x_12_read_reg_8,
    int_x_12_read_reg_9,
    int_x_12_read_reg_10,
    int_x_12_read_reg_11,
    int_x_12_read_reg_12,
    int_x_12_read_reg_13,
    int_x_12_read_reg_14,
    int_x_12_read_reg_15,
    int_x_12_read_reg_16,
    int_x_12_read_reg_17,
    int_x_12_read_reg_18,
    int_x_12_read_reg_19,
    int_x_12_read_reg_20,
    int_x_12_read_reg_21,
    int_x_12_read_reg_22,
    int_x_12_read_reg_23,
    int_x_12_read_reg_24,
    int_x_12_read_reg_25,
    int_x_12_read_reg_26,
    int_x_12_read_reg_27,
    int_x_12_read_reg_28,
    int_x_12_read_reg_29,
    int_x_12_read_reg_30,
    \x_13_load_reg_2899_reg[7] ,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    m_reg_reg_0,
    int_x_12_read,
    int_x_13_read,
    DOADO,
    int_x_11_read,
    \rdata[31]_i_10 ,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]DOBDO;
  output int_x_12_read_reg;
  output int_x_12_read_reg_0;
  output int_x_12_read_reg_1;
  output int_x_12_read_reg_2;
  output int_x_12_read_reg_3;
  output int_x_12_read_reg_4;
  output int_x_12_read_reg_5;
  output int_x_12_read_reg_6;
  output int_x_12_read_reg_7;
  output int_x_12_read_reg_8;
  output int_x_12_read_reg_9;
  output int_x_12_read_reg_10;
  output int_x_12_read_reg_11;
  output int_x_12_read_reg_12;
  output int_x_12_read_reg_13;
  output int_x_12_read_reg_14;
  output int_x_12_read_reg_15;
  output int_x_12_read_reg_16;
  output int_x_12_read_reg_17;
  output int_x_12_read_reg_18;
  output int_x_12_read_reg_19;
  output int_x_12_read_reg_20;
  output int_x_12_read_reg_21;
  output int_x_12_read_reg_22;
  output int_x_12_read_reg_23;
  output int_x_12_read_reg_24;
  output int_x_12_read_reg_25;
  output int_x_12_read_reg_26;
  output int_x_12_read_reg_27;
  output int_x_12_read_reg_28;
  output int_x_12_read_reg_29;
  output int_x_12_read_reg_30;
  output [8:0]\x_13_load_reg_2899_reg[7] ;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input int_x_12_read;
  input int_x_13_read;
  input [31:0]DOADO;
  input int_x_11_read;
  input [31:0]\rdata[31]_i_10 ;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire int_x_11_read;
  wire int_x_12_read;
  wire int_x_12_read_reg;
  wire int_x_12_read_reg_0;
  wire int_x_12_read_reg_1;
  wire int_x_12_read_reg_10;
  wire int_x_12_read_reg_11;
  wire int_x_12_read_reg_12;
  wire int_x_12_read_reg_13;
  wire int_x_12_read_reg_14;
  wire int_x_12_read_reg_15;
  wire int_x_12_read_reg_16;
  wire int_x_12_read_reg_17;
  wire int_x_12_read_reg_18;
  wire int_x_12_read_reg_19;
  wire int_x_12_read_reg_2;
  wire int_x_12_read_reg_20;
  wire int_x_12_read_reg_21;
  wire int_x_12_read_reg_22;
  wire int_x_12_read_reg_23;
  wire int_x_12_read_reg_24;
  wire int_x_12_read_reg_25;
  wire int_x_12_read_reg_26;
  wire int_x_12_read_reg_27;
  wire int_x_12_read_reg_28;
  wire int_x_12_read_reg_29;
  wire int_x_12_read_reg_3;
  wire int_x_12_read_reg_30;
  wire int_x_12_read_reg_4;
  wire int_x_12_read_reg_5;
  wire int_x_12_read_reg_6;
  wire int_x_12_read_reg_7;
  wire int_x_12_read_reg_8;
  wire int_x_12_read_reg_9;
  wire [3:0]int_x_13_be1;
  wire int_x_13_ce1;
  wire [31:0]int_x_13_q1;
  wire int_x_13_read;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire m_reg_reg_i_10__5_n_2;
  wire m_reg_reg_i_11__5_n_2;
  wire m_reg_reg_i_2__13_n_2;
  wire m_reg_reg_i_2__13_n_3;
  wire m_reg_reg_i_2__13_n_4;
  wire m_reg_reg_i_2__13_n_5;
  wire m_reg_reg_i_3__13_n_2;
  wire m_reg_reg_i_3__13_n_3;
  wire m_reg_reg_i_3__13_n_4;
  wire m_reg_reg_i_3__13_n_5;
  wire m_reg_reg_i_4__5_n_2;
  wire m_reg_reg_i_5__5_n_2;
  wire m_reg_reg_i_6__5_n_2;
  wire m_reg_reg_i_7__5_n_2;
  wire m_reg_reg_i_8__5_n_2;
  wire m_reg_reg_i_9__5_n_2;
  wire mem_reg_0;
  wire p_175_in;
  wire [31:0]\rdata[31]_i_10 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_0_ce0;
  wire [8:0]\x_13_load_reg_2899_reg[7] ;
  wire [3:0]NLW_m_reg_reg_i_1__13_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__13_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__5
       (.I0(m_reg_reg[1]),
        .I1(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__5
       (.I0(m_reg_reg[0]),
        .I1(m_reg_reg_0[0]),
        .O(m_reg_reg_i_11__5_n_2));
  CARRY4 m_reg_reg_i_1__13
       (.CI(m_reg_reg_i_2__13_n_2),
        .CO(NLW_m_reg_reg_i_1__13_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__13_O_UNCONNECTED[3:1],\x_13_load_reg_2899_reg[7] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__13
       (.CI(m_reg_reg_i_3__13_n_2),
        .CO({m_reg_reg_i_2__13_n_2,m_reg_reg_i_2__13_n_3,m_reg_reg_i_2__13_n_4,m_reg_reg_i_2__13_n_5}),
        .CYINIT(1'b0),
        .DI(m_reg_reg[7:4]),
        .O(\x_13_load_reg_2899_reg[7] [7:4]),
        .S({m_reg_reg_i_4__5_n_2,m_reg_reg_i_5__5_n_2,m_reg_reg_i_6__5_n_2,m_reg_reg_i_7__5_n_2}));
  CARRY4 m_reg_reg_i_3__13
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__13_n_2,m_reg_reg_i_3__13_n_3,m_reg_reg_i_3__13_n_4,m_reg_reg_i_3__13_n_5}),
        .CYINIT(1'b1),
        .DI(m_reg_reg[3:0]),
        .O(\x_13_load_reg_2899_reg[7] [3:0]),
        .S({m_reg_reg_i_8__5_n_2,m_reg_reg_i_9__5_n_2,m_reg_reg_i_10__5_n_2,m_reg_reg_i_11__5_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__5
       (.I0(m_reg_reg[7]),
        .I1(m_reg_reg_0[7]),
        .O(m_reg_reg_i_4__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__5
       (.I0(m_reg_reg[6]),
        .I1(m_reg_reg_0[6]),
        .O(m_reg_reg_i_5__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__5
       (.I0(m_reg_reg[5]),
        .I1(m_reg_reg_0[5]),
        .O(m_reg_reg_i_6__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__5
       (.I0(m_reg_reg[4]),
        .I1(m_reg_reg_0[4]),
        .O(m_reg_reg_i_7__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__5
       (.I0(m_reg_reg[3]),
        .I1(m_reg_reg_0[3]),
        .O(m_reg_reg_i_8__5_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__5
       (.I0(m_reg_reg[2]),
        .I1(m_reg_reg_0[2]),
        .O(m_reg_reg_i_9__5_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_13_q1),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_13_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_13_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__17
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_13_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__15
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_13_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__15
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_13_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__16
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_13_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__16
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_13_be1[0]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[0]),
        .I3(DOADO[0]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [0]),
        .O(int_x_12_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[10]),
        .I3(DOADO[10]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [10]),
        .O(int_x_12_read_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[11]),
        .I3(DOADO[11]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [11]),
        .O(int_x_12_read_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[12]),
        .I3(DOADO[12]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [12]),
        .O(int_x_12_read_reg_11));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[13]),
        .I3(DOADO[13]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [13]),
        .O(int_x_12_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[14]),
        .I3(DOADO[14]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [14]),
        .O(int_x_12_read_reg_13));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[15]),
        .I3(DOADO[15]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [15]),
        .O(int_x_12_read_reg_14));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[16]),
        .I3(DOADO[16]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [16]),
        .O(int_x_12_read_reg_15));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[17]),
        .I3(DOADO[17]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [17]),
        .O(int_x_12_read_reg_16));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[18]),
        .I3(DOADO[18]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [18]),
        .O(int_x_12_read_reg_17));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[19]),
        .I3(DOADO[19]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [19]),
        .O(int_x_12_read_reg_18));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[1]),
        .I3(DOADO[1]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [1]),
        .O(int_x_12_read_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[20]),
        .I3(DOADO[20]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [20]),
        .O(int_x_12_read_reg_19));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[21]),
        .I3(DOADO[21]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [21]),
        .O(int_x_12_read_reg_20));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[22]),
        .I3(DOADO[22]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [22]),
        .O(int_x_12_read_reg_21));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[23]),
        .I3(DOADO[23]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [23]),
        .O(int_x_12_read_reg_22));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[24]),
        .I3(DOADO[24]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [24]),
        .O(int_x_12_read_reg_23));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[25]),
        .I3(DOADO[25]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [25]),
        .O(int_x_12_read_reg_24));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[26]),
        .I3(DOADO[26]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [26]),
        .O(int_x_12_read_reg_25));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[27]),
        .I3(DOADO[27]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [27]),
        .O(int_x_12_read_reg_26));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[28]),
        .I3(DOADO[28]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [28]),
        .O(int_x_12_read_reg_27));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[29]),
        .I3(DOADO[29]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [29]),
        .O(int_x_12_read_reg_28));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[2]),
        .I3(DOADO[2]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [2]),
        .O(int_x_12_read_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_15 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[30]),
        .I3(DOADO[30]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [30]),
        .O(int_x_12_read_reg_29));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_33 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[31]),
        .I3(DOADO[31]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [31]),
        .O(int_x_12_read_reg_30));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[3]),
        .I3(DOADO[3]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [3]),
        .O(int_x_12_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[4]),
        .I3(DOADO[4]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [4]),
        .O(int_x_12_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[5]),
        .I3(DOADO[5]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [5]),
        .O(int_x_12_read_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[6]),
        .I3(DOADO[6]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [6]),
        .O(int_x_12_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[7]),
        .I3(DOADO[7]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [7]),
        .O(int_x_12_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[8]),
        .I3(DOADO[8]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [8]),
        .O(int_x_12_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_9 
       (.I0(int_x_12_read),
        .I1(int_x_13_read),
        .I2(int_x_13_q1[9]),
        .I3(DOADO[9]),
        .I4(int_x_11_read),
        .I5(\rdata[31]_i_10 [9]),
        .O(int_x_12_read_reg_8));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_35
   (DOBDO,
    int_x_21_read_reg,
    int_x_21_read_reg_0,
    int_x_21_read_reg_1,
    int_x_21_read_reg_2,
    int_x_21_read_reg_3,
    int_x_21_read_reg_4,
    int_x_21_read_reg_5,
    int_x_21_read_reg_6,
    int_x_21_read_reg_7,
    int_x_21_read_reg_8,
    int_x_21_read_reg_9,
    int_x_21_read_reg_10,
    int_x_21_read_reg_11,
    int_x_21_read_reg_12,
    int_x_21_read_reg_13,
    int_x_21_read_reg_14,
    int_x_21_read_reg_15,
    int_x_21_read_reg_16,
    int_x_21_read_reg_17,
    int_x_21_read_reg_18,
    int_x_21_read_reg_19,
    int_x_21_read_reg_20,
    int_x_21_read_reg_21,
    int_x_21_read_reg_22,
    int_x_21_read_reg_23,
    int_x_21_read_reg_24,
    int_x_21_read_reg_25,
    int_x_21_read_reg_26,
    int_x_21_read_reg_27,
    int_x_21_read_reg_28,
    int_x_21_read_reg_29,
    int_x_21_read_reg_30,
    sub_ln15_14_fu_1588_p2,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    p_reg_reg_0,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[0]_3 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19] ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20] ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21] ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31] ,
    \rdata_reg[31]_0 ,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    DOADO,
    \rdata[31]_i_9_0 ,
    int_x_16_read,
    int_x_14_read,
    int_x_15_read);
  output [31:0]DOBDO;
  output int_x_21_read_reg;
  output int_x_21_read_reg_0;
  output int_x_21_read_reg_1;
  output int_x_21_read_reg_2;
  output int_x_21_read_reg_3;
  output int_x_21_read_reg_4;
  output int_x_21_read_reg_5;
  output int_x_21_read_reg_6;
  output int_x_21_read_reg_7;
  output int_x_21_read_reg_8;
  output int_x_21_read_reg_9;
  output int_x_21_read_reg_10;
  output int_x_21_read_reg_11;
  output int_x_21_read_reg_12;
  output int_x_21_read_reg_13;
  output int_x_21_read_reg_14;
  output int_x_21_read_reg_15;
  output int_x_21_read_reg_16;
  output int_x_21_read_reg_17;
  output int_x_21_read_reg_18;
  output int_x_21_read_reg_19;
  output int_x_21_read_reg_20;
  output int_x_21_read_reg_21;
  output int_x_21_read_reg_22;
  output int_x_21_read_reg_23;
  output int_x_21_read_reg_24;
  output int_x_21_read_reg_25;
  output int_x_21_read_reg_26;
  output int_x_21_read_reg_27;
  output int_x_21_read_reg_28;
  output int_x_21_read_reg_29;
  output int_x_21_read_reg_30;
  output [8:0]sub_ln15_14_fu_1588_p2;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[0]_3 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19] ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20] ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21] ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23] ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31] ;
  input \rdata_reg[31]_0 ;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]DOADO;
  input [31:0]\rdata[31]_i_9_0 ;
  input int_x_16_read;
  input int_x_14_read;
  input int_x_15_read;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_14_be1;
  wire int_x_14_ce1;
  wire [31:0]int_x_14_q1;
  wire int_x_14_read;
  wire int_x_15_read;
  wire int_x_16_read;
  wire int_x_21_read_reg;
  wire int_x_21_read_reg_0;
  wire int_x_21_read_reg_1;
  wire int_x_21_read_reg_10;
  wire int_x_21_read_reg_11;
  wire int_x_21_read_reg_12;
  wire int_x_21_read_reg_13;
  wire int_x_21_read_reg_14;
  wire int_x_21_read_reg_15;
  wire int_x_21_read_reg_16;
  wire int_x_21_read_reg_17;
  wire int_x_21_read_reg_18;
  wire int_x_21_read_reg_19;
  wire int_x_21_read_reg_2;
  wire int_x_21_read_reg_20;
  wire int_x_21_read_reg_21;
  wire int_x_21_read_reg_22;
  wire int_x_21_read_reg_23;
  wire int_x_21_read_reg_24;
  wire int_x_21_read_reg_25;
  wire int_x_21_read_reg_26;
  wire int_x_21_read_reg_27;
  wire int_x_21_read_reg_28;
  wire int_x_21_read_reg_29;
  wire int_x_21_read_reg_3;
  wire int_x_21_read_reg_30;
  wire int_x_21_read_reg_4;
  wire int_x_21_read_reg_5;
  wire int_x_21_read_reg_6;
  wire int_x_21_read_reg_7;
  wire int_x_21_read_reg_8;
  wire int_x_21_read_reg_9;
  wire mem_reg_0;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_10__6_n_2;
  wire p_reg_reg_i_11__6_n_2;
  wire p_reg_reg_i_2__14_n_2;
  wire p_reg_reg_i_2__14_n_3;
  wire p_reg_reg_i_2__14_n_4;
  wire p_reg_reg_i_2__14_n_5;
  wire p_reg_reg_i_3__14_n_2;
  wire p_reg_reg_i_3__14_n_3;
  wire p_reg_reg_i_3__14_n_4;
  wire p_reg_reg_i_3__14_n_5;
  wire p_reg_reg_i_4__6_n_2;
  wire p_reg_reg_i_5__6_n_2;
  wire p_reg_reg_i_6__6_n_2;
  wire p_reg_reg_i_7__6_n_2;
  wire p_reg_reg_i_8__6_n_2;
  wire p_reg_reg_i_9__6_n_2;
  wire \rdata[0]_i_10_n_2 ;
  wire \rdata[10]_i_10_n_2 ;
  wire \rdata[11]_i_10_n_2 ;
  wire \rdata[12]_i_10_n_2 ;
  wire \rdata[13]_i_10_n_2 ;
  wire \rdata[14]_i_10_n_2 ;
  wire \rdata[15]_i_10_n_2 ;
  wire \rdata[16]_i_10_n_2 ;
  wire \rdata[17]_i_10_n_2 ;
  wire \rdata[18]_i_10_n_2 ;
  wire \rdata[19]_i_10_n_2 ;
  wire \rdata[1]_i_10_n_2 ;
  wire \rdata[20]_i_10_n_2 ;
  wire \rdata[21]_i_10_n_2 ;
  wire \rdata[22]_i_10_n_2 ;
  wire \rdata[23]_i_10_n_2 ;
  wire \rdata[24]_i_10_n_2 ;
  wire \rdata[25]_i_10_n_2 ;
  wire \rdata[26]_i_10_n_2 ;
  wire \rdata[27]_i_10_n_2 ;
  wire \rdata[28]_i_10_n_2 ;
  wire \rdata[29]_i_10_n_2 ;
  wire \rdata[2]_i_10_n_2 ;
  wire \rdata[30]_i_10_n_2 ;
  wire \rdata[31]_i_24_n_2 ;
  wire [31:0]\rdata[31]_i_9_0 ;
  wire \rdata[3]_i_10_n_2 ;
  wire \rdata[4]_i_10_n_2 ;
  wire \rdata[5]_i_10_n_2 ;
  wire \rdata[6]_i_10_n_2 ;
  wire \rdata[7]_i_10_n_2 ;
  wire \rdata[8]_i_10_n_2 ;
  wire \rdata[9]_i_10_n_2 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_14_fu_1588_p2;
  wire x_0_ce0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__14_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__14_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_14_q1),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_14_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_14_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__16
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_14_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__14
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_14_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__14
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_14_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__15
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_14_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__15
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_14_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__6
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(p_reg_reg_i_10__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__6
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_11__6_n_2));
  CARRY4 p_reg_reg_i_1__14
       (.CI(p_reg_reg_i_2__14_n_2),
        .CO(NLW_p_reg_reg_i_1__14_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__14_O_UNCONNECTED[3:1],sub_ln15_14_fu_1588_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__14
       (.CI(p_reg_reg_i_3__14_n_2),
        .CO({p_reg_reg_i_2__14_n_2,p_reg_reg_i_2__14_n_3,p_reg_reg_i_2__14_n_4,p_reg_reg_i_2__14_n_5}),
        .CYINIT(1'b0),
        .DI(p_reg_reg[7:4]),
        .O(sub_ln15_14_fu_1588_p2[7:4]),
        .S({p_reg_reg_i_4__6_n_2,p_reg_reg_i_5__6_n_2,p_reg_reg_i_6__6_n_2,p_reg_reg_i_7__6_n_2}));
  CARRY4 p_reg_reg_i_3__14
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__14_n_2,p_reg_reg_i_3__14_n_3,p_reg_reg_i_3__14_n_4,p_reg_reg_i_3__14_n_5}),
        .CYINIT(1'b1),
        .DI(p_reg_reg[3:0]),
        .O(sub_ln15_14_fu_1588_p2[3:0]),
        .S({p_reg_reg_i_8__6_n_2,p_reg_reg_i_9__6_n_2,p_reg_reg_i_10__6_n_2,p_reg_reg_i_11__6_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__6
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(p_reg_reg_i_4__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__6
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(p_reg_reg_i_5__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__6
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(p_reg_reg_i_6__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__6
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(p_reg_reg_i_7__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__6
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(p_reg_reg_i_8__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__6
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(p_reg_reg_i_9__6_n_2));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[0]_i_10 
       (.I0(int_x_14_q1[0]),
        .I1(DOADO[0]),
        .I2(\rdata[31]_i_9_0 [0]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[0]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[0]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[0]_i_10_n_2 ),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[10]_i_10 
       (.I0(int_x_14_q1[10]),
        .I1(DOADO[10]),
        .I2(\rdata[31]_i_9_0 [10]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[10]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[10]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[10]_i_10_n_2 ),
        .I2(\rdata_reg[10] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[10]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_9));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[11]_i_10 
       (.I0(int_x_14_q1[11]),
        .I1(DOADO[11]),
        .I2(\rdata[31]_i_9_0 [11]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[11]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[11]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[11]_i_10_n_2 ),
        .I2(\rdata_reg[11] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[11]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_10));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[12]_i_10 
       (.I0(int_x_14_q1[12]),
        .I1(DOADO[12]),
        .I2(\rdata[31]_i_9_0 [12]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[12]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[12]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[12]_i_10_n_2 ),
        .I2(\rdata_reg[12] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[12]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_11));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[13]_i_10 
       (.I0(int_x_14_q1[13]),
        .I1(DOADO[13]),
        .I2(\rdata[31]_i_9_0 [13]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[13]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[13]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[13]_i_10_n_2 ),
        .I2(\rdata_reg[13] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[13]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_12));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[14]_i_10 
       (.I0(int_x_14_q1[14]),
        .I1(DOADO[14]),
        .I2(\rdata[31]_i_9_0 [14]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[14]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[14]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[14]_i_10_n_2 ),
        .I2(\rdata_reg[14] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[14]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_13));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[15]_i_10 
       (.I0(int_x_14_q1[15]),
        .I1(DOADO[15]),
        .I2(\rdata[31]_i_9_0 [15]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[15]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[15]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[15]_i_10_n_2 ),
        .I2(\rdata_reg[15] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[15]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_14));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[16]_i_10 
       (.I0(int_x_14_q1[16]),
        .I1(DOADO[16]),
        .I2(\rdata[31]_i_9_0 [16]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[16]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[16]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[16]_i_10_n_2 ),
        .I2(\rdata_reg[16] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[16]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_15));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[17]_i_10 
       (.I0(int_x_14_q1[17]),
        .I1(DOADO[17]),
        .I2(\rdata[31]_i_9_0 [17]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[17]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[17]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[17]_i_10_n_2 ),
        .I2(\rdata_reg[17] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[17]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_16));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[18]_i_10 
       (.I0(int_x_14_q1[18]),
        .I1(DOADO[18]),
        .I2(\rdata[31]_i_9_0 [18]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[18]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[18]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[18]_i_10_n_2 ),
        .I2(\rdata_reg[18] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[18]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_17));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[19]_i_10 
       (.I0(int_x_14_q1[19]),
        .I1(DOADO[19]),
        .I2(\rdata[31]_i_9_0 [19]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[19]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[19]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[19]_i_10_n_2 ),
        .I2(\rdata_reg[19] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[19]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_18));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[1]_i_10 
       (.I0(int_x_14_q1[1]),
        .I1(DOADO[1]),
        .I2(\rdata[31]_i_9_0 [1]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[1]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[1]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[1]_i_10_n_2 ),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[1]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_0));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[20]_i_10 
       (.I0(int_x_14_q1[20]),
        .I1(DOADO[20]),
        .I2(\rdata[31]_i_9_0 [20]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[20]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[20]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[20]_i_10_n_2 ),
        .I2(\rdata_reg[20] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[20]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_19));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[21]_i_10 
       (.I0(int_x_14_q1[21]),
        .I1(DOADO[21]),
        .I2(\rdata[31]_i_9_0 [21]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[21]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[21]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[21]_i_10_n_2 ),
        .I2(\rdata_reg[21] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[21]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_20));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[22]_i_10 
       (.I0(int_x_14_q1[22]),
        .I1(DOADO[22]),
        .I2(\rdata[31]_i_9_0 [22]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[22]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[22]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[22]_i_10_n_2 ),
        .I2(\rdata_reg[22] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[22]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_21));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[23]_i_10 
       (.I0(int_x_14_q1[23]),
        .I1(DOADO[23]),
        .I2(\rdata[31]_i_9_0 [23]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[23]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[23]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[23]_i_10_n_2 ),
        .I2(\rdata_reg[23] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[23]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_22));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[24]_i_10 
       (.I0(int_x_14_q1[24]),
        .I1(DOADO[24]),
        .I2(\rdata[31]_i_9_0 [24]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[24]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[24]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[24]_i_10_n_2 ),
        .I2(\rdata_reg[24] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[24]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_23));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[25]_i_10 
       (.I0(int_x_14_q1[25]),
        .I1(DOADO[25]),
        .I2(\rdata[31]_i_9_0 [25]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[25]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[25]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[25]_i_10_n_2 ),
        .I2(\rdata_reg[25] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[25]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_24));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[26]_i_10 
       (.I0(int_x_14_q1[26]),
        .I1(DOADO[26]),
        .I2(\rdata[31]_i_9_0 [26]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[26]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[26]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[26]_i_10_n_2 ),
        .I2(\rdata_reg[26] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[26]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_25));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[27]_i_10 
       (.I0(int_x_14_q1[27]),
        .I1(DOADO[27]),
        .I2(\rdata[31]_i_9_0 [27]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[27]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[27]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[27]_i_10_n_2 ),
        .I2(\rdata_reg[27] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[27]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_26));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[28]_i_10 
       (.I0(int_x_14_q1[28]),
        .I1(DOADO[28]),
        .I2(\rdata[31]_i_9_0 [28]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[28]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[28]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[28]_i_10_n_2 ),
        .I2(\rdata_reg[28] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[28]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_27));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[29]_i_10 
       (.I0(int_x_14_q1[29]),
        .I1(DOADO[29]),
        .I2(\rdata[31]_i_9_0 [29]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[29]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[29]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[29]_i_10_n_2 ),
        .I2(\rdata_reg[29] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[29]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_28));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[2]_i_10 
       (.I0(int_x_14_q1[2]),
        .I1(DOADO[2]),
        .I2(\rdata[31]_i_9_0 [2]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[2]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[2]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[2]_i_10_n_2 ),
        .I2(\rdata_reg[2] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[2]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_1));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[30]_i_10 
       (.I0(int_x_14_q1[30]),
        .I1(DOADO[30]),
        .I2(\rdata[31]_i_9_0 [30]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[30]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[30]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[30]_i_10_n_2 ),
        .I2(\rdata_reg[30] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[30]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_29));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[31]_i_24 
       (.I0(int_x_14_q1[31]),
        .I1(DOADO[31]),
        .I2(\rdata[31]_i_9_0 [31]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[31]_i_24_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[31]_i_9 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[31]_i_24_n_2 ),
        .I2(\rdata_reg[31] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[31]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_30));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[3]_i_10 
       (.I0(int_x_14_q1[3]),
        .I1(DOADO[3]),
        .I2(\rdata[31]_i_9_0 [3]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[3]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[3]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[3]_i_10_n_2 ),
        .I2(\rdata_reg[3] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[3]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_2));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[4]_i_10 
       (.I0(int_x_14_q1[4]),
        .I1(DOADO[4]),
        .I2(\rdata[31]_i_9_0 [4]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[4]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[4]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[4]_i_10_n_2 ),
        .I2(\rdata_reg[4] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[4]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_3));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[5]_i_10 
       (.I0(int_x_14_q1[5]),
        .I1(DOADO[5]),
        .I2(\rdata[31]_i_9_0 [5]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[5]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[5]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[5]_i_10_n_2 ),
        .I2(\rdata_reg[5] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[5]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_4));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[6]_i_10 
       (.I0(int_x_14_q1[6]),
        .I1(DOADO[6]),
        .I2(\rdata[31]_i_9_0 [6]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[6]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[6]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[6]_i_10_n_2 ),
        .I2(\rdata_reg[6] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[6]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_5));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[7]_i_10 
       (.I0(int_x_14_q1[7]),
        .I1(DOADO[7]),
        .I2(\rdata[31]_i_9_0 [7]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[7]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[7]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[7]_i_10_n_2 ),
        .I2(\rdata_reg[7] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[7]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_6));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[8]_i_10 
       (.I0(int_x_14_q1[8]),
        .I1(DOADO[8]),
        .I2(\rdata[31]_i_9_0 [8]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[8]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[8]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[8]_i_10_n_2 ),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[8]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_7));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[9]_i_10 
       (.I0(int_x_14_q1[9]),
        .I1(DOADO[9]),
        .I2(\rdata[31]_i_9_0 [9]),
        .I3(int_x_16_read),
        .I4(int_x_14_read),
        .I5(int_x_15_read),
        .O(\rdata[9]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[9]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[9]_i_10_n_2 ),
        .I2(\rdata_reg[9] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[9]_0 ),
        .I5(\rdata_reg[0]_3 ),
        .O(int_x_21_read_reg_8));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_36
   (DOADO,
    DOBDO,
    x_0_ce0,
    ADDRBWRADDR,
    \x_15_load_reg_2919_reg[7] ,
    ap_clk,
    ADDRARDADDR,
    s_axi_control_WDATA,
    Q,
    ap_enable_reg_pp0_iter0,
    mem_reg_0,
    mem_reg_1,
    m_reg_reg,
    m_reg_reg_0,
    mem_reg_2,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output x_0_ce0;
  output [3:0]ADDRBWRADDR;
  output [8:0]\x_15_load_reg_2919_reg[7] ;
  input ap_clk;
  input [3:0]ADDRARDADDR;
  input [31:0]s_axi_control_WDATA;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [2:0]mem_reg_0;
  input [3:0]mem_reg_1;
  input [7:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input mem_reg_2;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [3:0]int_x_15_be1;
  wire int_x_15_ce1;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire m_reg_reg_i_10__6_n_2;
  wire m_reg_reg_i_11__6_n_2;
  wire m_reg_reg_i_2__14_n_2;
  wire m_reg_reg_i_2__14_n_3;
  wire m_reg_reg_i_2__14_n_4;
  wire m_reg_reg_i_2__14_n_5;
  wire m_reg_reg_i_3__14_n_2;
  wire m_reg_reg_i_3__14_n_3;
  wire m_reg_reg_i_3__14_n_4;
  wire m_reg_reg_i_3__14_n_5;
  wire m_reg_reg_i_4__6_n_2;
  wire m_reg_reg_i_5__6_n_2;
  wire m_reg_reg_i_6__6_n_2;
  wire m_reg_reg_i_7__6_n_2;
  wire m_reg_reg_i_8__6_n_2;
  wire m_reg_reg_i_9__6_n_2;
  wire [2:0]mem_reg_0;
  wire [3:0]mem_reg_1;
  wire mem_reg_2;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_0_ce0;
  wire [8:0]\x_15_load_reg_2919_reg[7] ;
  wire [3:0]NLW_m_reg_reg_i_1__14_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__14_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__6
       (.I0(m_reg_reg[1]),
        .I1(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__6
       (.I0(m_reg_reg[0]),
        .I1(m_reg_reg_0[0]),
        .O(m_reg_reg_i_11__6_n_2));
  CARRY4 m_reg_reg_i_1__14
       (.CI(m_reg_reg_i_2__14_n_2),
        .CO(NLW_m_reg_reg_i_1__14_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__14_O_UNCONNECTED[3:1],\x_15_load_reg_2919_reg[7] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__14
       (.CI(m_reg_reg_i_3__14_n_2),
        .CO({m_reg_reg_i_2__14_n_2,m_reg_reg_i_2__14_n_3,m_reg_reg_i_2__14_n_4,m_reg_reg_i_2__14_n_5}),
        .CYINIT(1'b0),
        .DI(m_reg_reg[7:4]),
        .O(\x_15_load_reg_2919_reg[7] [7:4]),
        .S({m_reg_reg_i_4__6_n_2,m_reg_reg_i_5__6_n_2,m_reg_reg_i_6__6_n_2,m_reg_reg_i_7__6_n_2}));
  CARRY4 m_reg_reg_i_3__14
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__14_n_2,m_reg_reg_i_3__14_n_3,m_reg_reg_i_3__14_n_4,m_reg_reg_i_3__14_n_5}),
        .CYINIT(1'b1),
        .DI(m_reg_reg[3:0]),
        .O(\x_15_load_reg_2919_reg[7] [3:0]),
        .S({m_reg_reg_i_8__6_n_2,m_reg_reg_i_9__6_n_2,m_reg_reg_i_10__6_n_2,m_reg_reg_i_11__6_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__6
       (.I0(m_reg_reg[7]),
        .I1(m_reg_reg_0[7]),
        .O(m_reg_reg_i_4__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__6
       (.I0(m_reg_reg[6]),
        .I1(m_reg_reg_0[6]),
        .O(m_reg_reg_i_5__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__6
       (.I0(m_reg_reg[5]),
        .I1(m_reg_reg_0[5]),
        .O(m_reg_reg_i_6__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__6
       (.I0(m_reg_reg[4]),
        .I1(m_reg_reg_0[4]),
        .O(m_reg_reg_i_7__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__6
       (.I0(m_reg_reg[3]),
        .I1(m_reg_reg_0[3]),
        .O(m_reg_reg_i_8__6_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__6
       (.I0(m_reg_reg[2]),
        .I1(m_reg_reg_0[2]),
        .O(m_reg_reg_i_9__6_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_15_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_15_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_10
       (.I0(mem_reg_0[0]),
        .I1(Q[1]),
        .I2(mem_reg_1[0]),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__15
       (.I0(mem_reg_2),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_15_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__13
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_15_be1[3]));
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_i_2__29
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(x_0_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__13
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_15_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__14
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_15_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__14
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_15_be1[0]));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_7__3
       (.I0(Q[1]),
        .I1(mem_reg_1[3]),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_8__2
       (.I0(mem_reg_0[2]),
        .I1(Q[1]),
        .I2(mem_reg_1[2]),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_9__2
       (.I0(mem_reg_0[1]),
        .I1(Q[1]),
        .I2(mem_reg_1[1]),
        .O(ADDRBWRADDR[1]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_37
   (mem_reg_0,
    mem_reg_1,
    sub_ln15_16_fu_2010_p2,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    mem_reg_2,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_16_load_1_reg_3102_reg[0] ,
    \x_16_load_1_reg_3102_reg[0]_0 );
  output [31:0]mem_reg_0;
  output [7:0]mem_reg_1;
  output [8:0]sub_ln15_16_fu_2010_p2;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input mem_reg_2;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_16_load_1_reg_3102_reg[0] ;
  input \x_16_load_1_reg_3102_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire ap_clk;
  wire [3:0]int_x_16_be1;
  wire int_x_16_ce1;
  wire [31:0]int_x_16_q0;
  wire [31:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_2;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__7_n_2;
  wire p_reg_reg_i_11__7_n_2;
  wire p_reg_reg_i_2_n_2;
  wire p_reg_reg_i_2_n_3;
  wire p_reg_reg_i_2_n_4;
  wire p_reg_reg_i_2_n_5;
  wire p_reg_reg_i_3_n_2;
  wire p_reg_reg_i_3_n_3;
  wire p_reg_reg_i_3_n_4;
  wire p_reg_reg_i_3_n_5;
  wire p_reg_reg_i_4__7_n_2;
  wire p_reg_reg_i_5__7_n_2;
  wire p_reg_reg_i_6__7_n_2;
  wire p_reg_reg_i_7__7_n_2;
  wire p_reg_reg_i_8__7_n_2;
  wire p_reg_reg_i_9__7_n_2;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_16_fu_2010_p2;
  wire x_16_ce0;
  wire \x_16_load_1_reg_3102_reg[0] ;
  wire \x_16_load_1_reg_3102_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(mem_reg_0),
        .DOBDO(int_x_16_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_16_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_16_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__14
       (.I0(mem_reg_2),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_16_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__13
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_16_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__13
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_16_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_6__0
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_16_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_7__0
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_16_be1[0]));
  CARRY4 p_reg_reg_i_1
       (.CI(p_reg_reg_i_2_n_2),
        .CO(NLW_p_reg_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1_O_UNCONNECTED[3:1],sub_ln15_16_fu_2010_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__7
       (.I0(mem_reg_1[1]),
        .I1(p_reg_reg[1]),
        .O(p_reg_reg_i_10__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__7
       (.I0(mem_reg_1[0]),
        .I1(p_reg_reg[0]),
        .O(p_reg_reg_i_11__7_n_2));
  CARRY4 p_reg_reg_i_2
       (.CI(p_reg_reg_i_3_n_2),
        .CO({p_reg_reg_i_2_n_2,p_reg_reg_i_2_n_3,p_reg_reg_i_2_n_4,p_reg_reg_i_2_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[7:4]),
        .O(sub_ln15_16_fu_2010_p2[7:4]),
        .S({p_reg_reg_i_4__7_n_2,p_reg_reg_i_5__7_n_2,p_reg_reg_i_6__7_n_2,p_reg_reg_i_7__7_n_2}));
  CARRY4 p_reg_reg_i_3
       (.CI(1'b0),
        .CO({p_reg_reg_i_3_n_2,p_reg_reg_i_3_n_3,p_reg_reg_i_3_n_4,p_reg_reg_i_3_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_1[3:0]),
        .O(sub_ln15_16_fu_2010_p2[3:0]),
        .S({p_reg_reg_i_8__7_n_2,p_reg_reg_i_9__7_n_2,p_reg_reg_i_10__7_n_2,p_reg_reg_i_11__7_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__7
       (.I0(mem_reg_1[7]),
        .I1(p_reg_reg[7]),
        .O(p_reg_reg_i_4__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__7
       (.I0(mem_reg_1[6]),
        .I1(p_reg_reg[6]),
        .O(p_reg_reg_i_5__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__7
       (.I0(mem_reg_1[5]),
        .I1(p_reg_reg[5]),
        .O(p_reg_reg_i_6__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__7
       (.I0(mem_reg_1[4]),
        .I1(p_reg_reg[4]),
        .O(p_reg_reg_i_7__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__7
       (.I0(mem_reg_1[3]),
        .I1(p_reg_reg[3]),
        .O(p_reg_reg_i_8__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__7
       (.I0(mem_reg_1[2]),
        .I1(p_reg_reg[2]),
        .O(p_reg_reg_i_9__7_n_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_16_load_1_reg_3102[0]_i_1 
       (.I0(int_x_16_q0[24]),
        .I1(int_x_16_q0[8]),
        .I2(\x_16_load_1_reg_3102_reg[0] ),
        .I3(int_x_16_q0[16]),
        .I4(\x_16_load_1_reg_3102_reg[0]_0 ),
        .I5(int_x_16_q0[0]),
        .O(mem_reg_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_16_load_1_reg_3102[1]_i_1 
       (.I0(int_x_16_q0[25]),
        .I1(int_x_16_q0[9]),
        .I2(\x_16_load_1_reg_3102_reg[0] ),
        .I3(int_x_16_q0[17]),
        .I4(\x_16_load_1_reg_3102_reg[0]_0 ),
        .I5(int_x_16_q0[1]),
        .O(mem_reg_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_16_load_1_reg_3102[2]_i_1 
       (.I0(int_x_16_q0[26]),
        .I1(int_x_16_q0[10]),
        .I2(\x_16_load_1_reg_3102_reg[0] ),
        .I3(int_x_16_q0[18]),
        .I4(\x_16_load_1_reg_3102_reg[0]_0 ),
        .I5(int_x_16_q0[2]),
        .O(mem_reg_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_16_load_1_reg_3102[3]_i_1 
       (.I0(int_x_16_q0[27]),
        .I1(int_x_16_q0[11]),
        .I2(\x_16_load_1_reg_3102_reg[0] ),
        .I3(int_x_16_q0[19]),
        .I4(\x_16_load_1_reg_3102_reg[0]_0 ),
        .I5(int_x_16_q0[3]),
        .O(mem_reg_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_16_load_1_reg_3102[4]_i_1 
       (.I0(int_x_16_q0[28]),
        .I1(int_x_16_q0[12]),
        .I2(\x_16_load_1_reg_3102_reg[0] ),
        .I3(int_x_16_q0[20]),
        .I4(\x_16_load_1_reg_3102_reg[0]_0 ),
        .I5(int_x_16_q0[4]),
        .O(mem_reg_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_16_load_1_reg_3102[5]_i_1 
       (.I0(int_x_16_q0[29]),
        .I1(int_x_16_q0[13]),
        .I2(\x_16_load_1_reg_3102_reg[0] ),
        .I3(int_x_16_q0[21]),
        .I4(\x_16_load_1_reg_3102_reg[0]_0 ),
        .I5(int_x_16_q0[5]),
        .O(mem_reg_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_16_load_1_reg_3102[6]_i_1 
       (.I0(int_x_16_q0[30]),
        .I1(int_x_16_q0[14]),
        .I2(\x_16_load_1_reg_3102_reg[0] ),
        .I3(int_x_16_q0[22]),
        .I4(\x_16_load_1_reg_3102_reg[0]_0 ),
        .I5(int_x_16_q0[6]),
        .O(mem_reg_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_16_load_1_reg_3102[7]_i_1 
       (.I0(int_x_16_q0[31]),
        .I1(int_x_16_q0[15]),
        .I2(\x_16_load_1_reg_3102_reg[0] ),
        .I3(int_x_16_q0[23]),
        .I4(\x_16_load_1_reg_3102_reg[0]_0 ),
        .I5(int_x_16_q0[7]),
        .O(mem_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_38
   (DOADO,
    mem_reg_0,
    b_reg0,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_17_load_1_reg_3112_reg[0] ,
    \x_17_load_1_reg_3112_reg[0]_0 );
  output [31:0]DOADO;
  output [7:0]mem_reg_0;
  output [8:0]b_reg0;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_17_load_1_reg_3112_reg[0] ;
  input \x_17_load_1_reg_3112_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire [8:0]b_reg0;
  wire [3:0]int_x_17_be1;
  wire int_x_17_ce1;
  wire [31:0]int_x_17_q0;
  wire [7:0]m_reg_reg;
  wire m_reg_reg_i_10__7_n_2;
  wire m_reg_reg_i_11__7_n_2;
  wire m_reg_reg_i_2_n_2;
  wire m_reg_reg_i_2_n_3;
  wire m_reg_reg_i_2_n_4;
  wire m_reg_reg_i_2_n_5;
  wire m_reg_reg_i_3_n_2;
  wire m_reg_reg_i_3_n_3;
  wire m_reg_reg_i_3_n_4;
  wire m_reg_reg_i_3_n_5;
  wire m_reg_reg_i_4__7_n_2;
  wire m_reg_reg_i_5__7_n_2;
  wire m_reg_reg_i_6__7_n_2;
  wire m_reg_reg_i_7__7_n_2;
  wire m_reg_reg_i_8__7_n_2;
  wire m_reg_reg_i_9__7_n_2;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_16_ce0;
  wire \x_17_load_1_reg_3112_reg[0] ;
  wire \x_17_load_1_reg_3112_reg[0]_0 ;
  wire [3:0]NLW_m_reg_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  CARRY4 m_reg_reg_i_1
       (.CI(m_reg_reg_i_2_n_2),
        .CO(NLW_m_reg_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1_O_UNCONNECTED[3:1],b_reg0[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__7
       (.I0(mem_reg_0[1]),
        .I1(m_reg_reg[1]),
        .O(m_reg_reg_i_10__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__7
       (.I0(mem_reg_0[0]),
        .I1(m_reg_reg[0]),
        .O(m_reg_reg_i_11__7_n_2));
  CARRY4 m_reg_reg_i_2
       (.CI(m_reg_reg_i_3_n_2),
        .CO({m_reg_reg_i_2_n_2,m_reg_reg_i_2_n_3,m_reg_reg_i_2_n_4,m_reg_reg_i_2_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(b_reg0[7:4]),
        .S({m_reg_reg_i_4__7_n_2,m_reg_reg_i_5__7_n_2,m_reg_reg_i_6__7_n_2,m_reg_reg_i_7__7_n_2}));
  CARRY4 m_reg_reg_i_3
       (.CI(1'b0),
        .CO({m_reg_reg_i_3_n_2,m_reg_reg_i_3_n_3,m_reg_reg_i_3_n_4,m_reg_reg_i_3_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(b_reg0[3:0]),
        .S({m_reg_reg_i_8__7_n_2,m_reg_reg_i_9__7_n_2,m_reg_reg_i_10__7_n_2,m_reg_reg_i_11__7_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__7
       (.I0(mem_reg_0[7]),
        .I1(m_reg_reg[7]),
        .O(m_reg_reg_i_4__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__7
       (.I0(mem_reg_0[6]),
        .I1(m_reg_reg[6]),
        .O(m_reg_reg_i_5__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__7
       (.I0(mem_reg_0[5]),
        .I1(m_reg_reg[5]),
        .O(m_reg_reg_i_6__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__7
       (.I0(mem_reg_0[4]),
        .I1(m_reg_reg[4]),
        .O(m_reg_reg_i_7__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__7
       (.I0(mem_reg_0[3]),
        .I1(m_reg_reg[3]),
        .O(m_reg_reg_i_8__7_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__7
       (.I0(mem_reg_0[2]),
        .I1(m_reg_reg[2]),
        .O(m_reg_reg_i_9__7_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(int_x_17_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_17_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_17_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__13
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_17_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__12
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_17_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__12
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_17_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__12
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_17_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__12
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_17_be1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_17_load_1_reg_3112[0]_i_1 
       (.I0(int_x_17_q0[24]),
        .I1(int_x_17_q0[8]),
        .I2(\x_17_load_1_reg_3112_reg[0] ),
        .I3(int_x_17_q0[16]),
        .I4(\x_17_load_1_reg_3112_reg[0]_0 ),
        .I5(int_x_17_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_17_load_1_reg_3112[1]_i_1 
       (.I0(int_x_17_q0[25]),
        .I1(int_x_17_q0[9]),
        .I2(\x_17_load_1_reg_3112_reg[0] ),
        .I3(int_x_17_q0[17]),
        .I4(\x_17_load_1_reg_3112_reg[0]_0 ),
        .I5(int_x_17_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_17_load_1_reg_3112[2]_i_1 
       (.I0(int_x_17_q0[26]),
        .I1(int_x_17_q0[10]),
        .I2(\x_17_load_1_reg_3112_reg[0] ),
        .I3(int_x_17_q0[18]),
        .I4(\x_17_load_1_reg_3112_reg[0]_0 ),
        .I5(int_x_17_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_17_load_1_reg_3112[3]_i_1 
       (.I0(int_x_17_q0[27]),
        .I1(int_x_17_q0[11]),
        .I2(\x_17_load_1_reg_3112_reg[0] ),
        .I3(int_x_17_q0[19]),
        .I4(\x_17_load_1_reg_3112_reg[0]_0 ),
        .I5(int_x_17_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_17_load_1_reg_3112[4]_i_1 
       (.I0(int_x_17_q0[28]),
        .I1(int_x_17_q0[12]),
        .I2(\x_17_load_1_reg_3112_reg[0] ),
        .I3(int_x_17_q0[20]),
        .I4(\x_17_load_1_reg_3112_reg[0]_0 ),
        .I5(int_x_17_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_17_load_1_reg_3112[5]_i_1 
       (.I0(int_x_17_q0[29]),
        .I1(int_x_17_q0[13]),
        .I2(\x_17_load_1_reg_3112_reg[0] ),
        .I3(int_x_17_q0[21]),
        .I4(\x_17_load_1_reg_3112_reg[0]_0 ),
        .I5(int_x_17_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_17_load_1_reg_3112[6]_i_1 
       (.I0(int_x_17_q0[30]),
        .I1(int_x_17_q0[14]),
        .I2(\x_17_load_1_reg_3112_reg[0] ),
        .I3(int_x_17_q0[22]),
        .I4(\x_17_load_1_reg_3112_reg[0]_0 ),
        .I5(int_x_17_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_17_load_1_reg_3112[7]_i_2 
       (.I0(int_x_17_q0[31]),
        .I1(int_x_17_q0[15]),
        .I2(\x_17_load_1_reg_3112_reg[0] ),
        .I3(int_x_17_q0[23]),
        .I4(\x_17_load_1_reg_3112_reg[0]_0 ),
        .I5(int_x_17_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_39
   (DOADO,
    mem_reg_0,
    sub_ln15_18_fu_2040_p2,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_18_load_1_reg_3122_reg[0] ,
    \x_18_load_1_reg_3122_reg[0]_0 );
  output [31:0]DOADO;
  output [7:0]mem_reg_0;
  output [8:0]sub_ln15_18_fu_2040_p2;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_18_load_1_reg_3122_reg[0] ;
  input \x_18_load_1_reg_3122_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire [3:0]int_x_18_be1;
  wire int_x_18_ce1;
  wire [31:0]int_x_18_q0;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__8_n_2;
  wire p_reg_reg_i_11__8_n_2;
  wire p_reg_reg_i_2__0_n_2;
  wire p_reg_reg_i_2__0_n_3;
  wire p_reg_reg_i_2__0_n_4;
  wire p_reg_reg_i_2__0_n_5;
  wire p_reg_reg_i_3__0_n_2;
  wire p_reg_reg_i_3__0_n_3;
  wire p_reg_reg_i_3__0_n_4;
  wire p_reg_reg_i_3__0_n_5;
  wire p_reg_reg_i_4__8_n_2;
  wire p_reg_reg_i_5__8_n_2;
  wire p_reg_reg_i_6__8_n_2;
  wire p_reg_reg_i_7__8_n_2;
  wire p_reg_reg_i_8__8_n_2;
  wire p_reg_reg_i_9__8_n_2;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_18_fu_2040_p2;
  wire x_16_ce0;
  wire \x_18_load_1_reg_3122_reg[0] ;
  wire \x_18_load_1_reg_3122_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__0_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(int_x_18_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_18_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_18_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__12
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_18_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__11
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_18_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__11
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_18_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__11
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_18_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__11
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_18_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__8
       (.I0(mem_reg_0[1]),
        .I1(p_reg_reg[1]),
        .O(p_reg_reg_i_10__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__8
       (.I0(mem_reg_0[0]),
        .I1(p_reg_reg[0]),
        .O(p_reg_reg_i_11__8_n_2));
  CARRY4 p_reg_reg_i_1__0
       (.CI(p_reg_reg_i_2__0_n_2),
        .CO(NLW_p_reg_reg_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__0_O_UNCONNECTED[3:1],sub_ln15_18_fu_2040_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__0
       (.CI(p_reg_reg_i_3__0_n_2),
        .CO({p_reg_reg_i_2__0_n_2,p_reg_reg_i_2__0_n_3,p_reg_reg_i_2__0_n_4,p_reg_reg_i_2__0_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln15_18_fu_2040_p2[7:4]),
        .S({p_reg_reg_i_4__8_n_2,p_reg_reg_i_5__8_n_2,p_reg_reg_i_6__8_n_2,p_reg_reg_i_7__8_n_2}));
  CARRY4 p_reg_reg_i_3__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__0_n_2,p_reg_reg_i_3__0_n_3,p_reg_reg_i_3__0_n_4,p_reg_reg_i_3__0_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln15_18_fu_2040_p2[3:0]),
        .S({p_reg_reg_i_8__8_n_2,p_reg_reg_i_9__8_n_2,p_reg_reg_i_10__8_n_2,p_reg_reg_i_11__8_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__8
       (.I0(mem_reg_0[7]),
        .I1(p_reg_reg[7]),
        .O(p_reg_reg_i_4__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__8
       (.I0(mem_reg_0[6]),
        .I1(p_reg_reg[6]),
        .O(p_reg_reg_i_5__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__8
       (.I0(mem_reg_0[5]),
        .I1(p_reg_reg[5]),
        .O(p_reg_reg_i_6__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__8
       (.I0(mem_reg_0[4]),
        .I1(p_reg_reg[4]),
        .O(p_reg_reg_i_7__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__8
       (.I0(mem_reg_0[3]),
        .I1(p_reg_reg[3]),
        .O(p_reg_reg_i_8__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__8
       (.I0(mem_reg_0[2]),
        .I1(p_reg_reg[2]),
        .O(p_reg_reg_i_9__8_n_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_18_load_1_reg_3122[0]_i_1 
       (.I0(int_x_18_q0[24]),
        .I1(int_x_18_q0[8]),
        .I2(\x_18_load_1_reg_3122_reg[0] ),
        .I3(int_x_18_q0[16]),
        .I4(\x_18_load_1_reg_3122_reg[0]_0 ),
        .I5(int_x_18_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_18_load_1_reg_3122[1]_i_1 
       (.I0(int_x_18_q0[25]),
        .I1(int_x_18_q0[9]),
        .I2(\x_18_load_1_reg_3122_reg[0] ),
        .I3(int_x_18_q0[17]),
        .I4(\x_18_load_1_reg_3122_reg[0]_0 ),
        .I5(int_x_18_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_18_load_1_reg_3122[2]_i_1 
       (.I0(int_x_18_q0[26]),
        .I1(int_x_18_q0[10]),
        .I2(\x_18_load_1_reg_3122_reg[0] ),
        .I3(int_x_18_q0[18]),
        .I4(\x_18_load_1_reg_3122_reg[0]_0 ),
        .I5(int_x_18_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_18_load_1_reg_3122[3]_i_1 
       (.I0(int_x_18_q0[27]),
        .I1(int_x_18_q0[11]),
        .I2(\x_18_load_1_reg_3122_reg[0] ),
        .I3(int_x_18_q0[19]),
        .I4(\x_18_load_1_reg_3122_reg[0]_0 ),
        .I5(int_x_18_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_18_load_1_reg_3122[4]_i_1 
       (.I0(int_x_18_q0[28]),
        .I1(int_x_18_q0[12]),
        .I2(\x_18_load_1_reg_3122_reg[0] ),
        .I3(int_x_18_q0[20]),
        .I4(\x_18_load_1_reg_3122_reg[0]_0 ),
        .I5(int_x_18_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_18_load_1_reg_3122[5]_i_1 
       (.I0(int_x_18_q0[29]),
        .I1(int_x_18_q0[13]),
        .I2(\x_18_load_1_reg_3122_reg[0] ),
        .I3(int_x_18_q0[21]),
        .I4(\x_18_load_1_reg_3122_reg[0]_0 ),
        .I5(int_x_18_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_18_load_1_reg_3122[6]_i_1 
       (.I0(int_x_18_q0[30]),
        .I1(int_x_18_q0[14]),
        .I2(\x_18_load_1_reg_3122_reg[0] ),
        .I3(int_x_18_q0[22]),
        .I4(\x_18_load_1_reg_3122_reg[0]_0 ),
        .I5(int_x_18_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_18_load_1_reg_3122[7]_i_1 
       (.I0(int_x_18_q0[31]),
        .I1(int_x_18_q0[15]),
        .I2(\x_18_load_1_reg_3122_reg[0] ),
        .I3(int_x_18_q0[23]),
        .I4(\x_18_load_1_reg_3122_reg[0]_0 ),
        .I5(int_x_18_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_40
   (mem_reg_0,
    int_x_18_read_reg,
    int_x_18_read_reg_0,
    int_x_18_read_reg_1,
    int_x_18_read_reg_2,
    int_x_18_read_reg_3,
    int_x_18_read_reg_4,
    int_x_18_read_reg_5,
    int_x_18_read_reg_6,
    int_x_18_read_reg_7,
    int_x_18_read_reg_8,
    int_x_18_read_reg_9,
    int_x_18_read_reg_10,
    int_x_18_read_reg_11,
    int_x_18_read_reg_12,
    int_x_18_read_reg_13,
    int_x_18_read_reg_14,
    int_x_18_read_reg_15,
    int_x_18_read_reg_16,
    int_x_18_read_reg_17,
    int_x_18_read_reg_18,
    int_x_18_read_reg_19,
    int_x_18_read_reg_20,
    int_x_18_read_reg_21,
    int_x_18_read_reg_22,
    int_x_18_read_reg_23,
    int_x_18_read_reg_24,
    int_x_18_read_reg_25,
    int_x_18_read_reg_26,
    int_x_18_read_reg_27,
    int_x_18_read_reg_28,
    int_x_18_read_reg_29,
    int_x_18_read_reg_30,
    m_reg_reg_i_2__0_0,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    int_x_18_read,
    int_x_19_read,
    DOADO,
    int_x_17_read,
    \rdata[31]_i_9 ,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_19_load_1_reg_3132_reg[0] ,
    \x_19_load_1_reg_3132_reg[0]_0 );
  output [7:0]mem_reg_0;
  output int_x_18_read_reg;
  output int_x_18_read_reg_0;
  output int_x_18_read_reg_1;
  output int_x_18_read_reg_2;
  output int_x_18_read_reg_3;
  output int_x_18_read_reg_4;
  output int_x_18_read_reg_5;
  output int_x_18_read_reg_6;
  output int_x_18_read_reg_7;
  output int_x_18_read_reg_8;
  output int_x_18_read_reg_9;
  output int_x_18_read_reg_10;
  output int_x_18_read_reg_11;
  output int_x_18_read_reg_12;
  output int_x_18_read_reg_13;
  output int_x_18_read_reg_14;
  output int_x_18_read_reg_15;
  output int_x_18_read_reg_16;
  output int_x_18_read_reg_17;
  output int_x_18_read_reg_18;
  output int_x_18_read_reg_19;
  output int_x_18_read_reg_20;
  output int_x_18_read_reg_21;
  output int_x_18_read_reg_22;
  output int_x_18_read_reg_23;
  output int_x_18_read_reg_24;
  output int_x_18_read_reg_25;
  output int_x_18_read_reg_26;
  output int_x_18_read_reg_27;
  output int_x_18_read_reg_28;
  output int_x_18_read_reg_29;
  output int_x_18_read_reg_30;
  output [8:0]m_reg_reg_i_2__0_0;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input int_x_18_read;
  input int_x_19_read;
  input [31:0]DOADO;
  input int_x_17_read;
  input [31:0]\rdata[31]_i_9 ;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_19_load_1_reg_3132_reg[0] ;
  input \x_19_load_1_reg_3132_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire int_x_17_read;
  wire int_x_18_read;
  wire int_x_18_read_reg;
  wire int_x_18_read_reg_0;
  wire int_x_18_read_reg_1;
  wire int_x_18_read_reg_10;
  wire int_x_18_read_reg_11;
  wire int_x_18_read_reg_12;
  wire int_x_18_read_reg_13;
  wire int_x_18_read_reg_14;
  wire int_x_18_read_reg_15;
  wire int_x_18_read_reg_16;
  wire int_x_18_read_reg_17;
  wire int_x_18_read_reg_18;
  wire int_x_18_read_reg_19;
  wire int_x_18_read_reg_2;
  wire int_x_18_read_reg_20;
  wire int_x_18_read_reg_21;
  wire int_x_18_read_reg_22;
  wire int_x_18_read_reg_23;
  wire int_x_18_read_reg_24;
  wire int_x_18_read_reg_25;
  wire int_x_18_read_reg_26;
  wire int_x_18_read_reg_27;
  wire int_x_18_read_reg_28;
  wire int_x_18_read_reg_29;
  wire int_x_18_read_reg_3;
  wire int_x_18_read_reg_30;
  wire int_x_18_read_reg_4;
  wire int_x_18_read_reg_5;
  wire int_x_18_read_reg_6;
  wire int_x_18_read_reg_7;
  wire int_x_18_read_reg_8;
  wire int_x_18_read_reg_9;
  wire [3:0]int_x_19_be1;
  wire int_x_19_ce1;
  wire [31:0]int_x_19_q0;
  wire [31:0]int_x_19_q1;
  wire int_x_19_read;
  wire [7:0]m_reg_reg;
  wire m_reg_reg_i_10__8_n_2;
  wire m_reg_reg_i_11__8_n_2;
  wire [8:0]m_reg_reg_i_2__0_0;
  wire m_reg_reg_i_2__0_n_2;
  wire m_reg_reg_i_2__0_n_3;
  wire m_reg_reg_i_2__0_n_4;
  wire m_reg_reg_i_2__0_n_5;
  wire m_reg_reg_i_3__0_n_2;
  wire m_reg_reg_i_3__0_n_3;
  wire m_reg_reg_i_3__0_n_4;
  wire m_reg_reg_i_3__0_n_5;
  wire m_reg_reg_i_4__8_n_2;
  wire m_reg_reg_i_5__8_n_2;
  wire m_reg_reg_i_6__8_n_2;
  wire m_reg_reg_i_7__8_n_2;
  wire m_reg_reg_i_8__8_n_2;
  wire m_reg_reg_i_9__8_n_2;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [31:0]\rdata[31]_i_9 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_16_ce0;
  wire \x_19_load_1_reg_3132_reg[0] ;
  wire \x_19_load_1_reg_3132_reg[0]_0 ;
  wire [3:0]NLW_m_reg_reg_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__0_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__8
       (.I0(mem_reg_0[1]),
        .I1(m_reg_reg[1]),
        .O(m_reg_reg_i_10__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__8
       (.I0(mem_reg_0[0]),
        .I1(m_reg_reg[0]),
        .O(m_reg_reg_i_11__8_n_2));
  CARRY4 m_reg_reg_i_1__0
       (.CI(m_reg_reg_i_2__0_n_2),
        .CO(NLW_m_reg_reg_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__0_O_UNCONNECTED[3:1],m_reg_reg_i_2__0_0[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__0
       (.CI(m_reg_reg_i_3__0_n_2),
        .CO({m_reg_reg_i_2__0_n_2,m_reg_reg_i_2__0_n_3,m_reg_reg_i_2__0_n_4,m_reg_reg_i_2__0_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(m_reg_reg_i_2__0_0[7:4]),
        .S({m_reg_reg_i_4__8_n_2,m_reg_reg_i_5__8_n_2,m_reg_reg_i_6__8_n_2,m_reg_reg_i_7__8_n_2}));
  CARRY4 m_reg_reg_i_3__0
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__0_n_2,m_reg_reg_i_3__0_n_3,m_reg_reg_i_3__0_n_4,m_reg_reg_i_3__0_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(m_reg_reg_i_2__0_0[3:0]),
        .S({m_reg_reg_i_8__8_n_2,m_reg_reg_i_9__8_n_2,m_reg_reg_i_10__8_n_2,m_reg_reg_i_11__8_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__8
       (.I0(mem_reg_0[7]),
        .I1(m_reg_reg[7]),
        .O(m_reg_reg_i_4__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__8
       (.I0(mem_reg_0[6]),
        .I1(m_reg_reg[6]),
        .O(m_reg_reg_i_5__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__8
       (.I0(mem_reg_0[5]),
        .I1(m_reg_reg[5]),
        .O(m_reg_reg_i_6__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__8
       (.I0(mem_reg_0[4]),
        .I1(m_reg_reg[4]),
        .O(m_reg_reg_i_7__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__8
       (.I0(mem_reg_0[3]),
        .I1(m_reg_reg[3]),
        .O(m_reg_reg_i_8__8_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__8
       (.I0(mem_reg_0[2]),
        .I1(m_reg_reg[2]),
        .O(m_reg_reg_i_9__8_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_19_q1),
        .DOBDO(int_x_19_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_19_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_19_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__11
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_19_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__10
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_19_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__10
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_19_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__10
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_19_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__10
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_19_be1[0]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[0]),
        .I3(DOADO[0]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [0]),
        .O(int_x_18_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[10]),
        .I3(DOADO[10]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [10]),
        .O(int_x_18_read_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[11]),
        .I3(DOADO[11]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [11]),
        .O(int_x_18_read_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[12]),
        .I3(DOADO[12]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [12]),
        .O(int_x_18_read_reg_11));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[13]),
        .I3(DOADO[13]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [13]),
        .O(int_x_18_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[14]),
        .I3(DOADO[14]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [14]),
        .O(int_x_18_read_reg_13));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[15]),
        .I3(DOADO[15]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [15]),
        .O(int_x_18_read_reg_14));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[16]),
        .I3(DOADO[16]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [16]),
        .O(int_x_18_read_reg_15));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[17]),
        .I3(DOADO[17]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [17]),
        .O(int_x_18_read_reg_16));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[18]),
        .I3(DOADO[18]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [18]),
        .O(int_x_18_read_reg_17));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[19]),
        .I3(DOADO[19]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [19]),
        .O(int_x_18_read_reg_18));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[1]),
        .I3(DOADO[1]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [1]),
        .O(int_x_18_read_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[20]),
        .I3(DOADO[20]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [20]),
        .O(int_x_18_read_reg_19));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[21]),
        .I3(DOADO[21]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [21]),
        .O(int_x_18_read_reg_20));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[22]),
        .I3(DOADO[22]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [22]),
        .O(int_x_18_read_reg_21));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[23]),
        .I3(DOADO[23]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [23]),
        .O(int_x_18_read_reg_22));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[24]),
        .I3(DOADO[24]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [24]),
        .O(int_x_18_read_reg_23));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[25]),
        .I3(DOADO[25]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [25]),
        .O(int_x_18_read_reg_24));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[26]),
        .I3(DOADO[26]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [26]),
        .O(int_x_18_read_reg_25));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[27]),
        .I3(DOADO[27]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [27]),
        .O(int_x_18_read_reg_26));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[28]),
        .I3(DOADO[28]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [28]),
        .O(int_x_18_read_reg_27));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[29]),
        .I3(DOADO[29]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [29]),
        .O(int_x_18_read_reg_28));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[2]),
        .I3(DOADO[2]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [2]),
        .O(int_x_18_read_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[30]),
        .I3(DOADO[30]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [30]),
        .O(int_x_18_read_reg_29));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_25 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[31]),
        .I3(DOADO[31]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [31]),
        .O(int_x_18_read_reg_30));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[3]),
        .I3(DOADO[3]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [3]),
        .O(int_x_18_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[4]),
        .I3(DOADO[4]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [4]),
        .O(int_x_18_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[5]),
        .I3(DOADO[5]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [5]),
        .O(int_x_18_read_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[6]),
        .I3(DOADO[6]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [6]),
        .O(int_x_18_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[7]),
        .I3(DOADO[7]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [7]),
        .O(int_x_18_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[8]),
        .I3(DOADO[8]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [8]),
        .O(int_x_18_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_11 
       (.I0(int_x_18_read),
        .I1(int_x_19_read),
        .I2(int_x_19_q1[9]),
        .I3(DOADO[9]),
        .I4(int_x_17_read),
        .I5(\rdata[31]_i_9 [9]),
        .O(int_x_18_read_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_19_load_1_reg_3132[0]_i_1 
       (.I0(int_x_19_q0[24]),
        .I1(int_x_19_q0[8]),
        .I2(\x_19_load_1_reg_3132_reg[0] ),
        .I3(int_x_19_q0[16]),
        .I4(\x_19_load_1_reg_3132_reg[0]_0 ),
        .I5(int_x_19_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_19_load_1_reg_3132[1]_i_1 
       (.I0(int_x_19_q0[25]),
        .I1(int_x_19_q0[9]),
        .I2(\x_19_load_1_reg_3132_reg[0] ),
        .I3(int_x_19_q0[17]),
        .I4(\x_19_load_1_reg_3132_reg[0]_0 ),
        .I5(int_x_19_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_19_load_1_reg_3132[2]_i_1 
       (.I0(int_x_19_q0[26]),
        .I1(int_x_19_q0[10]),
        .I2(\x_19_load_1_reg_3132_reg[0] ),
        .I3(int_x_19_q0[18]),
        .I4(\x_19_load_1_reg_3132_reg[0]_0 ),
        .I5(int_x_19_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_19_load_1_reg_3132[3]_i_1 
       (.I0(int_x_19_q0[27]),
        .I1(int_x_19_q0[11]),
        .I2(\x_19_load_1_reg_3132_reg[0] ),
        .I3(int_x_19_q0[19]),
        .I4(\x_19_load_1_reg_3132_reg[0]_0 ),
        .I5(int_x_19_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_19_load_1_reg_3132[4]_i_1 
       (.I0(int_x_19_q0[28]),
        .I1(int_x_19_q0[12]),
        .I2(\x_19_load_1_reg_3132_reg[0] ),
        .I3(int_x_19_q0[20]),
        .I4(\x_19_load_1_reg_3132_reg[0]_0 ),
        .I5(int_x_19_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_19_load_1_reg_3132[5]_i_1 
       (.I0(int_x_19_q0[29]),
        .I1(int_x_19_q0[13]),
        .I2(\x_19_load_1_reg_3132_reg[0] ),
        .I3(int_x_19_q0[21]),
        .I4(\x_19_load_1_reg_3132_reg[0]_0 ),
        .I5(int_x_19_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_19_load_1_reg_3132[6]_i_1 
       (.I0(int_x_19_q0[30]),
        .I1(int_x_19_q0[14]),
        .I2(\x_19_load_1_reg_3132_reg[0] ),
        .I3(int_x_19_q0[22]),
        .I4(\x_19_load_1_reg_3132_reg[0]_0 ),
        .I5(int_x_19_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_19_load_1_reg_3132[7]_i_1 
       (.I0(int_x_19_q0[31]),
        .I1(int_x_19_q0[15]),
        .I2(\x_19_load_1_reg_3132_reg[0] ),
        .I3(int_x_19_q0[23]),
        .I4(\x_19_load_1_reg_3132_reg[0]_0 ),
        .I5(int_x_19_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_41
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    sub_ln15_2_fu_1408_p2,
    ap_clk,
    x_0_ce0,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    p_reg_reg_0,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR,
    Q);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [3:0]ADDRARDADDR;
  output [8:0]sub_ln15_2_fu_1408_p2;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input [3:0]s_axi_control_ARADDR;
  input [3:0]Q;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire [3:0]int_x_2_be1;
  wire int_x_2_ce1;
  wire mem_reg_0;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_10__0_n_2;
  wire p_reg_reg_i_11__0_n_2;
  wire p_reg_reg_i_2__8_n_2;
  wire p_reg_reg_i_2__8_n_3;
  wire p_reg_reg_i_2__8_n_4;
  wire p_reg_reg_i_2__8_n_5;
  wire p_reg_reg_i_3__8_n_2;
  wire p_reg_reg_i_3__8_n_3;
  wire p_reg_reg_i_3__8_n_4;
  wire p_reg_reg_i_3__8_n_5;
  wire p_reg_reg_i_4__0_n_2;
  wire p_reg_reg_i_5__0_n_2;
  wire p_reg_reg_i_6__0_n_2;
  wire p_reg_reg_i_7__0_n_2;
  wire p_reg_reg_i_8__0_n_2;
  wire p_reg_reg_i_9__0_n_2;
  wire [1:0]rstate;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_2_fu_1408_p2;
  wire x_0_ce0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__8_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__8_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_2_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_2_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__28
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_2_ce1));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_2__28
       (.I0(s_axi_control_ARADDR[3]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_3__28
       (.I0(s_axi_control_ARADDR[2]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_4__29
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_5__29
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_6__2
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_2_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_7__2
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_2_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_8__1
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_2_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_9__1
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_2_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__0
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(p_reg_reg_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__0
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_11__0_n_2));
  CARRY4 p_reg_reg_i_1__8
       (.CI(p_reg_reg_i_2__8_n_2),
        .CO(NLW_p_reg_reg_i_1__8_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__8_O_UNCONNECTED[3:1],sub_ln15_2_fu_1408_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__8
       (.CI(p_reg_reg_i_3__8_n_2),
        .CO({p_reg_reg_i_2__8_n_2,p_reg_reg_i_2__8_n_3,p_reg_reg_i_2__8_n_4,p_reg_reg_i_2__8_n_5}),
        .CYINIT(1'b0),
        .DI(p_reg_reg[7:4]),
        .O(sub_ln15_2_fu_1408_p2[7:4]),
        .S({p_reg_reg_i_4__0_n_2,p_reg_reg_i_5__0_n_2,p_reg_reg_i_6__0_n_2,p_reg_reg_i_7__0_n_2}));
  CARRY4 p_reg_reg_i_3__8
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__8_n_2,p_reg_reg_i_3__8_n_3,p_reg_reg_i_3__8_n_4,p_reg_reg_i_3__8_n_5}),
        .CYINIT(1'b1),
        .DI(p_reg_reg[3:0]),
        .O(sub_ln15_2_fu_1408_p2[3:0]),
        .S({p_reg_reg_i_8__0_n_2,p_reg_reg_i_9__0_n_2,p_reg_reg_i_10__0_n_2,p_reg_reg_i_11__0_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(p_reg_reg_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(p_reg_reg_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(p_reg_reg_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(p_reg_reg_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(p_reg_reg_i_8__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(p_reg_reg_i_9__0_n_2));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_42
   (DOADO,
    mem_reg_0,
    sub_ln15_20_fu_2070_p2,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_20_load_1_reg_3142_reg[0] ,
    \x_20_load_1_reg_3142_reg[0]_0 );
  output [31:0]DOADO;
  output [7:0]mem_reg_0;
  output [8:0]sub_ln15_20_fu_2070_p2;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_20_load_1_reg_3142_reg[0] ;
  input \x_20_load_1_reg_3142_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire [3:0]int_x_20_be1;
  wire int_x_20_ce1;
  wire [31:0]int_x_20_q0;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__9_n_2;
  wire p_reg_reg_i_11__9_n_2;
  wire p_reg_reg_i_2__1_n_2;
  wire p_reg_reg_i_2__1_n_3;
  wire p_reg_reg_i_2__1_n_4;
  wire p_reg_reg_i_2__1_n_5;
  wire p_reg_reg_i_3__1_n_2;
  wire p_reg_reg_i_3__1_n_3;
  wire p_reg_reg_i_3__1_n_4;
  wire p_reg_reg_i_3__1_n_5;
  wire p_reg_reg_i_4__9_n_2;
  wire p_reg_reg_i_5__9_n_2;
  wire p_reg_reg_i_6__9_n_2;
  wire p_reg_reg_i_7__9_n_2;
  wire p_reg_reg_i_8__9_n_2;
  wire p_reg_reg_i_9__9_n_2;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_20_fu_2070_p2;
  wire x_16_ce0;
  wire \x_20_load_1_reg_3142_reg[0] ;
  wire \x_20_load_1_reg_3142_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__1_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__1_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(int_x_20_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_20_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_20_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__10
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_20_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__9
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_20_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__9
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_20_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__9
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_20_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__9
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_20_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__9
       (.I0(mem_reg_0[1]),
        .I1(p_reg_reg[1]),
        .O(p_reg_reg_i_10__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__9
       (.I0(mem_reg_0[0]),
        .I1(p_reg_reg[0]),
        .O(p_reg_reg_i_11__9_n_2));
  CARRY4 p_reg_reg_i_1__1
       (.CI(p_reg_reg_i_2__1_n_2),
        .CO(NLW_p_reg_reg_i_1__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__1_O_UNCONNECTED[3:1],sub_ln15_20_fu_2070_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__1
       (.CI(p_reg_reg_i_3__1_n_2),
        .CO({p_reg_reg_i_2__1_n_2,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_4,p_reg_reg_i_2__1_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln15_20_fu_2070_p2[7:4]),
        .S({p_reg_reg_i_4__9_n_2,p_reg_reg_i_5__9_n_2,p_reg_reg_i_6__9_n_2,p_reg_reg_i_7__9_n_2}));
  CARRY4 p_reg_reg_i_3__1
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__1_n_2,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_4,p_reg_reg_i_3__1_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln15_20_fu_2070_p2[3:0]),
        .S({p_reg_reg_i_8__9_n_2,p_reg_reg_i_9__9_n_2,p_reg_reg_i_10__9_n_2,p_reg_reg_i_11__9_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__9
       (.I0(mem_reg_0[7]),
        .I1(p_reg_reg[7]),
        .O(p_reg_reg_i_4__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__9
       (.I0(mem_reg_0[6]),
        .I1(p_reg_reg[6]),
        .O(p_reg_reg_i_5__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__9
       (.I0(mem_reg_0[5]),
        .I1(p_reg_reg[5]),
        .O(p_reg_reg_i_6__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__9
       (.I0(mem_reg_0[4]),
        .I1(p_reg_reg[4]),
        .O(p_reg_reg_i_7__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__9
       (.I0(mem_reg_0[3]),
        .I1(p_reg_reg[3]),
        .O(p_reg_reg_i_8__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__9
       (.I0(mem_reg_0[2]),
        .I1(p_reg_reg[2]),
        .O(p_reg_reg_i_9__9_n_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_20_load_1_reg_3142[0]_i_1 
       (.I0(int_x_20_q0[24]),
        .I1(int_x_20_q0[8]),
        .I2(\x_20_load_1_reg_3142_reg[0] ),
        .I3(int_x_20_q0[16]),
        .I4(\x_20_load_1_reg_3142_reg[0]_0 ),
        .I5(int_x_20_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_20_load_1_reg_3142[1]_i_1 
       (.I0(int_x_20_q0[25]),
        .I1(int_x_20_q0[9]),
        .I2(\x_20_load_1_reg_3142_reg[0] ),
        .I3(int_x_20_q0[17]),
        .I4(\x_20_load_1_reg_3142_reg[0]_0 ),
        .I5(int_x_20_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_20_load_1_reg_3142[2]_i_1 
       (.I0(int_x_20_q0[26]),
        .I1(int_x_20_q0[10]),
        .I2(\x_20_load_1_reg_3142_reg[0] ),
        .I3(int_x_20_q0[18]),
        .I4(\x_20_load_1_reg_3142_reg[0]_0 ),
        .I5(int_x_20_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_20_load_1_reg_3142[3]_i_1 
       (.I0(int_x_20_q0[27]),
        .I1(int_x_20_q0[11]),
        .I2(\x_20_load_1_reg_3142_reg[0] ),
        .I3(int_x_20_q0[19]),
        .I4(\x_20_load_1_reg_3142_reg[0]_0 ),
        .I5(int_x_20_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_20_load_1_reg_3142[4]_i_1 
       (.I0(int_x_20_q0[28]),
        .I1(int_x_20_q0[12]),
        .I2(\x_20_load_1_reg_3142_reg[0] ),
        .I3(int_x_20_q0[20]),
        .I4(\x_20_load_1_reg_3142_reg[0]_0 ),
        .I5(int_x_20_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_20_load_1_reg_3142[5]_i_1 
       (.I0(int_x_20_q0[29]),
        .I1(int_x_20_q0[13]),
        .I2(\x_20_load_1_reg_3142_reg[0] ),
        .I3(int_x_20_q0[21]),
        .I4(\x_20_load_1_reg_3142_reg[0]_0 ),
        .I5(int_x_20_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_20_load_1_reg_3142[6]_i_1 
       (.I0(int_x_20_q0[30]),
        .I1(int_x_20_q0[14]),
        .I2(\x_20_load_1_reg_3142_reg[0] ),
        .I3(int_x_20_q0[22]),
        .I4(\x_20_load_1_reg_3142_reg[0]_0 ),
        .I5(int_x_20_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_20_load_1_reg_3142[7]_i_1 
       (.I0(int_x_20_q0[31]),
        .I1(int_x_20_q0[15]),
        .I2(\x_20_load_1_reg_3142_reg[0] ),
        .I3(int_x_20_q0[23]),
        .I4(\x_20_load_1_reg_3142_reg[0]_0 ),
        .I5(int_x_20_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_43
   (DOADO,
    mem_reg_0,
    m_reg_reg_i_2__1_0,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_21_load_1_reg_3152_reg[0] ,
    \x_21_load_1_reg_3152_reg[0]_0 );
  output [31:0]DOADO;
  output [7:0]mem_reg_0;
  output [8:0]m_reg_reg_i_2__1_0;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_21_load_1_reg_3152_reg[0] ;
  input \x_21_load_1_reg_3152_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire [3:0]int_x_21_be1;
  wire int_x_21_ce1;
  wire [31:0]int_x_21_q0;
  wire [7:0]m_reg_reg;
  wire m_reg_reg_i_10__9_n_2;
  wire m_reg_reg_i_11__9_n_2;
  wire [8:0]m_reg_reg_i_2__1_0;
  wire m_reg_reg_i_2__1_n_2;
  wire m_reg_reg_i_2__1_n_3;
  wire m_reg_reg_i_2__1_n_4;
  wire m_reg_reg_i_2__1_n_5;
  wire m_reg_reg_i_3__1_n_2;
  wire m_reg_reg_i_3__1_n_3;
  wire m_reg_reg_i_3__1_n_4;
  wire m_reg_reg_i_3__1_n_5;
  wire m_reg_reg_i_4__9_n_2;
  wire m_reg_reg_i_5__9_n_2;
  wire m_reg_reg_i_6__9_n_2;
  wire m_reg_reg_i_7__9_n_2;
  wire m_reg_reg_i_8__9_n_2;
  wire m_reg_reg_i_9__9_n_2;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_16_ce0;
  wire \x_21_load_1_reg_3152_reg[0] ;
  wire \x_21_load_1_reg_3152_reg[0]_0 ;
  wire [3:0]NLW_m_reg_reg_i_1__1_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__1_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__9
       (.I0(mem_reg_0[1]),
        .I1(m_reg_reg[1]),
        .O(m_reg_reg_i_10__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__9
       (.I0(mem_reg_0[0]),
        .I1(m_reg_reg[0]),
        .O(m_reg_reg_i_11__9_n_2));
  CARRY4 m_reg_reg_i_1__1
       (.CI(m_reg_reg_i_2__1_n_2),
        .CO(NLW_m_reg_reg_i_1__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__1_O_UNCONNECTED[3:1],m_reg_reg_i_2__1_0[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__1
       (.CI(m_reg_reg_i_3__1_n_2),
        .CO({m_reg_reg_i_2__1_n_2,m_reg_reg_i_2__1_n_3,m_reg_reg_i_2__1_n_4,m_reg_reg_i_2__1_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(m_reg_reg_i_2__1_0[7:4]),
        .S({m_reg_reg_i_4__9_n_2,m_reg_reg_i_5__9_n_2,m_reg_reg_i_6__9_n_2,m_reg_reg_i_7__9_n_2}));
  CARRY4 m_reg_reg_i_3__1
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__1_n_2,m_reg_reg_i_3__1_n_3,m_reg_reg_i_3__1_n_4,m_reg_reg_i_3__1_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(m_reg_reg_i_2__1_0[3:0]),
        .S({m_reg_reg_i_8__9_n_2,m_reg_reg_i_9__9_n_2,m_reg_reg_i_10__9_n_2,m_reg_reg_i_11__9_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__9
       (.I0(mem_reg_0[7]),
        .I1(m_reg_reg[7]),
        .O(m_reg_reg_i_4__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__9
       (.I0(mem_reg_0[6]),
        .I1(m_reg_reg[6]),
        .O(m_reg_reg_i_5__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__9
       (.I0(mem_reg_0[5]),
        .I1(m_reg_reg[5]),
        .O(m_reg_reg_i_6__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__9
       (.I0(mem_reg_0[4]),
        .I1(m_reg_reg[4]),
        .O(m_reg_reg_i_7__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__9
       (.I0(mem_reg_0[3]),
        .I1(m_reg_reg[3]),
        .O(m_reg_reg_i_8__9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__9
       (.I0(mem_reg_0[2]),
        .I1(m_reg_reg[2]),
        .O(m_reg_reg_i_9__9_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(int_x_21_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_21_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_21_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__9
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_21_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__8
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_21_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__8
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_21_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__8
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_21_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__8
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_21_be1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_21_load_1_reg_3152[0]_i_1 
       (.I0(int_x_21_q0[24]),
        .I1(int_x_21_q0[8]),
        .I2(\x_21_load_1_reg_3152_reg[0] ),
        .I3(int_x_21_q0[16]),
        .I4(\x_21_load_1_reg_3152_reg[0]_0 ),
        .I5(int_x_21_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_21_load_1_reg_3152[1]_i_1 
       (.I0(int_x_21_q0[25]),
        .I1(int_x_21_q0[9]),
        .I2(\x_21_load_1_reg_3152_reg[0] ),
        .I3(int_x_21_q0[17]),
        .I4(\x_21_load_1_reg_3152_reg[0]_0 ),
        .I5(int_x_21_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_21_load_1_reg_3152[2]_i_1 
       (.I0(int_x_21_q0[26]),
        .I1(int_x_21_q0[10]),
        .I2(\x_21_load_1_reg_3152_reg[0] ),
        .I3(int_x_21_q0[18]),
        .I4(\x_21_load_1_reg_3152_reg[0]_0 ),
        .I5(int_x_21_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_21_load_1_reg_3152[3]_i_1 
       (.I0(int_x_21_q0[27]),
        .I1(int_x_21_q0[11]),
        .I2(\x_21_load_1_reg_3152_reg[0] ),
        .I3(int_x_21_q0[19]),
        .I4(\x_21_load_1_reg_3152_reg[0]_0 ),
        .I5(int_x_21_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_21_load_1_reg_3152[4]_i_1 
       (.I0(int_x_21_q0[28]),
        .I1(int_x_21_q0[12]),
        .I2(\x_21_load_1_reg_3152_reg[0] ),
        .I3(int_x_21_q0[20]),
        .I4(\x_21_load_1_reg_3152_reg[0]_0 ),
        .I5(int_x_21_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_21_load_1_reg_3152[5]_i_1 
       (.I0(int_x_21_q0[29]),
        .I1(int_x_21_q0[13]),
        .I2(\x_21_load_1_reg_3152_reg[0] ),
        .I3(int_x_21_q0[21]),
        .I4(\x_21_load_1_reg_3152_reg[0]_0 ),
        .I5(int_x_21_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_21_load_1_reg_3152[6]_i_1 
       (.I0(int_x_21_q0[30]),
        .I1(int_x_21_q0[14]),
        .I2(\x_21_load_1_reg_3152_reg[0] ),
        .I3(int_x_21_q0[22]),
        .I4(\x_21_load_1_reg_3152_reg[0]_0 ),
        .I5(int_x_21_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_21_load_1_reg_3152[7]_i_1 
       (.I0(int_x_21_q0[31]),
        .I1(int_x_21_q0[15]),
        .I2(\x_21_load_1_reg_3152_reg[0] ),
        .I3(int_x_21_q0[23]),
        .I4(\x_21_load_1_reg_3152_reg[0]_0 ),
        .I5(int_x_21_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_44
   (ADDRARDADDR,
    mem_reg_0,
    int_x_21_read_reg,
    int_x_21_read_reg_0,
    int_x_21_read_reg_1,
    int_x_21_read_reg_2,
    int_x_21_read_reg_3,
    int_x_21_read_reg_4,
    int_x_21_read_reg_5,
    int_x_21_read_reg_6,
    int_x_21_read_reg_7,
    int_x_21_read_reg_8,
    int_x_21_read_reg_9,
    int_x_21_read_reg_10,
    int_x_21_read_reg_11,
    int_x_21_read_reg_12,
    int_x_21_read_reg_13,
    int_x_21_read_reg_14,
    int_x_21_read_reg_15,
    int_x_21_read_reg_16,
    int_x_21_read_reg_17,
    int_x_21_read_reg_18,
    int_x_21_read_reg_19,
    int_x_21_read_reg_20,
    int_x_21_read_reg_21,
    int_x_21_read_reg_22,
    int_x_21_read_reg_23,
    int_x_21_read_reg_24,
    int_x_21_read_reg_25,
    int_x_21_read_reg_26,
    int_x_21_read_reg_27,
    int_x_21_read_reg_28,
    int_x_21_read_reg_29,
    int_x_21_read_reg_30,
    sub_ln15_22_fu_2100_p2,
    ap_clk,
    x_16_ce0,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    int_x_21_read,
    int_x_22_read,
    DOADO,
    int_x_20_read,
    \rdata[31]_i_9 ,
    s_axi_control_ARADDR,
    Q,
    \x_22_load_1_reg_3162_reg[0] ,
    \x_22_load_1_reg_3162_reg[0]_0 );
  output [3:0]ADDRARDADDR;
  output [7:0]mem_reg_0;
  output int_x_21_read_reg;
  output int_x_21_read_reg_0;
  output int_x_21_read_reg_1;
  output int_x_21_read_reg_2;
  output int_x_21_read_reg_3;
  output int_x_21_read_reg_4;
  output int_x_21_read_reg_5;
  output int_x_21_read_reg_6;
  output int_x_21_read_reg_7;
  output int_x_21_read_reg_8;
  output int_x_21_read_reg_9;
  output int_x_21_read_reg_10;
  output int_x_21_read_reg_11;
  output int_x_21_read_reg_12;
  output int_x_21_read_reg_13;
  output int_x_21_read_reg_14;
  output int_x_21_read_reg_15;
  output int_x_21_read_reg_16;
  output int_x_21_read_reg_17;
  output int_x_21_read_reg_18;
  output int_x_21_read_reg_19;
  output int_x_21_read_reg_20;
  output int_x_21_read_reg_21;
  output int_x_21_read_reg_22;
  output int_x_21_read_reg_23;
  output int_x_21_read_reg_24;
  output int_x_21_read_reg_25;
  output int_x_21_read_reg_26;
  output int_x_21_read_reg_27;
  output int_x_21_read_reg_28;
  output int_x_21_read_reg_29;
  output int_x_21_read_reg_30;
  output [8:0]sub_ln15_22_fu_2100_p2;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input int_x_21_read;
  input int_x_22_read;
  input [31:0]DOADO;
  input int_x_20_read;
  input [31:0]\rdata[31]_i_9 ;
  input [3:0]s_axi_control_ARADDR;
  input [3:0]Q;
  input \x_22_load_1_reg_3162_reg[0] ;
  input \x_22_load_1_reg_3162_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [3:0]Q;
  wire ap_clk;
  wire int_x_20_read;
  wire int_x_21_read;
  wire int_x_21_read_reg;
  wire int_x_21_read_reg_0;
  wire int_x_21_read_reg_1;
  wire int_x_21_read_reg_10;
  wire int_x_21_read_reg_11;
  wire int_x_21_read_reg_12;
  wire int_x_21_read_reg_13;
  wire int_x_21_read_reg_14;
  wire int_x_21_read_reg_15;
  wire int_x_21_read_reg_16;
  wire int_x_21_read_reg_17;
  wire int_x_21_read_reg_18;
  wire int_x_21_read_reg_19;
  wire int_x_21_read_reg_2;
  wire int_x_21_read_reg_20;
  wire int_x_21_read_reg_21;
  wire int_x_21_read_reg_22;
  wire int_x_21_read_reg_23;
  wire int_x_21_read_reg_24;
  wire int_x_21_read_reg_25;
  wire int_x_21_read_reg_26;
  wire int_x_21_read_reg_27;
  wire int_x_21_read_reg_28;
  wire int_x_21_read_reg_29;
  wire int_x_21_read_reg_3;
  wire int_x_21_read_reg_30;
  wire int_x_21_read_reg_4;
  wire int_x_21_read_reg_5;
  wire int_x_21_read_reg_6;
  wire int_x_21_read_reg_7;
  wire int_x_21_read_reg_8;
  wire int_x_21_read_reg_9;
  wire [3:0]int_x_22_be1;
  wire int_x_22_ce1;
  wire [31:0]int_x_22_q0;
  wire [31:0]int_x_22_q1;
  wire int_x_22_read;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__10_n_2;
  wire p_reg_reg_i_11__10_n_2;
  wire p_reg_reg_i_2__2_n_2;
  wire p_reg_reg_i_2__2_n_3;
  wire p_reg_reg_i_2__2_n_4;
  wire p_reg_reg_i_2__2_n_5;
  wire p_reg_reg_i_3__2_n_2;
  wire p_reg_reg_i_3__2_n_3;
  wire p_reg_reg_i_3__2_n_4;
  wire p_reg_reg_i_3__2_n_5;
  wire p_reg_reg_i_4__10_n_2;
  wire p_reg_reg_i_5__10_n_2;
  wire p_reg_reg_i_6__10_n_2;
  wire p_reg_reg_i_7__10_n_2;
  wire p_reg_reg_i_8__10_n_2;
  wire p_reg_reg_i_9__10_n_2;
  wire [31:0]\rdata[31]_i_9 ;
  wire [1:0]rstate;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_22_fu_2100_p2;
  wire x_16_ce0;
  wire \x_22_load_1_reg_3162_reg[0] ;
  wire \x_22_load_1_reg_3162_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__2_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__2_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_22_q1),
        .DOBDO(int_x_22_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_22_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_22_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__8
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_22_ce1));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_2__26
       (.I0(s_axi_control_ARADDR[3]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_3__26
       (.I0(s_axi_control_ARADDR[2]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_4__27
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_5__27
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_6
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_22_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_7
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_22_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_8
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_22_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_9
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_22_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__10
       (.I0(mem_reg_0[1]),
        .I1(p_reg_reg[1]),
        .O(p_reg_reg_i_10__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__10
       (.I0(mem_reg_0[0]),
        .I1(p_reg_reg[0]),
        .O(p_reg_reg_i_11__10_n_2));
  CARRY4 p_reg_reg_i_1__2
       (.CI(p_reg_reg_i_2__2_n_2),
        .CO(NLW_p_reg_reg_i_1__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__2_O_UNCONNECTED[3:1],sub_ln15_22_fu_2100_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__2
       (.CI(p_reg_reg_i_3__2_n_2),
        .CO({p_reg_reg_i_2__2_n_2,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_4,p_reg_reg_i_2__2_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln15_22_fu_2100_p2[7:4]),
        .S({p_reg_reg_i_4__10_n_2,p_reg_reg_i_5__10_n_2,p_reg_reg_i_6__10_n_2,p_reg_reg_i_7__10_n_2}));
  CARRY4 p_reg_reg_i_3__2
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__2_n_2,p_reg_reg_i_3__2_n_3,p_reg_reg_i_3__2_n_4,p_reg_reg_i_3__2_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln15_22_fu_2100_p2[3:0]),
        .S({p_reg_reg_i_8__10_n_2,p_reg_reg_i_9__10_n_2,p_reg_reg_i_10__10_n_2,p_reg_reg_i_11__10_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__10
       (.I0(mem_reg_0[7]),
        .I1(p_reg_reg[7]),
        .O(p_reg_reg_i_4__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__10
       (.I0(mem_reg_0[6]),
        .I1(p_reg_reg[6]),
        .O(p_reg_reg_i_5__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__10
       (.I0(mem_reg_0[5]),
        .I1(p_reg_reg[5]),
        .O(p_reg_reg_i_6__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__10
       (.I0(mem_reg_0[4]),
        .I1(p_reg_reg[4]),
        .O(p_reg_reg_i_7__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__10
       (.I0(mem_reg_0[3]),
        .I1(p_reg_reg[3]),
        .O(p_reg_reg_i_8__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__10
       (.I0(mem_reg_0[2]),
        .I1(p_reg_reg[2]),
        .O(p_reg_reg_i_9__10_n_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[0]),
        .I3(DOADO[0]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [0]),
        .O(int_x_21_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[10]),
        .I3(DOADO[10]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [10]),
        .O(int_x_21_read_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[11]),
        .I3(DOADO[11]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [11]),
        .O(int_x_21_read_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[12]),
        .I3(DOADO[12]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [12]),
        .O(int_x_21_read_reg_11));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[13]),
        .I3(DOADO[13]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [13]),
        .O(int_x_21_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[14]),
        .I3(DOADO[14]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [14]),
        .O(int_x_21_read_reg_13));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[15]),
        .I3(DOADO[15]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [15]),
        .O(int_x_21_read_reg_14));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[16]),
        .I3(DOADO[16]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [16]),
        .O(int_x_21_read_reg_15));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[17]),
        .I3(DOADO[17]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [17]),
        .O(int_x_21_read_reg_16));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[18]),
        .I3(DOADO[18]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [18]),
        .O(int_x_21_read_reg_17));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[19]),
        .I3(DOADO[19]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [19]),
        .O(int_x_21_read_reg_18));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[1]),
        .I3(DOADO[1]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [1]),
        .O(int_x_21_read_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[20]),
        .I3(DOADO[20]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [20]),
        .O(int_x_21_read_reg_19));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[21]),
        .I3(DOADO[21]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [21]),
        .O(int_x_21_read_reg_20));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[22]),
        .I3(DOADO[22]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [22]),
        .O(int_x_21_read_reg_21));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[23]),
        .I3(DOADO[23]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [23]),
        .O(int_x_21_read_reg_22));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[24]),
        .I3(DOADO[24]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [24]),
        .O(int_x_21_read_reg_23));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[25]),
        .I3(DOADO[25]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [25]),
        .O(int_x_21_read_reg_24));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[26]),
        .I3(DOADO[26]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [26]),
        .O(int_x_21_read_reg_25));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[27]),
        .I3(DOADO[27]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [27]),
        .O(int_x_21_read_reg_26));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[28]),
        .I3(DOADO[28]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [28]),
        .O(int_x_21_read_reg_27));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[29]),
        .I3(DOADO[29]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [29]),
        .O(int_x_21_read_reg_28));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[2]),
        .I3(DOADO[2]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [2]),
        .O(int_x_21_read_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[30]),
        .I3(DOADO[30]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [30]),
        .O(int_x_21_read_reg_29));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_27 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[31]),
        .I3(DOADO[31]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [31]),
        .O(int_x_21_read_reg_30));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[3]),
        .I3(DOADO[3]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [3]),
        .O(int_x_21_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[4]),
        .I3(DOADO[4]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [4]),
        .O(int_x_21_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[5]),
        .I3(DOADO[5]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [5]),
        .O(int_x_21_read_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[6]),
        .I3(DOADO[6]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [6]),
        .O(int_x_21_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[7]),
        .I3(DOADO[7]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [7]),
        .O(int_x_21_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[8]),
        .I3(DOADO[8]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [8]),
        .O(int_x_21_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_12 
       (.I0(int_x_21_read),
        .I1(int_x_22_read),
        .I2(int_x_22_q1[9]),
        .I3(DOADO[9]),
        .I4(int_x_20_read),
        .I5(\rdata[31]_i_9 [9]),
        .O(int_x_21_read_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_22_load_1_reg_3162[0]_i_1 
       (.I0(int_x_22_q0[24]),
        .I1(int_x_22_q0[8]),
        .I2(\x_22_load_1_reg_3162_reg[0] ),
        .I3(int_x_22_q0[16]),
        .I4(\x_22_load_1_reg_3162_reg[0]_0 ),
        .I5(int_x_22_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_22_load_1_reg_3162[1]_i_1 
       (.I0(int_x_22_q0[25]),
        .I1(int_x_22_q0[9]),
        .I2(\x_22_load_1_reg_3162_reg[0] ),
        .I3(int_x_22_q0[17]),
        .I4(\x_22_load_1_reg_3162_reg[0]_0 ),
        .I5(int_x_22_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_22_load_1_reg_3162[2]_i_1 
       (.I0(int_x_22_q0[26]),
        .I1(int_x_22_q0[10]),
        .I2(\x_22_load_1_reg_3162_reg[0] ),
        .I3(int_x_22_q0[18]),
        .I4(\x_22_load_1_reg_3162_reg[0]_0 ),
        .I5(int_x_22_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_22_load_1_reg_3162[3]_i_1 
       (.I0(int_x_22_q0[27]),
        .I1(int_x_22_q0[11]),
        .I2(\x_22_load_1_reg_3162_reg[0] ),
        .I3(int_x_22_q0[19]),
        .I4(\x_22_load_1_reg_3162_reg[0]_0 ),
        .I5(int_x_22_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_22_load_1_reg_3162[4]_i_1 
       (.I0(int_x_22_q0[28]),
        .I1(int_x_22_q0[12]),
        .I2(\x_22_load_1_reg_3162_reg[0] ),
        .I3(int_x_22_q0[20]),
        .I4(\x_22_load_1_reg_3162_reg[0]_0 ),
        .I5(int_x_22_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_22_load_1_reg_3162[5]_i_1 
       (.I0(int_x_22_q0[29]),
        .I1(int_x_22_q0[13]),
        .I2(\x_22_load_1_reg_3162_reg[0] ),
        .I3(int_x_22_q0[21]),
        .I4(\x_22_load_1_reg_3162_reg[0]_0 ),
        .I5(int_x_22_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_22_load_1_reg_3162[6]_i_1 
       (.I0(int_x_22_q0[30]),
        .I1(int_x_22_q0[14]),
        .I2(\x_22_load_1_reg_3162_reg[0] ),
        .I3(int_x_22_q0[22]),
        .I4(\x_22_load_1_reg_3162_reg[0]_0 ),
        .I5(int_x_22_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_22_load_1_reg_3162[7]_i_1 
       (.I0(int_x_22_q0[31]),
        .I1(int_x_22_q0[15]),
        .I2(\x_22_load_1_reg_3162_reg[0] ),
        .I3(int_x_22_q0[23]),
        .I4(\x_22_load_1_reg_3162_reg[0]_0 ),
        .I5(int_x_22_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_45
   (mem_reg_0,
    int_x_21_read_reg,
    int_x_21_read_reg_0,
    int_x_21_read_reg_1,
    int_x_21_read_reg_2,
    int_x_21_read_reg_3,
    int_x_21_read_reg_4,
    int_x_21_read_reg_5,
    int_x_21_read_reg_6,
    int_x_21_read_reg_7,
    int_x_21_read_reg_8,
    int_x_21_read_reg_9,
    int_x_21_read_reg_10,
    int_x_21_read_reg_11,
    int_x_21_read_reg_12,
    int_x_21_read_reg_13,
    int_x_21_read_reg_14,
    int_x_21_read_reg_15,
    int_x_21_read_reg_16,
    int_x_21_read_reg_17,
    int_x_21_read_reg_18,
    int_x_21_read_reg_19,
    int_x_21_read_reg_20,
    int_x_21_read_reg_21,
    int_x_21_read_reg_22,
    int_x_21_read_reg_23,
    int_x_21_read_reg_24,
    int_x_21_read_reg_25,
    int_x_21_read_reg_26,
    int_x_21_read_reg_27,
    int_x_21_read_reg_28,
    int_x_21_read_reg_29,
    int_x_21_read_reg_30,
    m_reg_reg_i_2__2_0,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19] ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20] ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21] ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31] ,
    \rdata_reg[31]_0 ,
    int_x_23_read,
    DOADO,
    \rdata[31]_i_8_0 ,
    int_x_25_read,
    int_x_24_read,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_23_load_1_reg_3172_reg[0] ,
    \x_23_load_1_reg_3172_reg[0]_0 );
  output [7:0]mem_reg_0;
  output int_x_21_read_reg;
  output int_x_21_read_reg_0;
  output int_x_21_read_reg_1;
  output int_x_21_read_reg_2;
  output int_x_21_read_reg_3;
  output int_x_21_read_reg_4;
  output int_x_21_read_reg_5;
  output int_x_21_read_reg_6;
  output int_x_21_read_reg_7;
  output int_x_21_read_reg_8;
  output int_x_21_read_reg_9;
  output int_x_21_read_reg_10;
  output int_x_21_read_reg_11;
  output int_x_21_read_reg_12;
  output int_x_21_read_reg_13;
  output int_x_21_read_reg_14;
  output int_x_21_read_reg_15;
  output int_x_21_read_reg_16;
  output int_x_21_read_reg_17;
  output int_x_21_read_reg_18;
  output int_x_21_read_reg_19;
  output int_x_21_read_reg_20;
  output int_x_21_read_reg_21;
  output int_x_21_read_reg_22;
  output int_x_21_read_reg_23;
  output int_x_21_read_reg_24;
  output int_x_21_read_reg_25;
  output int_x_21_read_reg_26;
  output int_x_21_read_reg_27;
  output int_x_21_read_reg_28;
  output int_x_21_read_reg_29;
  output int_x_21_read_reg_30;
  output [8:0]m_reg_reg_i_2__2_0;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19] ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20] ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21] ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23] ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31] ;
  input \rdata_reg[31]_0 ;
  input int_x_23_read;
  input [31:0]DOADO;
  input [31:0]\rdata[31]_i_8_0 ;
  input int_x_25_read;
  input int_x_24_read;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_23_load_1_reg_3172_reg[0] ;
  input \x_23_load_1_reg_3172_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire int_x_21_read_reg;
  wire int_x_21_read_reg_0;
  wire int_x_21_read_reg_1;
  wire int_x_21_read_reg_10;
  wire int_x_21_read_reg_11;
  wire int_x_21_read_reg_12;
  wire int_x_21_read_reg_13;
  wire int_x_21_read_reg_14;
  wire int_x_21_read_reg_15;
  wire int_x_21_read_reg_16;
  wire int_x_21_read_reg_17;
  wire int_x_21_read_reg_18;
  wire int_x_21_read_reg_19;
  wire int_x_21_read_reg_2;
  wire int_x_21_read_reg_20;
  wire int_x_21_read_reg_21;
  wire int_x_21_read_reg_22;
  wire int_x_21_read_reg_23;
  wire int_x_21_read_reg_24;
  wire int_x_21_read_reg_25;
  wire int_x_21_read_reg_26;
  wire int_x_21_read_reg_27;
  wire int_x_21_read_reg_28;
  wire int_x_21_read_reg_29;
  wire int_x_21_read_reg_3;
  wire int_x_21_read_reg_30;
  wire int_x_21_read_reg_4;
  wire int_x_21_read_reg_5;
  wire int_x_21_read_reg_6;
  wire int_x_21_read_reg_7;
  wire int_x_21_read_reg_8;
  wire int_x_21_read_reg_9;
  wire [3:0]int_x_23_be1;
  wire int_x_23_ce1;
  wire [31:0]int_x_23_q0;
  wire [31:0]int_x_23_q1;
  wire int_x_23_read;
  wire int_x_24_read;
  wire int_x_25_read;
  wire [7:0]m_reg_reg;
  wire m_reg_reg_i_10__10_n_2;
  wire m_reg_reg_i_11__10_n_2;
  wire [8:0]m_reg_reg_i_2__2_0;
  wire m_reg_reg_i_2__2_n_2;
  wire m_reg_reg_i_2__2_n_3;
  wire m_reg_reg_i_2__2_n_4;
  wire m_reg_reg_i_2__2_n_5;
  wire m_reg_reg_i_3__2_n_2;
  wire m_reg_reg_i_3__2_n_3;
  wire m_reg_reg_i_3__2_n_4;
  wire m_reg_reg_i_3__2_n_5;
  wire m_reg_reg_i_4__10_n_2;
  wire m_reg_reg_i_5__10_n_2;
  wire m_reg_reg_i_6__10_n_2;
  wire m_reg_reg_i_7__10_n_2;
  wire m_reg_reg_i_8__10_n_2;
  wire m_reg_reg_i_9__10_n_2;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire \rdata[0]_i_13_n_2 ;
  wire \rdata[10]_i_13_n_2 ;
  wire \rdata[11]_i_13_n_2 ;
  wire \rdata[12]_i_13_n_2 ;
  wire \rdata[13]_i_13_n_2 ;
  wire \rdata[14]_i_13_n_2 ;
  wire \rdata[15]_i_13_n_2 ;
  wire \rdata[16]_i_7_n_2 ;
  wire \rdata[17]_i_7_n_2 ;
  wire \rdata[18]_i_7_n_2 ;
  wire \rdata[19]_i_7_n_2 ;
  wire \rdata[1]_i_13_n_2 ;
  wire \rdata[20]_i_7_n_2 ;
  wire \rdata[21]_i_7_n_2 ;
  wire \rdata[22]_i_7_n_2 ;
  wire \rdata[23]_i_7_n_2 ;
  wire \rdata[24]_i_7_n_2 ;
  wire \rdata[25]_i_7_n_2 ;
  wire \rdata[26]_i_7_n_2 ;
  wire \rdata[27]_i_7_n_2 ;
  wire \rdata[28]_i_7_n_2 ;
  wire \rdata[29]_i_7_n_2 ;
  wire \rdata[2]_i_13_n_2 ;
  wire \rdata[30]_i_7_n_2 ;
  wire \rdata[31]_i_19_n_2 ;
  wire [31:0]\rdata[31]_i_8_0 ;
  wire \rdata[3]_i_13_n_2 ;
  wire \rdata[4]_i_13_n_2 ;
  wire \rdata[5]_i_13_n_2 ;
  wire \rdata[6]_i_13_n_2 ;
  wire \rdata[7]_i_13_n_2 ;
  wire \rdata[8]_i_13_n_2 ;
  wire \rdata[9]_i_13_n_2 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_16_ce0;
  wire \x_23_load_1_reg_3172_reg[0] ;
  wire \x_23_load_1_reg_3172_reg[0]_0 ;
  wire [3:0]NLW_m_reg_reg_i_1__2_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__2_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__10
       (.I0(mem_reg_0[1]),
        .I1(m_reg_reg[1]),
        .O(m_reg_reg_i_10__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__10
       (.I0(mem_reg_0[0]),
        .I1(m_reg_reg[0]),
        .O(m_reg_reg_i_11__10_n_2));
  CARRY4 m_reg_reg_i_1__2
       (.CI(m_reg_reg_i_2__2_n_2),
        .CO(NLW_m_reg_reg_i_1__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__2_O_UNCONNECTED[3:1],m_reg_reg_i_2__2_0[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__2
       (.CI(m_reg_reg_i_3__2_n_2),
        .CO({m_reg_reg_i_2__2_n_2,m_reg_reg_i_2__2_n_3,m_reg_reg_i_2__2_n_4,m_reg_reg_i_2__2_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(m_reg_reg_i_2__2_0[7:4]),
        .S({m_reg_reg_i_4__10_n_2,m_reg_reg_i_5__10_n_2,m_reg_reg_i_6__10_n_2,m_reg_reg_i_7__10_n_2}));
  CARRY4 m_reg_reg_i_3__2
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__2_n_2,m_reg_reg_i_3__2_n_3,m_reg_reg_i_3__2_n_4,m_reg_reg_i_3__2_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(m_reg_reg_i_2__2_0[3:0]),
        .S({m_reg_reg_i_8__10_n_2,m_reg_reg_i_9__10_n_2,m_reg_reg_i_10__10_n_2,m_reg_reg_i_11__10_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__10
       (.I0(mem_reg_0[7]),
        .I1(m_reg_reg[7]),
        .O(m_reg_reg_i_4__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__10
       (.I0(mem_reg_0[6]),
        .I1(m_reg_reg[6]),
        .O(m_reg_reg_i_5__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__10
       (.I0(mem_reg_0[5]),
        .I1(m_reg_reg[5]),
        .O(m_reg_reg_i_6__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__10
       (.I0(mem_reg_0[4]),
        .I1(m_reg_reg[4]),
        .O(m_reg_reg_i_7__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__10
       (.I0(mem_reg_0[3]),
        .I1(m_reg_reg[3]),
        .O(m_reg_reg_i_8__10_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__10
       (.I0(mem_reg_0[2]),
        .I1(m_reg_reg[2]),
        .O(m_reg_reg_i_9__10_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_23_q1),
        .DOBDO(int_x_23_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_23_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_23_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__7
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_23_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__7
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_23_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__7
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_23_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__7
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_23_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__7
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_23_be1[0]));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[0]_i_13 
       (.I0(int_x_23_q1[0]),
        .I1(int_x_23_read),
        .I2(DOADO[0]),
        .I3(\rdata[31]_i_8_0 [0]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[0]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[0]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[0]_i_13_n_2 ),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[0]_2 ),
        .O(int_x_21_read_reg));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[10]_i_13 
       (.I0(int_x_23_q1[10]),
        .I1(int_x_23_read),
        .I2(DOADO[10]),
        .I3(\rdata[31]_i_8_0 [10]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[10]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[10]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[10]_i_13_n_2 ),
        .I2(\rdata_reg[10] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[10]_0 ),
        .O(int_x_21_read_reg_9));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[11]_i_13 
       (.I0(int_x_23_q1[11]),
        .I1(int_x_23_read),
        .I2(DOADO[11]),
        .I3(\rdata[31]_i_8_0 [11]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[11]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[11]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[11]_i_13_n_2 ),
        .I2(\rdata_reg[11] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[11]_0 ),
        .O(int_x_21_read_reg_10));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[12]_i_13 
       (.I0(int_x_23_q1[12]),
        .I1(int_x_23_read),
        .I2(DOADO[12]),
        .I3(\rdata[31]_i_8_0 [12]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[12]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[12]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[12]_i_13_n_2 ),
        .I2(\rdata_reg[12] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[12]_0 ),
        .O(int_x_21_read_reg_11));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[13]_i_13 
       (.I0(int_x_23_q1[13]),
        .I1(int_x_23_read),
        .I2(DOADO[13]),
        .I3(\rdata[31]_i_8_0 [13]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[13]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[13]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[13]_i_13_n_2 ),
        .I2(\rdata_reg[13] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[13]_0 ),
        .O(int_x_21_read_reg_12));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[14]_i_13 
       (.I0(int_x_23_q1[14]),
        .I1(int_x_23_read),
        .I2(DOADO[14]),
        .I3(\rdata[31]_i_8_0 [14]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[14]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[14]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[14]_i_13_n_2 ),
        .I2(\rdata_reg[14] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[14]_0 ),
        .O(int_x_21_read_reg_13));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[15]_i_13 
       (.I0(int_x_23_q1[15]),
        .I1(int_x_23_read),
        .I2(DOADO[15]),
        .I3(\rdata[31]_i_8_0 [15]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[15]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[15]_i_13_n_2 ),
        .I2(\rdata_reg[15] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[15]_0 ),
        .O(int_x_21_read_reg_14));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[16]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[16]_i_7_n_2 ),
        .I2(\rdata_reg[16] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[16]_0 ),
        .O(int_x_21_read_reg_15));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[16]_i_7 
       (.I0(int_x_23_q1[16]),
        .I1(int_x_23_read),
        .I2(DOADO[16]),
        .I3(\rdata[31]_i_8_0 [16]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[16]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[17]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[17]_i_7_n_2 ),
        .I2(\rdata_reg[17] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[17]_0 ),
        .O(int_x_21_read_reg_16));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[17]_i_7 
       (.I0(int_x_23_q1[17]),
        .I1(int_x_23_read),
        .I2(DOADO[17]),
        .I3(\rdata[31]_i_8_0 [17]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[17]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[18]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[18]_i_7_n_2 ),
        .I2(\rdata_reg[18] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[18]_0 ),
        .O(int_x_21_read_reg_17));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[18]_i_7 
       (.I0(int_x_23_q1[18]),
        .I1(int_x_23_read),
        .I2(DOADO[18]),
        .I3(\rdata[31]_i_8_0 [18]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[18]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[19]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[19]_i_7_n_2 ),
        .I2(\rdata_reg[19] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[19]_0 ),
        .O(int_x_21_read_reg_18));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[19]_i_7 
       (.I0(int_x_23_q1[19]),
        .I1(int_x_23_read),
        .I2(DOADO[19]),
        .I3(\rdata[31]_i_8_0 [19]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[19]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[1]_i_13 
       (.I0(int_x_23_q1[1]),
        .I1(int_x_23_read),
        .I2(DOADO[1]),
        .I3(\rdata[31]_i_8_0 [1]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[1]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[1]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[1]_i_13_n_2 ),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[1]_0 ),
        .O(int_x_21_read_reg_0));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[20]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[20]_i_7_n_2 ),
        .I2(\rdata_reg[20] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[20]_0 ),
        .O(int_x_21_read_reg_19));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[20]_i_7 
       (.I0(int_x_23_q1[20]),
        .I1(int_x_23_read),
        .I2(DOADO[20]),
        .I3(\rdata[31]_i_8_0 [20]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[20]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[21]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[21]_i_7_n_2 ),
        .I2(\rdata_reg[21] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[21]_0 ),
        .O(int_x_21_read_reg_20));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[21]_i_7 
       (.I0(int_x_23_q1[21]),
        .I1(int_x_23_read),
        .I2(DOADO[21]),
        .I3(\rdata[31]_i_8_0 [21]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[21]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[22]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[22]_i_7_n_2 ),
        .I2(\rdata_reg[22] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[22]_0 ),
        .O(int_x_21_read_reg_21));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[22]_i_7 
       (.I0(int_x_23_q1[22]),
        .I1(int_x_23_read),
        .I2(DOADO[22]),
        .I3(\rdata[31]_i_8_0 [22]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[22]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[23]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[23]_i_7_n_2 ),
        .I2(\rdata_reg[23] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[23]_0 ),
        .O(int_x_21_read_reg_22));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[23]_i_7 
       (.I0(int_x_23_q1[23]),
        .I1(int_x_23_read),
        .I2(DOADO[23]),
        .I3(\rdata[31]_i_8_0 [23]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[23]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[24]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[24]_i_7_n_2 ),
        .I2(\rdata_reg[24] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[24]_0 ),
        .O(int_x_21_read_reg_23));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[24]_i_7 
       (.I0(int_x_23_q1[24]),
        .I1(int_x_23_read),
        .I2(DOADO[24]),
        .I3(\rdata[31]_i_8_0 [24]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[24]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[25]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[25]_i_7_n_2 ),
        .I2(\rdata_reg[25] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[25]_0 ),
        .O(int_x_21_read_reg_24));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[25]_i_7 
       (.I0(int_x_23_q1[25]),
        .I1(int_x_23_read),
        .I2(DOADO[25]),
        .I3(\rdata[31]_i_8_0 [25]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[25]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[26]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[26]_i_7_n_2 ),
        .I2(\rdata_reg[26] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[26]_0 ),
        .O(int_x_21_read_reg_25));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[26]_i_7 
       (.I0(int_x_23_q1[26]),
        .I1(int_x_23_read),
        .I2(DOADO[26]),
        .I3(\rdata[31]_i_8_0 [26]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[26]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[27]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[27]_i_7_n_2 ),
        .I2(\rdata_reg[27] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[27]_0 ),
        .O(int_x_21_read_reg_26));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[27]_i_7 
       (.I0(int_x_23_q1[27]),
        .I1(int_x_23_read),
        .I2(DOADO[27]),
        .I3(\rdata[31]_i_8_0 [27]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[27]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[28]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[28]_i_7_n_2 ),
        .I2(\rdata_reg[28] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[28]_0 ),
        .O(int_x_21_read_reg_27));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[28]_i_7 
       (.I0(int_x_23_q1[28]),
        .I1(int_x_23_read),
        .I2(DOADO[28]),
        .I3(\rdata[31]_i_8_0 [28]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[28]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[29]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[29]_i_7_n_2 ),
        .I2(\rdata_reg[29] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[29]_0 ),
        .O(int_x_21_read_reg_28));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[29]_i_7 
       (.I0(int_x_23_q1[29]),
        .I1(int_x_23_read),
        .I2(DOADO[29]),
        .I3(\rdata[31]_i_8_0 [29]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[29]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[2]_i_13 
       (.I0(int_x_23_q1[2]),
        .I1(int_x_23_read),
        .I2(DOADO[2]),
        .I3(\rdata[31]_i_8_0 [2]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[2]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[2]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[2]_i_13_n_2 ),
        .I2(\rdata_reg[2] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[2]_0 ),
        .O(int_x_21_read_reg_1));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[30]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[30]_i_7_n_2 ),
        .I2(\rdata_reg[30] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[30]_0 ),
        .O(int_x_21_read_reg_29));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[30]_i_7 
       (.I0(int_x_23_q1[30]),
        .I1(int_x_23_read),
        .I2(DOADO[30]),
        .I3(\rdata[31]_i_8_0 [30]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[30]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[31]_i_19 
       (.I0(int_x_23_q1[31]),
        .I1(int_x_23_read),
        .I2(DOADO[31]),
        .I3(\rdata[31]_i_8_0 [31]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[31]_i_19_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[31]_i_8 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[31]_i_19_n_2 ),
        .I2(\rdata_reg[31] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[31]_0 ),
        .O(int_x_21_read_reg_30));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[3]_i_13 
       (.I0(int_x_23_q1[3]),
        .I1(int_x_23_read),
        .I2(DOADO[3]),
        .I3(\rdata[31]_i_8_0 [3]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[3]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[3]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[3]_i_13_n_2 ),
        .I2(\rdata_reg[3] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[3]_0 ),
        .O(int_x_21_read_reg_2));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[4]_i_13 
       (.I0(int_x_23_q1[4]),
        .I1(int_x_23_read),
        .I2(DOADO[4]),
        .I3(\rdata[31]_i_8_0 [4]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[4]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[4]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[4]_i_13_n_2 ),
        .I2(\rdata_reg[4] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[4]_0 ),
        .O(int_x_21_read_reg_3));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[5]_i_13 
       (.I0(int_x_23_q1[5]),
        .I1(int_x_23_read),
        .I2(DOADO[5]),
        .I3(\rdata[31]_i_8_0 [5]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[5]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[5]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[5]_i_13_n_2 ),
        .I2(\rdata_reg[5] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[5]_0 ),
        .O(int_x_21_read_reg_4));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[6]_i_13 
       (.I0(int_x_23_q1[6]),
        .I1(int_x_23_read),
        .I2(DOADO[6]),
        .I3(\rdata[31]_i_8_0 [6]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[6]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[6]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[6]_i_13_n_2 ),
        .I2(\rdata_reg[6] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[6]_0 ),
        .O(int_x_21_read_reg_5));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[7]_i_13 
       (.I0(int_x_23_q1[7]),
        .I1(int_x_23_read),
        .I2(DOADO[7]),
        .I3(\rdata[31]_i_8_0 [7]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[7]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[7]_i_13_n_2 ),
        .I2(\rdata_reg[7] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[7]_0 ),
        .O(int_x_21_read_reg_6));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[8]_i_13 
       (.I0(int_x_23_q1[8]),
        .I1(int_x_23_read),
        .I2(DOADO[8]),
        .I3(\rdata[31]_i_8_0 [8]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[8]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[8]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[8]_i_13_n_2 ),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[8]_0 ),
        .O(int_x_21_read_reg_7));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[9]_i_13 
       (.I0(int_x_23_q1[9]),
        .I1(int_x_23_read),
        .I2(DOADO[9]),
        .I3(\rdata[31]_i_8_0 [9]),
        .I4(int_x_25_read),
        .I5(int_x_24_read),
        .O(\rdata[9]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \rdata[9]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[9]_i_13_n_2 ),
        .I2(\rdata_reg[9] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[9]_0 ),
        .O(int_x_21_read_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_23_load_1_reg_3172[0]_i_1 
       (.I0(int_x_23_q0[24]),
        .I1(int_x_23_q0[8]),
        .I2(\x_23_load_1_reg_3172_reg[0] ),
        .I3(int_x_23_q0[16]),
        .I4(\x_23_load_1_reg_3172_reg[0]_0 ),
        .I5(int_x_23_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_23_load_1_reg_3172[1]_i_1 
       (.I0(int_x_23_q0[25]),
        .I1(int_x_23_q0[9]),
        .I2(\x_23_load_1_reg_3172_reg[0] ),
        .I3(int_x_23_q0[17]),
        .I4(\x_23_load_1_reg_3172_reg[0]_0 ),
        .I5(int_x_23_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_23_load_1_reg_3172[2]_i_1 
       (.I0(int_x_23_q0[26]),
        .I1(int_x_23_q0[10]),
        .I2(\x_23_load_1_reg_3172_reg[0] ),
        .I3(int_x_23_q0[18]),
        .I4(\x_23_load_1_reg_3172_reg[0]_0 ),
        .I5(int_x_23_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_23_load_1_reg_3172[3]_i_1 
       (.I0(int_x_23_q0[27]),
        .I1(int_x_23_q0[11]),
        .I2(\x_23_load_1_reg_3172_reg[0] ),
        .I3(int_x_23_q0[19]),
        .I4(\x_23_load_1_reg_3172_reg[0]_0 ),
        .I5(int_x_23_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_23_load_1_reg_3172[4]_i_1 
       (.I0(int_x_23_q0[28]),
        .I1(int_x_23_q0[12]),
        .I2(\x_23_load_1_reg_3172_reg[0] ),
        .I3(int_x_23_q0[20]),
        .I4(\x_23_load_1_reg_3172_reg[0]_0 ),
        .I5(int_x_23_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_23_load_1_reg_3172[5]_i_1 
       (.I0(int_x_23_q0[29]),
        .I1(int_x_23_q0[13]),
        .I2(\x_23_load_1_reg_3172_reg[0] ),
        .I3(int_x_23_q0[21]),
        .I4(\x_23_load_1_reg_3172_reg[0]_0 ),
        .I5(int_x_23_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_23_load_1_reg_3172[6]_i_1 
       (.I0(int_x_23_q0[30]),
        .I1(int_x_23_q0[14]),
        .I2(\x_23_load_1_reg_3172_reg[0] ),
        .I3(int_x_23_q0[22]),
        .I4(\x_23_load_1_reg_3172_reg[0]_0 ),
        .I5(int_x_23_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_23_load_1_reg_3172[7]_i_1 
       (.I0(int_x_23_q0[31]),
        .I1(int_x_23_q0[15]),
        .I2(\x_23_load_1_reg_3172_reg[0] ),
        .I3(int_x_23_q0[23]),
        .I4(\x_23_load_1_reg_3172_reg[0]_0 ),
        .I5(int_x_23_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_46
   (DOADO,
    mem_reg_0,
    sub_ln15_24_fu_2130_p2,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_24_load_1_reg_3182_reg[0] ,
    \x_24_load_1_reg_3182_reg[0]_0 );
  output [31:0]DOADO;
  output [7:0]mem_reg_0;
  output [8:0]sub_ln15_24_fu_2130_p2;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_24_load_1_reg_3182_reg[0] ;
  input \x_24_load_1_reg_3182_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire [3:0]int_x_24_be1;
  wire int_x_24_ce1;
  wire [31:0]int_x_24_q0;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__11_n_2;
  wire p_reg_reg_i_11__11_n_2;
  wire p_reg_reg_i_2__3_n_2;
  wire p_reg_reg_i_2__3_n_3;
  wire p_reg_reg_i_2__3_n_4;
  wire p_reg_reg_i_2__3_n_5;
  wire p_reg_reg_i_3__3_n_2;
  wire p_reg_reg_i_3__3_n_3;
  wire p_reg_reg_i_3__3_n_4;
  wire p_reg_reg_i_3__3_n_5;
  wire p_reg_reg_i_4__11_n_2;
  wire p_reg_reg_i_5__11_n_2;
  wire p_reg_reg_i_6__11_n_2;
  wire p_reg_reg_i_7__11_n_2;
  wire p_reg_reg_i_8__11_n_2;
  wire p_reg_reg_i_9__11_n_2;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_24_fu_2130_p2;
  wire x_16_ce0;
  wire \x_24_load_1_reg_3182_reg[0] ;
  wire \x_24_load_1_reg_3182_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__3_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__3_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(int_x_24_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_24_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_24_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__6
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_24_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__6
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_24_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__6
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_24_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__6
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_24_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__6
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_24_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__11
       (.I0(mem_reg_0[1]),
        .I1(p_reg_reg[1]),
        .O(p_reg_reg_i_10__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__11
       (.I0(mem_reg_0[0]),
        .I1(p_reg_reg[0]),
        .O(p_reg_reg_i_11__11_n_2));
  CARRY4 p_reg_reg_i_1__3
       (.CI(p_reg_reg_i_2__3_n_2),
        .CO(NLW_p_reg_reg_i_1__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__3_O_UNCONNECTED[3:1],sub_ln15_24_fu_2130_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__3
       (.CI(p_reg_reg_i_3__3_n_2),
        .CO({p_reg_reg_i_2__3_n_2,p_reg_reg_i_2__3_n_3,p_reg_reg_i_2__3_n_4,p_reg_reg_i_2__3_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln15_24_fu_2130_p2[7:4]),
        .S({p_reg_reg_i_4__11_n_2,p_reg_reg_i_5__11_n_2,p_reg_reg_i_6__11_n_2,p_reg_reg_i_7__11_n_2}));
  CARRY4 p_reg_reg_i_3__3
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__3_n_2,p_reg_reg_i_3__3_n_3,p_reg_reg_i_3__3_n_4,p_reg_reg_i_3__3_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln15_24_fu_2130_p2[3:0]),
        .S({p_reg_reg_i_8__11_n_2,p_reg_reg_i_9__11_n_2,p_reg_reg_i_10__11_n_2,p_reg_reg_i_11__11_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__11
       (.I0(mem_reg_0[7]),
        .I1(p_reg_reg[7]),
        .O(p_reg_reg_i_4__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__11
       (.I0(mem_reg_0[6]),
        .I1(p_reg_reg[6]),
        .O(p_reg_reg_i_5__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__11
       (.I0(mem_reg_0[5]),
        .I1(p_reg_reg[5]),
        .O(p_reg_reg_i_6__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__11
       (.I0(mem_reg_0[4]),
        .I1(p_reg_reg[4]),
        .O(p_reg_reg_i_7__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__11
       (.I0(mem_reg_0[3]),
        .I1(p_reg_reg[3]),
        .O(p_reg_reg_i_8__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__11
       (.I0(mem_reg_0[2]),
        .I1(p_reg_reg[2]),
        .O(p_reg_reg_i_9__11_n_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_24_load_1_reg_3182[0]_i_1 
       (.I0(int_x_24_q0[24]),
        .I1(int_x_24_q0[8]),
        .I2(\x_24_load_1_reg_3182_reg[0] ),
        .I3(int_x_24_q0[16]),
        .I4(\x_24_load_1_reg_3182_reg[0]_0 ),
        .I5(int_x_24_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_24_load_1_reg_3182[1]_i_1 
       (.I0(int_x_24_q0[25]),
        .I1(int_x_24_q0[9]),
        .I2(\x_24_load_1_reg_3182_reg[0] ),
        .I3(int_x_24_q0[17]),
        .I4(\x_24_load_1_reg_3182_reg[0]_0 ),
        .I5(int_x_24_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_24_load_1_reg_3182[2]_i_1 
       (.I0(int_x_24_q0[26]),
        .I1(int_x_24_q0[10]),
        .I2(\x_24_load_1_reg_3182_reg[0] ),
        .I3(int_x_24_q0[18]),
        .I4(\x_24_load_1_reg_3182_reg[0]_0 ),
        .I5(int_x_24_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_24_load_1_reg_3182[3]_i_1 
       (.I0(int_x_24_q0[27]),
        .I1(int_x_24_q0[11]),
        .I2(\x_24_load_1_reg_3182_reg[0] ),
        .I3(int_x_24_q0[19]),
        .I4(\x_24_load_1_reg_3182_reg[0]_0 ),
        .I5(int_x_24_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_24_load_1_reg_3182[4]_i_1 
       (.I0(int_x_24_q0[28]),
        .I1(int_x_24_q0[12]),
        .I2(\x_24_load_1_reg_3182_reg[0] ),
        .I3(int_x_24_q0[20]),
        .I4(\x_24_load_1_reg_3182_reg[0]_0 ),
        .I5(int_x_24_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_24_load_1_reg_3182[5]_i_1 
       (.I0(int_x_24_q0[29]),
        .I1(int_x_24_q0[13]),
        .I2(\x_24_load_1_reg_3182_reg[0] ),
        .I3(int_x_24_q0[21]),
        .I4(\x_24_load_1_reg_3182_reg[0]_0 ),
        .I5(int_x_24_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_24_load_1_reg_3182[6]_i_1 
       (.I0(int_x_24_q0[30]),
        .I1(int_x_24_q0[14]),
        .I2(\x_24_load_1_reg_3182_reg[0] ),
        .I3(int_x_24_q0[22]),
        .I4(\x_24_load_1_reg_3182_reg[0]_0 ),
        .I5(int_x_24_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_24_load_1_reg_3182[7]_i_1 
       (.I0(int_x_24_q0[31]),
        .I1(int_x_24_q0[15]),
        .I2(\x_24_load_1_reg_3182_reg[0] ),
        .I3(int_x_24_q0[23]),
        .I4(\x_24_load_1_reg_3182_reg[0]_0 ),
        .I5(int_x_24_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_47
   (mem_reg_0,
    mem_reg_1,
    m_reg_reg_i_2__3_0,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    mem_reg_2,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_25_load_1_reg_3192_reg[0] ,
    \x_25_load_1_reg_3192_reg[0]_0 );
  output [31:0]mem_reg_0;
  output [7:0]mem_reg_1;
  output [8:0]m_reg_reg_i_2__3_0;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input mem_reg_2;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_25_load_1_reg_3192_reg[0] ;
  input \x_25_load_1_reg_3192_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire ap_clk;
  wire [3:0]int_x_25_be1;
  wire int_x_25_ce1;
  wire [31:0]int_x_25_q0;
  wire [7:0]m_reg_reg;
  wire m_reg_reg_i_10__11_n_2;
  wire m_reg_reg_i_11__11_n_2;
  wire [8:0]m_reg_reg_i_2__3_0;
  wire m_reg_reg_i_2__3_n_2;
  wire m_reg_reg_i_2__3_n_3;
  wire m_reg_reg_i_2__3_n_4;
  wire m_reg_reg_i_2__3_n_5;
  wire m_reg_reg_i_3__3_n_2;
  wire m_reg_reg_i_3__3_n_3;
  wire m_reg_reg_i_3__3_n_4;
  wire m_reg_reg_i_3__3_n_5;
  wire m_reg_reg_i_4__11_n_2;
  wire m_reg_reg_i_5__11_n_2;
  wire m_reg_reg_i_6__11_n_2;
  wire m_reg_reg_i_7__11_n_2;
  wire m_reg_reg_i_8__11_n_2;
  wire m_reg_reg_i_9__11_n_2;
  wire [31:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_2;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_16_ce0;
  wire \x_25_load_1_reg_3192_reg[0] ;
  wire \x_25_load_1_reg_3192_reg[0]_0 ;
  wire [3:0]NLW_m_reg_reg_i_1__3_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__3_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__11
       (.I0(mem_reg_1[1]),
        .I1(m_reg_reg[1]),
        .O(m_reg_reg_i_10__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__11
       (.I0(mem_reg_1[0]),
        .I1(m_reg_reg[0]),
        .O(m_reg_reg_i_11__11_n_2));
  CARRY4 m_reg_reg_i_1__3
       (.CI(m_reg_reg_i_2__3_n_2),
        .CO(NLW_m_reg_reg_i_1__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__3_O_UNCONNECTED[3:1],m_reg_reg_i_2__3_0[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__3
       (.CI(m_reg_reg_i_3__3_n_2),
        .CO({m_reg_reg_i_2__3_n_2,m_reg_reg_i_2__3_n_3,m_reg_reg_i_2__3_n_4,m_reg_reg_i_2__3_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[7:4]),
        .O(m_reg_reg_i_2__3_0[7:4]),
        .S({m_reg_reg_i_4__11_n_2,m_reg_reg_i_5__11_n_2,m_reg_reg_i_6__11_n_2,m_reg_reg_i_7__11_n_2}));
  CARRY4 m_reg_reg_i_3__3
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__3_n_2,m_reg_reg_i_3__3_n_3,m_reg_reg_i_3__3_n_4,m_reg_reg_i_3__3_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_1[3:0]),
        .O(m_reg_reg_i_2__3_0[3:0]),
        .S({m_reg_reg_i_8__11_n_2,m_reg_reg_i_9__11_n_2,m_reg_reg_i_10__11_n_2,m_reg_reg_i_11__11_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__11
       (.I0(mem_reg_1[7]),
        .I1(m_reg_reg[7]),
        .O(m_reg_reg_i_4__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__11
       (.I0(mem_reg_1[6]),
        .I1(m_reg_reg[6]),
        .O(m_reg_reg_i_5__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__11
       (.I0(mem_reg_1[5]),
        .I1(m_reg_reg[5]),
        .O(m_reg_reg_i_6__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__11
       (.I0(mem_reg_1[4]),
        .I1(m_reg_reg[4]),
        .O(m_reg_reg_i_7__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__11
       (.I0(mem_reg_1[3]),
        .I1(m_reg_reg[3]),
        .O(m_reg_reg_i_8__11_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__11
       (.I0(mem_reg_1[2]),
        .I1(m_reg_reg[2]),
        .O(m_reg_reg_i_9__11_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(mem_reg_0),
        .DOBDO(int_x_25_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_25_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_25_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__5
       (.I0(mem_reg_2),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_25_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__5
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_25_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__5
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_25_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__5
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_25_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__5
       (.I0(mem_reg_2),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_25_be1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_25_load_1_reg_3192[0]_i_1 
       (.I0(int_x_25_q0[24]),
        .I1(int_x_25_q0[8]),
        .I2(\x_25_load_1_reg_3192_reg[0] ),
        .I3(int_x_25_q0[16]),
        .I4(\x_25_load_1_reg_3192_reg[0]_0 ),
        .I5(int_x_25_q0[0]),
        .O(mem_reg_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_25_load_1_reg_3192[1]_i_1 
       (.I0(int_x_25_q0[25]),
        .I1(int_x_25_q0[9]),
        .I2(\x_25_load_1_reg_3192_reg[0] ),
        .I3(int_x_25_q0[17]),
        .I4(\x_25_load_1_reg_3192_reg[0]_0 ),
        .I5(int_x_25_q0[1]),
        .O(mem_reg_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_25_load_1_reg_3192[2]_i_1 
       (.I0(int_x_25_q0[26]),
        .I1(int_x_25_q0[10]),
        .I2(\x_25_load_1_reg_3192_reg[0] ),
        .I3(int_x_25_q0[18]),
        .I4(\x_25_load_1_reg_3192_reg[0]_0 ),
        .I5(int_x_25_q0[2]),
        .O(mem_reg_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_25_load_1_reg_3192[3]_i_1 
       (.I0(int_x_25_q0[27]),
        .I1(int_x_25_q0[11]),
        .I2(\x_25_load_1_reg_3192_reg[0] ),
        .I3(int_x_25_q0[19]),
        .I4(\x_25_load_1_reg_3192_reg[0]_0 ),
        .I5(int_x_25_q0[3]),
        .O(mem_reg_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_25_load_1_reg_3192[4]_i_1 
       (.I0(int_x_25_q0[28]),
        .I1(int_x_25_q0[12]),
        .I2(\x_25_load_1_reg_3192_reg[0] ),
        .I3(int_x_25_q0[20]),
        .I4(\x_25_load_1_reg_3192_reg[0]_0 ),
        .I5(int_x_25_q0[4]),
        .O(mem_reg_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_25_load_1_reg_3192[5]_i_1 
       (.I0(int_x_25_q0[29]),
        .I1(int_x_25_q0[13]),
        .I2(\x_25_load_1_reg_3192_reg[0] ),
        .I3(int_x_25_q0[21]),
        .I4(\x_25_load_1_reg_3192_reg[0]_0 ),
        .I5(int_x_25_q0[5]),
        .O(mem_reg_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_25_load_1_reg_3192[6]_i_1 
       (.I0(int_x_25_q0[30]),
        .I1(int_x_25_q0[14]),
        .I2(\x_25_load_1_reg_3192_reg[0] ),
        .I3(int_x_25_q0[22]),
        .I4(\x_25_load_1_reg_3192_reg[0]_0 ),
        .I5(int_x_25_q0[6]),
        .O(mem_reg_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_25_load_1_reg_3192[7]_i_1 
       (.I0(int_x_25_q0[31]),
        .I1(int_x_25_q0[15]),
        .I2(\x_25_load_1_reg_3192_reg[0] ),
        .I3(int_x_25_q0[23]),
        .I4(\x_25_load_1_reg_3192_reg[0]_0 ),
        .I5(int_x_25_q0[7]),
        .O(mem_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_48
   (DOADO,
    mem_reg_0,
    sub_ln15_26_fu_2160_p2,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_26_load_1_reg_3202_reg[0] ,
    \x_26_load_1_reg_3202_reg[0]_0 );
  output [31:0]DOADO;
  output [7:0]mem_reg_0;
  output [8:0]sub_ln15_26_fu_2160_p2;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_26_load_1_reg_3202_reg[0] ;
  input \x_26_load_1_reg_3202_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire [3:0]int_x_26_be1;
  wire int_x_26_ce1;
  wire [31:0]int_x_26_q0;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__12_n_2;
  wire p_reg_reg_i_11__12_n_2;
  wire p_reg_reg_i_2__4_n_2;
  wire p_reg_reg_i_2__4_n_3;
  wire p_reg_reg_i_2__4_n_4;
  wire p_reg_reg_i_2__4_n_5;
  wire p_reg_reg_i_3__4_n_2;
  wire p_reg_reg_i_3__4_n_3;
  wire p_reg_reg_i_3__4_n_4;
  wire p_reg_reg_i_3__4_n_5;
  wire p_reg_reg_i_4__12_n_2;
  wire p_reg_reg_i_5__12_n_2;
  wire p_reg_reg_i_6__12_n_2;
  wire p_reg_reg_i_7__12_n_2;
  wire p_reg_reg_i_8__12_n_2;
  wire p_reg_reg_i_9__12_n_2;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_26_fu_2160_p2;
  wire x_16_ce0;
  wire \x_26_load_1_reg_3202_reg[0] ;
  wire \x_26_load_1_reg_3202_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__4_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__4_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(int_x_26_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_26_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_26_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__4
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_26_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__4
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_26_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__4
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_26_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__4
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_26_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__4
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_26_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__12
       (.I0(mem_reg_0[1]),
        .I1(p_reg_reg[1]),
        .O(p_reg_reg_i_10__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__12
       (.I0(mem_reg_0[0]),
        .I1(p_reg_reg[0]),
        .O(p_reg_reg_i_11__12_n_2));
  CARRY4 p_reg_reg_i_1__4
       (.CI(p_reg_reg_i_2__4_n_2),
        .CO(NLW_p_reg_reg_i_1__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__4_O_UNCONNECTED[3:1],sub_ln15_26_fu_2160_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__4
       (.CI(p_reg_reg_i_3__4_n_2),
        .CO({p_reg_reg_i_2__4_n_2,p_reg_reg_i_2__4_n_3,p_reg_reg_i_2__4_n_4,p_reg_reg_i_2__4_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln15_26_fu_2160_p2[7:4]),
        .S({p_reg_reg_i_4__12_n_2,p_reg_reg_i_5__12_n_2,p_reg_reg_i_6__12_n_2,p_reg_reg_i_7__12_n_2}));
  CARRY4 p_reg_reg_i_3__4
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__4_n_2,p_reg_reg_i_3__4_n_3,p_reg_reg_i_3__4_n_4,p_reg_reg_i_3__4_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln15_26_fu_2160_p2[3:0]),
        .S({p_reg_reg_i_8__12_n_2,p_reg_reg_i_9__12_n_2,p_reg_reg_i_10__12_n_2,p_reg_reg_i_11__12_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__12
       (.I0(mem_reg_0[7]),
        .I1(p_reg_reg[7]),
        .O(p_reg_reg_i_4__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__12
       (.I0(mem_reg_0[6]),
        .I1(p_reg_reg[6]),
        .O(p_reg_reg_i_5__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__12
       (.I0(mem_reg_0[5]),
        .I1(p_reg_reg[5]),
        .O(p_reg_reg_i_6__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__12
       (.I0(mem_reg_0[4]),
        .I1(p_reg_reg[4]),
        .O(p_reg_reg_i_7__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__12
       (.I0(mem_reg_0[3]),
        .I1(p_reg_reg[3]),
        .O(p_reg_reg_i_8__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__12
       (.I0(mem_reg_0[2]),
        .I1(p_reg_reg[2]),
        .O(p_reg_reg_i_9__12_n_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_26_load_1_reg_3202[0]_i_1 
       (.I0(int_x_26_q0[24]),
        .I1(int_x_26_q0[8]),
        .I2(\x_26_load_1_reg_3202_reg[0] ),
        .I3(int_x_26_q0[16]),
        .I4(\x_26_load_1_reg_3202_reg[0]_0 ),
        .I5(int_x_26_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_26_load_1_reg_3202[1]_i_1 
       (.I0(int_x_26_q0[25]),
        .I1(int_x_26_q0[9]),
        .I2(\x_26_load_1_reg_3202_reg[0] ),
        .I3(int_x_26_q0[17]),
        .I4(\x_26_load_1_reg_3202_reg[0]_0 ),
        .I5(int_x_26_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_26_load_1_reg_3202[2]_i_1 
       (.I0(int_x_26_q0[26]),
        .I1(int_x_26_q0[10]),
        .I2(\x_26_load_1_reg_3202_reg[0] ),
        .I3(int_x_26_q0[18]),
        .I4(\x_26_load_1_reg_3202_reg[0]_0 ),
        .I5(int_x_26_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_26_load_1_reg_3202[3]_i_1 
       (.I0(int_x_26_q0[27]),
        .I1(int_x_26_q0[11]),
        .I2(\x_26_load_1_reg_3202_reg[0] ),
        .I3(int_x_26_q0[19]),
        .I4(\x_26_load_1_reg_3202_reg[0]_0 ),
        .I5(int_x_26_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_26_load_1_reg_3202[4]_i_1 
       (.I0(int_x_26_q0[28]),
        .I1(int_x_26_q0[12]),
        .I2(\x_26_load_1_reg_3202_reg[0] ),
        .I3(int_x_26_q0[20]),
        .I4(\x_26_load_1_reg_3202_reg[0]_0 ),
        .I5(int_x_26_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_26_load_1_reg_3202[5]_i_1 
       (.I0(int_x_26_q0[29]),
        .I1(int_x_26_q0[13]),
        .I2(\x_26_load_1_reg_3202_reg[0] ),
        .I3(int_x_26_q0[21]),
        .I4(\x_26_load_1_reg_3202_reg[0]_0 ),
        .I5(int_x_26_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_26_load_1_reg_3202[6]_i_1 
       (.I0(int_x_26_q0[30]),
        .I1(int_x_26_q0[14]),
        .I2(\x_26_load_1_reg_3202_reg[0] ),
        .I3(int_x_26_q0[22]),
        .I4(\x_26_load_1_reg_3202_reg[0]_0 ),
        .I5(int_x_26_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_26_load_1_reg_3202[7]_i_1 
       (.I0(int_x_26_q0[31]),
        .I1(int_x_26_q0[15]),
        .I2(\x_26_load_1_reg_3202_reg[0] ),
        .I3(int_x_26_q0[23]),
        .I4(\x_26_load_1_reg_3202_reg[0]_0 ),
        .I5(int_x_26_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_49
   (DOADO,
    mem_reg_0,
    m_reg_reg_i_2__4_0,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_27_load_1_reg_3212_reg[0] ,
    \x_27_load_1_reg_3212_reg[0]_0 );
  output [31:0]DOADO;
  output [7:0]mem_reg_0;
  output [8:0]m_reg_reg_i_2__4_0;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_27_load_1_reg_3212_reg[0] ;
  input \x_27_load_1_reg_3212_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire [3:0]int_x_27_be1;
  wire int_x_27_ce1;
  wire [31:0]int_x_27_q0;
  wire [7:0]m_reg_reg;
  wire m_reg_reg_i_10__12_n_2;
  wire m_reg_reg_i_11__12_n_2;
  wire [8:0]m_reg_reg_i_2__4_0;
  wire m_reg_reg_i_2__4_n_2;
  wire m_reg_reg_i_2__4_n_3;
  wire m_reg_reg_i_2__4_n_4;
  wire m_reg_reg_i_2__4_n_5;
  wire m_reg_reg_i_3__4_n_2;
  wire m_reg_reg_i_3__4_n_3;
  wire m_reg_reg_i_3__4_n_4;
  wire m_reg_reg_i_3__4_n_5;
  wire m_reg_reg_i_4__12_n_2;
  wire m_reg_reg_i_5__12_n_2;
  wire m_reg_reg_i_6__12_n_2;
  wire m_reg_reg_i_7__12_n_2;
  wire m_reg_reg_i_8__12_n_2;
  wire m_reg_reg_i_9__12_n_2;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_16_ce0;
  wire \x_27_load_1_reg_3212_reg[0] ;
  wire \x_27_load_1_reg_3212_reg[0]_0 ;
  wire [3:0]NLW_m_reg_reg_i_1__4_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__4_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__12
       (.I0(mem_reg_0[1]),
        .I1(m_reg_reg[1]),
        .O(m_reg_reg_i_10__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__12
       (.I0(mem_reg_0[0]),
        .I1(m_reg_reg[0]),
        .O(m_reg_reg_i_11__12_n_2));
  CARRY4 m_reg_reg_i_1__4
       (.CI(m_reg_reg_i_2__4_n_2),
        .CO(NLW_m_reg_reg_i_1__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__4_O_UNCONNECTED[3:1],m_reg_reg_i_2__4_0[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__4
       (.CI(m_reg_reg_i_3__4_n_2),
        .CO({m_reg_reg_i_2__4_n_2,m_reg_reg_i_2__4_n_3,m_reg_reg_i_2__4_n_4,m_reg_reg_i_2__4_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(m_reg_reg_i_2__4_0[7:4]),
        .S({m_reg_reg_i_4__12_n_2,m_reg_reg_i_5__12_n_2,m_reg_reg_i_6__12_n_2,m_reg_reg_i_7__12_n_2}));
  CARRY4 m_reg_reg_i_3__4
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__4_n_2,m_reg_reg_i_3__4_n_3,m_reg_reg_i_3__4_n_4,m_reg_reg_i_3__4_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(m_reg_reg_i_2__4_0[3:0]),
        .S({m_reg_reg_i_8__12_n_2,m_reg_reg_i_9__12_n_2,m_reg_reg_i_10__12_n_2,m_reg_reg_i_11__12_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__12
       (.I0(mem_reg_0[7]),
        .I1(m_reg_reg[7]),
        .O(m_reg_reg_i_4__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__12
       (.I0(mem_reg_0[6]),
        .I1(m_reg_reg[6]),
        .O(m_reg_reg_i_5__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__12
       (.I0(mem_reg_0[5]),
        .I1(m_reg_reg[5]),
        .O(m_reg_reg_i_6__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__12
       (.I0(mem_reg_0[4]),
        .I1(m_reg_reg[4]),
        .O(m_reg_reg_i_7__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__12
       (.I0(mem_reg_0[3]),
        .I1(m_reg_reg[3]),
        .O(m_reg_reg_i_8__12_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__12
       (.I0(mem_reg_0[2]),
        .I1(m_reg_reg[2]),
        .O(m_reg_reg_i_9__12_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(int_x_27_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_27_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_27_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__3
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_27_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__3
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_27_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__3
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_27_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__3
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_27_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__3
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_27_be1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_27_load_1_reg_3212[0]_i_1 
       (.I0(int_x_27_q0[24]),
        .I1(int_x_27_q0[8]),
        .I2(\x_27_load_1_reg_3212_reg[0] ),
        .I3(int_x_27_q0[16]),
        .I4(\x_27_load_1_reg_3212_reg[0]_0 ),
        .I5(int_x_27_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_27_load_1_reg_3212[1]_i_1 
       (.I0(int_x_27_q0[25]),
        .I1(int_x_27_q0[9]),
        .I2(\x_27_load_1_reg_3212_reg[0] ),
        .I3(int_x_27_q0[17]),
        .I4(\x_27_load_1_reg_3212_reg[0]_0 ),
        .I5(int_x_27_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_27_load_1_reg_3212[2]_i_1 
       (.I0(int_x_27_q0[26]),
        .I1(int_x_27_q0[10]),
        .I2(\x_27_load_1_reg_3212_reg[0] ),
        .I3(int_x_27_q0[18]),
        .I4(\x_27_load_1_reg_3212_reg[0]_0 ),
        .I5(int_x_27_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_27_load_1_reg_3212[3]_i_1 
       (.I0(int_x_27_q0[27]),
        .I1(int_x_27_q0[11]),
        .I2(\x_27_load_1_reg_3212_reg[0] ),
        .I3(int_x_27_q0[19]),
        .I4(\x_27_load_1_reg_3212_reg[0]_0 ),
        .I5(int_x_27_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_27_load_1_reg_3212[4]_i_1 
       (.I0(int_x_27_q0[28]),
        .I1(int_x_27_q0[12]),
        .I2(\x_27_load_1_reg_3212_reg[0] ),
        .I3(int_x_27_q0[20]),
        .I4(\x_27_load_1_reg_3212_reg[0]_0 ),
        .I5(int_x_27_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_27_load_1_reg_3212[5]_i_1 
       (.I0(int_x_27_q0[29]),
        .I1(int_x_27_q0[13]),
        .I2(\x_27_load_1_reg_3212_reg[0] ),
        .I3(int_x_27_q0[21]),
        .I4(\x_27_load_1_reg_3212_reg[0]_0 ),
        .I5(int_x_27_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_27_load_1_reg_3212[6]_i_1 
       (.I0(int_x_27_q0[30]),
        .I1(int_x_27_q0[14]),
        .I2(\x_27_load_1_reg_3212_reg[0] ),
        .I3(int_x_27_q0[22]),
        .I4(\x_27_load_1_reg_3212_reg[0]_0 ),
        .I5(int_x_27_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_27_load_1_reg_3212[7]_i_1 
       (.I0(int_x_27_q0[31]),
        .I1(int_x_27_q0[15]),
        .I2(\x_27_load_1_reg_3212_reg[0] ),
        .I3(int_x_27_q0[23]),
        .I4(\x_27_load_1_reg_3212_reg[0]_0 ),
        .I5(int_x_27_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_50
   (mem_reg_0,
    int_x_27_read_reg,
    int_x_27_read_reg_0,
    int_x_27_read_reg_1,
    int_x_27_read_reg_2,
    int_x_27_read_reg_3,
    int_x_27_read_reg_4,
    int_x_27_read_reg_5,
    int_x_27_read_reg_6,
    int_x_27_read_reg_7,
    int_x_27_read_reg_8,
    int_x_27_read_reg_9,
    int_x_27_read_reg_10,
    int_x_27_read_reg_11,
    int_x_27_read_reg_12,
    int_x_27_read_reg_13,
    int_x_27_read_reg_14,
    int_x_27_read_reg_15,
    int_x_27_read_reg_16,
    int_x_27_read_reg_17,
    int_x_27_read_reg_18,
    int_x_27_read_reg_19,
    int_x_27_read_reg_20,
    int_x_27_read_reg_21,
    int_x_27_read_reg_22,
    int_x_27_read_reg_23,
    int_x_27_read_reg_24,
    int_x_27_read_reg_25,
    int_x_27_read_reg_26,
    int_x_27_read_reg_27,
    int_x_27_read_reg_28,
    int_x_27_read_reg_29,
    int_x_27_read_reg_30,
    sub_ln15_28_fu_2190_p2,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    int_x_27_read,
    int_x_28_read,
    DOADO,
    int_x_26_read,
    \rdata[31]_i_8 ,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_28_load_1_reg_3222_reg[0] ,
    \x_28_load_1_reg_3222_reg[0]_0 );
  output [7:0]mem_reg_0;
  output int_x_27_read_reg;
  output int_x_27_read_reg_0;
  output int_x_27_read_reg_1;
  output int_x_27_read_reg_2;
  output int_x_27_read_reg_3;
  output int_x_27_read_reg_4;
  output int_x_27_read_reg_5;
  output int_x_27_read_reg_6;
  output int_x_27_read_reg_7;
  output int_x_27_read_reg_8;
  output int_x_27_read_reg_9;
  output int_x_27_read_reg_10;
  output int_x_27_read_reg_11;
  output int_x_27_read_reg_12;
  output int_x_27_read_reg_13;
  output int_x_27_read_reg_14;
  output int_x_27_read_reg_15;
  output int_x_27_read_reg_16;
  output int_x_27_read_reg_17;
  output int_x_27_read_reg_18;
  output int_x_27_read_reg_19;
  output int_x_27_read_reg_20;
  output int_x_27_read_reg_21;
  output int_x_27_read_reg_22;
  output int_x_27_read_reg_23;
  output int_x_27_read_reg_24;
  output int_x_27_read_reg_25;
  output int_x_27_read_reg_26;
  output int_x_27_read_reg_27;
  output int_x_27_read_reg_28;
  output int_x_27_read_reg_29;
  output int_x_27_read_reg_30;
  output [8:0]sub_ln15_28_fu_2190_p2;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input int_x_27_read;
  input int_x_28_read;
  input [31:0]DOADO;
  input int_x_26_read;
  input [31:0]\rdata[31]_i_8 ;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_28_load_1_reg_3222_reg[0] ;
  input \x_28_load_1_reg_3222_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire int_x_26_read;
  wire int_x_27_read;
  wire int_x_27_read_reg;
  wire int_x_27_read_reg_0;
  wire int_x_27_read_reg_1;
  wire int_x_27_read_reg_10;
  wire int_x_27_read_reg_11;
  wire int_x_27_read_reg_12;
  wire int_x_27_read_reg_13;
  wire int_x_27_read_reg_14;
  wire int_x_27_read_reg_15;
  wire int_x_27_read_reg_16;
  wire int_x_27_read_reg_17;
  wire int_x_27_read_reg_18;
  wire int_x_27_read_reg_19;
  wire int_x_27_read_reg_2;
  wire int_x_27_read_reg_20;
  wire int_x_27_read_reg_21;
  wire int_x_27_read_reg_22;
  wire int_x_27_read_reg_23;
  wire int_x_27_read_reg_24;
  wire int_x_27_read_reg_25;
  wire int_x_27_read_reg_26;
  wire int_x_27_read_reg_27;
  wire int_x_27_read_reg_28;
  wire int_x_27_read_reg_29;
  wire int_x_27_read_reg_3;
  wire int_x_27_read_reg_30;
  wire int_x_27_read_reg_4;
  wire int_x_27_read_reg_5;
  wire int_x_27_read_reg_6;
  wire int_x_27_read_reg_7;
  wire int_x_27_read_reg_8;
  wire int_x_27_read_reg_9;
  wire [3:0]int_x_28_be1;
  wire int_x_28_ce1;
  wire [31:0]int_x_28_q0;
  wire [31:0]int_x_28_q1;
  wire int_x_28_read;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__13_n_2;
  wire p_reg_reg_i_11__13_n_2;
  wire p_reg_reg_i_2__5_n_2;
  wire p_reg_reg_i_2__5_n_3;
  wire p_reg_reg_i_2__5_n_4;
  wire p_reg_reg_i_2__5_n_5;
  wire p_reg_reg_i_3__5_n_2;
  wire p_reg_reg_i_3__5_n_3;
  wire p_reg_reg_i_3__5_n_4;
  wire p_reg_reg_i_3__5_n_5;
  wire p_reg_reg_i_4__13_n_2;
  wire p_reg_reg_i_5__13_n_2;
  wire p_reg_reg_i_6__13_n_2;
  wire p_reg_reg_i_7__13_n_2;
  wire p_reg_reg_i_8__13_n_2;
  wire p_reg_reg_i_9__13_n_2;
  wire [31:0]\rdata[31]_i_8 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_28_fu_2190_p2;
  wire x_16_ce0;
  wire \x_28_load_1_reg_3222_reg[0] ;
  wire \x_28_load_1_reg_3222_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__5_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__5_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_28_q1),
        .DOBDO(int_x_28_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_28_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_28_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__2
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_28_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__2
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_28_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__2
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_28_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__2
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_28_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__2
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_28_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__13
       (.I0(mem_reg_0[1]),
        .I1(p_reg_reg[1]),
        .O(p_reg_reg_i_10__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__13
       (.I0(mem_reg_0[0]),
        .I1(p_reg_reg[0]),
        .O(p_reg_reg_i_11__13_n_2));
  CARRY4 p_reg_reg_i_1__5
       (.CI(p_reg_reg_i_2__5_n_2),
        .CO(NLW_p_reg_reg_i_1__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__5_O_UNCONNECTED[3:1],sub_ln15_28_fu_2190_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__5
       (.CI(p_reg_reg_i_3__5_n_2),
        .CO({p_reg_reg_i_2__5_n_2,p_reg_reg_i_2__5_n_3,p_reg_reg_i_2__5_n_4,p_reg_reg_i_2__5_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln15_28_fu_2190_p2[7:4]),
        .S({p_reg_reg_i_4__13_n_2,p_reg_reg_i_5__13_n_2,p_reg_reg_i_6__13_n_2,p_reg_reg_i_7__13_n_2}));
  CARRY4 p_reg_reg_i_3__5
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__5_n_2,p_reg_reg_i_3__5_n_3,p_reg_reg_i_3__5_n_4,p_reg_reg_i_3__5_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln15_28_fu_2190_p2[3:0]),
        .S({p_reg_reg_i_8__13_n_2,p_reg_reg_i_9__13_n_2,p_reg_reg_i_10__13_n_2,p_reg_reg_i_11__13_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__13
       (.I0(mem_reg_0[7]),
        .I1(p_reg_reg[7]),
        .O(p_reg_reg_i_4__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__13
       (.I0(mem_reg_0[6]),
        .I1(p_reg_reg[6]),
        .O(p_reg_reg_i_5__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__13
       (.I0(mem_reg_0[5]),
        .I1(p_reg_reg[5]),
        .O(p_reg_reg_i_6__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__13
       (.I0(mem_reg_0[4]),
        .I1(p_reg_reg[4]),
        .O(p_reg_reg_i_7__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__13
       (.I0(mem_reg_0[3]),
        .I1(p_reg_reg[3]),
        .O(p_reg_reg_i_8__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__13
       (.I0(mem_reg_0[2]),
        .I1(p_reg_reg[2]),
        .O(p_reg_reg_i_9__13_n_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[0]),
        .I3(DOADO[0]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [0]),
        .O(int_x_27_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[10]),
        .I3(DOADO[10]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [10]),
        .O(int_x_27_read_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[11]),
        .I3(DOADO[11]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [11]),
        .O(int_x_27_read_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[12]),
        .I3(DOADO[12]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [12]),
        .O(int_x_27_read_reg_11));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[13]),
        .I3(DOADO[13]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [13]),
        .O(int_x_27_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[14]),
        .I3(DOADO[14]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [14]),
        .O(int_x_27_read_reg_13));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[15]),
        .I3(DOADO[15]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [15]),
        .O(int_x_27_read_reg_14));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[16]),
        .I3(DOADO[16]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [16]),
        .O(int_x_27_read_reg_15));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[17]),
        .I3(DOADO[17]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [17]),
        .O(int_x_27_read_reg_16));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[18]),
        .I3(DOADO[18]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [18]),
        .O(int_x_27_read_reg_17));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[19]),
        .I3(DOADO[19]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [19]),
        .O(int_x_27_read_reg_18));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[1]),
        .I3(DOADO[1]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [1]),
        .O(int_x_27_read_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[20]),
        .I3(DOADO[20]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [20]),
        .O(int_x_27_read_reg_19));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[21]),
        .I3(DOADO[21]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [21]),
        .O(int_x_27_read_reg_20));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[22]),
        .I3(DOADO[22]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [22]),
        .O(int_x_27_read_reg_21));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[23]),
        .I3(DOADO[23]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [23]),
        .O(int_x_27_read_reg_22));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[24]),
        .I3(DOADO[24]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [24]),
        .O(int_x_27_read_reg_23));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[25]),
        .I3(DOADO[25]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [25]),
        .O(int_x_27_read_reg_24));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[26]),
        .I3(DOADO[26]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [26]),
        .O(int_x_27_read_reg_25));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[27]),
        .I3(DOADO[27]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [27]),
        .O(int_x_27_read_reg_26));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[28]),
        .I3(DOADO[28]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [28]),
        .O(int_x_27_read_reg_27));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[29]),
        .I3(DOADO[29]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [29]),
        .O(int_x_27_read_reg_28));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[2]),
        .I3(DOADO[2]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [2]),
        .O(int_x_27_read_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_8 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[30]),
        .I3(DOADO[30]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [30]),
        .O(int_x_27_read_reg_29));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_20 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[31]),
        .I3(DOADO[31]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [31]),
        .O(int_x_27_read_reg_30));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[3]),
        .I3(DOADO[3]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [3]),
        .O(int_x_27_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[4]),
        .I3(DOADO[4]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [4]),
        .O(int_x_27_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[5]),
        .I3(DOADO[5]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [5]),
        .O(int_x_27_read_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[6]),
        .I3(DOADO[6]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [6]),
        .O(int_x_27_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[7]),
        .I3(DOADO[7]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [7]),
        .O(int_x_27_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[8]),
        .I3(DOADO[8]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [8]),
        .O(int_x_27_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_14 
       (.I0(int_x_27_read),
        .I1(int_x_28_read),
        .I2(int_x_28_q1[9]),
        .I3(DOADO[9]),
        .I4(int_x_26_read),
        .I5(\rdata[31]_i_8 [9]),
        .O(int_x_27_read_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_28_load_1_reg_3222[0]_i_1 
       (.I0(int_x_28_q0[24]),
        .I1(int_x_28_q0[8]),
        .I2(\x_28_load_1_reg_3222_reg[0] ),
        .I3(int_x_28_q0[16]),
        .I4(\x_28_load_1_reg_3222_reg[0]_0 ),
        .I5(int_x_28_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_28_load_1_reg_3222[1]_i_1 
       (.I0(int_x_28_q0[25]),
        .I1(int_x_28_q0[9]),
        .I2(\x_28_load_1_reg_3222_reg[0] ),
        .I3(int_x_28_q0[17]),
        .I4(\x_28_load_1_reg_3222_reg[0]_0 ),
        .I5(int_x_28_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_28_load_1_reg_3222[2]_i_1 
       (.I0(int_x_28_q0[26]),
        .I1(int_x_28_q0[10]),
        .I2(\x_28_load_1_reg_3222_reg[0] ),
        .I3(int_x_28_q0[18]),
        .I4(\x_28_load_1_reg_3222_reg[0]_0 ),
        .I5(int_x_28_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_28_load_1_reg_3222[3]_i_1 
       (.I0(int_x_28_q0[27]),
        .I1(int_x_28_q0[11]),
        .I2(\x_28_load_1_reg_3222_reg[0] ),
        .I3(int_x_28_q0[19]),
        .I4(\x_28_load_1_reg_3222_reg[0]_0 ),
        .I5(int_x_28_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_28_load_1_reg_3222[4]_i_1 
       (.I0(int_x_28_q0[28]),
        .I1(int_x_28_q0[12]),
        .I2(\x_28_load_1_reg_3222_reg[0] ),
        .I3(int_x_28_q0[20]),
        .I4(\x_28_load_1_reg_3222_reg[0]_0 ),
        .I5(int_x_28_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_28_load_1_reg_3222[5]_i_1 
       (.I0(int_x_28_q0[29]),
        .I1(int_x_28_q0[13]),
        .I2(\x_28_load_1_reg_3222_reg[0] ),
        .I3(int_x_28_q0[21]),
        .I4(\x_28_load_1_reg_3222_reg[0]_0 ),
        .I5(int_x_28_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_28_load_1_reg_3222[6]_i_1 
       (.I0(int_x_28_q0[30]),
        .I1(int_x_28_q0[14]),
        .I2(\x_28_load_1_reg_3222_reg[0] ),
        .I3(int_x_28_q0[22]),
        .I4(\x_28_load_1_reg_3222_reg[0]_0 ),
        .I5(int_x_28_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_28_load_1_reg_3222[7]_i_1 
       (.I0(int_x_28_q0[31]),
        .I1(int_x_28_q0[15]),
        .I2(\x_28_load_1_reg_3222_reg[0] ),
        .I3(int_x_28_q0[23]),
        .I4(\x_28_load_1_reg_3222_reg[0]_0 ),
        .I5(int_x_28_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_51
   (mem_reg_0,
    int_x_29_read_reg,
    int_x_29_read_reg_0,
    int_x_29_read_reg_1,
    int_x_29_read_reg_2,
    int_x_29_read_reg_3,
    int_x_29_read_reg_4,
    int_x_29_read_reg_5,
    int_x_29_read_reg_6,
    int_x_29_read_reg_7,
    int_x_29_read_reg_8,
    int_x_29_read_reg_9,
    int_x_29_read_reg_10,
    int_x_29_read_reg_11,
    int_x_29_read_reg_12,
    int_x_29_read_reg_13,
    int_x_29_read_reg_14,
    int_x_29_read_reg_15,
    int_x_29_read_reg_16,
    int_x_29_read_reg_17,
    int_x_29_read_reg_18,
    int_x_29_read_reg_19,
    int_x_29_read_reg_20,
    int_x_29_read_reg_21,
    int_x_29_read_reg_22,
    int_x_29_read_reg_23,
    int_x_29_read_reg_24,
    int_x_29_read_reg_25,
    int_x_29_read_reg_26,
    int_x_29_read_reg_27,
    int_x_29_read_reg_28,
    int_x_29_read_reg_29,
    int_x_29_read_reg_30,
    m_reg_reg_i_2__5_0,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    \rdata[31]_i_8 ,
    int_x_29_read,
    DOADO,
    \rdata[31]_i_8_0 ,
    int_x_30_read,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_29_load_1_reg_3232_reg[0] ,
    \x_29_load_1_reg_3232_reg[0]_0 );
  output [7:0]mem_reg_0;
  output int_x_29_read_reg;
  output int_x_29_read_reg_0;
  output int_x_29_read_reg_1;
  output int_x_29_read_reg_2;
  output int_x_29_read_reg_3;
  output int_x_29_read_reg_4;
  output int_x_29_read_reg_5;
  output int_x_29_read_reg_6;
  output int_x_29_read_reg_7;
  output int_x_29_read_reg_8;
  output int_x_29_read_reg_9;
  output int_x_29_read_reg_10;
  output int_x_29_read_reg_11;
  output int_x_29_read_reg_12;
  output int_x_29_read_reg_13;
  output int_x_29_read_reg_14;
  output int_x_29_read_reg_15;
  output int_x_29_read_reg_16;
  output int_x_29_read_reg_17;
  output int_x_29_read_reg_18;
  output int_x_29_read_reg_19;
  output int_x_29_read_reg_20;
  output int_x_29_read_reg_21;
  output int_x_29_read_reg_22;
  output int_x_29_read_reg_23;
  output int_x_29_read_reg_24;
  output int_x_29_read_reg_25;
  output int_x_29_read_reg_26;
  output int_x_29_read_reg_27;
  output int_x_29_read_reg_28;
  output int_x_29_read_reg_29;
  output int_x_29_read_reg_30;
  output [8:0]m_reg_reg_i_2__5_0;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input \rdata[31]_i_8 ;
  input int_x_29_read;
  input [31:0]DOADO;
  input [31:0]\rdata[31]_i_8_0 ;
  input int_x_30_read;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_29_load_1_reg_3232_reg[0] ;
  input \x_29_load_1_reg_3232_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire [3:0]int_x_29_be1;
  wire int_x_29_ce1;
  wire [31:0]int_x_29_q0;
  wire [31:0]int_x_29_q1;
  wire int_x_29_read;
  wire int_x_29_read_reg;
  wire int_x_29_read_reg_0;
  wire int_x_29_read_reg_1;
  wire int_x_29_read_reg_10;
  wire int_x_29_read_reg_11;
  wire int_x_29_read_reg_12;
  wire int_x_29_read_reg_13;
  wire int_x_29_read_reg_14;
  wire int_x_29_read_reg_15;
  wire int_x_29_read_reg_16;
  wire int_x_29_read_reg_17;
  wire int_x_29_read_reg_18;
  wire int_x_29_read_reg_19;
  wire int_x_29_read_reg_2;
  wire int_x_29_read_reg_20;
  wire int_x_29_read_reg_21;
  wire int_x_29_read_reg_22;
  wire int_x_29_read_reg_23;
  wire int_x_29_read_reg_24;
  wire int_x_29_read_reg_25;
  wire int_x_29_read_reg_26;
  wire int_x_29_read_reg_27;
  wire int_x_29_read_reg_28;
  wire int_x_29_read_reg_29;
  wire int_x_29_read_reg_3;
  wire int_x_29_read_reg_30;
  wire int_x_29_read_reg_4;
  wire int_x_29_read_reg_5;
  wire int_x_29_read_reg_6;
  wire int_x_29_read_reg_7;
  wire int_x_29_read_reg_8;
  wire int_x_29_read_reg_9;
  wire int_x_30_read;
  wire [7:0]m_reg_reg;
  wire m_reg_reg_i_10__13_n_2;
  wire m_reg_reg_i_11__13_n_2;
  wire [8:0]m_reg_reg_i_2__5_0;
  wire m_reg_reg_i_2__5_n_2;
  wire m_reg_reg_i_2__5_n_3;
  wire m_reg_reg_i_2__5_n_4;
  wire m_reg_reg_i_2__5_n_5;
  wire m_reg_reg_i_3__5_n_2;
  wire m_reg_reg_i_3__5_n_3;
  wire m_reg_reg_i_3__5_n_4;
  wire m_reg_reg_i_3__5_n_5;
  wire m_reg_reg_i_4__13_n_2;
  wire m_reg_reg_i_5__13_n_2;
  wire m_reg_reg_i_6__13_n_2;
  wire m_reg_reg_i_7__13_n_2;
  wire m_reg_reg_i_8__13_n_2;
  wire m_reg_reg_i_9__13_n_2;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire \rdata[31]_i_8 ;
  wire [31:0]\rdata[31]_i_8_0 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_16_ce0;
  wire \x_29_load_1_reg_3232_reg[0] ;
  wire \x_29_load_1_reg_3232_reg[0]_0 ;
  wire [3:0]NLW_m_reg_reg_i_1__5_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__5_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__13
       (.I0(mem_reg_0[1]),
        .I1(m_reg_reg[1]),
        .O(m_reg_reg_i_10__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__13
       (.I0(mem_reg_0[0]),
        .I1(m_reg_reg[0]),
        .O(m_reg_reg_i_11__13_n_2));
  CARRY4 m_reg_reg_i_1__5
       (.CI(m_reg_reg_i_2__5_n_2),
        .CO(NLW_m_reg_reg_i_1__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__5_O_UNCONNECTED[3:1],m_reg_reg_i_2__5_0[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__5
       (.CI(m_reg_reg_i_3__5_n_2),
        .CO({m_reg_reg_i_2__5_n_2,m_reg_reg_i_2__5_n_3,m_reg_reg_i_2__5_n_4,m_reg_reg_i_2__5_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(m_reg_reg_i_2__5_0[7:4]),
        .S({m_reg_reg_i_4__13_n_2,m_reg_reg_i_5__13_n_2,m_reg_reg_i_6__13_n_2,m_reg_reg_i_7__13_n_2}));
  CARRY4 m_reg_reg_i_3__5
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__5_n_2,m_reg_reg_i_3__5_n_3,m_reg_reg_i_3__5_n_4,m_reg_reg_i_3__5_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(m_reg_reg_i_2__5_0[3:0]),
        .S({m_reg_reg_i_8__13_n_2,m_reg_reg_i_9__13_n_2,m_reg_reg_i_10__13_n_2,m_reg_reg_i_11__13_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__13
       (.I0(mem_reg_0[7]),
        .I1(m_reg_reg[7]),
        .O(m_reg_reg_i_4__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__13
       (.I0(mem_reg_0[6]),
        .I1(m_reg_reg[6]),
        .O(m_reg_reg_i_5__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__13
       (.I0(mem_reg_0[5]),
        .I1(m_reg_reg[5]),
        .O(m_reg_reg_i_6__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__13
       (.I0(mem_reg_0[4]),
        .I1(m_reg_reg[4]),
        .O(m_reg_reg_i_7__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__13
       (.I0(mem_reg_0[3]),
        .I1(m_reg_reg[3]),
        .O(m_reg_reg_i_8__13_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__13
       (.I0(mem_reg_0[2]),
        .I1(m_reg_reg[2]),
        .O(m_reg_reg_i_9__13_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_29_q1),
        .DOBDO(int_x_29_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_29_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_29_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__1
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_29_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__1
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_29_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__1
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_29_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__1
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_29_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__1
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_29_be1[0]));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[0]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[0]),
        .I3(DOADO[0]),
        .I4(\rdata[31]_i_8_0 [0]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[10]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[10]),
        .I3(DOADO[10]),
        .I4(\rdata[31]_i_8_0 [10]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_9));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[11]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[11]),
        .I3(DOADO[11]),
        .I4(\rdata[31]_i_8_0 [11]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_10));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[12]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[12]),
        .I3(DOADO[12]),
        .I4(\rdata[31]_i_8_0 [12]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_11));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[13]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[13]),
        .I3(DOADO[13]),
        .I4(\rdata[31]_i_8_0 [13]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_12));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[14]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[14]),
        .I3(DOADO[14]),
        .I4(\rdata[31]_i_8_0 [14]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_13));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[15]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[15]),
        .I3(DOADO[15]),
        .I4(\rdata[31]_i_8_0 [15]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_14));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[16]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[16]),
        .I3(DOADO[16]),
        .I4(\rdata[31]_i_8_0 [16]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_15));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[17]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[17]),
        .I3(DOADO[17]),
        .I4(\rdata[31]_i_8_0 [17]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_16));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[18]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[18]),
        .I3(DOADO[18]),
        .I4(\rdata[31]_i_8_0 [18]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_17));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[19]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[19]),
        .I3(DOADO[19]),
        .I4(\rdata[31]_i_8_0 [19]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_18));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[1]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[1]),
        .I3(DOADO[1]),
        .I4(\rdata[31]_i_8_0 [1]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_0));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[20]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[20]),
        .I3(DOADO[20]),
        .I4(\rdata[31]_i_8_0 [20]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_19));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[21]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[21]),
        .I3(DOADO[21]),
        .I4(\rdata[31]_i_8_0 [21]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_20));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[22]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[22]),
        .I3(DOADO[22]),
        .I4(\rdata[31]_i_8_0 [22]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_21));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[23]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[23]),
        .I3(DOADO[23]),
        .I4(\rdata[31]_i_8_0 [23]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_22));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[24]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[24]),
        .I3(DOADO[24]),
        .I4(\rdata[31]_i_8_0 [24]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_23));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[25]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[25]),
        .I3(DOADO[25]),
        .I4(\rdata[31]_i_8_0 [25]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_24));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[26]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[26]),
        .I3(DOADO[26]),
        .I4(\rdata[31]_i_8_0 [26]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_25));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[27]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[27]),
        .I3(DOADO[27]),
        .I4(\rdata[31]_i_8_0 [27]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_26));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[28]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[28]),
        .I3(DOADO[28]),
        .I4(\rdata[31]_i_8_0 [28]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_27));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[29]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[29]),
        .I3(DOADO[29]),
        .I4(\rdata[31]_i_8_0 [29]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_28));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[2]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[2]),
        .I3(DOADO[2]),
        .I4(\rdata[31]_i_8_0 [2]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_1));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[30]_i_9 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[30]),
        .I3(DOADO[30]),
        .I4(\rdata[31]_i_8_0 [30]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_29));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[31]_i_22 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[31]),
        .I3(DOADO[31]),
        .I4(\rdata[31]_i_8_0 [31]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_30));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[3]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[3]),
        .I3(DOADO[3]),
        .I4(\rdata[31]_i_8_0 [3]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_2));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[4]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[4]),
        .I3(DOADO[4]),
        .I4(\rdata[31]_i_8_0 [4]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_3));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[5]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[5]),
        .I3(DOADO[5]),
        .I4(\rdata[31]_i_8_0 [5]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_4));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[6]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[6]),
        .I3(DOADO[6]),
        .I4(\rdata[31]_i_8_0 [6]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_5));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[7]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[7]),
        .I3(DOADO[7]),
        .I4(\rdata[31]_i_8_0 [7]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_6));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[8]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[8]),
        .I3(DOADO[8]),
        .I4(\rdata[31]_i_8_0 [8]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_7));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[9]_i_15 
       (.I0(\rdata[31]_i_8 ),
        .I1(int_x_29_read),
        .I2(int_x_29_q1[9]),
        .I3(DOADO[9]),
        .I4(\rdata[31]_i_8_0 [9]),
        .I5(int_x_30_read),
        .O(int_x_29_read_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_29_load_1_reg_3232[0]_i_1 
       (.I0(int_x_29_q0[24]),
        .I1(int_x_29_q0[8]),
        .I2(\x_29_load_1_reg_3232_reg[0] ),
        .I3(int_x_29_q0[16]),
        .I4(\x_29_load_1_reg_3232_reg[0]_0 ),
        .I5(int_x_29_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_29_load_1_reg_3232[1]_i_1 
       (.I0(int_x_29_q0[25]),
        .I1(int_x_29_q0[9]),
        .I2(\x_29_load_1_reg_3232_reg[0] ),
        .I3(int_x_29_q0[17]),
        .I4(\x_29_load_1_reg_3232_reg[0]_0 ),
        .I5(int_x_29_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_29_load_1_reg_3232[2]_i_1 
       (.I0(int_x_29_q0[26]),
        .I1(int_x_29_q0[10]),
        .I2(\x_29_load_1_reg_3232_reg[0] ),
        .I3(int_x_29_q0[18]),
        .I4(\x_29_load_1_reg_3232_reg[0]_0 ),
        .I5(int_x_29_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_29_load_1_reg_3232[3]_i_1 
       (.I0(int_x_29_q0[27]),
        .I1(int_x_29_q0[11]),
        .I2(\x_29_load_1_reg_3232_reg[0] ),
        .I3(int_x_29_q0[19]),
        .I4(\x_29_load_1_reg_3232_reg[0]_0 ),
        .I5(int_x_29_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_29_load_1_reg_3232[4]_i_1 
       (.I0(int_x_29_q0[28]),
        .I1(int_x_29_q0[12]),
        .I2(\x_29_load_1_reg_3232_reg[0] ),
        .I3(int_x_29_q0[20]),
        .I4(\x_29_load_1_reg_3232_reg[0]_0 ),
        .I5(int_x_29_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_29_load_1_reg_3232[5]_i_1 
       (.I0(int_x_29_q0[29]),
        .I1(int_x_29_q0[13]),
        .I2(\x_29_load_1_reg_3232_reg[0] ),
        .I3(int_x_29_q0[21]),
        .I4(\x_29_load_1_reg_3232_reg[0]_0 ),
        .I5(int_x_29_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_29_load_1_reg_3232[6]_i_1 
       (.I0(int_x_29_q0[30]),
        .I1(int_x_29_q0[14]),
        .I2(\x_29_load_1_reg_3232_reg[0] ),
        .I3(int_x_29_q0[22]),
        .I4(\x_29_load_1_reg_3232_reg[0]_0 ),
        .I5(int_x_29_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_29_load_1_reg_3232[7]_i_1 
       (.I0(int_x_29_q0[31]),
        .I1(int_x_29_q0[15]),
        .I2(\x_29_load_1_reg_3232_reg[0] ),
        .I3(int_x_29_q0[23]),
        .I4(\x_29_load_1_reg_3232_reg[0]_0 ),
        .I5(int_x_29_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_52
   (DOADO,
    DOBDO,
    \x_3_load_reg_2799_reg[7] ,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    m_reg_reg_0,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [8:0]\x_3_load_reg_2799_reg[7] ;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_3_be1;
  wire int_x_3_ce1;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire m_reg_reg_i_10__0_n_2;
  wire m_reg_reg_i_11__0_n_2;
  wire m_reg_reg_i_2__8_n_2;
  wire m_reg_reg_i_2__8_n_3;
  wire m_reg_reg_i_2__8_n_4;
  wire m_reg_reg_i_2__8_n_5;
  wire m_reg_reg_i_3__8_n_2;
  wire m_reg_reg_i_3__8_n_3;
  wire m_reg_reg_i_3__8_n_4;
  wire m_reg_reg_i_3__8_n_5;
  wire m_reg_reg_i_4__0_n_2;
  wire m_reg_reg_i_5__0_n_2;
  wire m_reg_reg_i_6__0_n_2;
  wire m_reg_reg_i_7__0_n_2;
  wire m_reg_reg_i_8__0_n_2;
  wire m_reg_reg_i_9__0_n_2;
  wire mem_reg_0;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_0_ce0;
  wire [8:0]\x_3_load_reg_2799_reg[7] ;
  wire [3:0]NLW_m_reg_reg_i_1__8_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__8_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__0
       (.I0(m_reg_reg[1]),
        .I1(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__0
       (.I0(m_reg_reg[0]),
        .I1(m_reg_reg_0[0]),
        .O(m_reg_reg_i_11__0_n_2));
  CARRY4 m_reg_reg_i_1__8
       (.CI(m_reg_reg_i_2__8_n_2),
        .CO(NLW_m_reg_reg_i_1__8_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__8_O_UNCONNECTED[3:1],\x_3_load_reg_2799_reg[7] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__8
       (.CI(m_reg_reg_i_3__8_n_2),
        .CO({m_reg_reg_i_2__8_n_2,m_reg_reg_i_2__8_n_3,m_reg_reg_i_2__8_n_4,m_reg_reg_i_2__8_n_5}),
        .CYINIT(1'b0),
        .DI(m_reg_reg[7:4]),
        .O(\x_3_load_reg_2799_reg[7] [7:4]),
        .S({m_reg_reg_i_4__0_n_2,m_reg_reg_i_5__0_n_2,m_reg_reg_i_6__0_n_2,m_reg_reg_i_7__0_n_2}));
  CARRY4 m_reg_reg_i_3__8
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__8_n_2,m_reg_reg_i_3__8_n_3,m_reg_reg_i_3__8_n_4,m_reg_reg_i_3__8_n_5}),
        .CYINIT(1'b1),
        .DI(m_reg_reg[3:0]),
        .O(\x_3_load_reg_2799_reg[7] [3:0]),
        .S({m_reg_reg_i_8__0_n_2,m_reg_reg_i_9__0_n_2,m_reg_reg_i_10__0_n_2,m_reg_reg_i_11__0_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__0
       (.I0(m_reg_reg[7]),
        .I1(m_reg_reg_0[7]),
        .O(m_reg_reg_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__0
       (.I0(m_reg_reg[6]),
        .I1(m_reg_reg_0[6]),
        .O(m_reg_reg_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__0
       (.I0(m_reg_reg[5]),
        .I1(m_reg_reg_0[5]),
        .O(m_reg_reg_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__0
       (.I0(m_reg_reg[4]),
        .I1(m_reg_reg_0[4]),
        .O(m_reg_reg_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__0
       (.I0(m_reg_reg[3]),
        .I1(m_reg_reg_0[3]),
        .O(m_reg_reg_i_8__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__0
       (.I0(m_reg_reg[2]),
        .I1(m_reg_reg_0[2]),
        .O(m_reg_reg_i_9__0_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_3_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_3_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__27
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_3_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__24
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_3_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__24
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_3_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__25
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_3_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__25
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_3_be1[0]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_53
   (DOADO,
    mem_reg_0,
    sub_ln15_30_fu_2220_p2,
    ap_clk,
    x_16_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_30_load_1_reg_3242_reg[0] ,
    \x_30_load_1_reg_3242_reg[0]_0 );
  output [31:0]DOADO;
  output [7:0]mem_reg_0;
  output [8:0]sub_ln15_30_fu_2220_p2;
  input ap_clk;
  input x_16_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_30_load_1_reg_3242_reg[0] ;
  input \x_30_load_1_reg_3242_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire ap_clk;
  wire [3:0]int_x_30_be1;
  wire int_x_30_ce1;
  wire [31:0]int_x_30_q0;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__14_n_2;
  wire p_reg_reg_i_11__14_n_2;
  wire p_reg_reg_i_2__6_n_2;
  wire p_reg_reg_i_2__6_n_3;
  wire p_reg_reg_i_2__6_n_4;
  wire p_reg_reg_i_2__6_n_5;
  wire p_reg_reg_i_3__6_n_2;
  wire p_reg_reg_i_3__6_n_3;
  wire p_reg_reg_i_3__6_n_4;
  wire p_reg_reg_i_3__6_n_5;
  wire p_reg_reg_i_4__14_n_2;
  wire p_reg_reg_i_5__14_n_2;
  wire p_reg_reg_i_6__14_n_2;
  wire p_reg_reg_i_7__14_n_2;
  wire p_reg_reg_i_8__14_n_2;
  wire p_reg_reg_i_9__14_n_2;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_30_fu_2220_p2;
  wire x_16_ce0;
  wire \x_30_load_1_reg_3242_reg[0] ;
  wire \x_30_load_1_reg_3242_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__6_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__6_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(int_x_30_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_30_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_30_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__0
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_30_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_30_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__0
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_30_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__0
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_30_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__0
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_30_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__14
       (.I0(mem_reg_0[1]),
        .I1(p_reg_reg[1]),
        .O(p_reg_reg_i_10__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__14
       (.I0(mem_reg_0[0]),
        .I1(p_reg_reg[0]),
        .O(p_reg_reg_i_11__14_n_2));
  CARRY4 p_reg_reg_i_1__6
       (.CI(p_reg_reg_i_2__6_n_2),
        .CO(NLW_p_reg_reg_i_1__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__6_O_UNCONNECTED[3:1],sub_ln15_30_fu_2220_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__6
       (.CI(p_reg_reg_i_3__6_n_2),
        .CO({p_reg_reg_i_2__6_n_2,p_reg_reg_i_2__6_n_3,p_reg_reg_i_2__6_n_4,p_reg_reg_i_2__6_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln15_30_fu_2220_p2[7:4]),
        .S({p_reg_reg_i_4__14_n_2,p_reg_reg_i_5__14_n_2,p_reg_reg_i_6__14_n_2,p_reg_reg_i_7__14_n_2}));
  CARRY4 p_reg_reg_i_3__6
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__6_n_2,p_reg_reg_i_3__6_n_3,p_reg_reg_i_3__6_n_4,p_reg_reg_i_3__6_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln15_30_fu_2220_p2[3:0]),
        .S({p_reg_reg_i_8__14_n_2,p_reg_reg_i_9__14_n_2,p_reg_reg_i_10__14_n_2,p_reg_reg_i_11__14_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__14
       (.I0(mem_reg_0[7]),
        .I1(p_reg_reg[7]),
        .O(p_reg_reg_i_4__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__14
       (.I0(mem_reg_0[6]),
        .I1(p_reg_reg[6]),
        .O(p_reg_reg_i_5__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__14
       (.I0(mem_reg_0[5]),
        .I1(p_reg_reg[5]),
        .O(p_reg_reg_i_6__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__14
       (.I0(mem_reg_0[4]),
        .I1(p_reg_reg[4]),
        .O(p_reg_reg_i_7__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__14
       (.I0(mem_reg_0[3]),
        .I1(p_reg_reg[3]),
        .O(p_reg_reg_i_8__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__14
       (.I0(mem_reg_0[2]),
        .I1(p_reg_reg[2]),
        .O(p_reg_reg_i_9__14_n_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_30_load_1_reg_3242[0]_i_1 
       (.I0(int_x_30_q0[24]),
        .I1(int_x_30_q0[8]),
        .I2(\x_30_load_1_reg_3242_reg[0] ),
        .I3(int_x_30_q0[16]),
        .I4(\x_30_load_1_reg_3242_reg[0]_0 ),
        .I5(int_x_30_q0[0]),
        .O(mem_reg_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_30_load_1_reg_3242[1]_i_1 
       (.I0(int_x_30_q0[25]),
        .I1(int_x_30_q0[9]),
        .I2(\x_30_load_1_reg_3242_reg[0] ),
        .I3(int_x_30_q0[17]),
        .I4(\x_30_load_1_reg_3242_reg[0]_0 ),
        .I5(int_x_30_q0[1]),
        .O(mem_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_30_load_1_reg_3242[2]_i_1 
       (.I0(int_x_30_q0[26]),
        .I1(int_x_30_q0[10]),
        .I2(\x_30_load_1_reg_3242_reg[0] ),
        .I3(int_x_30_q0[18]),
        .I4(\x_30_load_1_reg_3242_reg[0]_0 ),
        .I5(int_x_30_q0[2]),
        .O(mem_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_30_load_1_reg_3242[3]_i_1 
       (.I0(int_x_30_q0[27]),
        .I1(int_x_30_q0[11]),
        .I2(\x_30_load_1_reg_3242_reg[0] ),
        .I3(int_x_30_q0[19]),
        .I4(\x_30_load_1_reg_3242_reg[0]_0 ),
        .I5(int_x_30_q0[3]),
        .O(mem_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_30_load_1_reg_3242[4]_i_1 
       (.I0(int_x_30_q0[28]),
        .I1(int_x_30_q0[12]),
        .I2(\x_30_load_1_reg_3242_reg[0] ),
        .I3(int_x_30_q0[20]),
        .I4(\x_30_load_1_reg_3242_reg[0]_0 ),
        .I5(int_x_30_q0[4]),
        .O(mem_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_30_load_1_reg_3242[5]_i_1 
       (.I0(int_x_30_q0[29]),
        .I1(int_x_30_q0[13]),
        .I2(\x_30_load_1_reg_3242_reg[0] ),
        .I3(int_x_30_q0[21]),
        .I4(\x_30_load_1_reg_3242_reg[0]_0 ),
        .I5(int_x_30_q0[5]),
        .O(mem_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_30_load_1_reg_3242[6]_i_1 
       (.I0(int_x_30_q0[30]),
        .I1(int_x_30_q0[14]),
        .I2(\x_30_load_1_reg_3242_reg[0] ),
        .I3(int_x_30_q0[22]),
        .I4(\x_30_load_1_reg_3242_reg[0]_0 ),
        .I5(int_x_30_q0[6]),
        .O(mem_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_30_load_1_reg_3242[7]_i_1 
       (.I0(int_x_30_q0[31]),
        .I1(int_x_30_q0[15]),
        .I2(\x_30_load_1_reg_3242_reg[0] ),
        .I3(int_x_30_q0[23]),
        .I4(\x_30_load_1_reg_3242_reg[0]_0 ),
        .I5(int_x_30_q0[7]),
        .O(mem_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_54
   (mem_reg_0,
    x_16_ce0,
    ADDRBWRADDR,
    mem_reg_1,
    m_reg_reg_i_2__6_0,
    ap_clk,
    ADDRARDADDR,
    mem_reg_2,
    s_axi_control_WDATA,
    m_reg_reg,
    ap_enable_reg_pp0_iter1,
    Q,
    mem_reg_3,
    ap_enable_reg_pp0_iter0,
    mem_reg_4,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    \x_31_load_1_reg_3252_reg[0] ,
    \x_31_load_1_reg_3252_reg[0]_0 );
  output [31:0]mem_reg_0;
  output x_16_ce0;
  output [0:0]ADDRBWRADDR;
  output [7:0]mem_reg_1;
  output [8:0]m_reg_reg_i_2__6_0;
  input ap_clk;
  input [3:0]ADDRARDADDR;
  input [2:0]mem_reg_2;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input ap_enable_reg_pp0_iter1;
  input [1:0]Q;
  input mem_reg_3;
  input ap_enable_reg_pp0_iter0;
  input mem_reg_4;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input \x_31_load_1_reg_3252_reg[0] ;
  input \x_31_load_1_reg_3252_reg[0]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire [3:0]int_x_31_be1;
  wire int_x_31_ce1;
  wire [31:0]int_x_31_q0;
  wire [7:0]m_reg_reg;
  wire m_reg_reg_i_10__14_n_2;
  wire m_reg_reg_i_11__14_n_2;
  wire [8:0]m_reg_reg_i_2__6_0;
  wire m_reg_reg_i_2__6_n_2;
  wire m_reg_reg_i_2__6_n_3;
  wire m_reg_reg_i_2__6_n_4;
  wire m_reg_reg_i_2__6_n_5;
  wire m_reg_reg_i_3__6_n_2;
  wire m_reg_reg_i_3__6_n_3;
  wire m_reg_reg_i_3__6_n_4;
  wire m_reg_reg_i_3__6_n_5;
  wire m_reg_reg_i_4__14_n_2;
  wire m_reg_reg_i_5__14_n_2;
  wire m_reg_reg_i_6__14_n_2;
  wire m_reg_reg_i_7__14_n_2;
  wire m_reg_reg_i_8__14_n_2;
  wire m_reg_reg_i_9__14_n_2;
  wire [31:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire [2:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_16_ce0;
  wire \x_31_load_1_reg_3252_reg[0] ;
  wire \x_31_load_1_reg_3252_reg[0]_0 ;
  wire [3:0]NLW_m_reg_reg_i_1__6_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__6_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__14
       (.I0(mem_reg_1[1]),
        .I1(m_reg_reg[1]),
        .O(m_reg_reg_i_10__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__14
       (.I0(mem_reg_1[0]),
        .I1(m_reg_reg[0]),
        .O(m_reg_reg_i_11__14_n_2));
  CARRY4 m_reg_reg_i_1__6
       (.CI(m_reg_reg_i_2__6_n_2),
        .CO(NLW_m_reg_reg_i_1__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__6_O_UNCONNECTED[3:1],m_reg_reg_i_2__6_0[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__6
       (.CI(m_reg_reg_i_3__6_n_2),
        .CO({m_reg_reg_i_2__6_n_2,m_reg_reg_i_2__6_n_3,m_reg_reg_i_2__6_n_4,m_reg_reg_i_2__6_n_5}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[7:4]),
        .O(m_reg_reg_i_2__6_0[7:4]),
        .S({m_reg_reg_i_4__14_n_2,m_reg_reg_i_5__14_n_2,m_reg_reg_i_6__14_n_2,m_reg_reg_i_7__14_n_2}));
  CARRY4 m_reg_reg_i_3__6
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__6_n_2,m_reg_reg_i_3__6_n_3,m_reg_reg_i_3__6_n_4,m_reg_reg_i_3__6_n_5}),
        .CYINIT(1'b1),
        .DI(mem_reg_1[3:0]),
        .O(m_reg_reg_i_2__6_0[3:0]),
        .S({m_reg_reg_i_8__14_n_2,m_reg_reg_i_9__14_n_2,m_reg_reg_i_10__14_n_2,m_reg_reg_i_11__14_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__14
       (.I0(mem_reg_1[7]),
        .I1(m_reg_reg[7]),
        .O(m_reg_reg_i_4__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__14
       (.I0(mem_reg_1[6]),
        .I1(m_reg_reg[6]),
        .O(m_reg_reg_i_5__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__14
       (.I0(mem_reg_1[5]),
        .I1(m_reg_reg[5]),
        .O(m_reg_reg_i_6__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__14
       (.I0(mem_reg_1[4]),
        .I1(m_reg_reg[4]),
        .O(m_reg_reg_i_7__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__14
       (.I0(mem_reg_1[3]),
        .I1(m_reg_reg[3]),
        .O(m_reg_reg_i_8__14_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__14
       (.I0(mem_reg_1[2]),
        .I1(m_reg_reg[2]),
        .O(m_reg_reg_i_9__14_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,mem_reg_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(mem_reg_0),
        .DOBDO(int_x_31_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_31_ce1),
        .ENBWREN(x_16_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_31_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_31_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(p_175_in),
        .I1(mem_reg_4),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_31_be1[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_2__30
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .O(x_16_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3
       (.I0(p_175_in),
        .I1(mem_reg_4),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_31_be1[2]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_3__30
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .I2(mem_reg_3),
        .O(ADDRBWRADDR));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4
       (.I0(p_175_in),
        .I1(mem_reg_4),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_31_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5
       (.I0(p_175_in),
        .I1(mem_reg_4),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_31_be1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_31_load_1_reg_3252[0]_i_1 
       (.I0(int_x_31_q0[24]),
        .I1(int_x_31_q0[8]),
        .I2(\x_31_load_1_reg_3252_reg[0] ),
        .I3(int_x_31_q0[16]),
        .I4(\x_31_load_1_reg_3252_reg[0]_0 ),
        .I5(int_x_31_q0[0]),
        .O(mem_reg_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_31_load_1_reg_3252[1]_i_1 
       (.I0(int_x_31_q0[25]),
        .I1(int_x_31_q0[9]),
        .I2(\x_31_load_1_reg_3252_reg[0] ),
        .I3(int_x_31_q0[17]),
        .I4(\x_31_load_1_reg_3252_reg[0]_0 ),
        .I5(int_x_31_q0[1]),
        .O(mem_reg_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_31_load_1_reg_3252[2]_i_1 
       (.I0(int_x_31_q0[26]),
        .I1(int_x_31_q0[10]),
        .I2(\x_31_load_1_reg_3252_reg[0] ),
        .I3(int_x_31_q0[18]),
        .I4(\x_31_load_1_reg_3252_reg[0]_0 ),
        .I5(int_x_31_q0[2]),
        .O(mem_reg_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_31_load_1_reg_3252[3]_i_1 
       (.I0(int_x_31_q0[27]),
        .I1(int_x_31_q0[11]),
        .I2(\x_31_load_1_reg_3252_reg[0] ),
        .I3(int_x_31_q0[19]),
        .I4(\x_31_load_1_reg_3252_reg[0]_0 ),
        .I5(int_x_31_q0[3]),
        .O(mem_reg_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_31_load_1_reg_3252[4]_i_1 
       (.I0(int_x_31_q0[28]),
        .I1(int_x_31_q0[12]),
        .I2(\x_31_load_1_reg_3252_reg[0] ),
        .I3(int_x_31_q0[20]),
        .I4(\x_31_load_1_reg_3252_reg[0]_0 ),
        .I5(int_x_31_q0[4]),
        .O(mem_reg_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_31_load_1_reg_3252[5]_i_1 
       (.I0(int_x_31_q0[29]),
        .I1(int_x_31_q0[13]),
        .I2(\x_31_load_1_reg_3252_reg[0] ),
        .I3(int_x_31_q0[21]),
        .I4(\x_31_load_1_reg_3252_reg[0]_0 ),
        .I5(int_x_31_q0[5]),
        .O(mem_reg_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_31_load_1_reg_3252[6]_i_1 
       (.I0(int_x_31_q0[30]),
        .I1(int_x_31_q0[14]),
        .I2(\x_31_load_1_reg_3252_reg[0] ),
        .I3(int_x_31_q0[22]),
        .I4(\x_31_load_1_reg_3252_reg[0]_0 ),
        .I5(int_x_31_q0[6]),
        .O(mem_reg_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_31_load_1_reg_3252[7]_i_1 
       (.I0(int_x_31_q0[31]),
        .I1(int_x_31_q0[15]),
        .I2(\x_31_load_1_reg_3252_reg[0] ),
        .I3(int_x_31_q0[23]),
        .I4(\x_31_load_1_reg_3252_reg[0]_0 ),
        .I5(int_x_31_q0[7]),
        .O(mem_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_55
   (DOBDO,
    D,
    int_x_0_read_reg,
    int_x_0_read_reg_0,
    int_x_0_read_reg_1,
    int_x_0_read_reg_2,
    int_x_0_read_reg_3,
    int_x_0_read_reg_4,
    int_x_0_read_reg_5,
    int_x_0_read_reg_6,
    int_x_0_read_reg_7,
    int_x_0_read_reg_8,
    int_x_0_read_reg_9,
    int_x_0_read_reg_10,
    int_x_0_read_reg_11,
    int_x_0_read_reg_12,
    int_x_0_read_reg_13,
    int_x_0_read_reg_14,
    sub_ln15_4_fu_1438_p2,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    p_reg_reg_0,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[16]_2 ,
    \rdata_reg[17] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[17]_1 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[18]_1 ,
    \rdata_reg[19] ,
    \rdata_reg[19]_0 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[20] ,
    \rdata_reg[20]_0 ,
    \rdata_reg[20]_1 ,
    \rdata_reg[21] ,
    \rdata_reg[21]_0 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    \rdata_reg[30]_1 ,
    \rdata_reg[31] ,
    \rdata_reg[31]_0 ,
    \rdata_reg[31]_1 ,
    \rdata_reg[16]_3 ,
    \rdata_reg[16]_4 ,
    DOADO,
    \rdata_reg[31]_2 ,
    \rdata_reg[16]_5 ,
    \rdata_reg[0] ,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB,
    int_x_3_read,
    int_x_4_read,
    \rdata[31]_i_6_0 ,
    int_x_2_read,
    \rdata[31]_i_6_1 );
  output [31:0]DOBDO;
  output [15:0]D;
  output int_x_0_read_reg;
  output int_x_0_read_reg_0;
  output int_x_0_read_reg_1;
  output int_x_0_read_reg_2;
  output int_x_0_read_reg_3;
  output int_x_0_read_reg_4;
  output int_x_0_read_reg_5;
  output int_x_0_read_reg_6;
  output int_x_0_read_reg_7;
  output int_x_0_read_reg_8;
  output int_x_0_read_reg_9;
  output int_x_0_read_reg_10;
  output int_x_0_read_reg_11;
  output int_x_0_read_reg_12;
  output int_x_0_read_reg_13;
  output int_x_0_read_reg_14;
  output [8:0]sub_ln15_4_fu_1438_p2;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[16]_2 ;
  input \rdata_reg[17] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[17]_1 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[18]_1 ;
  input \rdata_reg[19] ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[20] ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[20]_1 ;
  input \rdata_reg[21] ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[23] ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[30]_1 ;
  input \rdata_reg[31] ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[31]_1 ;
  input \rdata_reg[16]_3 ;
  input \rdata_reg[16]_4 ;
  input [15:0]DOADO;
  input [15:0]\rdata_reg[31]_2 ;
  input \rdata_reg[16]_5 ;
  input \rdata_reg[0] ;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;
  input int_x_3_read;
  input int_x_4_read;
  input [31:0]\rdata[31]_i_6_0 ;
  input int_x_2_read;
  input [31:0]\rdata[31]_i_6_1 ;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [15:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire int_x_0_read_reg;
  wire int_x_0_read_reg_0;
  wire int_x_0_read_reg_1;
  wire int_x_0_read_reg_10;
  wire int_x_0_read_reg_11;
  wire int_x_0_read_reg_12;
  wire int_x_0_read_reg_13;
  wire int_x_0_read_reg_14;
  wire int_x_0_read_reg_2;
  wire int_x_0_read_reg_3;
  wire int_x_0_read_reg_4;
  wire int_x_0_read_reg_5;
  wire int_x_0_read_reg_6;
  wire int_x_0_read_reg_7;
  wire int_x_0_read_reg_8;
  wire int_x_0_read_reg_9;
  wire int_x_2_read;
  wire int_x_3_read;
  wire [3:0]int_x_4_be1;
  wire int_x_4_ce1;
  wire [31:0]int_x_4_q1;
  wire int_x_4_read;
  wire mem_reg_0;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_10__1_n_2;
  wire p_reg_reg_i_11__1_n_2;
  wire p_reg_reg_i_2__9_n_2;
  wire p_reg_reg_i_2__9_n_3;
  wire p_reg_reg_i_2__9_n_4;
  wire p_reg_reg_i_2__9_n_5;
  wire p_reg_reg_i_3__9_n_2;
  wire p_reg_reg_i_3__9_n_3;
  wire p_reg_reg_i_3__9_n_4;
  wire p_reg_reg_i_3__9_n_5;
  wire p_reg_reg_i_4__1_n_2;
  wire p_reg_reg_i_5__1_n_2;
  wire p_reg_reg_i_6__1_n_2;
  wire p_reg_reg_i_7__1_n_2;
  wire p_reg_reg_i_8__1_n_2;
  wire p_reg_reg_i_9__1_n_2;
  wire \rdata[0]_i_16_n_2 ;
  wire \rdata[10]_i_16_n_2 ;
  wire \rdata[11]_i_16_n_2 ;
  wire \rdata[12]_i_16_n_2 ;
  wire \rdata[13]_i_16_n_2 ;
  wire \rdata[14]_i_16_n_2 ;
  wire \rdata[15]_i_17_n_2 ;
  wire \rdata[16]_i_2_n_2 ;
  wire \rdata[16]_i_6_n_2 ;
  wire \rdata[17]_i_2_n_2 ;
  wire \rdata[17]_i_6_n_2 ;
  wire \rdata[18]_i_2_n_2 ;
  wire \rdata[18]_i_6_n_2 ;
  wire \rdata[19]_i_2_n_2 ;
  wire \rdata[19]_i_6_n_2 ;
  wire \rdata[1]_i_16_n_2 ;
  wire \rdata[20]_i_2_n_2 ;
  wire \rdata[20]_i_6_n_2 ;
  wire \rdata[21]_i_2_n_2 ;
  wire \rdata[21]_i_6_n_2 ;
  wire \rdata[22]_i_2_n_2 ;
  wire \rdata[22]_i_6_n_2 ;
  wire \rdata[23]_i_2_n_2 ;
  wire \rdata[23]_i_6_n_2 ;
  wire \rdata[24]_i_2_n_2 ;
  wire \rdata[24]_i_6_n_2 ;
  wire \rdata[25]_i_2_n_2 ;
  wire \rdata[25]_i_6_n_2 ;
  wire \rdata[26]_i_2_n_2 ;
  wire \rdata[26]_i_6_n_2 ;
  wire \rdata[27]_i_2_n_2 ;
  wire \rdata[27]_i_6_n_2 ;
  wire \rdata[28]_i_2_n_2 ;
  wire \rdata[28]_i_6_n_2 ;
  wire \rdata[29]_i_2_n_2 ;
  wire \rdata[29]_i_6_n_2 ;
  wire \rdata[2]_i_16_n_2 ;
  wire \rdata[30]_i_2_n_2 ;
  wire \rdata[30]_i_6_n_2 ;
  wire \rdata[31]_i_15_n_2 ;
  wire [31:0]\rdata[31]_i_6_0 ;
  wire [31:0]\rdata[31]_i_6_1 ;
  wire \rdata[31]_i_6_n_2 ;
  wire \rdata[3]_i_16_n_2 ;
  wire \rdata[4]_i_16_n_2 ;
  wire \rdata[5]_i_16_n_2 ;
  wire \rdata[6]_i_16_n_2 ;
  wire \rdata[7]_i_16_n_2 ;
  wire \rdata[8]_i_16_n_2 ;
  wire \rdata[9]_i_16_n_2 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[16]_2 ;
  wire \rdata_reg[16]_3 ;
  wire \rdata_reg[16]_4 ;
  wire \rdata_reg[16]_5 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[17]_1 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[18]_1 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire [15:0]\rdata_reg[31]_2 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_4_fu_1438_p2;
  wire x_0_ce0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__9_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__9_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_4_q1),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_4_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_4_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__26
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_4_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__23
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_4_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__23
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_4_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__24
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_4_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__24
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_4_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__1
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(p_reg_reg_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__1
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_11__1_n_2));
  CARRY4 p_reg_reg_i_1__9
       (.CI(p_reg_reg_i_2__9_n_2),
        .CO(NLW_p_reg_reg_i_1__9_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__9_O_UNCONNECTED[3:1],sub_ln15_4_fu_1438_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__9
       (.CI(p_reg_reg_i_3__9_n_2),
        .CO({p_reg_reg_i_2__9_n_2,p_reg_reg_i_2__9_n_3,p_reg_reg_i_2__9_n_4,p_reg_reg_i_2__9_n_5}),
        .CYINIT(1'b0),
        .DI(p_reg_reg[7:4]),
        .O(sub_ln15_4_fu_1438_p2[7:4]),
        .S({p_reg_reg_i_4__1_n_2,p_reg_reg_i_5__1_n_2,p_reg_reg_i_6__1_n_2,p_reg_reg_i_7__1_n_2}));
  CARRY4 p_reg_reg_i_3__9
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__9_n_2,p_reg_reg_i_3__9_n_3,p_reg_reg_i_3__9_n_4,p_reg_reg_i_3__9_n_5}),
        .CYINIT(1'b1),
        .DI(p_reg_reg[3:0]),
        .O(sub_ln15_4_fu_1438_p2[3:0]),
        .S({p_reg_reg_i_8__1_n_2,p_reg_reg_i_9__1_n_2,p_reg_reg_i_10__1_n_2,p_reg_reg_i_11__1_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__1
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(p_reg_reg_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(p_reg_reg_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(p_reg_reg_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__1
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(p_reg_reg_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__1
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(p_reg_reg_i_8__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__1
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(p_reg_reg_i_9__1_n_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[0]),
        .I3(\rdata[31]_i_6_0 [0]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [0]),
        .O(\rdata[0]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[0]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[0]_i_16_n_2 ),
        .O(int_x_0_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[10]),
        .I3(\rdata[31]_i_6_0 [10]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [10]),
        .O(\rdata[10]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[10]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[10]_i_16_n_2 ),
        .O(int_x_0_read_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[11]),
        .I3(\rdata[31]_i_6_0 [11]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [11]),
        .O(\rdata[11]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[11]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[11]_i_16_n_2 ),
        .O(int_x_0_read_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[12]),
        .I3(\rdata[31]_i_6_0 [12]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [12]),
        .O(\rdata[12]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[12]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[12]_i_16_n_2 ),
        .O(int_x_0_read_reg_11));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[13]),
        .I3(\rdata[31]_i_6_0 [13]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [13]),
        .O(\rdata[13]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[13]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[13]_i_16_n_2 ),
        .O(int_x_0_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[14]),
        .I3(\rdata[31]_i_6_0 [14]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [14]),
        .O(\rdata[14]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[14]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[14]_i_16_n_2 ),
        .O(int_x_0_read_reg_13));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_17 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[15]),
        .I3(\rdata[31]_i_6_0 [15]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [15]),
        .O(\rdata[15]_i_17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[15]_i_17_n_2 ),
        .O(int_x_0_read_reg_14));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[16]_0 ),
        .I3(\rdata_reg[16]_1 ),
        .I4(\rdata_reg[16]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[16]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[0]),
        .I4(\rdata_reg[31]_2 [0]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[16]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[16]),
        .I3(\rdata[31]_i_6_0 [16]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [16]),
        .O(\rdata[16]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[17] ),
        .I3(\rdata_reg[17]_0 ),
        .I4(\rdata_reg[17]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[17]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[1]),
        .I4(\rdata_reg[31]_2 [1]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[17]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[17]),
        .I3(\rdata[31]_i_6_0 [17]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [17]),
        .O(\rdata[17]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[18] ),
        .I3(\rdata_reg[18]_0 ),
        .I4(\rdata_reg[18]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[18]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[2]),
        .I4(\rdata_reg[31]_2 [2]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[18]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[18]),
        .I3(\rdata[31]_i_6_0 [18]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [18]),
        .O(\rdata[18]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[19] ),
        .I3(\rdata_reg[19]_0 ),
        .I4(\rdata_reg[19]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[19]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[3]),
        .I4(\rdata_reg[31]_2 [3]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[19]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[19]),
        .I3(\rdata[31]_i_6_0 [19]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [19]),
        .O(\rdata[19]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[1]),
        .I3(\rdata[31]_i_6_0 [1]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [1]),
        .O(\rdata[1]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[1]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[1]_i_16_n_2 ),
        .O(int_x_0_read_reg_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[20] ),
        .I3(\rdata_reg[20]_0 ),
        .I4(\rdata_reg[20]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[20]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[4]),
        .I4(\rdata_reg[31]_2 [4]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[20]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[20]),
        .I3(\rdata[31]_i_6_0 [20]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [20]),
        .O(\rdata[20]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[21] ),
        .I3(\rdata_reg[21]_0 ),
        .I4(\rdata_reg[21]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[21]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[5]),
        .I4(\rdata_reg[31]_2 [5]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[21]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[21]),
        .I3(\rdata[31]_i_6_0 [21]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [21]),
        .O(\rdata[21]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[22] ),
        .I3(\rdata_reg[22]_0 ),
        .I4(\rdata_reg[22]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[22]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[6]),
        .I4(\rdata_reg[31]_2 [6]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[22]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[22]),
        .I3(\rdata[31]_i_6_0 [22]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [22]),
        .O(\rdata[22]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[23] ),
        .I3(\rdata_reg[23]_0 ),
        .I4(\rdata_reg[23]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[23]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[7]),
        .I4(\rdata_reg[31]_2 [7]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[23]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[23]),
        .I3(\rdata[31]_i_6_0 [23]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [23]),
        .O(\rdata[23]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[24] ),
        .I3(\rdata_reg[24]_0 ),
        .I4(\rdata_reg[24]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[24]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[8]),
        .I4(\rdata_reg[31]_2 [8]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[24]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[24]),
        .I3(\rdata[31]_i_6_0 [24]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [24]),
        .O(\rdata[24]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[25] ),
        .I3(\rdata_reg[25]_0 ),
        .I4(\rdata_reg[25]_1 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[25]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[9]),
        .I4(\rdata_reg[31]_2 [9]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[25]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[25]),
        .I3(\rdata[31]_i_6_0 [25]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [25]),
        .O(\rdata[25]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[26] ),
        .I3(\rdata_reg[26]_0 ),
        .I4(\rdata_reg[26]_1 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[26]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[10]),
        .I4(\rdata_reg[31]_2 [10]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[26]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[26]),
        .I3(\rdata[31]_i_6_0 [26]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [26]),
        .O(\rdata[26]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[27] ),
        .I3(\rdata_reg[27]_0 ),
        .I4(\rdata_reg[27]_1 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[27]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[11]),
        .I4(\rdata_reg[31]_2 [11]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[27]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[27]),
        .I3(\rdata[31]_i_6_0 [27]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [27]),
        .O(\rdata[27]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[28] ),
        .I3(\rdata_reg[28]_0 ),
        .I4(\rdata_reg[28]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[28]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[12]),
        .I4(\rdata_reg[31]_2 [12]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[28]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[28]),
        .I3(\rdata[31]_i_6_0 [28]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [28]),
        .O(\rdata[28]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[29] ),
        .I3(\rdata_reg[29]_0 ),
        .I4(\rdata_reg[29]_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[29]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[13]),
        .I4(\rdata_reg[31]_2 [13]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[29]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[29]),
        .I3(\rdata[31]_i_6_0 [29]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [29]),
        .O(\rdata[29]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[2]),
        .I3(\rdata[31]_i_6_0 [2]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [2]),
        .O(\rdata[2]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[2]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[2]_i_16_n_2 ),
        .O(int_x_0_read_reg_1));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[30] ),
        .I3(\rdata_reg[30]_0 ),
        .I4(\rdata_reg[30]_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_2 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[30]_i_6_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[14]),
        .I4(\rdata_reg[31]_2 [14]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[30]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_6 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[30]),
        .I3(\rdata[31]_i_6_0 [30]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [30]),
        .O(\rdata[30]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_15 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[31]),
        .I3(\rdata[31]_i_6_0 [31]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [31]),
        .O(\rdata[31]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_6_n_2 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[31] ),
        .I3(\rdata_reg[31]_0 ),
        .I4(\rdata_reg[31]_1 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_6 
       (.I0(\rdata_reg[16]_3 ),
        .I1(\rdata[31]_i_15_n_2 ),
        .I2(\rdata_reg[16]_4 ),
        .I3(DOADO[15]),
        .I4(\rdata_reg[31]_2 [15]),
        .I5(\rdata_reg[16]_5 ),
        .O(\rdata[31]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[3]),
        .I3(\rdata[31]_i_6_0 [3]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [3]),
        .O(\rdata[3]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[3]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[3]_i_16_n_2 ),
        .O(int_x_0_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[4]),
        .I3(\rdata[31]_i_6_0 [4]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [4]),
        .O(\rdata[4]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[4]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[4]_i_16_n_2 ),
        .O(int_x_0_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[5]),
        .I3(\rdata[31]_i_6_0 [5]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [5]),
        .O(\rdata[5]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[5]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[5]_i_16_n_2 ),
        .O(int_x_0_read_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[6]),
        .I3(\rdata[31]_i_6_0 [6]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [6]),
        .O(\rdata[6]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[6]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[6]_i_16_n_2 ),
        .O(int_x_0_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[7]),
        .I3(\rdata[31]_i_6_0 [7]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [7]),
        .O(\rdata[7]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[7]_i_16_n_2 ),
        .O(int_x_0_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[8]),
        .I3(\rdata[31]_i_6_0 [8]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [8]),
        .O(\rdata[8]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[8]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[8]_i_16_n_2 ),
        .O(int_x_0_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_16 
       (.I0(int_x_3_read),
        .I1(int_x_4_read),
        .I2(int_x_4_q1[9]),
        .I3(\rdata[31]_i_6_0 [9]),
        .I4(int_x_2_read),
        .I5(\rdata[31]_i_6_1 [9]),
        .O(\rdata[9]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_5 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata[9]_i_16_n_2 ),
        .O(int_x_0_read_reg_8));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_56
   (DOBDO,
    D,
    int_x_8_read_reg,
    int_x_8_read_reg_0,
    int_x_8_read_reg_1,
    int_x_8_read_reg_2,
    int_x_8_read_reg_3,
    int_x_8_read_reg_4,
    int_x_8_read_reg_5,
    int_x_8_read_reg_6,
    int_x_8_read_reg_7,
    int_x_8_read_reg_8,
    int_x_8_read_reg_9,
    int_x_8_read_reg_10,
    int_x_8_read_reg_11,
    int_x_8_read_reg_12,
    int_x_8_read_reg_13,
    int_x_8_read_reg_14,
    \x_5_load_reg_2819_reg[7] ,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    m_reg_reg_0,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[0]_3 ,
    \rdata_reg[0]_4 ,
    \rdata_reg[0]_5 ,
    \rdata_reg[0]_6 ,
    \rdata_reg[0]_7 ,
    \rdata_reg[0]_8 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[1]_2 ,
    \rdata_reg[1]_3 ,
    \rdata_reg[1]_4 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[2]_2 ,
    \rdata_reg[2]_3 ,
    \rdata_reg[2]_4 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[3]_2 ,
    \rdata_reg[3]_3 ,
    \rdata_reg[3]_4 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[4]_1 ,
    \rdata_reg[4]_2 ,
    \rdata_reg[4]_3 ,
    \rdata_reg[4]_4 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[5]_2 ,
    \rdata_reg[5]_3 ,
    \rdata_reg[5]_4 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[6]_2 ,
    \rdata_reg[6]_3 ,
    \rdata_reg[6]_4 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[7]_2 ,
    \rdata_reg[7]_3 ,
    \rdata_reg[7]_4 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[8]_2 ,
    \rdata_reg[8]_3 ,
    \rdata_reg[8]_4 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[9]_1 ,
    \rdata_reg[9]_2 ,
    \rdata_reg[9]_3 ,
    \rdata_reg[9]_4 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[10]_2 ,
    \rdata_reg[10]_3 ,
    \rdata_reg[10]_4 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[11]_2 ,
    \rdata_reg[11]_3 ,
    \rdata_reg[11]_4 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[12]_2 ,
    \rdata_reg[12]_3 ,
    \rdata_reg[12]_4 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[13]_2 ,
    \rdata_reg[13]_3 ,
    \rdata_reg[13]_4 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[14]_2 ,
    \rdata_reg[14]_3 ,
    \rdata_reg[14]_4 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19] ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20] ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21] ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31] ,
    \rdata_reg[31]_0 ,
    DOADO,
    \rdata[31]_i_10_0 ,
    int_x_7_read,
    int_x_5_read,
    int_x_6_read,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]DOBDO;
  output [15:0]D;
  output int_x_8_read_reg;
  output int_x_8_read_reg_0;
  output int_x_8_read_reg_1;
  output int_x_8_read_reg_2;
  output int_x_8_read_reg_3;
  output int_x_8_read_reg_4;
  output int_x_8_read_reg_5;
  output int_x_8_read_reg_6;
  output int_x_8_read_reg_7;
  output int_x_8_read_reg_8;
  output int_x_8_read_reg_9;
  output int_x_8_read_reg_10;
  output int_x_8_read_reg_11;
  output int_x_8_read_reg_12;
  output int_x_8_read_reg_13;
  output int_x_8_read_reg_14;
  output [8:0]\x_5_load_reg_2819_reg[7] ;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[0]_3 ;
  input \rdata_reg[0]_4 ;
  input \rdata_reg[0]_5 ;
  input \rdata_reg[0]_6 ;
  input \rdata_reg[0]_7 ;
  input \rdata_reg[0]_8 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[1]_2 ;
  input \rdata_reg[1]_3 ;
  input \rdata_reg[1]_4 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[2]_2 ;
  input \rdata_reg[2]_3 ;
  input \rdata_reg[2]_4 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[3]_2 ;
  input \rdata_reg[3]_3 ;
  input \rdata_reg[3]_4 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[4]_2 ;
  input \rdata_reg[4]_3 ;
  input \rdata_reg[4]_4 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[5]_2 ;
  input \rdata_reg[5]_3 ;
  input \rdata_reg[5]_4 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[6]_2 ;
  input \rdata_reg[6]_3 ;
  input \rdata_reg[6]_4 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[7]_2 ;
  input \rdata_reg[7]_3 ;
  input \rdata_reg[7]_4 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[8]_2 ;
  input \rdata_reg[8]_3 ;
  input \rdata_reg[8]_4 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[9]_1 ;
  input \rdata_reg[9]_2 ;
  input \rdata_reg[9]_3 ;
  input \rdata_reg[9]_4 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[10]_2 ;
  input \rdata_reg[10]_3 ;
  input \rdata_reg[10]_4 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[11]_2 ;
  input \rdata_reg[11]_3 ;
  input \rdata_reg[11]_4 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[12]_2 ;
  input \rdata_reg[12]_3 ;
  input \rdata_reg[12]_4 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[13]_2 ;
  input \rdata_reg[13]_3 ;
  input \rdata_reg[13]_4 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[14]_2 ;
  input \rdata_reg[14]_3 ;
  input \rdata_reg[14]_4 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19] ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20] ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21] ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23] ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31] ;
  input \rdata_reg[31]_0 ;
  input [31:0]DOADO;
  input [31:0]\rdata[31]_i_10_0 ;
  input int_x_7_read;
  input int_x_5_read;
  input int_x_6_read;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_5_be1;
  wire int_x_5_ce1;
  wire [31:0]int_x_5_q1;
  wire int_x_5_read;
  wire int_x_6_read;
  wire int_x_7_read;
  wire int_x_8_read_reg;
  wire int_x_8_read_reg_0;
  wire int_x_8_read_reg_1;
  wire int_x_8_read_reg_10;
  wire int_x_8_read_reg_11;
  wire int_x_8_read_reg_12;
  wire int_x_8_read_reg_13;
  wire int_x_8_read_reg_14;
  wire int_x_8_read_reg_2;
  wire int_x_8_read_reg_3;
  wire int_x_8_read_reg_4;
  wire int_x_8_read_reg_5;
  wire int_x_8_read_reg_6;
  wire int_x_8_read_reg_7;
  wire int_x_8_read_reg_8;
  wire int_x_8_read_reg_9;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire m_reg_reg_i_10__1_n_2;
  wire m_reg_reg_i_11__1_n_2;
  wire m_reg_reg_i_2__9_n_2;
  wire m_reg_reg_i_2__9_n_3;
  wire m_reg_reg_i_2__9_n_4;
  wire m_reg_reg_i_2__9_n_5;
  wire m_reg_reg_i_3__9_n_2;
  wire m_reg_reg_i_3__9_n_3;
  wire m_reg_reg_i_3__9_n_4;
  wire m_reg_reg_i_3__9_n_5;
  wire m_reg_reg_i_4__1_n_2;
  wire m_reg_reg_i_5__1_n_2;
  wire m_reg_reg_i_6__1_n_2;
  wire m_reg_reg_i_7__1_n_2;
  wire m_reg_reg_i_8__1_n_2;
  wire m_reg_reg_i_9__1_n_2;
  wire mem_reg_0;
  wire p_175_in;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_7_n_2 ;
  wire \rdata[10]_i_2_n_2 ;
  wire \rdata[10]_i_7_n_2 ;
  wire \rdata[11]_i_2_n_2 ;
  wire \rdata[11]_i_7_n_2 ;
  wire \rdata[12]_i_2_n_2 ;
  wire \rdata[12]_i_7_n_2 ;
  wire \rdata[13]_i_2_n_2 ;
  wire \rdata[13]_i_7_n_2 ;
  wire \rdata[14]_i_2_n_2 ;
  wire \rdata[14]_i_7_n_2 ;
  wire \rdata[15]_i_2_n_2 ;
  wire \rdata[15]_i_7_n_2 ;
  wire \rdata[16]_i_13_n_2 ;
  wire \rdata[17]_i_13_n_2 ;
  wire \rdata[18]_i_13_n_2 ;
  wire \rdata[19]_i_13_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[1]_i_7_n_2 ;
  wire \rdata[20]_i_13_n_2 ;
  wire \rdata[21]_i_13_n_2 ;
  wire \rdata[22]_i_13_n_2 ;
  wire \rdata[23]_i_13_n_2 ;
  wire \rdata[24]_i_13_n_2 ;
  wire \rdata[25]_i_13_n_2 ;
  wire \rdata[26]_i_13_n_2 ;
  wire \rdata[27]_i_13_n_2 ;
  wire \rdata[28]_i_13_n_2 ;
  wire \rdata[29]_i_13_n_2 ;
  wire \rdata[2]_i_2_n_2 ;
  wire \rdata[2]_i_7_n_2 ;
  wire \rdata[30]_i_13_n_2 ;
  wire [31:0]\rdata[31]_i_10_0 ;
  wire \rdata[31]_i_30_n_2 ;
  wire \rdata[3]_i_2_n_2 ;
  wire \rdata[3]_i_7_n_2 ;
  wire \rdata[4]_i_2_n_2 ;
  wire \rdata[4]_i_7_n_2 ;
  wire \rdata[5]_i_2_n_2 ;
  wire \rdata[5]_i_7_n_2 ;
  wire \rdata[6]_i_2_n_2 ;
  wire \rdata[6]_i_7_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire \rdata[7]_i_7_n_2 ;
  wire \rdata[8]_i_2_n_2 ;
  wire \rdata[8]_i_7_n_2 ;
  wire \rdata[9]_i_2_n_2 ;
  wire \rdata[9]_i_7_n_2 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire \rdata_reg[0]_4 ;
  wire \rdata_reg[0]_5 ;
  wire \rdata_reg[0]_6 ;
  wire \rdata_reg[0]_7 ;
  wire \rdata_reg[0]_8 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[10]_2 ;
  wire \rdata_reg[10]_3 ;
  wire \rdata_reg[10]_4 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[11]_2 ;
  wire \rdata_reg[11]_3 ;
  wire \rdata_reg[11]_4 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[12]_2 ;
  wire \rdata_reg[12]_3 ;
  wire \rdata_reg[12]_4 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[13]_2 ;
  wire \rdata_reg[13]_3 ;
  wire \rdata_reg[13]_4 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[14]_2 ;
  wire \rdata_reg[14]_3 ;
  wire \rdata_reg[14]_4 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[1]_2 ;
  wire \rdata_reg[1]_3 ;
  wire \rdata_reg[1]_4 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[2]_2 ;
  wire \rdata_reg[2]_3 ;
  wire \rdata_reg[2]_4 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[3]_2 ;
  wire \rdata_reg[3]_3 ;
  wire \rdata_reg[3]_4 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[4]_2 ;
  wire \rdata_reg[4]_3 ;
  wire \rdata_reg[4]_4 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[5]_2 ;
  wire \rdata_reg[5]_3 ;
  wire \rdata_reg[5]_4 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[6]_2 ;
  wire \rdata_reg[6]_3 ;
  wire \rdata_reg[6]_4 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[7]_3 ;
  wire \rdata_reg[7]_4 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[8]_2 ;
  wire \rdata_reg[8]_3 ;
  wire \rdata_reg[8]_4 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg[9]_1 ;
  wire \rdata_reg[9]_2 ;
  wire \rdata_reg[9]_3 ;
  wire \rdata_reg[9]_4 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_0_ce0;
  wire [8:0]\x_5_load_reg_2819_reg[7] ;
  wire [3:0]NLW_m_reg_reg_i_1__9_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__9_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__1
       (.I0(m_reg_reg[1]),
        .I1(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__1
       (.I0(m_reg_reg[0]),
        .I1(m_reg_reg_0[0]),
        .O(m_reg_reg_i_11__1_n_2));
  CARRY4 m_reg_reg_i_1__9
       (.CI(m_reg_reg_i_2__9_n_2),
        .CO(NLW_m_reg_reg_i_1__9_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__9_O_UNCONNECTED[3:1],\x_5_load_reg_2819_reg[7] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__9
       (.CI(m_reg_reg_i_3__9_n_2),
        .CO({m_reg_reg_i_2__9_n_2,m_reg_reg_i_2__9_n_3,m_reg_reg_i_2__9_n_4,m_reg_reg_i_2__9_n_5}),
        .CYINIT(1'b0),
        .DI(m_reg_reg[7:4]),
        .O(\x_5_load_reg_2819_reg[7] [7:4]),
        .S({m_reg_reg_i_4__1_n_2,m_reg_reg_i_5__1_n_2,m_reg_reg_i_6__1_n_2,m_reg_reg_i_7__1_n_2}));
  CARRY4 m_reg_reg_i_3__9
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__9_n_2,m_reg_reg_i_3__9_n_3,m_reg_reg_i_3__9_n_4,m_reg_reg_i_3__9_n_5}),
        .CYINIT(1'b1),
        .DI(m_reg_reg[3:0]),
        .O(\x_5_load_reg_2819_reg[7] [3:0]),
        .S({m_reg_reg_i_8__1_n_2,m_reg_reg_i_9__1_n_2,m_reg_reg_i_10__1_n_2,m_reg_reg_i_11__1_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__1
       (.I0(m_reg_reg[7]),
        .I1(m_reg_reg_0[7]),
        .O(m_reg_reg_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__1
       (.I0(m_reg_reg[6]),
        .I1(m_reg_reg_0[6]),
        .O(m_reg_reg_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__1
       (.I0(m_reg_reg[5]),
        .I1(m_reg_reg_0[5]),
        .O(m_reg_reg_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__1
       (.I0(m_reg_reg[4]),
        .I1(m_reg_reg_0[4]),
        .O(m_reg_reg_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__1
       (.I0(m_reg_reg[3]),
        .I1(m_reg_reg_0[3]),
        .O(m_reg_reg_i_8__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__1
       (.I0(m_reg_reg[2]),
        .I1(m_reg_reg_0[2]),
        .O(m_reg_reg_i_9__1_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_x_5_q1),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_5_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_5_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__25
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_5_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__22
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_5_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__22
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_5_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__23
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_5_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__23
       (.I0(p_175_in),
        .I1(mem_reg_0),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_5_be1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_2 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[0]_3 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[0]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[0]_i_7_n_2 ),
        .I2(\rdata_reg[0]_5 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[0]_7 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[0]_i_7 
       (.I0(int_x_5_q1[0]),
        .I1(DOADO[0]),
        .I2(\rdata[31]_i_10_0 [0]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_2 ),
        .I1(\rdata_reg[10] ),
        .I2(\rdata_reg[10]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[10]_1 ),
        .I5(\rdata_reg[10]_2 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[10]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[10]_i_7_n_2 ),
        .I2(\rdata_reg[10]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[10]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[10]_i_7 
       (.I0(int_x_5_q1[10]),
        .I1(DOADO[10]),
        .I2(\rdata[31]_i_10_0 [10]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[10]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_2 ),
        .I1(\rdata_reg[11] ),
        .I2(\rdata_reg[11]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[11]_1 ),
        .I5(\rdata_reg[11]_2 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[11]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[11]_i_7_n_2 ),
        .I2(\rdata_reg[11]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[11]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[11]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[11]_i_7 
       (.I0(int_x_5_q1[11]),
        .I1(DOADO[11]),
        .I2(\rdata[31]_i_10_0 [11]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[11]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_2 ),
        .I1(\rdata_reg[12] ),
        .I2(\rdata_reg[12]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[12]_1 ),
        .I5(\rdata_reg[12]_2 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[12]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[12]_i_7_n_2 ),
        .I2(\rdata_reg[12]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[12]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[12]_i_7 
       (.I0(int_x_5_q1[12]),
        .I1(DOADO[12]),
        .I2(\rdata[31]_i_10_0 [12]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[12]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_2 ),
        .I1(\rdata_reg[13] ),
        .I2(\rdata_reg[13]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[13]_1 ),
        .I5(\rdata_reg[13]_2 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[13]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[13]_i_7_n_2 ),
        .I2(\rdata_reg[13]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[13]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[13]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[13]_i_7 
       (.I0(int_x_5_q1[13]),
        .I1(DOADO[13]),
        .I2(\rdata[31]_i_10_0 [13]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[13]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_2 ),
        .I1(\rdata_reg[14] ),
        .I2(\rdata_reg[14]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[14]_1 ),
        .I5(\rdata_reg[14]_2 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[14]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[14]_i_7_n_2 ),
        .I2(\rdata_reg[14]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[14]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[14]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[14]_i_7 
       (.I0(int_x_5_q1[14]),
        .I1(DOADO[14]),
        .I2(\rdata[31]_i_10_0 [14]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[14]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_2 ),
        .I1(\rdata_reg[15] ),
        .I2(\rdata_reg[15]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[15]_1 ),
        .I5(\rdata_reg[15]_2 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[15]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[15]_i_7_n_2 ),
        .I2(\rdata_reg[15]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[15]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[15]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[15]_i_7 
       (.I0(int_x_5_q1[15]),
        .I1(DOADO[15]),
        .I2(\rdata[31]_i_10_0 [15]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[15]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[16]_i_13 
       (.I0(int_x_5_q1[16]),
        .I1(DOADO[16]),
        .I2(\rdata[31]_i_10_0 [16]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[16]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[16]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[16]_i_13_n_2 ),
        .I2(\rdata_reg[16] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[16]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[17]_i_13 
       (.I0(int_x_5_q1[17]),
        .I1(DOADO[17]),
        .I2(\rdata[31]_i_10_0 [17]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[17]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[17]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[17]_i_13_n_2 ),
        .I2(\rdata_reg[17] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[17]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_0));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[18]_i_13 
       (.I0(int_x_5_q1[18]),
        .I1(DOADO[18]),
        .I2(\rdata[31]_i_10_0 [18]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[18]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[18]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[18]_i_13_n_2 ),
        .I2(\rdata_reg[18] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[18]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_1));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[19]_i_13 
       (.I0(int_x_5_q1[19]),
        .I1(DOADO[19]),
        .I2(\rdata[31]_i_10_0 [19]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[19]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[19]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[19]_i_13_n_2 ),
        .I2(\rdata_reg[19] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[19]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_2 ),
        .I1(\rdata_reg[1] ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[1]_1 ),
        .I5(\rdata_reg[1]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[1]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[1]_i_7_n_2 ),
        .I2(\rdata_reg[1]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[1]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[1]_i_7 
       (.I0(int_x_5_q1[1]),
        .I1(DOADO[1]),
        .I2(\rdata[31]_i_10_0 [1]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[1]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[20]_i_13 
       (.I0(int_x_5_q1[20]),
        .I1(DOADO[20]),
        .I2(\rdata[31]_i_10_0 [20]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[20]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[20]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[20]_i_13_n_2 ),
        .I2(\rdata_reg[20] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[20]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_3));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[21]_i_13 
       (.I0(int_x_5_q1[21]),
        .I1(DOADO[21]),
        .I2(\rdata[31]_i_10_0 [21]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[21]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[21]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[21]_i_13_n_2 ),
        .I2(\rdata_reg[21] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[21]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_4));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[22]_i_13 
       (.I0(int_x_5_q1[22]),
        .I1(DOADO[22]),
        .I2(\rdata[31]_i_10_0 [22]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[22]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[22]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[22]_i_13_n_2 ),
        .I2(\rdata_reg[22] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[22]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_5));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[23]_i_13 
       (.I0(int_x_5_q1[23]),
        .I1(DOADO[23]),
        .I2(\rdata[31]_i_10_0 [23]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[23]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[23]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[23]_i_13_n_2 ),
        .I2(\rdata_reg[23] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[23]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_6));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[24]_i_13 
       (.I0(int_x_5_q1[24]),
        .I1(DOADO[24]),
        .I2(\rdata[31]_i_10_0 [24]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[24]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[24]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[24]_i_13_n_2 ),
        .I2(\rdata_reg[24] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[24]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_7));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[25]_i_13 
       (.I0(int_x_5_q1[25]),
        .I1(DOADO[25]),
        .I2(\rdata[31]_i_10_0 [25]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[25]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[25]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[25]_i_13_n_2 ),
        .I2(\rdata_reg[25] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[25]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_8));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[26]_i_13 
       (.I0(int_x_5_q1[26]),
        .I1(DOADO[26]),
        .I2(\rdata[31]_i_10_0 [26]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[26]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[26]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[26]_i_13_n_2 ),
        .I2(\rdata_reg[26] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[26]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_9));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[27]_i_13 
       (.I0(int_x_5_q1[27]),
        .I1(DOADO[27]),
        .I2(\rdata[31]_i_10_0 [27]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[27]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[27]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[27]_i_13_n_2 ),
        .I2(\rdata_reg[27] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[27]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_10));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[28]_i_13 
       (.I0(int_x_5_q1[28]),
        .I1(DOADO[28]),
        .I2(\rdata[31]_i_10_0 [28]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[28]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[28]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[28]_i_13_n_2 ),
        .I2(\rdata_reg[28] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[28]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_11));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[29]_i_13 
       (.I0(int_x_5_q1[29]),
        .I1(DOADO[29]),
        .I2(\rdata[31]_i_10_0 [29]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[29]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[29]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[29]_i_13_n_2 ),
        .I2(\rdata_reg[29] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[29]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_2 ),
        .I1(\rdata_reg[2] ),
        .I2(\rdata_reg[2]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[2]_1 ),
        .I5(\rdata_reg[2]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[2]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[2]_i_7_n_2 ),
        .I2(\rdata_reg[2]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[2]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[2]_i_7 
       (.I0(int_x_5_q1[2]),
        .I1(DOADO[2]),
        .I2(\rdata[31]_i_10_0 [2]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[2]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[30]_i_13 
       (.I0(int_x_5_q1[30]),
        .I1(DOADO[30]),
        .I2(\rdata[31]_i_10_0 [30]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[30]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[30]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[30]_i_13_n_2 ),
        .I2(\rdata_reg[30] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[30]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_13));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[31]_i_10 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[31]_i_30_n_2 ),
        .I2(\rdata_reg[31] ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[31]_0 ),
        .I5(\rdata_reg[0]_8 ),
        .O(int_x_8_read_reg_14));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[31]_i_30 
       (.I0(int_x_5_q1[31]),
        .I1(DOADO[31]),
        .I2(\rdata[31]_i_10_0 [31]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[31]_i_30_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_2 ),
        .I1(\rdata_reg[3] ),
        .I2(\rdata_reg[3]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[3]_1 ),
        .I5(\rdata_reg[3]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[3]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[3]_i_7_n_2 ),
        .I2(\rdata_reg[3]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[3]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[3]_i_7 
       (.I0(int_x_5_q1[3]),
        .I1(DOADO[3]),
        .I2(\rdata[31]_i_10_0 [3]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[3]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_2 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[4]_1 ),
        .I5(\rdata_reg[4]_2 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[4]_i_7_n_2 ),
        .I2(\rdata_reg[4]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[4]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[4]_i_7 
       (.I0(int_x_5_q1[4]),
        .I1(DOADO[4]),
        .I2(\rdata[31]_i_10_0 [4]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[4]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_2 ),
        .I1(\rdata_reg[5] ),
        .I2(\rdata_reg[5]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[5]_1 ),
        .I5(\rdata_reg[5]_2 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[5]_i_7_n_2 ),
        .I2(\rdata_reg[5]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[5]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[5]_i_7 
       (.I0(int_x_5_q1[5]),
        .I1(DOADO[5]),
        .I2(\rdata[31]_i_10_0 [5]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[5]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_2 ),
        .I1(\rdata_reg[6] ),
        .I2(\rdata_reg[6]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[6]_1 ),
        .I5(\rdata_reg[6]_2 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[6]_i_7_n_2 ),
        .I2(\rdata_reg[6]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[6]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[6]_i_7 
       (.I0(int_x_5_q1[6]),
        .I1(DOADO[6]),
        .I2(\rdata[31]_i_10_0 [6]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[6]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_2 ),
        .I1(\rdata_reg[7] ),
        .I2(\rdata_reg[7]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[7]_1 ),
        .I5(\rdata_reg[7]_2 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[7]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[7]_i_7_n_2 ),
        .I2(\rdata_reg[7]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[7]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[7]_i_7 
       (.I0(int_x_5_q1[7]),
        .I1(DOADO[7]),
        .I2(\rdata[31]_i_10_0 [7]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[7]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_2 ),
        .I1(\rdata_reg[8] ),
        .I2(\rdata_reg[8]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[8]_1 ),
        .I5(\rdata_reg[8]_2 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[8]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[8]_i_7_n_2 ),
        .I2(\rdata_reg[8]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[8]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[8]_i_7 
       (.I0(int_x_5_q1[8]),
        .I1(DOADO[8]),
        .I2(\rdata[31]_i_10_0 [8]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[8]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_2 ),
        .I1(\rdata_reg[9] ),
        .I2(\rdata_reg[9]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[9]_1 ),
        .I5(\rdata_reg[9]_2 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \rdata[9]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata[9]_i_7_n_2 ),
        .I2(\rdata_reg[9]_3 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[9]_4 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[9]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \rdata[9]_i_7 
       (.I0(int_x_5_q1[9]),
        .I1(DOADO[9]),
        .I2(\rdata[31]_i_10_0 [9]),
        .I3(int_x_7_read),
        .I4(int_x_5_read),
        .I5(int_x_6_read),
        .O(\rdata[9]_i_7_n_2 ));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_57
   (DOADO,
    DOBDO,
    sub_ln15_6_fu_1468_p2,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    p_reg_reg_0,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [8:0]sub_ln15_6_fu_1468_p2;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_6_be1;
  wire int_x_6_ce1;
  wire mem_reg_0;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_10__2_n_2;
  wire p_reg_reg_i_11__2_n_2;
  wire p_reg_reg_i_2__10_n_2;
  wire p_reg_reg_i_2__10_n_3;
  wire p_reg_reg_i_2__10_n_4;
  wire p_reg_reg_i_2__10_n_5;
  wire p_reg_reg_i_3__10_n_2;
  wire p_reg_reg_i_3__10_n_3;
  wire p_reg_reg_i_3__10_n_4;
  wire p_reg_reg_i_3__10_n_5;
  wire p_reg_reg_i_4__2_n_2;
  wire p_reg_reg_i_5__2_n_2;
  wire p_reg_reg_i_6__2_n_2;
  wire p_reg_reg_i_7__2_n_2;
  wire p_reg_reg_i_8__2_n_2;
  wire p_reg_reg_i_9__2_n_2;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_6_fu_1468_p2;
  wire x_0_ce0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__10_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__10_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_6_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_6_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__24
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_6_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__21
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_6_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__21
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_6_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__22
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_6_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__22
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_6_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__2
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(p_reg_reg_i_10__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__2
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_11__2_n_2));
  CARRY4 p_reg_reg_i_1__10
       (.CI(p_reg_reg_i_2__10_n_2),
        .CO(NLW_p_reg_reg_i_1__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__10_O_UNCONNECTED[3:1],sub_ln15_6_fu_1468_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__10
       (.CI(p_reg_reg_i_3__10_n_2),
        .CO({p_reg_reg_i_2__10_n_2,p_reg_reg_i_2__10_n_3,p_reg_reg_i_2__10_n_4,p_reg_reg_i_2__10_n_5}),
        .CYINIT(1'b0),
        .DI(p_reg_reg[7:4]),
        .O(sub_ln15_6_fu_1468_p2[7:4]),
        .S({p_reg_reg_i_4__2_n_2,p_reg_reg_i_5__2_n_2,p_reg_reg_i_6__2_n_2,p_reg_reg_i_7__2_n_2}));
  CARRY4 p_reg_reg_i_3__10
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__10_n_2,p_reg_reg_i_3__10_n_3,p_reg_reg_i_3__10_n_4,p_reg_reg_i_3__10_n_5}),
        .CYINIT(1'b1),
        .DI(p_reg_reg[3:0]),
        .O(sub_ln15_6_fu_1468_p2[3:0]),
        .S({p_reg_reg_i_8__2_n_2,p_reg_reg_i_9__2_n_2,p_reg_reg_i_10__2_n_2,p_reg_reg_i_11__2_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__2
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(p_reg_reg_i_4__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__2
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(p_reg_reg_i_5__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__2
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(p_reg_reg_i_6__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__2
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(p_reg_reg_i_7__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__2
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(p_reg_reg_i_8__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__2
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(p_reg_reg_i_9__2_n_2));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_58
   (mem_reg_0,
    DOBDO,
    \x_7_load_reg_2839_reg[7] ,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    m_reg_reg_0,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]mem_reg_0;
  output [31:0]DOBDO;
  output [8:0]\x_7_load_reg_2839_reg[7] ;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_7_be1;
  wire int_x_7_ce1;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire m_reg_reg_i_10__2_n_2;
  wire m_reg_reg_i_11__2_n_2;
  wire m_reg_reg_i_2__10_n_2;
  wire m_reg_reg_i_2__10_n_3;
  wire m_reg_reg_i_2__10_n_4;
  wire m_reg_reg_i_2__10_n_5;
  wire m_reg_reg_i_3__10_n_2;
  wire m_reg_reg_i_3__10_n_3;
  wire m_reg_reg_i_3__10_n_4;
  wire m_reg_reg_i_3__10_n_5;
  wire m_reg_reg_i_4__2_n_2;
  wire m_reg_reg_i_5__2_n_2;
  wire m_reg_reg_i_6__2_n_2;
  wire m_reg_reg_i_7__2_n_2;
  wire m_reg_reg_i_8__2_n_2;
  wire m_reg_reg_i_9__2_n_2;
  wire [31:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_0_ce0;
  wire [8:0]\x_7_load_reg_2839_reg[7] ;
  wire [3:0]NLW_m_reg_reg_i_1__10_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__10_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__2
       (.I0(m_reg_reg[1]),
        .I1(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__2
       (.I0(m_reg_reg[0]),
        .I1(m_reg_reg_0[0]),
        .O(m_reg_reg_i_11__2_n_2));
  CARRY4 m_reg_reg_i_1__10
       (.CI(m_reg_reg_i_2__10_n_2),
        .CO(NLW_m_reg_reg_i_1__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__10_O_UNCONNECTED[3:1],\x_7_load_reg_2839_reg[7] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__10
       (.CI(m_reg_reg_i_3__10_n_2),
        .CO({m_reg_reg_i_2__10_n_2,m_reg_reg_i_2__10_n_3,m_reg_reg_i_2__10_n_4,m_reg_reg_i_2__10_n_5}),
        .CYINIT(1'b0),
        .DI(m_reg_reg[7:4]),
        .O(\x_7_load_reg_2839_reg[7] [7:4]),
        .S({m_reg_reg_i_4__2_n_2,m_reg_reg_i_5__2_n_2,m_reg_reg_i_6__2_n_2,m_reg_reg_i_7__2_n_2}));
  CARRY4 m_reg_reg_i_3__10
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__10_n_2,m_reg_reg_i_3__10_n_3,m_reg_reg_i_3__10_n_4,m_reg_reg_i_3__10_n_5}),
        .CYINIT(1'b1),
        .DI(m_reg_reg[3:0]),
        .O(\x_7_load_reg_2839_reg[7] [3:0]),
        .S({m_reg_reg_i_8__2_n_2,m_reg_reg_i_9__2_n_2,m_reg_reg_i_10__2_n_2,m_reg_reg_i_11__2_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__2
       (.I0(m_reg_reg[7]),
        .I1(m_reg_reg_0[7]),
        .O(m_reg_reg_i_4__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__2
       (.I0(m_reg_reg[6]),
        .I1(m_reg_reg_0[6]),
        .O(m_reg_reg_i_5__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__2
       (.I0(m_reg_reg[5]),
        .I1(m_reg_reg_0[5]),
        .O(m_reg_reg_i_6__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__2
       (.I0(m_reg_reg[4]),
        .I1(m_reg_reg_0[4]),
        .O(m_reg_reg_i_7__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__2
       (.I0(m_reg_reg[3]),
        .I1(m_reg_reg_0[3]),
        .O(m_reg_reg_i_8__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__2
       (.I0(m_reg_reg[2]),
        .I1(m_reg_reg_0[2]),
        .O(m_reg_reg_i_9__2_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(mem_reg_0),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_7_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_7_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__23
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_7_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__20
       (.I0(p_175_in),
        .I1(mem_reg_1),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_7_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__20
       (.I0(p_175_in),
        .I1(mem_reg_1),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_7_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__21
       (.I0(p_175_in),
        .I1(mem_reg_1),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_7_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__21
       (.I0(p_175_in),
        .I1(mem_reg_1),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_7_be1[0]));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_59
   (mem_reg_0,
    DOBDO,
    sub_ln15_8_fu_1498_p2,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    p_reg_reg,
    p_reg_reg_0,
    mem_reg_1,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]mem_reg_0;
  output [31:0]DOBDO;
  output [8:0]sub_ln15_8_fu_1498_p2;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_8_be1;
  wire int_x_8_ce1;
  wire [31:0]mem_reg_0;
  wire mem_reg_1;
  wire p_175_in;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_10__3_n_2;
  wire p_reg_reg_i_11__3_n_2;
  wire p_reg_reg_i_2__11_n_2;
  wire p_reg_reg_i_2__11_n_3;
  wire p_reg_reg_i_2__11_n_4;
  wire p_reg_reg_i_2__11_n_5;
  wire p_reg_reg_i_3__11_n_2;
  wire p_reg_reg_i_3__11_n_3;
  wire p_reg_reg_i_3__11_n_4;
  wire p_reg_reg_i_3__11_n_5;
  wire p_reg_reg_i_4__3_n_2;
  wire p_reg_reg_i_5__3_n_2;
  wire p_reg_reg_i_6__3_n_2;
  wire p_reg_reg_i_7__3_n_2;
  wire p_reg_reg_i_8__3_n_2;
  wire p_reg_reg_i_9__3_n_2;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]sub_ln15_8_fu_1498_p2;
  wire x_0_ce0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__11_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__11_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(mem_reg_0),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_8_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_8_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__22
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_8_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__19
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_8_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__19
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_8_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__20
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_8_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__20
       (.I0(mem_reg_1),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_8_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__3
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(p_reg_reg_i_10__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__3
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_11__3_n_2));
  CARRY4 p_reg_reg_i_1__11
       (.CI(p_reg_reg_i_2__11_n_2),
        .CO(NLW_p_reg_reg_i_1__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__11_O_UNCONNECTED[3:1],sub_ln15_8_fu_1498_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__11
       (.CI(p_reg_reg_i_3__11_n_2),
        .CO({p_reg_reg_i_2__11_n_2,p_reg_reg_i_2__11_n_3,p_reg_reg_i_2__11_n_4,p_reg_reg_i_2__11_n_5}),
        .CYINIT(1'b0),
        .DI(p_reg_reg[7:4]),
        .O(sub_ln15_8_fu_1498_p2[7:4]),
        .S({p_reg_reg_i_4__3_n_2,p_reg_reg_i_5__3_n_2,p_reg_reg_i_6__3_n_2,p_reg_reg_i_7__3_n_2}));
  CARRY4 p_reg_reg_i_3__11
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__11_n_2,p_reg_reg_i_3__11_n_3,p_reg_reg_i_3__11_n_4,p_reg_reg_i_3__11_n_5}),
        .CYINIT(1'b1),
        .DI(p_reg_reg[3:0]),
        .O(sub_ln15_8_fu_1498_p2[3:0]),
        .S({p_reg_reg_i_8__3_n_2,p_reg_reg_i_9__3_n_2,p_reg_reg_i_10__3_n_2,p_reg_reg_i_11__3_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__3
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(p_reg_reg_i_4__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__3
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(p_reg_reg_i_5__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__3
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(p_reg_reg_i_6__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__3
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(p_reg_reg_i_7__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__3
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(p_reg_reg_i_8__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__3
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(p_reg_reg_i_9__3_n_2));
endmodule

(* ORIG_REF_NAME = "eucHW_control_s_axi_ram" *) 
module design_1_eucHW_0_0_eucHW_control_s_axi_ram_60
   (DOADO,
    DOBDO,
    \x_9_load_reg_2859_reg[7] ,
    ap_clk,
    x_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    m_reg_reg,
    m_reg_reg_0,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    p_175_in,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [8:0]\x_9_load_reg_2859_reg[7] ;
  input ap_clk;
  input x_0_ce0;
  input [3:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input p_175_in;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_x_9_be1;
  wire int_x_9_ce1;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire m_reg_reg_i_10__3_n_2;
  wire m_reg_reg_i_11__3_n_2;
  wire m_reg_reg_i_2__11_n_2;
  wire m_reg_reg_i_2__11_n_3;
  wire m_reg_reg_i_2__11_n_4;
  wire m_reg_reg_i_2__11_n_5;
  wire m_reg_reg_i_3__11_n_2;
  wire m_reg_reg_i_3__11_n_3;
  wire m_reg_reg_i_3__11_n_4;
  wire m_reg_reg_i_3__11_n_5;
  wire m_reg_reg_i_4__3_n_2;
  wire m_reg_reg_i_5__3_n_2;
  wire m_reg_reg_i_6__3_n_2;
  wire m_reg_reg_i_7__3_n_2;
  wire m_reg_reg_i_8__3_n_2;
  wire m_reg_reg_i_9__3_n_2;
  wire mem_reg_0;
  wire p_175_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire x_0_ce0;
  wire [8:0]\x_9_load_reg_2859_reg[7] ;
  wire [3:0]NLW_m_reg_reg_i_1__11_CO_UNCONNECTED;
  wire [3:1]NLW_m_reg_reg_i_1__11_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_10__3
       (.I0(m_reg_reg[1]),
        .I1(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_11__3
       (.I0(m_reg_reg[0]),
        .I1(m_reg_reg_0[0]),
        .O(m_reg_reg_i_11__3_n_2));
  CARRY4 m_reg_reg_i_1__11
       (.CI(m_reg_reg_i_2__11_n_2),
        .CO(NLW_m_reg_reg_i_1__11_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m_reg_reg_i_1__11_O_UNCONNECTED[3:1],\x_9_load_reg_2859_reg[7] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 m_reg_reg_i_2__11
       (.CI(m_reg_reg_i_3__11_n_2),
        .CO({m_reg_reg_i_2__11_n_2,m_reg_reg_i_2__11_n_3,m_reg_reg_i_2__11_n_4,m_reg_reg_i_2__11_n_5}),
        .CYINIT(1'b0),
        .DI(m_reg_reg[7:4]),
        .O(\x_9_load_reg_2859_reg[7] [7:4]),
        .S({m_reg_reg_i_4__3_n_2,m_reg_reg_i_5__3_n_2,m_reg_reg_i_6__3_n_2,m_reg_reg_i_7__3_n_2}));
  CARRY4 m_reg_reg_i_3__11
       (.CI(1'b0),
        .CO({m_reg_reg_i_3__11_n_2,m_reg_reg_i_3__11_n_3,m_reg_reg_i_3__11_n_4,m_reg_reg_i_3__11_n_5}),
        .CYINIT(1'b1),
        .DI(m_reg_reg[3:0]),
        .O(\x_9_load_reg_2859_reg[7] [3:0]),
        .S({m_reg_reg_i_8__3_n_2,m_reg_reg_i_9__3_n_2,m_reg_reg_i_10__3_n_2,m_reg_reg_i_11__3_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_4__3
       (.I0(m_reg_reg[7]),
        .I1(m_reg_reg_0[7]),
        .O(m_reg_reg_i_4__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_5__3
       (.I0(m_reg_reg[6]),
        .I1(m_reg_reg_0[6]),
        .O(m_reg_reg_i_5__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_6__3
       (.I0(m_reg_reg[5]),
        .I1(m_reg_reg_0[5]),
        .O(m_reg_reg_i_6__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_7__3
       (.I0(m_reg_reg[4]),
        .I1(m_reg_reg_0[4]),
        .O(m_reg_reg_i_7__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_8__3
       (.I0(m_reg_reg[3]),
        .I1(m_reg_reg_0[3]),
        .O(m_reg_reg_i_8__3_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    m_reg_reg_i_9__3
       (.I0(m_reg_reg[2]),
        .I1(m_reg_reg_0[2]),
        .O(m_reg_reg_i_9__3_n_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_x_9_ce1),
        .ENBWREN(x_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_x_9_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__21
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_x_9_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__18
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[3]),
        .O(int_x_9_be1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__18
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[2]),
        .O(int_x_9_be1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_4__19
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[1]),
        .O(int_x_9_be1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_5__19
       (.I0(mem_reg_0),
        .I1(p_175_in),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_x_9_be1[0]));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1
   (P,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_fu_1378_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_fu_1378_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [8:0]sub_ln15_fu_1378_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_29 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sub_ln15_fu_1378_p2(sub_ln15_fu_1378_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_0
   (sext_ln15_34_fu_2327_p1,
    CO,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_2_fu_1408_p2,
    P);
  output [17:0]sext_ln15_34_fu_2327_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_2_fu_1408_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [17:0]sext_ln15_34_fu_2327_p1;
  wire [8:0]sub_ln15_2_fu_1408_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_28 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.CO(CO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sext_ln15_34_fu_2327_p1(sext_ln15_34_fu_2327_p1),
        .sub_ln15_2_fu_1408_p2(sub_ln15_2_fu_1408_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_1
   (P,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_4_fu_1438_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_4_fu_1438_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [8:0]sub_ln15_4_fu_1438_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_27 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sub_ln15_4_fu_1438_p2(sub_ln15_4_fu_1438_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_10
   (sext_ln15_52_fu_2431_p1,
    CO,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_22_fu_2100_p2,
    P);
  output [17:0]sext_ln15_52_fu_2431_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_22_fu_2100_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [17:0]sext_ln15_52_fu_2431_p1;
  wire [8:0]sub_ln15_22_fu_2100_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_18 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.CO(CO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sext_ln15_52_fu_2431_p1(sext_ln15_52_fu_2431_p1),
        .sub_ln15_22_fu_2100_p2(sub_ln15_22_fu_2100_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_11
   (P,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_24_fu_2130_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_24_fu_2130_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [8:0]sub_ln15_24_fu_2130_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_17 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sub_ln15_24_fu_2130_p2(sub_ln15_24_fu_2130_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_12
   (sext_ln15_56_fu_2453_p1,
    CO,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_26_fu_2160_p2,
    P);
  output [17:0]sext_ln15_56_fu_2453_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_26_fu_2160_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [17:0]sext_ln15_56_fu_2453_p1;
  wire [8:0]sub_ln15_26_fu_2160_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_16 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.CO(CO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sext_ln15_56_fu_2453_p1(sext_ln15_56_fu_2453_p1),
        .sub_ln15_26_fu_2160_p2(sub_ln15_26_fu_2160_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_13
   (P,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_28_fu_2190_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_28_fu_2190_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [8:0]sub_ln15_28_fu_2190_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_15 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sub_ln15_28_fu_2190_p2(sub_ln15_28_fu_2190_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_14
   (sext_ln15_59_fu_2469_p1,
    CO,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_30_fu_2220_p2,
    P);
  output [17:0]sext_ln15_59_fu_2469_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_30_fu_2220_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [17:0]sext_ln15_59_fu_2469_p1;
  wire [8:0]sub_ln15_30_fu_2220_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.CO(CO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sext_ln15_59_fu_2469_p1(sext_ln15_59_fu_2469_p1),
        .sub_ln15_30_fu_2220_p2(sub_ln15_30_fu_2220_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_2
   (sext_ln15_37_fu_2343_p1,
    CO,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_6_fu_1468_p2,
    P);
  output [17:0]sext_ln15_37_fu_2343_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_6_fu_1468_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [17:0]sext_ln15_37_fu_2343_p1;
  wire [8:0]sub_ln15_6_fu_1468_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_26 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.CO(CO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sext_ln15_37_fu_2343_p1(sext_ln15_37_fu_2343_p1),
        .sub_ln15_6_fu_1468_p2(sub_ln15_6_fu_1468_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_3
   (P,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_8_fu_1498_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_8_fu_1498_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [8:0]sub_ln15_8_fu_1498_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_25 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sub_ln15_8_fu_1498_p2(sub_ln15_8_fu_1498_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_4
   (sext_ln15_41_fu_2365_p1,
    CO,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_10_fu_1528_p2,
    P);
  output [17:0]sext_ln15_41_fu_2365_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_10_fu_1528_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [17:0]sext_ln15_41_fu_2365_p1;
  wire [8:0]sub_ln15_10_fu_1528_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_24 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.CO(CO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sext_ln15_41_fu_2365_p1(sext_ln15_41_fu_2365_p1),
        .sub_ln15_10_fu_1528_p2(sub_ln15_10_fu_1528_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_5
   (P,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_12_fu_1558_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_12_fu_1558_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [8:0]sub_ln15_12_fu_1558_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_23 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sub_ln15_12_fu_1558_p2(sub_ln15_12_fu_1558_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_6
   (sext_ln15_44_fu_2381_p1,
    CO,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_14_fu_1588_p2,
    P);
  output [17:0]sext_ln15_44_fu_2381_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_14_fu_1588_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [17:0]sext_ln15_44_fu_2381_p1;
  wire [8:0]sub_ln15_14_fu_1588_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_22 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.CO(CO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sext_ln15_44_fu_2381_p1(sext_ln15_44_fu_2381_p1),
        .sub_ln15_14_fu_1588_p2(sub_ln15_14_fu_1588_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_7
   (P,
    ap_clk,
    b_reg0,
    Q,
    sub_ln15_16_fu_2010_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]b_reg0;
  input [1:0]Q;
  input [8:0]sub_ln15_16_fu_2010_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]b_reg0;
  wire [8:0]sub_ln15_16_fu_2010_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_21 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .b_reg0(b_reg0),
        .sub_ln15_16_fu_2010_p2(sub_ln15_16_fu_2010_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_8
   (sext_ln15_49_fu_2415_p1,
    CO,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_18_fu_2040_p2,
    P);
  output [17:0]sext_ln15_49_fu_2415_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_18_fu_2040_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [17:0]sext_ln15_49_fu_2415_p1;
  wire [8:0]sub_ln15_18_fu_2040_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_20 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.CO(CO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sext_ln15_49_fu_2415_p1(sext_ln15_49_fu_2415_p1),
        .sub_ln15_18_fu_2040_p2(sub_ln15_18_fu_2040_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_9
   (P,
    ap_clk,
    m_reg_reg,
    Q,
    sub_ln15_20_fu_2070_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg;
  input [1:0]Q;
  input [8:0]sub_ln15_20_fu_2070_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg;
  wire [8:0]sub_ln15_20_fu_2070_p2;

  design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_19 eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .sub_ln15_20_fu_2070_p2(sub_ln15_20_fu_2070_p2));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0
   (sext_ln15_59_fu_2469_p1,
    CO,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_30_fu_2220_p2,
    P);
  output [17:0]sext_ln15_59_fu_2469_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_30_fu_2220_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire \add_ln15_59_reg_3445[11]_i_10_n_2 ;
  wire \add_ln15_59_reg_3445[11]_i_7_n_2 ;
  wire \add_ln15_59_reg_3445[11]_i_8_n_2 ;
  wire \add_ln15_59_reg_3445[11]_i_9_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_10_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_7_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_8_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_9_n_2 ;
  wire \add_ln15_59_reg_3445[19]_i_6_n_2 ;
  wire \add_ln15_59_reg_3445[19]_i_7_n_2 ;
  wire \add_ln15_59_reg_3445[19]_i_8_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_10_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_7_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_8_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_9_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_10_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_7_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_8_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_9_n_2 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_2_n_2 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_2_n_3 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_2_n_4 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_2_n_5 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_2_n_2 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_2_n_3 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_2_n_4 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_2_n_5 ;
  wire \add_ln15_59_reg_3445_reg[19]_i_2_n_5 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_2_n_2 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_2_n_3 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_2_n_4 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_2_n_5 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_2_n_2 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_2_n_3 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_2_n_4 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_2_n_5 ;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [17:0]sext_ln15_59_fu_2469_p1;
  wire [8:0]sub_ln15_30_fu_2220_p2;
  wire [3:1]\NLW_add_ln15_59_reg_3445_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln15_59_reg_3445_reg[19]_i_2_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_10 
       (.I0(p_reg_reg_n_99),
        .I1(P[8]),
        .O(\add_ln15_59_reg_3445[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_7 
       (.I0(p_reg_reg_n_96),
        .I1(P[11]),
        .O(\add_ln15_59_reg_3445[11]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_8 
       (.I0(p_reg_reg_n_97),
        .I1(P[10]),
        .O(\add_ln15_59_reg_3445[11]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_9 
       (.I0(p_reg_reg_n_98),
        .I1(P[9]),
        .O(\add_ln15_59_reg_3445[11]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_10 
       (.I0(p_reg_reg_n_95),
        .I1(P[12]),
        .O(\add_ln15_59_reg_3445[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_7 
       (.I0(p_reg_reg_n_92),
        .I1(P[15]),
        .O(\add_ln15_59_reg_3445[15]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_8 
       (.I0(p_reg_reg_n_93),
        .I1(P[14]),
        .O(\add_ln15_59_reg_3445[15]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_9 
       (.I0(p_reg_reg_n_94),
        .I1(P[13]),
        .O(\add_ln15_59_reg_3445[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_59_reg_3445[19]_i_6 
       (.I0(p_reg_reg_n_90),
        .O(\add_ln15_59_reg_3445[19]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[19]_i_7 
       (.I0(p_reg_reg_n_90),
        .I1(P[17]),
        .O(\add_ln15_59_reg_3445[19]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[19]_i_8 
       (.I0(p_reg_reg_n_91),
        .I1(P[16]),
        .O(\add_ln15_59_reg_3445[19]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_10 
       (.I0(p_reg_reg_n_107),
        .I1(P[0]),
        .O(\add_ln15_59_reg_3445[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_7 
       (.I0(p_reg_reg_n_104),
        .I1(P[3]),
        .O(\add_ln15_59_reg_3445[3]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_8 
       (.I0(p_reg_reg_n_105),
        .I1(P[2]),
        .O(\add_ln15_59_reg_3445[3]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_9 
       (.I0(p_reg_reg_n_106),
        .I1(P[1]),
        .O(\add_ln15_59_reg_3445[3]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_10 
       (.I0(p_reg_reg_n_103),
        .I1(P[4]),
        .O(\add_ln15_59_reg_3445[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_7 
       (.I0(p_reg_reg_n_100),
        .I1(P[7]),
        .O(\add_ln15_59_reg_3445[7]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_8 
       (.I0(p_reg_reg_n_101),
        .I1(P[6]),
        .O(\add_ln15_59_reg_3445[7]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_9 
       (.I0(p_reg_reg_n_102),
        .I1(P[5]),
        .O(\add_ln15_59_reg_3445[7]_i_9_n_2 ));
  CARRY4 \add_ln15_59_reg_3445_reg[11]_i_2 
       (.CI(\add_ln15_59_reg_3445_reg[7]_i_2_n_2 ),
        .CO({\add_ln15_59_reg_3445_reg[11]_i_2_n_2 ,\add_ln15_59_reg_3445_reg[11]_i_2_n_3 ,\add_ln15_59_reg_3445_reg[11]_i_2_n_4 ,\add_ln15_59_reg_3445_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99}),
        .O(sext_ln15_59_fu_2469_p1[11:8]),
        .S({\add_ln15_59_reg_3445[11]_i_7_n_2 ,\add_ln15_59_reg_3445[11]_i_8_n_2 ,\add_ln15_59_reg_3445[11]_i_9_n_2 ,\add_ln15_59_reg_3445[11]_i_10_n_2 }));
  CARRY4 \add_ln15_59_reg_3445_reg[15]_i_2 
       (.CI(\add_ln15_59_reg_3445_reg[11]_i_2_n_2 ),
        .CO({\add_ln15_59_reg_3445_reg[15]_i_2_n_2 ,\add_ln15_59_reg_3445_reg[15]_i_2_n_3 ,\add_ln15_59_reg_3445_reg[15]_i_2_n_4 ,\add_ln15_59_reg_3445_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(sext_ln15_59_fu_2469_p1[15:12]),
        .S({\add_ln15_59_reg_3445[15]_i_7_n_2 ,\add_ln15_59_reg_3445[15]_i_8_n_2 ,\add_ln15_59_reg_3445[15]_i_9_n_2 ,\add_ln15_59_reg_3445[15]_i_10_n_2 }));
  CARRY4 \add_ln15_59_reg_3445_reg[19]_i_2 
       (.CI(\add_ln15_59_reg_3445_reg[15]_i_2_n_2 ),
        .CO({\NLW_add_ln15_59_reg_3445_reg[19]_i_2_CO_UNCONNECTED [3],CO,\NLW_add_ln15_59_reg_3445_reg[19]_i_2_CO_UNCONNECTED [1],\add_ln15_59_reg_3445_reg[19]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln15_59_reg_3445[19]_i_6_n_2 ,p_reg_reg_n_91}),
        .O({\NLW_add_ln15_59_reg_3445_reg[19]_i_2_O_UNCONNECTED [3:2],sext_ln15_59_fu_2469_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln15_59_reg_3445[19]_i_7_n_2 ,\add_ln15_59_reg_3445[19]_i_8_n_2 }));
  CARRY4 \add_ln15_59_reg_3445_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln15_59_reg_3445_reg[3]_i_2_n_2 ,\add_ln15_59_reg_3445_reg[3]_i_2_n_3 ,\add_ln15_59_reg_3445_reg[3]_i_2_n_4 ,\add_ln15_59_reg_3445_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .O(sext_ln15_59_fu_2469_p1[3:0]),
        .S({\add_ln15_59_reg_3445[3]_i_7_n_2 ,\add_ln15_59_reg_3445[3]_i_8_n_2 ,\add_ln15_59_reg_3445[3]_i_9_n_2 ,\add_ln15_59_reg_3445[3]_i_10_n_2 }));
  CARRY4 \add_ln15_59_reg_3445_reg[7]_i_2 
       (.CI(\add_ln15_59_reg_3445_reg[3]_i_2_n_2 ),
        .CO({\add_ln15_59_reg_3445_reg[7]_i_2_n_2 ,\add_ln15_59_reg_3445_reg[7]_i_2_n_3 ,\add_ln15_59_reg_3445_reg[7]_i_2_n_4 ,\add_ln15_59_reg_3445_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103}),
        .O(sext_ln15_59_fu_2469_p1[7:4]),
        .S({\add_ln15_59_reg_3445[7]_i_7_n_2 ,\add_ln15_59_reg_3445[7]_i_8_n_2 ,\add_ln15_59_reg_3445[7]_i_9_n_2 ,\add_ln15_59_reg_3445[7]_i_10_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2[8],sub_ln15_30_fu_2220_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_15
   (P,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_28_fu_2190_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_28_fu_2190_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire [8:0]sub_ln15_28_fu_2190_p2;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2[8],sub_ln15_28_fu_2190_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_16
   (sext_ln15_56_fu_2453_p1,
    CO,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_26_fu_2160_p2,
    P);
  output [17:0]sext_ln15_56_fu_2453_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_26_fu_2160_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire \add_ln15_59_reg_3445[11]_i_12_n_2 ;
  wire \add_ln15_59_reg_3445[11]_i_13_n_2 ;
  wire \add_ln15_59_reg_3445[11]_i_14_n_2 ;
  wire \add_ln15_59_reg_3445[11]_i_15_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_12_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_13_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_14_n_2 ;
  wire \add_ln15_59_reg_3445[15]_i_15_n_2 ;
  wire \add_ln15_59_reg_3445[19]_i_10_n_2 ;
  wire \add_ln15_59_reg_3445[19]_i_11_n_2 ;
  wire \add_ln15_59_reg_3445[19]_i_12_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_12_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_13_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_14_n_2 ;
  wire \add_ln15_59_reg_3445[3]_i_15_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_12_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_13_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_14_n_2 ;
  wire \add_ln15_59_reg_3445[7]_i_15_n_2 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_11_n_2 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_11_n_3 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_11_n_4 ;
  wire \add_ln15_59_reg_3445_reg[11]_i_11_n_5 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_11_n_2 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_11_n_3 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_11_n_4 ;
  wire \add_ln15_59_reg_3445_reg[15]_i_11_n_5 ;
  wire \add_ln15_59_reg_3445_reg[19]_i_9_n_5 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_11_n_2 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_11_n_3 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_11_n_4 ;
  wire \add_ln15_59_reg_3445_reg[3]_i_11_n_5 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_11_n_2 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_11_n_3 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_11_n_4 ;
  wire \add_ln15_59_reg_3445_reg[7]_i_11_n_5 ;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [17:0]sext_ln15_56_fu_2453_p1;
  wire [8:0]sub_ln15_26_fu_2160_p2;
  wire [3:1]\NLW_add_ln15_59_reg_3445_reg[19]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln15_59_reg_3445_reg[19]_i_9_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_12 
       (.I0(p_reg_reg_n_96),
        .I1(P[11]),
        .O(\add_ln15_59_reg_3445[11]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_13 
       (.I0(p_reg_reg_n_97),
        .I1(P[10]),
        .O(\add_ln15_59_reg_3445[11]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_14 
       (.I0(p_reg_reg_n_98),
        .I1(P[9]),
        .O(\add_ln15_59_reg_3445[11]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[11]_i_15 
       (.I0(p_reg_reg_n_99),
        .I1(P[8]),
        .O(\add_ln15_59_reg_3445[11]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_12 
       (.I0(p_reg_reg_n_92),
        .I1(P[15]),
        .O(\add_ln15_59_reg_3445[15]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_13 
       (.I0(p_reg_reg_n_93),
        .I1(P[14]),
        .O(\add_ln15_59_reg_3445[15]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_14 
       (.I0(p_reg_reg_n_94),
        .I1(P[13]),
        .O(\add_ln15_59_reg_3445[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[15]_i_15 
       (.I0(p_reg_reg_n_95),
        .I1(P[12]),
        .O(\add_ln15_59_reg_3445[15]_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_59_reg_3445[19]_i_10 
       (.I0(p_reg_reg_n_90),
        .O(\add_ln15_59_reg_3445[19]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[19]_i_11 
       (.I0(p_reg_reg_n_90),
        .I1(P[17]),
        .O(\add_ln15_59_reg_3445[19]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[19]_i_12 
       (.I0(p_reg_reg_n_91),
        .I1(P[16]),
        .O(\add_ln15_59_reg_3445[19]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_12 
       (.I0(p_reg_reg_n_104),
        .I1(P[3]),
        .O(\add_ln15_59_reg_3445[3]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_13 
       (.I0(p_reg_reg_n_105),
        .I1(P[2]),
        .O(\add_ln15_59_reg_3445[3]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_14 
       (.I0(p_reg_reg_n_106),
        .I1(P[1]),
        .O(\add_ln15_59_reg_3445[3]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[3]_i_15 
       (.I0(p_reg_reg_n_107),
        .I1(P[0]),
        .O(\add_ln15_59_reg_3445[3]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_12 
       (.I0(p_reg_reg_n_100),
        .I1(P[7]),
        .O(\add_ln15_59_reg_3445[7]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_13 
       (.I0(p_reg_reg_n_101),
        .I1(P[6]),
        .O(\add_ln15_59_reg_3445[7]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_14 
       (.I0(p_reg_reg_n_102),
        .I1(P[5]),
        .O(\add_ln15_59_reg_3445[7]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_59_reg_3445[7]_i_15 
       (.I0(p_reg_reg_n_103),
        .I1(P[4]),
        .O(\add_ln15_59_reg_3445[7]_i_15_n_2 ));
  CARRY4 \add_ln15_59_reg_3445_reg[11]_i_11 
       (.CI(\add_ln15_59_reg_3445_reg[7]_i_11_n_2 ),
        .CO({\add_ln15_59_reg_3445_reg[11]_i_11_n_2 ,\add_ln15_59_reg_3445_reg[11]_i_11_n_3 ,\add_ln15_59_reg_3445_reg[11]_i_11_n_4 ,\add_ln15_59_reg_3445_reg[11]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99}),
        .O(sext_ln15_56_fu_2453_p1[11:8]),
        .S({\add_ln15_59_reg_3445[11]_i_12_n_2 ,\add_ln15_59_reg_3445[11]_i_13_n_2 ,\add_ln15_59_reg_3445[11]_i_14_n_2 ,\add_ln15_59_reg_3445[11]_i_15_n_2 }));
  CARRY4 \add_ln15_59_reg_3445_reg[15]_i_11 
       (.CI(\add_ln15_59_reg_3445_reg[11]_i_11_n_2 ),
        .CO({\add_ln15_59_reg_3445_reg[15]_i_11_n_2 ,\add_ln15_59_reg_3445_reg[15]_i_11_n_3 ,\add_ln15_59_reg_3445_reg[15]_i_11_n_4 ,\add_ln15_59_reg_3445_reg[15]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(sext_ln15_56_fu_2453_p1[15:12]),
        .S({\add_ln15_59_reg_3445[15]_i_12_n_2 ,\add_ln15_59_reg_3445[15]_i_13_n_2 ,\add_ln15_59_reg_3445[15]_i_14_n_2 ,\add_ln15_59_reg_3445[15]_i_15_n_2 }));
  CARRY4 \add_ln15_59_reg_3445_reg[19]_i_9 
       (.CI(\add_ln15_59_reg_3445_reg[15]_i_11_n_2 ),
        .CO({\NLW_add_ln15_59_reg_3445_reg[19]_i_9_CO_UNCONNECTED [3],CO,\NLW_add_ln15_59_reg_3445_reg[19]_i_9_CO_UNCONNECTED [1],\add_ln15_59_reg_3445_reg[19]_i_9_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln15_59_reg_3445[19]_i_10_n_2 ,p_reg_reg_n_91}),
        .O({\NLW_add_ln15_59_reg_3445_reg[19]_i_9_O_UNCONNECTED [3:2],sext_ln15_56_fu_2453_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln15_59_reg_3445[19]_i_11_n_2 ,\add_ln15_59_reg_3445[19]_i_12_n_2 }));
  CARRY4 \add_ln15_59_reg_3445_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\add_ln15_59_reg_3445_reg[3]_i_11_n_2 ,\add_ln15_59_reg_3445_reg[3]_i_11_n_3 ,\add_ln15_59_reg_3445_reg[3]_i_11_n_4 ,\add_ln15_59_reg_3445_reg[3]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .O(sext_ln15_56_fu_2453_p1[3:0]),
        .S({\add_ln15_59_reg_3445[3]_i_12_n_2 ,\add_ln15_59_reg_3445[3]_i_13_n_2 ,\add_ln15_59_reg_3445[3]_i_14_n_2 ,\add_ln15_59_reg_3445[3]_i_15_n_2 }));
  CARRY4 \add_ln15_59_reg_3445_reg[7]_i_11 
       (.CI(\add_ln15_59_reg_3445_reg[3]_i_11_n_2 ),
        .CO({\add_ln15_59_reg_3445_reg[7]_i_11_n_2 ,\add_ln15_59_reg_3445_reg[7]_i_11_n_3 ,\add_ln15_59_reg_3445_reg[7]_i_11_n_4 ,\add_ln15_59_reg_3445_reg[7]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103}),
        .O(sext_ln15_56_fu_2453_p1[7:4]),
        .S({\add_ln15_59_reg_3445[7]_i_12_n_2 ,\add_ln15_59_reg_3445[7]_i_13_n_2 ,\add_ln15_59_reg_3445[7]_i_14_n_2 ,\add_ln15_59_reg_3445[7]_i_15_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2[8],sub_ln15_26_fu_2160_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_17
   (P,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_24_fu_2130_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_24_fu_2130_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire [8:0]sub_ln15_24_fu_2130_p2;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2[8],sub_ln15_24_fu_2130_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_18
   (sext_ln15_52_fu_2431_p1,
    CO,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_22_fu_2100_p2,
    P);
  output [17:0]sext_ln15_52_fu_2431_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_22_fu_2100_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire \add_ln15_52_reg_3440[11]_i_10_n_2 ;
  wire \add_ln15_52_reg_3440[11]_i_7_n_2 ;
  wire \add_ln15_52_reg_3440[11]_i_8_n_2 ;
  wire \add_ln15_52_reg_3440[11]_i_9_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_10_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_7_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_8_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_9_n_2 ;
  wire \add_ln15_52_reg_3440[19]_i_6_n_2 ;
  wire \add_ln15_52_reg_3440[19]_i_7_n_2 ;
  wire \add_ln15_52_reg_3440[19]_i_8_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_10_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_7_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_8_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_9_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_10_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_7_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_8_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_9_n_2 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_2_n_2 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_2_n_3 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_2_n_4 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_2_n_5 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_2_n_2 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_2_n_3 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_2_n_4 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_2_n_5 ;
  wire \add_ln15_52_reg_3440_reg[19]_i_2_n_5 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_2_n_2 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_2_n_3 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_2_n_4 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_2_n_5 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_2_n_2 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_2_n_3 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_2_n_4 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_2_n_5 ;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [17:0]sext_ln15_52_fu_2431_p1;
  wire [8:0]sub_ln15_22_fu_2100_p2;
  wire [3:1]\NLW_add_ln15_52_reg_3440_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln15_52_reg_3440_reg[19]_i_2_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_10 
       (.I0(p_reg_reg_n_99),
        .I1(P[8]),
        .O(\add_ln15_52_reg_3440[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_7 
       (.I0(p_reg_reg_n_96),
        .I1(P[11]),
        .O(\add_ln15_52_reg_3440[11]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_8 
       (.I0(p_reg_reg_n_97),
        .I1(P[10]),
        .O(\add_ln15_52_reg_3440[11]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_9 
       (.I0(p_reg_reg_n_98),
        .I1(P[9]),
        .O(\add_ln15_52_reg_3440[11]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_10 
       (.I0(p_reg_reg_n_95),
        .I1(P[12]),
        .O(\add_ln15_52_reg_3440[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_7 
       (.I0(p_reg_reg_n_92),
        .I1(P[15]),
        .O(\add_ln15_52_reg_3440[15]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_8 
       (.I0(p_reg_reg_n_93),
        .I1(P[14]),
        .O(\add_ln15_52_reg_3440[15]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_9 
       (.I0(p_reg_reg_n_94),
        .I1(P[13]),
        .O(\add_ln15_52_reg_3440[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_52_reg_3440[19]_i_6 
       (.I0(p_reg_reg_n_90),
        .O(\add_ln15_52_reg_3440[19]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[19]_i_7 
       (.I0(p_reg_reg_n_90),
        .I1(P[17]),
        .O(\add_ln15_52_reg_3440[19]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[19]_i_8 
       (.I0(p_reg_reg_n_91),
        .I1(P[16]),
        .O(\add_ln15_52_reg_3440[19]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_10 
       (.I0(p_reg_reg_n_107),
        .I1(P[0]),
        .O(\add_ln15_52_reg_3440[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_7 
       (.I0(p_reg_reg_n_104),
        .I1(P[3]),
        .O(\add_ln15_52_reg_3440[3]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_8 
       (.I0(p_reg_reg_n_105),
        .I1(P[2]),
        .O(\add_ln15_52_reg_3440[3]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_9 
       (.I0(p_reg_reg_n_106),
        .I1(P[1]),
        .O(\add_ln15_52_reg_3440[3]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_10 
       (.I0(p_reg_reg_n_103),
        .I1(P[4]),
        .O(\add_ln15_52_reg_3440[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_7 
       (.I0(p_reg_reg_n_100),
        .I1(P[7]),
        .O(\add_ln15_52_reg_3440[7]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_8 
       (.I0(p_reg_reg_n_101),
        .I1(P[6]),
        .O(\add_ln15_52_reg_3440[7]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_9 
       (.I0(p_reg_reg_n_102),
        .I1(P[5]),
        .O(\add_ln15_52_reg_3440[7]_i_9_n_2 ));
  CARRY4 \add_ln15_52_reg_3440_reg[11]_i_2 
       (.CI(\add_ln15_52_reg_3440_reg[7]_i_2_n_2 ),
        .CO({\add_ln15_52_reg_3440_reg[11]_i_2_n_2 ,\add_ln15_52_reg_3440_reg[11]_i_2_n_3 ,\add_ln15_52_reg_3440_reg[11]_i_2_n_4 ,\add_ln15_52_reg_3440_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99}),
        .O(sext_ln15_52_fu_2431_p1[11:8]),
        .S({\add_ln15_52_reg_3440[11]_i_7_n_2 ,\add_ln15_52_reg_3440[11]_i_8_n_2 ,\add_ln15_52_reg_3440[11]_i_9_n_2 ,\add_ln15_52_reg_3440[11]_i_10_n_2 }));
  CARRY4 \add_ln15_52_reg_3440_reg[15]_i_2 
       (.CI(\add_ln15_52_reg_3440_reg[11]_i_2_n_2 ),
        .CO({\add_ln15_52_reg_3440_reg[15]_i_2_n_2 ,\add_ln15_52_reg_3440_reg[15]_i_2_n_3 ,\add_ln15_52_reg_3440_reg[15]_i_2_n_4 ,\add_ln15_52_reg_3440_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(sext_ln15_52_fu_2431_p1[15:12]),
        .S({\add_ln15_52_reg_3440[15]_i_7_n_2 ,\add_ln15_52_reg_3440[15]_i_8_n_2 ,\add_ln15_52_reg_3440[15]_i_9_n_2 ,\add_ln15_52_reg_3440[15]_i_10_n_2 }));
  CARRY4 \add_ln15_52_reg_3440_reg[19]_i_2 
       (.CI(\add_ln15_52_reg_3440_reg[15]_i_2_n_2 ),
        .CO({\NLW_add_ln15_52_reg_3440_reg[19]_i_2_CO_UNCONNECTED [3],CO,\NLW_add_ln15_52_reg_3440_reg[19]_i_2_CO_UNCONNECTED [1],\add_ln15_52_reg_3440_reg[19]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln15_52_reg_3440[19]_i_6_n_2 ,p_reg_reg_n_91}),
        .O({\NLW_add_ln15_52_reg_3440_reg[19]_i_2_O_UNCONNECTED [3:2],sext_ln15_52_fu_2431_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln15_52_reg_3440[19]_i_7_n_2 ,\add_ln15_52_reg_3440[19]_i_8_n_2 }));
  CARRY4 \add_ln15_52_reg_3440_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln15_52_reg_3440_reg[3]_i_2_n_2 ,\add_ln15_52_reg_3440_reg[3]_i_2_n_3 ,\add_ln15_52_reg_3440_reg[3]_i_2_n_4 ,\add_ln15_52_reg_3440_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .O(sext_ln15_52_fu_2431_p1[3:0]),
        .S({\add_ln15_52_reg_3440[3]_i_7_n_2 ,\add_ln15_52_reg_3440[3]_i_8_n_2 ,\add_ln15_52_reg_3440[3]_i_9_n_2 ,\add_ln15_52_reg_3440[3]_i_10_n_2 }));
  CARRY4 \add_ln15_52_reg_3440_reg[7]_i_2 
       (.CI(\add_ln15_52_reg_3440_reg[3]_i_2_n_2 ),
        .CO({\add_ln15_52_reg_3440_reg[7]_i_2_n_2 ,\add_ln15_52_reg_3440_reg[7]_i_2_n_3 ,\add_ln15_52_reg_3440_reg[7]_i_2_n_4 ,\add_ln15_52_reg_3440_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103}),
        .O(sext_ln15_52_fu_2431_p1[7:4]),
        .S({\add_ln15_52_reg_3440[7]_i_7_n_2 ,\add_ln15_52_reg_3440[7]_i_8_n_2 ,\add_ln15_52_reg_3440[7]_i_9_n_2 ,\add_ln15_52_reg_3440[7]_i_10_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2[8],sub_ln15_22_fu_2100_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_19
   (P,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_20_fu_2070_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_20_fu_2070_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire [8:0]sub_ln15_20_fu_2070_p2;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2[8],sub_ln15_20_fu_2070_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_20
   (sext_ln15_49_fu_2415_p1,
    CO,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_18_fu_2040_p2,
    P);
  output [17:0]sext_ln15_49_fu_2415_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_18_fu_2040_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire \add_ln15_52_reg_3440[11]_i_12_n_2 ;
  wire \add_ln15_52_reg_3440[11]_i_13_n_2 ;
  wire \add_ln15_52_reg_3440[11]_i_14_n_2 ;
  wire \add_ln15_52_reg_3440[11]_i_15_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_12_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_13_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_14_n_2 ;
  wire \add_ln15_52_reg_3440[15]_i_15_n_2 ;
  wire \add_ln15_52_reg_3440[19]_i_10_n_2 ;
  wire \add_ln15_52_reg_3440[19]_i_11_n_2 ;
  wire \add_ln15_52_reg_3440[19]_i_12_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_12_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_13_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_14_n_2 ;
  wire \add_ln15_52_reg_3440[3]_i_15_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_12_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_13_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_14_n_2 ;
  wire \add_ln15_52_reg_3440[7]_i_15_n_2 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_11_n_2 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_11_n_3 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_11_n_4 ;
  wire \add_ln15_52_reg_3440_reg[11]_i_11_n_5 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_11_n_2 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_11_n_3 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_11_n_4 ;
  wire \add_ln15_52_reg_3440_reg[15]_i_11_n_5 ;
  wire \add_ln15_52_reg_3440_reg[19]_i_9_n_5 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_11_n_2 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_11_n_3 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_11_n_4 ;
  wire \add_ln15_52_reg_3440_reg[3]_i_11_n_5 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_11_n_2 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_11_n_3 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_11_n_4 ;
  wire \add_ln15_52_reg_3440_reg[7]_i_11_n_5 ;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [17:0]sext_ln15_49_fu_2415_p1;
  wire [8:0]sub_ln15_18_fu_2040_p2;
  wire [3:1]\NLW_add_ln15_52_reg_3440_reg[19]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln15_52_reg_3440_reg[19]_i_9_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_12 
       (.I0(p_reg_reg_n_96),
        .I1(P[11]),
        .O(\add_ln15_52_reg_3440[11]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_13 
       (.I0(p_reg_reg_n_97),
        .I1(P[10]),
        .O(\add_ln15_52_reg_3440[11]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_14 
       (.I0(p_reg_reg_n_98),
        .I1(P[9]),
        .O(\add_ln15_52_reg_3440[11]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[11]_i_15 
       (.I0(p_reg_reg_n_99),
        .I1(P[8]),
        .O(\add_ln15_52_reg_3440[11]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_12 
       (.I0(p_reg_reg_n_92),
        .I1(P[15]),
        .O(\add_ln15_52_reg_3440[15]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_13 
       (.I0(p_reg_reg_n_93),
        .I1(P[14]),
        .O(\add_ln15_52_reg_3440[15]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_14 
       (.I0(p_reg_reg_n_94),
        .I1(P[13]),
        .O(\add_ln15_52_reg_3440[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[15]_i_15 
       (.I0(p_reg_reg_n_95),
        .I1(P[12]),
        .O(\add_ln15_52_reg_3440[15]_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_52_reg_3440[19]_i_10 
       (.I0(p_reg_reg_n_90),
        .O(\add_ln15_52_reg_3440[19]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[19]_i_11 
       (.I0(p_reg_reg_n_90),
        .I1(P[17]),
        .O(\add_ln15_52_reg_3440[19]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[19]_i_12 
       (.I0(p_reg_reg_n_91),
        .I1(P[16]),
        .O(\add_ln15_52_reg_3440[19]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_12 
       (.I0(p_reg_reg_n_104),
        .I1(P[3]),
        .O(\add_ln15_52_reg_3440[3]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_13 
       (.I0(p_reg_reg_n_105),
        .I1(P[2]),
        .O(\add_ln15_52_reg_3440[3]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_14 
       (.I0(p_reg_reg_n_106),
        .I1(P[1]),
        .O(\add_ln15_52_reg_3440[3]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[3]_i_15 
       (.I0(p_reg_reg_n_107),
        .I1(P[0]),
        .O(\add_ln15_52_reg_3440[3]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_12 
       (.I0(p_reg_reg_n_100),
        .I1(P[7]),
        .O(\add_ln15_52_reg_3440[7]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_13 
       (.I0(p_reg_reg_n_101),
        .I1(P[6]),
        .O(\add_ln15_52_reg_3440[7]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_14 
       (.I0(p_reg_reg_n_102),
        .I1(P[5]),
        .O(\add_ln15_52_reg_3440[7]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_52_reg_3440[7]_i_15 
       (.I0(p_reg_reg_n_103),
        .I1(P[4]),
        .O(\add_ln15_52_reg_3440[7]_i_15_n_2 ));
  CARRY4 \add_ln15_52_reg_3440_reg[11]_i_11 
       (.CI(\add_ln15_52_reg_3440_reg[7]_i_11_n_2 ),
        .CO({\add_ln15_52_reg_3440_reg[11]_i_11_n_2 ,\add_ln15_52_reg_3440_reg[11]_i_11_n_3 ,\add_ln15_52_reg_3440_reg[11]_i_11_n_4 ,\add_ln15_52_reg_3440_reg[11]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99}),
        .O(sext_ln15_49_fu_2415_p1[11:8]),
        .S({\add_ln15_52_reg_3440[11]_i_12_n_2 ,\add_ln15_52_reg_3440[11]_i_13_n_2 ,\add_ln15_52_reg_3440[11]_i_14_n_2 ,\add_ln15_52_reg_3440[11]_i_15_n_2 }));
  CARRY4 \add_ln15_52_reg_3440_reg[15]_i_11 
       (.CI(\add_ln15_52_reg_3440_reg[11]_i_11_n_2 ),
        .CO({\add_ln15_52_reg_3440_reg[15]_i_11_n_2 ,\add_ln15_52_reg_3440_reg[15]_i_11_n_3 ,\add_ln15_52_reg_3440_reg[15]_i_11_n_4 ,\add_ln15_52_reg_3440_reg[15]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(sext_ln15_49_fu_2415_p1[15:12]),
        .S({\add_ln15_52_reg_3440[15]_i_12_n_2 ,\add_ln15_52_reg_3440[15]_i_13_n_2 ,\add_ln15_52_reg_3440[15]_i_14_n_2 ,\add_ln15_52_reg_3440[15]_i_15_n_2 }));
  CARRY4 \add_ln15_52_reg_3440_reg[19]_i_9 
       (.CI(\add_ln15_52_reg_3440_reg[15]_i_11_n_2 ),
        .CO({\NLW_add_ln15_52_reg_3440_reg[19]_i_9_CO_UNCONNECTED [3],CO,\NLW_add_ln15_52_reg_3440_reg[19]_i_9_CO_UNCONNECTED [1],\add_ln15_52_reg_3440_reg[19]_i_9_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln15_52_reg_3440[19]_i_10_n_2 ,p_reg_reg_n_91}),
        .O({\NLW_add_ln15_52_reg_3440_reg[19]_i_9_O_UNCONNECTED [3:2],sext_ln15_49_fu_2415_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln15_52_reg_3440[19]_i_11_n_2 ,\add_ln15_52_reg_3440[19]_i_12_n_2 }));
  CARRY4 \add_ln15_52_reg_3440_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\add_ln15_52_reg_3440_reg[3]_i_11_n_2 ,\add_ln15_52_reg_3440_reg[3]_i_11_n_3 ,\add_ln15_52_reg_3440_reg[3]_i_11_n_4 ,\add_ln15_52_reg_3440_reg[3]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .O(sext_ln15_49_fu_2415_p1[3:0]),
        .S({\add_ln15_52_reg_3440[3]_i_12_n_2 ,\add_ln15_52_reg_3440[3]_i_13_n_2 ,\add_ln15_52_reg_3440[3]_i_14_n_2 ,\add_ln15_52_reg_3440[3]_i_15_n_2 }));
  CARRY4 \add_ln15_52_reg_3440_reg[7]_i_11 
       (.CI(\add_ln15_52_reg_3440_reg[3]_i_11_n_2 ),
        .CO({\add_ln15_52_reg_3440_reg[7]_i_11_n_2 ,\add_ln15_52_reg_3440_reg[7]_i_11_n_3 ,\add_ln15_52_reg_3440_reg[7]_i_11_n_4 ,\add_ln15_52_reg_3440_reg[7]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103}),
        .O(sext_ln15_49_fu_2415_p1[7:4]),
        .S({\add_ln15_52_reg_3440[7]_i_12_n_2 ,\add_ln15_52_reg_3440[7]_i_13_n_2 ,\add_ln15_52_reg_3440[7]_i_14_n_2 ,\add_ln15_52_reg_3440[7]_i_15_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2[8],sub_ln15_18_fu_2040_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_21
   (P,
    ap_clk,
    b_reg0,
    Q,
    sub_ln15_16_fu_2010_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]b_reg0;
  input [1:0]Q;
  input [8:0]sub_ln15_16_fu_2010_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]b_reg0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire [8:0]sub_ln15_16_fu_2010_p2;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0[8],b_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2[8],sub_ln15_16_fu_2010_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_22
   (sext_ln15_44_fu_2381_p1,
    CO,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_14_fu_1588_p2,
    P);
  output [17:0]sext_ln15_44_fu_2381_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_14_fu_1588_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire \add_ln15_44_reg_3430[11]_i_10_n_2 ;
  wire \add_ln15_44_reg_3430[11]_i_7_n_2 ;
  wire \add_ln15_44_reg_3430[11]_i_8_n_2 ;
  wire \add_ln15_44_reg_3430[11]_i_9_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_10_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_7_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_8_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_9_n_2 ;
  wire \add_ln15_44_reg_3430[19]_i_6_n_2 ;
  wire \add_ln15_44_reg_3430[19]_i_7_n_2 ;
  wire \add_ln15_44_reg_3430[19]_i_8_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_10_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_7_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_8_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_9_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_10_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_7_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_8_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_9_n_2 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_2_n_2 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_2_n_3 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_2_n_4 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_2_n_5 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_2_n_2 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_2_n_3 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_2_n_4 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_2_n_5 ;
  wire \add_ln15_44_reg_3430_reg[19]_i_2_n_5 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_2_n_2 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_2_n_3 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_2_n_4 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_2_n_5 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_2_n_2 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_2_n_3 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_2_n_4 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_2_n_5 ;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [17:0]sext_ln15_44_fu_2381_p1;
  wire [8:0]sub_ln15_14_fu_1588_p2;
  wire [3:1]\NLW_add_ln15_44_reg_3430_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln15_44_reg_3430_reg[19]_i_2_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_10 
       (.I0(p_reg_reg_n_99),
        .I1(P[8]),
        .O(\add_ln15_44_reg_3430[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_7 
       (.I0(p_reg_reg_n_96),
        .I1(P[11]),
        .O(\add_ln15_44_reg_3430[11]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_8 
       (.I0(p_reg_reg_n_97),
        .I1(P[10]),
        .O(\add_ln15_44_reg_3430[11]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_9 
       (.I0(p_reg_reg_n_98),
        .I1(P[9]),
        .O(\add_ln15_44_reg_3430[11]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_10 
       (.I0(p_reg_reg_n_95),
        .I1(P[12]),
        .O(\add_ln15_44_reg_3430[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_7 
       (.I0(p_reg_reg_n_92),
        .I1(P[15]),
        .O(\add_ln15_44_reg_3430[15]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_8 
       (.I0(p_reg_reg_n_93),
        .I1(P[14]),
        .O(\add_ln15_44_reg_3430[15]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_9 
       (.I0(p_reg_reg_n_94),
        .I1(P[13]),
        .O(\add_ln15_44_reg_3430[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_44_reg_3430[19]_i_6 
       (.I0(p_reg_reg_n_90),
        .O(\add_ln15_44_reg_3430[19]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[19]_i_7 
       (.I0(p_reg_reg_n_90),
        .I1(P[17]),
        .O(\add_ln15_44_reg_3430[19]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[19]_i_8 
       (.I0(p_reg_reg_n_91),
        .I1(P[16]),
        .O(\add_ln15_44_reg_3430[19]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_10 
       (.I0(p_reg_reg_n_107),
        .I1(P[0]),
        .O(\add_ln15_44_reg_3430[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_7 
       (.I0(p_reg_reg_n_104),
        .I1(P[3]),
        .O(\add_ln15_44_reg_3430[3]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_8 
       (.I0(p_reg_reg_n_105),
        .I1(P[2]),
        .O(\add_ln15_44_reg_3430[3]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_9 
       (.I0(p_reg_reg_n_106),
        .I1(P[1]),
        .O(\add_ln15_44_reg_3430[3]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_10 
       (.I0(p_reg_reg_n_103),
        .I1(P[4]),
        .O(\add_ln15_44_reg_3430[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_7 
       (.I0(p_reg_reg_n_100),
        .I1(P[7]),
        .O(\add_ln15_44_reg_3430[7]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_8 
       (.I0(p_reg_reg_n_101),
        .I1(P[6]),
        .O(\add_ln15_44_reg_3430[7]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_9 
       (.I0(p_reg_reg_n_102),
        .I1(P[5]),
        .O(\add_ln15_44_reg_3430[7]_i_9_n_2 ));
  CARRY4 \add_ln15_44_reg_3430_reg[11]_i_2 
       (.CI(\add_ln15_44_reg_3430_reg[7]_i_2_n_2 ),
        .CO({\add_ln15_44_reg_3430_reg[11]_i_2_n_2 ,\add_ln15_44_reg_3430_reg[11]_i_2_n_3 ,\add_ln15_44_reg_3430_reg[11]_i_2_n_4 ,\add_ln15_44_reg_3430_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99}),
        .O(sext_ln15_44_fu_2381_p1[11:8]),
        .S({\add_ln15_44_reg_3430[11]_i_7_n_2 ,\add_ln15_44_reg_3430[11]_i_8_n_2 ,\add_ln15_44_reg_3430[11]_i_9_n_2 ,\add_ln15_44_reg_3430[11]_i_10_n_2 }));
  CARRY4 \add_ln15_44_reg_3430_reg[15]_i_2 
       (.CI(\add_ln15_44_reg_3430_reg[11]_i_2_n_2 ),
        .CO({\add_ln15_44_reg_3430_reg[15]_i_2_n_2 ,\add_ln15_44_reg_3430_reg[15]_i_2_n_3 ,\add_ln15_44_reg_3430_reg[15]_i_2_n_4 ,\add_ln15_44_reg_3430_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(sext_ln15_44_fu_2381_p1[15:12]),
        .S({\add_ln15_44_reg_3430[15]_i_7_n_2 ,\add_ln15_44_reg_3430[15]_i_8_n_2 ,\add_ln15_44_reg_3430[15]_i_9_n_2 ,\add_ln15_44_reg_3430[15]_i_10_n_2 }));
  CARRY4 \add_ln15_44_reg_3430_reg[19]_i_2 
       (.CI(\add_ln15_44_reg_3430_reg[15]_i_2_n_2 ),
        .CO({\NLW_add_ln15_44_reg_3430_reg[19]_i_2_CO_UNCONNECTED [3],CO,\NLW_add_ln15_44_reg_3430_reg[19]_i_2_CO_UNCONNECTED [1],\add_ln15_44_reg_3430_reg[19]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln15_44_reg_3430[19]_i_6_n_2 ,p_reg_reg_n_91}),
        .O({\NLW_add_ln15_44_reg_3430_reg[19]_i_2_O_UNCONNECTED [3:2],sext_ln15_44_fu_2381_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln15_44_reg_3430[19]_i_7_n_2 ,\add_ln15_44_reg_3430[19]_i_8_n_2 }));
  CARRY4 \add_ln15_44_reg_3430_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln15_44_reg_3430_reg[3]_i_2_n_2 ,\add_ln15_44_reg_3430_reg[3]_i_2_n_3 ,\add_ln15_44_reg_3430_reg[3]_i_2_n_4 ,\add_ln15_44_reg_3430_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .O(sext_ln15_44_fu_2381_p1[3:0]),
        .S({\add_ln15_44_reg_3430[3]_i_7_n_2 ,\add_ln15_44_reg_3430[3]_i_8_n_2 ,\add_ln15_44_reg_3430[3]_i_9_n_2 ,\add_ln15_44_reg_3430[3]_i_10_n_2 }));
  CARRY4 \add_ln15_44_reg_3430_reg[7]_i_2 
       (.CI(\add_ln15_44_reg_3430_reg[3]_i_2_n_2 ),
        .CO({\add_ln15_44_reg_3430_reg[7]_i_2_n_2 ,\add_ln15_44_reg_3430_reg[7]_i_2_n_3 ,\add_ln15_44_reg_3430_reg[7]_i_2_n_4 ,\add_ln15_44_reg_3430_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103}),
        .O(sext_ln15_44_fu_2381_p1[7:4]),
        .S({\add_ln15_44_reg_3430[7]_i_7_n_2 ,\add_ln15_44_reg_3430[7]_i_8_n_2 ,\add_ln15_44_reg_3430[7]_i_9_n_2 ,\add_ln15_44_reg_3430[7]_i_10_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2[8],sub_ln15_14_fu_1588_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[1]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_23
   (P,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_12_fu_1558_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_12_fu_1558_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire [8:0]sub_ln15_12_fu_1558_p2;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2[8],sub_ln15_12_fu_1558_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[1]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_24
   (sext_ln15_41_fu_2365_p1,
    CO,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_10_fu_1528_p2,
    P);
  output [17:0]sext_ln15_41_fu_2365_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_10_fu_1528_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire \add_ln15_44_reg_3430[11]_i_12_n_2 ;
  wire \add_ln15_44_reg_3430[11]_i_13_n_2 ;
  wire \add_ln15_44_reg_3430[11]_i_14_n_2 ;
  wire \add_ln15_44_reg_3430[11]_i_15_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_12_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_13_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_14_n_2 ;
  wire \add_ln15_44_reg_3430[15]_i_15_n_2 ;
  wire \add_ln15_44_reg_3430[19]_i_10_n_2 ;
  wire \add_ln15_44_reg_3430[19]_i_11_n_2 ;
  wire \add_ln15_44_reg_3430[19]_i_12_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_12_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_13_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_14_n_2 ;
  wire \add_ln15_44_reg_3430[3]_i_15_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_12_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_13_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_14_n_2 ;
  wire \add_ln15_44_reg_3430[7]_i_15_n_2 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_11_n_2 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_11_n_3 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_11_n_4 ;
  wire \add_ln15_44_reg_3430_reg[11]_i_11_n_5 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_11_n_2 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_11_n_3 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_11_n_4 ;
  wire \add_ln15_44_reg_3430_reg[15]_i_11_n_5 ;
  wire \add_ln15_44_reg_3430_reg[19]_i_9_n_5 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_11_n_2 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_11_n_3 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_11_n_4 ;
  wire \add_ln15_44_reg_3430_reg[3]_i_11_n_5 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_11_n_2 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_11_n_3 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_11_n_4 ;
  wire \add_ln15_44_reg_3430_reg[7]_i_11_n_5 ;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [17:0]sext_ln15_41_fu_2365_p1;
  wire [8:0]sub_ln15_10_fu_1528_p2;
  wire [3:1]\NLW_add_ln15_44_reg_3430_reg[19]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln15_44_reg_3430_reg[19]_i_9_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_12 
       (.I0(p_reg_reg_n_96),
        .I1(P[11]),
        .O(\add_ln15_44_reg_3430[11]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_13 
       (.I0(p_reg_reg_n_97),
        .I1(P[10]),
        .O(\add_ln15_44_reg_3430[11]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_14 
       (.I0(p_reg_reg_n_98),
        .I1(P[9]),
        .O(\add_ln15_44_reg_3430[11]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[11]_i_15 
       (.I0(p_reg_reg_n_99),
        .I1(P[8]),
        .O(\add_ln15_44_reg_3430[11]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_12 
       (.I0(p_reg_reg_n_92),
        .I1(P[15]),
        .O(\add_ln15_44_reg_3430[15]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_13 
       (.I0(p_reg_reg_n_93),
        .I1(P[14]),
        .O(\add_ln15_44_reg_3430[15]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_14 
       (.I0(p_reg_reg_n_94),
        .I1(P[13]),
        .O(\add_ln15_44_reg_3430[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[15]_i_15 
       (.I0(p_reg_reg_n_95),
        .I1(P[12]),
        .O(\add_ln15_44_reg_3430[15]_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_44_reg_3430[19]_i_10 
       (.I0(p_reg_reg_n_90),
        .O(\add_ln15_44_reg_3430[19]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[19]_i_11 
       (.I0(p_reg_reg_n_90),
        .I1(P[17]),
        .O(\add_ln15_44_reg_3430[19]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[19]_i_12 
       (.I0(p_reg_reg_n_91),
        .I1(P[16]),
        .O(\add_ln15_44_reg_3430[19]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_12 
       (.I0(p_reg_reg_n_104),
        .I1(P[3]),
        .O(\add_ln15_44_reg_3430[3]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_13 
       (.I0(p_reg_reg_n_105),
        .I1(P[2]),
        .O(\add_ln15_44_reg_3430[3]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_14 
       (.I0(p_reg_reg_n_106),
        .I1(P[1]),
        .O(\add_ln15_44_reg_3430[3]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[3]_i_15 
       (.I0(p_reg_reg_n_107),
        .I1(P[0]),
        .O(\add_ln15_44_reg_3430[3]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_12 
       (.I0(p_reg_reg_n_100),
        .I1(P[7]),
        .O(\add_ln15_44_reg_3430[7]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_13 
       (.I0(p_reg_reg_n_101),
        .I1(P[6]),
        .O(\add_ln15_44_reg_3430[7]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_14 
       (.I0(p_reg_reg_n_102),
        .I1(P[5]),
        .O(\add_ln15_44_reg_3430[7]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_44_reg_3430[7]_i_15 
       (.I0(p_reg_reg_n_103),
        .I1(P[4]),
        .O(\add_ln15_44_reg_3430[7]_i_15_n_2 ));
  CARRY4 \add_ln15_44_reg_3430_reg[11]_i_11 
       (.CI(\add_ln15_44_reg_3430_reg[7]_i_11_n_2 ),
        .CO({\add_ln15_44_reg_3430_reg[11]_i_11_n_2 ,\add_ln15_44_reg_3430_reg[11]_i_11_n_3 ,\add_ln15_44_reg_3430_reg[11]_i_11_n_4 ,\add_ln15_44_reg_3430_reg[11]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99}),
        .O(sext_ln15_41_fu_2365_p1[11:8]),
        .S({\add_ln15_44_reg_3430[11]_i_12_n_2 ,\add_ln15_44_reg_3430[11]_i_13_n_2 ,\add_ln15_44_reg_3430[11]_i_14_n_2 ,\add_ln15_44_reg_3430[11]_i_15_n_2 }));
  CARRY4 \add_ln15_44_reg_3430_reg[15]_i_11 
       (.CI(\add_ln15_44_reg_3430_reg[11]_i_11_n_2 ),
        .CO({\add_ln15_44_reg_3430_reg[15]_i_11_n_2 ,\add_ln15_44_reg_3430_reg[15]_i_11_n_3 ,\add_ln15_44_reg_3430_reg[15]_i_11_n_4 ,\add_ln15_44_reg_3430_reg[15]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(sext_ln15_41_fu_2365_p1[15:12]),
        .S({\add_ln15_44_reg_3430[15]_i_12_n_2 ,\add_ln15_44_reg_3430[15]_i_13_n_2 ,\add_ln15_44_reg_3430[15]_i_14_n_2 ,\add_ln15_44_reg_3430[15]_i_15_n_2 }));
  CARRY4 \add_ln15_44_reg_3430_reg[19]_i_9 
       (.CI(\add_ln15_44_reg_3430_reg[15]_i_11_n_2 ),
        .CO({\NLW_add_ln15_44_reg_3430_reg[19]_i_9_CO_UNCONNECTED [3],CO,\NLW_add_ln15_44_reg_3430_reg[19]_i_9_CO_UNCONNECTED [1],\add_ln15_44_reg_3430_reg[19]_i_9_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln15_44_reg_3430[19]_i_10_n_2 ,p_reg_reg_n_91}),
        .O({\NLW_add_ln15_44_reg_3430_reg[19]_i_9_O_UNCONNECTED [3:2],sext_ln15_41_fu_2365_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln15_44_reg_3430[19]_i_11_n_2 ,\add_ln15_44_reg_3430[19]_i_12_n_2 }));
  CARRY4 \add_ln15_44_reg_3430_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\add_ln15_44_reg_3430_reg[3]_i_11_n_2 ,\add_ln15_44_reg_3430_reg[3]_i_11_n_3 ,\add_ln15_44_reg_3430_reg[3]_i_11_n_4 ,\add_ln15_44_reg_3430_reg[3]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .O(sext_ln15_41_fu_2365_p1[3:0]),
        .S({\add_ln15_44_reg_3430[3]_i_12_n_2 ,\add_ln15_44_reg_3430[3]_i_13_n_2 ,\add_ln15_44_reg_3430[3]_i_14_n_2 ,\add_ln15_44_reg_3430[3]_i_15_n_2 }));
  CARRY4 \add_ln15_44_reg_3430_reg[7]_i_11 
       (.CI(\add_ln15_44_reg_3430_reg[3]_i_11_n_2 ),
        .CO({\add_ln15_44_reg_3430_reg[7]_i_11_n_2 ,\add_ln15_44_reg_3430_reg[7]_i_11_n_3 ,\add_ln15_44_reg_3430_reg[7]_i_11_n_4 ,\add_ln15_44_reg_3430_reg[7]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103}),
        .O(sext_ln15_41_fu_2365_p1[7:4]),
        .S({\add_ln15_44_reg_3430[7]_i_12_n_2 ,\add_ln15_44_reg_3430[7]_i_13_n_2 ,\add_ln15_44_reg_3430[7]_i_14_n_2 ,\add_ln15_44_reg_3430[7]_i_15_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2[8],sub_ln15_10_fu_1528_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[1]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_25
   (P,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_8_fu_1498_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_8_fu_1498_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire [8:0]sub_ln15_8_fu_1498_p2;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2[8],sub_ln15_8_fu_1498_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[1]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_26
   (sext_ln15_37_fu_2343_p1,
    CO,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_6_fu_1468_p2,
    P);
  output [17:0]sext_ln15_37_fu_2343_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_6_fu_1468_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire \add_ln15_37_reg_3425[11]_i_10_n_2 ;
  wire \add_ln15_37_reg_3425[11]_i_7_n_2 ;
  wire \add_ln15_37_reg_3425[11]_i_8_n_2 ;
  wire \add_ln15_37_reg_3425[11]_i_9_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_10_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_7_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_8_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_9_n_2 ;
  wire \add_ln15_37_reg_3425[19]_i_6_n_2 ;
  wire \add_ln15_37_reg_3425[19]_i_7_n_2 ;
  wire \add_ln15_37_reg_3425[19]_i_8_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_10_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_7_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_8_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_9_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_10_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_7_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_8_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_9_n_2 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_2_n_2 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_2_n_3 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_2_n_4 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_2_n_5 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_2_n_2 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_2_n_3 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_2_n_4 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_2_n_5 ;
  wire \add_ln15_37_reg_3425_reg[19]_i_2_n_5 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_2_n_2 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_2_n_3 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_2_n_4 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_2_n_5 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_2_n_2 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_2_n_3 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_2_n_4 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_2_n_5 ;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [17:0]sext_ln15_37_fu_2343_p1;
  wire [8:0]sub_ln15_6_fu_1468_p2;
  wire [3:1]\NLW_add_ln15_37_reg_3425_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln15_37_reg_3425_reg[19]_i_2_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_10 
       (.I0(p_reg_reg_n_99),
        .I1(P[8]),
        .O(\add_ln15_37_reg_3425[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_7 
       (.I0(p_reg_reg_n_96),
        .I1(P[11]),
        .O(\add_ln15_37_reg_3425[11]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_8 
       (.I0(p_reg_reg_n_97),
        .I1(P[10]),
        .O(\add_ln15_37_reg_3425[11]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_9 
       (.I0(p_reg_reg_n_98),
        .I1(P[9]),
        .O(\add_ln15_37_reg_3425[11]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_10 
       (.I0(p_reg_reg_n_95),
        .I1(P[12]),
        .O(\add_ln15_37_reg_3425[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_7 
       (.I0(p_reg_reg_n_92),
        .I1(P[15]),
        .O(\add_ln15_37_reg_3425[15]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_8 
       (.I0(p_reg_reg_n_93),
        .I1(P[14]),
        .O(\add_ln15_37_reg_3425[15]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_9 
       (.I0(p_reg_reg_n_94),
        .I1(P[13]),
        .O(\add_ln15_37_reg_3425[15]_i_9_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_37_reg_3425[19]_i_6 
       (.I0(p_reg_reg_n_90),
        .O(\add_ln15_37_reg_3425[19]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[19]_i_7 
       (.I0(p_reg_reg_n_90),
        .I1(P[17]),
        .O(\add_ln15_37_reg_3425[19]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[19]_i_8 
       (.I0(p_reg_reg_n_91),
        .I1(P[16]),
        .O(\add_ln15_37_reg_3425[19]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_10 
       (.I0(p_reg_reg_n_107),
        .I1(P[0]),
        .O(\add_ln15_37_reg_3425[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_7 
       (.I0(p_reg_reg_n_104),
        .I1(P[3]),
        .O(\add_ln15_37_reg_3425[3]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_8 
       (.I0(p_reg_reg_n_105),
        .I1(P[2]),
        .O(\add_ln15_37_reg_3425[3]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_9 
       (.I0(p_reg_reg_n_106),
        .I1(P[1]),
        .O(\add_ln15_37_reg_3425[3]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_10 
       (.I0(p_reg_reg_n_103),
        .I1(P[4]),
        .O(\add_ln15_37_reg_3425[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_7 
       (.I0(p_reg_reg_n_100),
        .I1(P[7]),
        .O(\add_ln15_37_reg_3425[7]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_8 
       (.I0(p_reg_reg_n_101),
        .I1(P[6]),
        .O(\add_ln15_37_reg_3425[7]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_9 
       (.I0(p_reg_reg_n_102),
        .I1(P[5]),
        .O(\add_ln15_37_reg_3425[7]_i_9_n_2 ));
  CARRY4 \add_ln15_37_reg_3425_reg[11]_i_2 
       (.CI(\add_ln15_37_reg_3425_reg[7]_i_2_n_2 ),
        .CO({\add_ln15_37_reg_3425_reg[11]_i_2_n_2 ,\add_ln15_37_reg_3425_reg[11]_i_2_n_3 ,\add_ln15_37_reg_3425_reg[11]_i_2_n_4 ,\add_ln15_37_reg_3425_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99}),
        .O(sext_ln15_37_fu_2343_p1[11:8]),
        .S({\add_ln15_37_reg_3425[11]_i_7_n_2 ,\add_ln15_37_reg_3425[11]_i_8_n_2 ,\add_ln15_37_reg_3425[11]_i_9_n_2 ,\add_ln15_37_reg_3425[11]_i_10_n_2 }));
  CARRY4 \add_ln15_37_reg_3425_reg[15]_i_2 
       (.CI(\add_ln15_37_reg_3425_reg[11]_i_2_n_2 ),
        .CO({\add_ln15_37_reg_3425_reg[15]_i_2_n_2 ,\add_ln15_37_reg_3425_reg[15]_i_2_n_3 ,\add_ln15_37_reg_3425_reg[15]_i_2_n_4 ,\add_ln15_37_reg_3425_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(sext_ln15_37_fu_2343_p1[15:12]),
        .S({\add_ln15_37_reg_3425[15]_i_7_n_2 ,\add_ln15_37_reg_3425[15]_i_8_n_2 ,\add_ln15_37_reg_3425[15]_i_9_n_2 ,\add_ln15_37_reg_3425[15]_i_10_n_2 }));
  CARRY4 \add_ln15_37_reg_3425_reg[19]_i_2 
       (.CI(\add_ln15_37_reg_3425_reg[15]_i_2_n_2 ),
        .CO({\NLW_add_ln15_37_reg_3425_reg[19]_i_2_CO_UNCONNECTED [3],CO,\NLW_add_ln15_37_reg_3425_reg[19]_i_2_CO_UNCONNECTED [1],\add_ln15_37_reg_3425_reg[19]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln15_37_reg_3425[19]_i_6_n_2 ,p_reg_reg_n_91}),
        .O({\NLW_add_ln15_37_reg_3425_reg[19]_i_2_O_UNCONNECTED [3:2],sext_ln15_37_fu_2343_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln15_37_reg_3425[19]_i_7_n_2 ,\add_ln15_37_reg_3425[19]_i_8_n_2 }));
  CARRY4 \add_ln15_37_reg_3425_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln15_37_reg_3425_reg[3]_i_2_n_2 ,\add_ln15_37_reg_3425_reg[3]_i_2_n_3 ,\add_ln15_37_reg_3425_reg[3]_i_2_n_4 ,\add_ln15_37_reg_3425_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .O(sext_ln15_37_fu_2343_p1[3:0]),
        .S({\add_ln15_37_reg_3425[3]_i_7_n_2 ,\add_ln15_37_reg_3425[3]_i_8_n_2 ,\add_ln15_37_reg_3425[3]_i_9_n_2 ,\add_ln15_37_reg_3425[3]_i_10_n_2 }));
  CARRY4 \add_ln15_37_reg_3425_reg[7]_i_2 
       (.CI(\add_ln15_37_reg_3425_reg[3]_i_2_n_2 ),
        .CO({\add_ln15_37_reg_3425_reg[7]_i_2_n_2 ,\add_ln15_37_reg_3425_reg[7]_i_2_n_3 ,\add_ln15_37_reg_3425_reg[7]_i_2_n_4 ,\add_ln15_37_reg_3425_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103}),
        .O(sext_ln15_37_fu_2343_p1[7:4]),
        .S({\add_ln15_37_reg_3425[7]_i_7_n_2 ,\add_ln15_37_reg_3425[7]_i_8_n_2 ,\add_ln15_37_reg_3425[7]_i_9_n_2 ,\add_ln15_37_reg_3425[7]_i_10_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2[8],sub_ln15_6_fu_1468_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[1]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_27
   (P,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_4_fu_1438_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_4_fu_1438_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire [8:0]sub_ln15_4_fu_1438_p2;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2[8],sub_ln15_4_fu_1438_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[1]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_28
   (sext_ln15_34_fu_2327_p1,
    CO,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_2_fu_1408_p2,
    P);
  output [17:0]sext_ln15_34_fu_2327_p1;
  output [0:0]CO;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_2_fu_1408_p2;
  input [17:0]P;

  wire [0:0]CO;
  wire [17:0]P;
  wire [1:0]Q;
  wire \add_ln15_37_reg_3425[11]_i_12_n_2 ;
  wire \add_ln15_37_reg_3425[11]_i_13_n_2 ;
  wire \add_ln15_37_reg_3425[11]_i_14_n_2 ;
  wire \add_ln15_37_reg_3425[11]_i_15_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_12_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_13_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_14_n_2 ;
  wire \add_ln15_37_reg_3425[15]_i_15_n_2 ;
  wire \add_ln15_37_reg_3425[19]_i_10_n_2 ;
  wire \add_ln15_37_reg_3425[19]_i_11_n_2 ;
  wire \add_ln15_37_reg_3425[19]_i_12_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_12_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_13_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_14_n_2 ;
  wire \add_ln15_37_reg_3425[3]_i_15_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_12_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_13_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_14_n_2 ;
  wire \add_ln15_37_reg_3425[7]_i_15_n_2 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_11_n_2 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_11_n_3 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_11_n_4 ;
  wire \add_ln15_37_reg_3425_reg[11]_i_11_n_5 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_11_n_2 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_11_n_3 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_11_n_4 ;
  wire \add_ln15_37_reg_3425_reg[15]_i_11_n_5 ;
  wire \add_ln15_37_reg_3425_reg[19]_i_9_n_5 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_11_n_2 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_11_n_3 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_11_n_4 ;
  wire \add_ln15_37_reg_3425_reg[3]_i_11_n_5 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_11_n_2 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_11_n_3 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_11_n_4 ;
  wire \add_ln15_37_reg_3425_reg[7]_i_11_n_5 ;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [17:0]sext_ln15_34_fu_2327_p1;
  wire [8:0]sub_ln15_2_fu_1408_p2;
  wire [3:1]\NLW_add_ln15_37_reg_3425_reg[19]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln15_37_reg_3425_reg[19]_i_9_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_12 
       (.I0(p_reg_reg_n_96),
        .I1(P[11]),
        .O(\add_ln15_37_reg_3425[11]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_13 
       (.I0(p_reg_reg_n_97),
        .I1(P[10]),
        .O(\add_ln15_37_reg_3425[11]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_14 
       (.I0(p_reg_reg_n_98),
        .I1(P[9]),
        .O(\add_ln15_37_reg_3425[11]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[11]_i_15 
       (.I0(p_reg_reg_n_99),
        .I1(P[8]),
        .O(\add_ln15_37_reg_3425[11]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_12 
       (.I0(p_reg_reg_n_92),
        .I1(P[15]),
        .O(\add_ln15_37_reg_3425[15]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_13 
       (.I0(p_reg_reg_n_93),
        .I1(P[14]),
        .O(\add_ln15_37_reg_3425[15]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_14 
       (.I0(p_reg_reg_n_94),
        .I1(P[13]),
        .O(\add_ln15_37_reg_3425[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[15]_i_15 
       (.I0(p_reg_reg_n_95),
        .I1(P[12]),
        .O(\add_ln15_37_reg_3425[15]_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_37_reg_3425[19]_i_10 
       (.I0(p_reg_reg_n_90),
        .O(\add_ln15_37_reg_3425[19]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[19]_i_11 
       (.I0(p_reg_reg_n_90),
        .I1(P[17]),
        .O(\add_ln15_37_reg_3425[19]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[19]_i_12 
       (.I0(p_reg_reg_n_91),
        .I1(P[16]),
        .O(\add_ln15_37_reg_3425[19]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_12 
       (.I0(p_reg_reg_n_104),
        .I1(P[3]),
        .O(\add_ln15_37_reg_3425[3]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_13 
       (.I0(p_reg_reg_n_105),
        .I1(P[2]),
        .O(\add_ln15_37_reg_3425[3]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_14 
       (.I0(p_reg_reg_n_106),
        .I1(P[1]),
        .O(\add_ln15_37_reg_3425[3]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[3]_i_15 
       (.I0(p_reg_reg_n_107),
        .I1(P[0]),
        .O(\add_ln15_37_reg_3425[3]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_12 
       (.I0(p_reg_reg_n_100),
        .I1(P[7]),
        .O(\add_ln15_37_reg_3425[7]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_13 
       (.I0(p_reg_reg_n_101),
        .I1(P[6]),
        .O(\add_ln15_37_reg_3425[7]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_14 
       (.I0(p_reg_reg_n_102),
        .I1(P[5]),
        .O(\add_ln15_37_reg_3425[7]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_37_reg_3425[7]_i_15 
       (.I0(p_reg_reg_n_103),
        .I1(P[4]),
        .O(\add_ln15_37_reg_3425[7]_i_15_n_2 ));
  CARRY4 \add_ln15_37_reg_3425_reg[11]_i_11 
       (.CI(\add_ln15_37_reg_3425_reg[7]_i_11_n_2 ),
        .CO({\add_ln15_37_reg_3425_reg[11]_i_11_n_2 ,\add_ln15_37_reg_3425_reg[11]_i_11_n_3 ,\add_ln15_37_reg_3425_reg[11]_i_11_n_4 ,\add_ln15_37_reg_3425_reg[11]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99}),
        .O(sext_ln15_34_fu_2327_p1[11:8]),
        .S({\add_ln15_37_reg_3425[11]_i_12_n_2 ,\add_ln15_37_reg_3425[11]_i_13_n_2 ,\add_ln15_37_reg_3425[11]_i_14_n_2 ,\add_ln15_37_reg_3425[11]_i_15_n_2 }));
  CARRY4 \add_ln15_37_reg_3425_reg[15]_i_11 
       (.CI(\add_ln15_37_reg_3425_reg[11]_i_11_n_2 ),
        .CO({\add_ln15_37_reg_3425_reg[15]_i_11_n_2 ,\add_ln15_37_reg_3425_reg[15]_i_11_n_3 ,\add_ln15_37_reg_3425_reg[15]_i_11_n_4 ,\add_ln15_37_reg_3425_reg[15]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(sext_ln15_34_fu_2327_p1[15:12]),
        .S({\add_ln15_37_reg_3425[15]_i_12_n_2 ,\add_ln15_37_reg_3425[15]_i_13_n_2 ,\add_ln15_37_reg_3425[15]_i_14_n_2 ,\add_ln15_37_reg_3425[15]_i_15_n_2 }));
  CARRY4 \add_ln15_37_reg_3425_reg[19]_i_9 
       (.CI(\add_ln15_37_reg_3425_reg[15]_i_11_n_2 ),
        .CO({\NLW_add_ln15_37_reg_3425_reg[19]_i_9_CO_UNCONNECTED [3],CO,\NLW_add_ln15_37_reg_3425_reg[19]_i_9_CO_UNCONNECTED [1],\add_ln15_37_reg_3425_reg[19]_i_9_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln15_37_reg_3425[19]_i_10_n_2 ,p_reg_reg_n_91}),
        .O({\NLW_add_ln15_37_reg_3425_reg[19]_i_9_O_UNCONNECTED [3:2],sext_ln15_34_fu_2327_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln15_37_reg_3425[19]_i_11_n_2 ,\add_ln15_37_reg_3425[19]_i_12_n_2 }));
  CARRY4 \add_ln15_37_reg_3425_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\add_ln15_37_reg_3425_reg[3]_i_11_n_2 ,\add_ln15_37_reg_3425_reg[3]_i_11_n_3 ,\add_ln15_37_reg_3425_reg[3]_i_11_n_4 ,\add_ln15_37_reg_3425_reg[3]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .O(sext_ln15_34_fu_2327_p1[3:0]),
        .S({\add_ln15_37_reg_3425[3]_i_12_n_2 ,\add_ln15_37_reg_3425[3]_i_13_n_2 ,\add_ln15_37_reg_3425[3]_i_14_n_2 ,\add_ln15_37_reg_3425[3]_i_15_n_2 }));
  CARRY4 \add_ln15_37_reg_3425_reg[7]_i_11 
       (.CI(\add_ln15_37_reg_3425_reg[3]_i_11_n_2 ),
        .CO({\add_ln15_37_reg_3425_reg[7]_i_11_n_2 ,\add_ln15_37_reg_3425_reg[7]_i_11_n_3 ,\add_ln15_37_reg_3425_reg[7]_i_11_n_4 ,\add_ln15_37_reg_3425_reg[7]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103}),
        .O(sext_ln15_34_fu_2327_p1[7:4]),
        .S({\add_ln15_37_reg_3425[7]_i_12_n_2 ,\add_ln15_37_reg_3425[7]_i_13_n_2 ,\add_ln15_37_reg_3425[7]_i_14_n_2 ,\add_ln15_37_reg_3425[7]_i_15_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2[8],sub_ln15_2_fu_1408_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[1]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module design_1_eucHW_0_0_eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_29
   (P,
    ap_clk,
    m_reg_reg_0,
    Q,
    sub_ln15_fu_1378_p2);
  output [17:0]P;
  input ap_clk;
  input [8:0]m_reg_reg_0;
  input [1:0]Q;
  input [8:0]sub_ln15_fu_1378_p2;

  wire [17:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [8:0]m_reg_reg_0;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire [8:0]sub_ln15_fu_1378_p2;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0[8],m_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2[8],sub_ln15_fu_1378_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[1]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucHW_sqrt_fixed_32_32_s" *) 
module design_1_eucHW_0_0_eucHW_sqrt_fixed_32_32_s
   (\x_read_reg_1484_pp0_iter6_reg_reg[26]_0 ,
    res_I_V_47_fu_1468_p3,
    ap_clk,
    res_fu_262_reg,
    Q);
  output \x_read_reg_1484_pp0_iter6_reg_reg[26]_0 ;
  output [15:0]res_I_V_47_fu_1468_p3;
  input ap_clk;
  input [26:0]res_fu_262_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire icmp_ln443_10_fu_1095_p2_carry__0_i_1_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry__0_i_2_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry__0_i_3_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry__0_i_4_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry__0_i_5_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry__0_i_6_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry__0_n_3;
  wire icmp_ln443_10_fu_1095_p2_carry__0_n_4;
  wire icmp_ln443_10_fu_1095_p2_carry__0_n_5;
  wire icmp_ln443_10_fu_1095_p2_carry_i_1_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry_i_2_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry_i_3_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry_i_4_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry_i_5_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry_i_6_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry_i_7_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry_i_8_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry_n_2;
  wire icmp_ln443_10_fu_1095_p2_carry_n_3;
  wire icmp_ln443_10_fu_1095_p2_carry_n_4;
  wire icmp_ln443_10_fu_1095_p2_carry_n_5;
  wire icmp_ln443_11_fu_1171_p2_carry__0_i_1_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry__0_i_2_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry__0_i_3_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry__0_i_4_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry__0_i_5_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry__0_i_6_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry__0_i_7_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry__0_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry__0_n_3;
  wire icmp_ln443_11_fu_1171_p2_carry__0_n_4;
  wire icmp_ln443_11_fu_1171_p2_carry__0_n_5;
  wire icmp_ln443_11_fu_1171_p2_carry_i_1_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry_i_2_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry_i_3_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry_i_4_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry_i_5_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry_i_6_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry_i_7_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry_i_8_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry_n_2;
  wire icmp_ln443_11_fu_1171_p2_carry_n_3;
  wire icmp_ln443_11_fu_1171_p2_carry_n_4;
  wire icmp_ln443_11_fu_1171_p2_carry_n_5;
  wire icmp_ln443_12_fu_1252_p2_carry__0_i_1_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry__0_i_2_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry__0_i_3_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry__0_i_4_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry__0_i_5_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry__0_i_6_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry__0_i_7_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry__0_i_8_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry__0_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry__0_n_3;
  wire icmp_ln443_12_fu_1252_p2_carry__0_n_4;
  wire icmp_ln443_12_fu_1252_p2_carry__0_n_5;
  wire icmp_ln443_12_fu_1252_p2_carry_i_1_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry_i_2_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry_i_3_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry_i_4_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry_i_5_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry_i_6_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry_i_7_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry_i_8_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry_n_2;
  wire icmp_ln443_12_fu_1252_p2_carry_n_3;
  wire icmp_ln443_12_fu_1252_p2_carry_n_4;
  wire icmp_ln443_12_fu_1252_p2_carry_n_5;
  wire icmp_ln443_13_fu_1328_p2_carry__0_i_1_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__0_i_2_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__0_i_3_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__0_i_4_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__0_i_5_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__0_i_6_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__0_i_7_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__0_i_8_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__0_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__0_n_3;
  wire icmp_ln443_13_fu_1328_p2_carry__0_n_4;
  wire icmp_ln443_13_fu_1328_p2_carry__0_n_5;
  wire icmp_ln443_13_fu_1328_p2_carry__1_i_1_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry__1_n_5;
  wire icmp_ln443_13_fu_1328_p2_carry_i_1_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry_i_2_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry_i_3_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry_i_4_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry_i_5_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry_i_6_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry_i_7_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry_i_8_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry_n_2;
  wire icmp_ln443_13_fu_1328_p2_carry_n_3;
  wire icmp_ln443_13_fu_1328_p2_carry_n_4;
  wire icmp_ln443_13_fu_1328_p2_carry_n_5;
  wire icmp_ln443_14_fu_1400_p2_carry__0_i_1_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__0_i_2_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__0_i_3_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__0_i_4_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__0_i_5_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__0_i_6_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__0_i_7_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__0_i_8_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__0_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__0_n_3;
  wire icmp_ln443_14_fu_1400_p2_carry__0_n_4;
  wire icmp_ln443_14_fu_1400_p2_carry__0_n_5;
  wire icmp_ln443_14_fu_1400_p2_carry__1_i_1_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__1_i_2_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry__1_n_5;
  wire icmp_ln443_14_fu_1400_p2_carry_i_1_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry_i_2_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry_i_3_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry_i_4_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry_i_5_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry_i_6_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry_i_7_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry_i_8_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry_n_2;
  wire icmp_ln443_14_fu_1400_p2_carry_n_3;
  wire icmp_ln443_14_fu_1400_p2_carry_n_4;
  wire icmp_ln443_14_fu_1400_p2_carry_n_5;
  wire icmp_ln443_1_reg_1501;
  wire \icmp_ln443_1_reg_1501[0]_i_1_n_2 ;
  wire icmp_ln443_3_fu_543_p2;
  wire icmp_ln443_3_fu_543_p2_carry_i_1_n_2;
  wire icmp_ln443_3_fu_543_p2_carry_i_2_n_2;
  wire icmp_ln443_3_fu_543_p2_carry_i_3_n_2;
  wire icmp_ln443_3_fu_543_p2_carry_i_4_n_2;
  wire icmp_ln443_3_fu_543_p2_carry_i_5_n_2;
  wire icmp_ln443_3_fu_543_p2_carry_i_6_n_2;
  wire icmp_ln443_3_fu_543_p2_carry_i_7_n_2;
  wire icmp_ln443_3_fu_543_p2_carry_n_3;
  wire icmp_ln443_3_fu_543_p2_carry_n_4;
  wire icmp_ln443_3_fu_543_p2_carry_n_5;
  wire icmp_ln443_3_reg_1524;
  wire icmp_ln443_4_fu_618_p2_carry_i_1_n_2;
  wire icmp_ln443_4_fu_618_p2_carry_i_2_n_2;
  wire icmp_ln443_4_fu_618_p2_carry_i_3_n_2;
  wire icmp_ln443_4_fu_618_p2_carry_i_4_n_2;
  wire icmp_ln443_4_fu_618_p2_carry_i_5_n_2;
  wire icmp_ln443_4_fu_618_p2_carry_i_6_n_2;
  wire icmp_ln443_4_fu_618_p2_carry_i_7_n_2;
  wire icmp_ln443_4_fu_618_p2_carry_i_8_n_2;
  wire icmp_ln443_4_fu_618_p2_carry_n_2;
  wire icmp_ln443_4_fu_618_p2_carry_n_3;
  wire icmp_ln443_4_fu_618_p2_carry_n_4;
  wire icmp_ln443_4_fu_618_p2_carry_n_5;
  wire icmp_ln443_5_fu_700_p2;
  wire icmp_ln443_5_fu_700_p2_carry__0_i_1_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_i_1_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_i_2_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_i_3_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_i_4_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_i_5_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_i_6_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_i_7_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_i_8_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_n_2;
  wire icmp_ln443_5_fu_700_p2_carry_n_3;
  wire icmp_ln443_5_fu_700_p2_carry_n_4;
  wire icmp_ln443_5_fu_700_p2_carry_n_5;
  wire icmp_ln443_5_reg_1547;
  wire icmp_ln443_6_fu_775_p2_carry__0_i_1_n_2;
  wire icmp_ln443_6_fu_775_p2_carry__0_i_2_n_2;
  wire icmp_ln443_6_fu_775_p2_carry__0_n_5;
  wire icmp_ln443_6_fu_775_p2_carry_i_1_n_2;
  wire icmp_ln443_6_fu_775_p2_carry_i_2_n_2;
  wire icmp_ln443_6_fu_775_p2_carry_i_3_n_2;
  wire icmp_ln443_6_fu_775_p2_carry_i_4_n_2;
  wire icmp_ln443_6_fu_775_p2_carry_i_5_n_2;
  wire icmp_ln443_6_fu_775_p2_carry_i_6_n_2;
  wire icmp_ln443_6_fu_775_p2_carry_i_7_n_2;
  wire icmp_ln443_6_fu_775_p2_carry_i_8_n_2;
  wire icmp_ln443_6_fu_775_p2_carry_n_2;
  wire icmp_ln443_6_fu_775_p2_carry_n_3;
  wire icmp_ln443_6_fu_775_p2_carry_n_4;
  wire icmp_ln443_6_fu_775_p2_carry_n_5;
  wire icmp_ln443_7_fu_857_p2;
  wire icmp_ln443_7_fu_857_p2_carry__0_i_1_n_2;
  wire icmp_ln443_7_fu_857_p2_carry__0_i_2_n_2;
  wire icmp_ln443_7_fu_857_p2_carry__0_i_3_n_2;
  wire icmp_ln443_7_fu_857_p2_carry__0_n_5;
  wire icmp_ln443_7_fu_857_p2_carry_i_1_n_2;
  wire icmp_ln443_7_fu_857_p2_carry_i_2_n_2;
  wire icmp_ln443_7_fu_857_p2_carry_i_3_n_2;
  wire icmp_ln443_7_fu_857_p2_carry_i_4_n_2;
  wire icmp_ln443_7_fu_857_p2_carry_i_5_n_2;
  wire icmp_ln443_7_fu_857_p2_carry_i_6_n_2;
  wire icmp_ln443_7_fu_857_p2_carry_i_7_n_2;
  wire icmp_ln443_7_fu_857_p2_carry_i_8_n_2;
  wire icmp_ln443_7_fu_857_p2_carry_n_2;
  wire icmp_ln443_7_fu_857_p2_carry_n_3;
  wire icmp_ln443_7_fu_857_p2_carry_n_4;
  wire icmp_ln443_7_fu_857_p2_carry_n_5;
  wire icmp_ln443_7_reg_1570;
  wire icmp_ln443_8_fu_932_p2_carry__0_i_1_n_2;
  wire icmp_ln443_8_fu_932_p2_carry__0_i_2_n_2;
  wire icmp_ln443_8_fu_932_p2_carry__0_i_3_n_2;
  wire icmp_ln443_8_fu_932_p2_carry__0_i_4_n_2;
  wire icmp_ln443_8_fu_932_p2_carry__0_n_4;
  wire icmp_ln443_8_fu_932_p2_carry__0_n_5;
  wire icmp_ln443_8_fu_932_p2_carry_i_1_n_2;
  wire icmp_ln443_8_fu_932_p2_carry_i_2_n_2;
  wire icmp_ln443_8_fu_932_p2_carry_i_3_n_2;
  wire icmp_ln443_8_fu_932_p2_carry_i_4_n_2;
  wire icmp_ln443_8_fu_932_p2_carry_i_5_n_2;
  wire icmp_ln443_8_fu_932_p2_carry_i_6_n_2;
  wire icmp_ln443_8_fu_932_p2_carry_i_7_n_2;
  wire icmp_ln443_8_fu_932_p2_carry_i_8_n_2;
  wire icmp_ln443_8_fu_932_p2_carry_n_2;
  wire icmp_ln443_8_fu_932_p2_carry_n_3;
  wire icmp_ln443_8_fu_932_p2_carry_n_4;
  wire icmp_ln443_8_fu_932_p2_carry_n_5;
  wire icmp_ln443_9_fu_1014_p2_carry__0_i_1_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry__0_i_2_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry__0_i_3_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry__0_i_4_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry__0_i_5_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry__0_n_3;
  wire icmp_ln443_9_fu_1014_p2_carry__0_n_4;
  wire icmp_ln443_9_fu_1014_p2_carry__0_n_5;
  wire icmp_ln443_9_fu_1014_p2_carry_i_1_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry_i_2_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry_i_3_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry_i_4_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry_i_5_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry_i_6_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry_i_7_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry_i_8_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry_n_2;
  wire icmp_ln443_9_fu_1014_p2_carry_n_3;
  wire icmp_ln443_9_fu_1014_p2_carry_n_4;
  wire icmp_ln443_9_fu_1014_p2_carry_n_5;
  wire p_0_in0;
  wire [9:1]p_Result_31_reg_1593;
  wire [11:1]p_Result_37_reg_1616;
  wire p_Result_48_fu_1456_p2_carry__0_i_10_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_10_n_3;
  wire p_Result_48_fu_1456_p2_carry__0_i_10_n_4;
  wire p_Result_48_fu_1456_p2_carry__0_i_10_n_5;
  wire p_Result_48_fu_1456_p2_carry__0_i_14_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_15_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_16_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_17_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_18_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_19_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_1_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_20_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_21_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_22_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_23_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_24_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_2_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_3_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_4_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_5_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_6_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_7_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_8_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_9_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_i_9_n_3;
  wire p_Result_48_fu_1456_p2_carry__0_i_9_n_4;
  wire p_Result_48_fu_1456_p2_carry__0_i_9_n_5;
  wire p_Result_48_fu_1456_p2_carry__0_n_2;
  wire p_Result_48_fu_1456_p2_carry__0_n_3;
  wire p_Result_48_fu_1456_p2_carry__0_n_4;
  wire p_Result_48_fu_1456_p2_carry__0_n_5;
  wire p_Result_48_fu_1456_p2_carry__1_i_10_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_i_1_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_i_2_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_i_3_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_i_4_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_i_5_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_i_6_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_i_7_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_i_8_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_n_2;
  wire p_Result_48_fu_1456_p2_carry__1_n_3;
  wire p_Result_48_fu_1456_p2_carry__1_n_4;
  wire p_Result_48_fu_1456_p2_carry__1_n_5;
  wire p_Result_48_fu_1456_p2_carry__2_i_1_n_2;
  wire p_Result_48_fu_1456_p2_carry__2_i_2_n_2;
  wire p_Result_48_fu_1456_p2_carry__2_i_3_n_2;
  wire p_Result_48_fu_1456_p2_carry__2_i_4_n_2;
  wire p_Result_48_fu_1456_p2_carry__2_i_5_n_2;
  wire p_Result_48_fu_1456_p2_carry__2_i_6_n_2;
  wire p_Result_48_fu_1456_p2_carry__2_i_7_n_2;
  wire p_Result_48_fu_1456_p2_carry__2_n_2;
  wire p_Result_48_fu_1456_p2_carry__2_n_3;
  wire p_Result_48_fu_1456_p2_carry__2_n_4;
  wire p_Result_48_fu_1456_p2_carry__2_n_5;
  wire p_Result_48_fu_1456_p2_carry_i_11_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_11_n_3;
  wire p_Result_48_fu_1456_p2_carry_i_11_n_4;
  wire p_Result_48_fu_1456_p2_carry_i_11_n_5;
  wire p_Result_48_fu_1456_p2_carry_i_14_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_15_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_16_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_17_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_18_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_19_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_1_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_20_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_21_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_22_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_23_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_24_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_2_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_3_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_4_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_5_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_6_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_7_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_8_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_9_n_2;
  wire p_Result_48_fu_1456_p2_carry_i_9_n_3;
  wire p_Result_48_fu_1456_p2_carry_i_9_n_4;
  wire p_Result_48_fu_1456_p2_carry_i_9_n_5;
  wire p_Result_48_fu_1456_p2_carry_n_2;
  wire p_Result_48_fu_1456_p2_carry_n_3;
  wire p_Result_48_fu_1456_p2_carry_n_4;
  wire p_Result_48_fu_1456_p2_carry_n_5;
  wire [2:2]p_Result_57_fu_447_p4;
  wire [4:3]p_Result_60_fu_529_p4;
  wire [6:3]p_Result_63_fu_604_p4;
  wire [8:3]p_Result_66_fu_686_p4;
  wire [8:3]p_Result_69_fu_761_p4;
  wire [10:3]p_Result_72_fu_843_p4;
  wire [10:3]p_Result_75_fu_918_p4;
  wire [11:4]p_Result_78_fu_1000_p4;
  wire [13:0]p_Result_81_reg_1598;
  wire \p_Result_81_reg_1598[13]_i_12_n_2 ;
  wire \p_Result_81_reg_1598[13]_i_13_n_2 ;
  wire \p_Result_81_reg_1598[13]_i_14_n_2 ;
  wire \p_Result_81_reg_1598[13]_i_15_n_2 ;
  wire \p_Result_81_reg_1598[13]_i_5_n_2 ;
  wire \p_Result_81_reg_1598[13]_i_6_n_2 ;
  wire \p_Result_81_reg_1598[13]_i_7_n_2 ;
  wire \p_Result_81_reg_1598[13]_i_8_n_2 ;
  wire \p_Result_81_reg_1598[13]_i_9_n_2 ;
  wire \p_Result_81_reg_1598[2]_i_1_n_2 ;
  wire \p_Result_81_reg_1598[3]_i_3_n_2 ;
  wire \p_Result_81_reg_1598[3]_i_4_n_2 ;
  wire \p_Result_81_reg_1598[3]_i_5_n_2 ;
  wire \p_Result_81_reg_1598[3]_i_6_n_2 ;
  wire \p_Result_81_reg_1598[5]_i_3_n_2 ;
  wire \p_Result_81_reg_1598[5]_i_4_n_2 ;
  wire \p_Result_81_reg_1598[5]_i_5_n_2 ;
  wire \p_Result_81_reg_1598[5]_i_6_n_2 ;
  wire \p_Result_81_reg_1598[5]_i_7_n_2 ;
  wire \p_Result_81_reg_1598[5]_i_8_n_2 ;
  wire \p_Result_81_reg_1598[7]_i_4_n_2 ;
  wire \p_Result_81_reg_1598[7]_i_5_n_2 ;
  wire \p_Result_81_reg_1598[7]_i_6_n_2 ;
  wire \p_Result_81_reg_1598[7]_i_7_n_2 ;
  wire \p_Result_81_reg_1598[9]_i_10_n_2 ;
  wire \p_Result_81_reg_1598[9]_i_11_n_2 ;
  wire \p_Result_81_reg_1598[9]_i_4_n_2 ;
  wire \p_Result_81_reg_1598[9]_i_5_n_2 ;
  wire \p_Result_81_reg_1598[9]_i_6_n_2 ;
  wire \p_Result_81_reg_1598[9]_i_7_n_2 ;
  wire \p_Result_81_reg_1598[9]_i_8_n_2 ;
  wire \p_Result_81_reg_1598[9]_i_9_n_2 ;
  wire \p_Result_81_reg_1598_reg[13]_i_3_n_4 ;
  wire \p_Result_81_reg_1598_reg[13]_i_3_n_5 ;
  wire \p_Result_81_reg_1598_reg[13]_i_4_n_3 ;
  wire \p_Result_81_reg_1598_reg[13]_i_4_n_4 ;
  wire \p_Result_81_reg_1598_reg[13]_i_4_n_5 ;
  wire \p_Result_81_reg_1598_reg[3]_i_2_n_2 ;
  wire \p_Result_81_reg_1598_reg[3]_i_2_n_3 ;
  wire \p_Result_81_reg_1598_reg[3]_i_2_n_4 ;
  wire \p_Result_81_reg_1598_reg[3]_i_2_n_5 ;
  wire \p_Result_81_reg_1598_reg[5]_i_2_n_2 ;
  wire \p_Result_81_reg_1598_reg[5]_i_2_n_3 ;
  wire \p_Result_81_reg_1598_reg[5]_i_2_n_4 ;
  wire \p_Result_81_reg_1598_reg[5]_i_2_n_5 ;
  wire \p_Result_81_reg_1598_reg[7]_i_3_n_2 ;
  wire \p_Result_81_reg_1598_reg[7]_i_3_n_3 ;
  wire \p_Result_81_reg_1598_reg[7]_i_3_n_4 ;
  wire \p_Result_81_reg_1598_reg[7]_i_3_n_5 ;
  wire \p_Result_81_reg_1598_reg[9]_i_3_n_2 ;
  wire \p_Result_81_reg_1598_reg[9]_i_3_n_3 ;
  wire \p_Result_81_reg_1598_reg[9]_i_3_n_4 ;
  wire \p_Result_81_reg_1598_reg[9]_i_3_n_5 ;
  wire [13:3]p_Result_84_fu_1157_p4;
  wire [15:0]p_Result_87_reg_1621;
  wire \p_Result_87_reg_1621[11]_i_10_n_2 ;
  wire \p_Result_87_reg_1621[11]_i_4_n_2 ;
  wire \p_Result_87_reg_1621[11]_i_6_n_2 ;
  wire \p_Result_87_reg_1621[11]_i_7_n_2 ;
  wire \p_Result_87_reg_1621[11]_i_8_n_2 ;
  wire \p_Result_87_reg_1621[11]_i_9_n_2 ;
  wire \p_Result_87_reg_1621[2]_i_1_n_2 ;
  wire \p_Result_87_reg_1621[3]_i_5_n_2 ;
  wire \p_Result_87_reg_1621[3]_i_6_n_2 ;
  wire \p_Result_87_reg_1621[3]_i_7_n_2 ;
  wire \p_Result_87_reg_1621[3]_i_8_n_2 ;
  wire \p_Result_87_reg_1621[5]_i_3_n_2 ;
  wire \p_Result_87_reg_1621[5]_i_4_n_2 ;
  wire \p_Result_87_reg_1621[5]_i_5_n_2 ;
  wire \p_Result_87_reg_1621[5]_i_6_n_2 ;
  wire \p_Result_87_reg_1621[7]_i_10_n_2 ;
  wire \p_Result_87_reg_1621[7]_i_4_n_2 ;
  wire \p_Result_87_reg_1621[7]_i_6_n_2 ;
  wire \p_Result_87_reg_1621[7]_i_7_n_2 ;
  wire \p_Result_87_reg_1621[7]_i_8_n_2 ;
  wire \p_Result_87_reg_1621[7]_i_9_n_2 ;
  wire \p_Result_87_reg_1621[9]_i_3_n_2 ;
  wire \p_Result_87_reg_1621[9]_i_4_n_2 ;
  wire \p_Result_87_reg_1621[9]_i_5_n_2 ;
  wire \p_Result_87_reg_1621[9]_i_6_n_2 ;
  wire \p_Result_87_reg_1621_reg[11]_i_2_n_2 ;
  wire \p_Result_87_reg_1621_reg[11]_i_2_n_3 ;
  wire \p_Result_87_reg_1621_reg[11]_i_2_n_4 ;
  wire \p_Result_87_reg_1621_reg[11]_i_2_n_5 ;
  wire \p_Result_87_reg_1621_reg[3]_i_2_n_2 ;
  wire \p_Result_87_reg_1621_reg[3]_i_2_n_3 ;
  wire \p_Result_87_reg_1621_reg[3]_i_2_n_4 ;
  wire \p_Result_87_reg_1621_reg[3]_i_2_n_5 ;
  wire \p_Result_87_reg_1621_reg[5]_i_2_n_2 ;
  wire \p_Result_87_reg_1621_reg[5]_i_2_n_3 ;
  wire \p_Result_87_reg_1621_reg[5]_i_2_n_4 ;
  wire \p_Result_87_reg_1621_reg[5]_i_2_n_5 ;
  wire \p_Result_87_reg_1621_reg[7]_i_2_n_2 ;
  wire \p_Result_87_reg_1621_reg[7]_i_2_n_3 ;
  wire \p_Result_87_reg_1621_reg[7]_i_2_n_4 ;
  wire \p_Result_87_reg_1621_reg[7]_i_2_n_5 ;
  wire \p_Result_87_reg_1621_reg[9]_i_2_n_2 ;
  wire \p_Result_87_reg_1621_reg[9]_i_2_n_3 ;
  wire \p_Result_87_reg_1621_reg[9]_i_2_n_4 ;
  wire \p_Result_87_reg_1621_reg[9]_i_2_n_5 ;
  wire [15:3]p_Result_90_fu_1314_p4;
  wire [18:3]p_Result_93_fu_1378_p1;
  wire [17:0]p_Result_93_reg_1640;
  wire \p_Result_93_reg_1640[11]_i_10_n_2 ;
  wire \p_Result_93_reg_1640[11]_i_4_n_2 ;
  wire \p_Result_93_reg_1640[11]_i_6_n_2 ;
  wire \p_Result_93_reg_1640[11]_i_7_n_2 ;
  wire \p_Result_93_reg_1640[11]_i_8_n_2 ;
  wire \p_Result_93_reg_1640[11]_i_9_n_2 ;
  wire \p_Result_93_reg_1640[13]_i_3_n_2 ;
  wire \p_Result_93_reg_1640[13]_i_4_n_2 ;
  wire \p_Result_93_reg_1640[13]_i_5_n_2 ;
  wire \p_Result_93_reg_1640[13]_i_6_n_2 ;
  wire \p_Result_93_reg_1640[2]_i_1_n_2 ;
  wire \p_Result_93_reg_1640[3]_i_5_n_2 ;
  wire \p_Result_93_reg_1640[3]_i_6_n_2 ;
  wire \p_Result_93_reg_1640[3]_i_7_n_2 ;
  wire \p_Result_93_reg_1640[3]_i_8_n_2 ;
  wire \p_Result_93_reg_1640[5]_i_3_n_2 ;
  wire \p_Result_93_reg_1640[5]_i_4_n_2 ;
  wire \p_Result_93_reg_1640[5]_i_5_n_2 ;
  wire \p_Result_93_reg_1640[5]_i_6_n_2 ;
  wire \p_Result_93_reg_1640[7]_i_10_n_2 ;
  wire \p_Result_93_reg_1640[7]_i_4_n_2 ;
  wire \p_Result_93_reg_1640[7]_i_6_n_2 ;
  wire \p_Result_93_reg_1640[7]_i_7_n_2 ;
  wire \p_Result_93_reg_1640[7]_i_8_n_2 ;
  wire \p_Result_93_reg_1640[7]_i_9_n_2 ;
  wire \p_Result_93_reg_1640[9]_i_3_n_2 ;
  wire \p_Result_93_reg_1640[9]_i_4_n_2 ;
  wire \p_Result_93_reg_1640[9]_i_5_n_2 ;
  wire \p_Result_93_reg_1640[9]_i_6_n_2 ;
  wire \p_Result_93_reg_1640_reg[11]_i_2_n_2 ;
  wire \p_Result_93_reg_1640_reg[11]_i_2_n_3 ;
  wire \p_Result_93_reg_1640_reg[11]_i_2_n_4 ;
  wire \p_Result_93_reg_1640_reg[11]_i_2_n_5 ;
  wire \p_Result_93_reg_1640_reg[13]_i_2_n_2 ;
  wire \p_Result_93_reg_1640_reg[13]_i_2_n_3 ;
  wire \p_Result_93_reg_1640_reg[13]_i_2_n_4 ;
  wire \p_Result_93_reg_1640_reg[13]_i_2_n_5 ;
  wire \p_Result_93_reg_1640_reg[3]_i_2_n_2 ;
  wire \p_Result_93_reg_1640_reg[3]_i_2_n_3 ;
  wire \p_Result_93_reg_1640_reg[3]_i_2_n_4 ;
  wire \p_Result_93_reg_1640_reg[3]_i_2_n_5 ;
  wire \p_Result_93_reg_1640_reg[5]_i_2_n_2 ;
  wire \p_Result_93_reg_1640_reg[5]_i_2_n_3 ;
  wire \p_Result_93_reg_1640_reg[5]_i_2_n_4 ;
  wire \p_Result_93_reg_1640_reg[5]_i_2_n_5 ;
  wire \p_Result_93_reg_1640_reg[7]_i_2_n_2 ;
  wire \p_Result_93_reg_1640_reg[7]_i_2_n_3 ;
  wire \p_Result_93_reg_1640_reg[7]_i_2_n_4 ;
  wire \p_Result_93_reg_1640_reg[7]_i_2_n_5 ;
  wire \p_Result_93_reg_1640_reg[9]_i_2_n_2 ;
  wire \p_Result_93_reg_1640_reg[9]_i_2_n_3 ;
  wire \p_Result_93_reg_1640_reg[9]_i_2_n_4 ;
  wire \p_Result_93_reg_1640_reg[9]_i_2_n_5 ;
  wire \p_Val2_s_reg_3460[3]_i_2_n_2 ;
  wire \p_Val2_s_reg_3460_reg[11]_i_1_n_2 ;
  wire \p_Val2_s_reg_3460_reg[11]_i_1_n_3 ;
  wire \p_Val2_s_reg_3460_reg[11]_i_1_n_4 ;
  wire \p_Val2_s_reg_3460_reg[11]_i_1_n_5 ;
  wire \p_Val2_s_reg_3460_reg[15]_i_2_n_3 ;
  wire \p_Val2_s_reg_3460_reg[15]_i_2_n_4 ;
  wire \p_Val2_s_reg_3460_reg[15]_i_2_n_5 ;
  wire \p_Val2_s_reg_3460_reg[3]_i_1_n_2 ;
  wire \p_Val2_s_reg_3460_reg[3]_i_1_n_3 ;
  wire \p_Val2_s_reg_3460_reg[3]_i_1_n_4 ;
  wire \p_Val2_s_reg_3460_reg[3]_i_1_n_5 ;
  wire \p_Val2_s_reg_3460_reg[7]_i_1_n_2 ;
  wire \p_Val2_s_reg_3460_reg[7]_i_1_n_3 ;
  wire \p_Val2_s_reg_3460_reg[7]_i_1_n_4 ;
  wire \p_Val2_s_reg_3460_reg[7]_i_1_n_5 ;
  wire [13:13]res_I_V_34_fu_423_p3;
  wire [13:12]res_I_V_35_reg_1518;
  wire \res_I_V_35_reg_1518[12]_i_1_n_2 ;
  wire [11:11]res_I_V_36_fu_580_p3;
  wire [10:10]res_I_V_37_fu_660_p3;
  wire [13:10]res_I_V_37_reg_1541;
  wire [9:9]res_I_V_38_fu_737_p3;
  wire [7:7]res_I_V_39_fu_894_p3;
  wire [6:6]res_I_V_40_fu_974_p3;
  wire [5:5]res_I_V_41_fu_1056_p3;
  wire [4:4]res_I_V_42_fu_1132_p3;
  wire [3:3]res_I_V_43_fu_1213_p3;
  wire [2:2]res_I_V_44_fu_1289_p3;
  wire [1:1]res_I_V_45_fu_1370_p3;
  wire [13:1]res_I_V_45_reg_1633;
  wire [15:0]res_I_V_47_fu_1468_p3;
  wire [8:8]res_I_V_fu_817_p3;
  wire [13:8]res_I_V_reg_1564;
  wire [26:0]res_fu_262_reg;
  wire [13:1]sub_ln212_10_fu_1100_p2;
  wire [14:1]sub_ln212_11_fu_1177_p2;
  wire [15:1]sub_ln212_12_fu_1257_p2;
  wire [16:1]sub_ln212_13_fu_1334_p2;
  wire [17:1]sub_ln212_14_fu_1405_p2;
  wire [6:0]sub_ln212_3_fu_549_p2;
  wire [6:0]sub_ln212_3_reg_1530;
  wire \sub_ln212_3_reg_1530[4]_i_2_n_2 ;
  wire \sub_ln212_3_reg_1530[4]_i_3_n_2 ;
  wire \sub_ln212_3_reg_1530[4]_i_4_n_2 ;
  wire \sub_ln212_3_reg_1530[4]_i_5_n_2 ;
  wire \sub_ln212_3_reg_1530[4]_i_6_n_2 ;
  wire \sub_ln212_3_reg_1530[4]_i_7_n_2 ;
  wire \sub_ln212_3_reg_1530[6]_i_2_n_2 ;
  wire \sub_ln212_3_reg_1530[6]_i_3_n_2 ;
  wire \sub_ln212_3_reg_1530[6]_i_4_n_2 ;
  wire \sub_ln212_3_reg_1530_reg[4]_i_1_n_2 ;
  wire \sub_ln212_3_reg_1530_reg[4]_i_1_n_3 ;
  wire \sub_ln212_3_reg_1530_reg[4]_i_1_n_4 ;
  wire \sub_ln212_3_reg_1530_reg[4]_i_1_n_5 ;
  wire \sub_ln212_3_reg_1530_reg[6]_i_1_n_5 ;
  wire [7:1]sub_ln212_4_fu_624_p2;
  wire [8:0]sub_ln212_5_fu_706_p2;
  wire [8:0]sub_ln212_5_reg_1553;
  wire \sub_ln212_5_reg_1553[4]_i_2_n_2 ;
  wire \sub_ln212_5_reg_1553[4]_i_3_n_2 ;
  wire \sub_ln212_5_reg_1553[4]_i_4_n_2 ;
  wire \sub_ln212_5_reg_1553[4]_i_5_n_2 ;
  wire \sub_ln212_5_reg_1553[8]_i_2_n_2 ;
  wire \sub_ln212_5_reg_1553[8]_i_3_n_2 ;
  wire \sub_ln212_5_reg_1553[8]_i_4_n_2 ;
  wire \sub_ln212_5_reg_1553[8]_i_5_n_2 ;
  wire \sub_ln212_5_reg_1553_reg[4]_i_1_n_2 ;
  wire \sub_ln212_5_reg_1553_reg[4]_i_1_n_3 ;
  wire \sub_ln212_5_reg_1553_reg[4]_i_1_n_4 ;
  wire \sub_ln212_5_reg_1553_reg[4]_i_1_n_5 ;
  wire \sub_ln212_5_reg_1553_reg[8]_i_1_n_3 ;
  wire \sub_ln212_5_reg_1553_reg[8]_i_1_n_4 ;
  wire \sub_ln212_5_reg_1553_reg[8]_i_1_n_5 ;
  wire [9:1]sub_ln212_6_fu_781_p2;
  wire [10:0]sub_ln212_7_fu_863_p2;
  wire [10:0]sub_ln212_7_reg_1576;
  wire \sub_ln212_7_reg_1576[10]_i_2_n_2 ;
  wire \sub_ln212_7_reg_1576[10]_i_3_n_2 ;
  wire \sub_ln212_7_reg_1576[4]_i_2_n_2 ;
  wire \sub_ln212_7_reg_1576[4]_i_3_n_2 ;
  wire \sub_ln212_7_reg_1576[4]_i_4_n_2 ;
  wire \sub_ln212_7_reg_1576[4]_i_5_n_2 ;
  wire \sub_ln212_7_reg_1576[8]_i_2_n_2 ;
  wire \sub_ln212_7_reg_1576[8]_i_3_n_2 ;
  wire \sub_ln212_7_reg_1576[8]_i_4_n_2 ;
  wire \sub_ln212_7_reg_1576[8]_i_5_n_2 ;
  wire \sub_ln212_7_reg_1576_reg[10]_i_1_n_5 ;
  wire \sub_ln212_7_reg_1576_reg[4]_i_1_n_2 ;
  wire \sub_ln212_7_reg_1576_reg[4]_i_1_n_3 ;
  wire \sub_ln212_7_reg_1576_reg[4]_i_1_n_4 ;
  wire \sub_ln212_7_reg_1576_reg[4]_i_1_n_5 ;
  wire \sub_ln212_7_reg_1576_reg[8]_i_1_n_2 ;
  wire \sub_ln212_7_reg_1576_reg[8]_i_1_n_3 ;
  wire \sub_ln212_7_reg_1576_reg[8]_i_1_n_4 ;
  wire \sub_ln212_7_reg_1576_reg[8]_i_1_n_5 ;
  wire [11:1]sub_ln212_8_fu_938_p2;
  wire [12:1]sub_ln212_9_fu_1020_p2;
  wire \x_int_reg_reg_n_2_[22] ;
  wire \x_int_reg_reg_n_2_[23] ;
  wire \x_int_reg_reg_n_2_[24] ;
  wire \x_int_reg_reg_n_2_[25] ;
  wire [25:22]x_l_I_V_32_reg_1489;
  wire \x_l_I_V_32_reg_1489_reg[18]_srl2_n_2 ;
  wire \x_l_I_V_32_reg_1489_reg[19]_srl2_n_2 ;
  wire \x_l_I_V_32_reg_1489_reg[20]_srl2_n_2 ;
  wire \x_l_I_V_32_reg_1489_reg[21]_srl2_n_2 ;
  wire [28:18]x_l_I_V_34_reg_1512;
  wire \x_l_I_V_34_reg_1512[24]_i_1_n_2 ;
  wire \x_l_I_V_34_reg_1512[27]_i_1_n_2 ;
  wire \x_l_I_V_34_reg_1512[28]_i_1_n_2 ;
  wire \x_l_I_V_34_reg_1512_reg[14]_srl3_n_2 ;
  wire \x_l_I_V_34_reg_1512_reg[15]_srl3_n_2 ;
  wire \x_l_I_V_34_reg_1512_reg[16]_srl3_n_2 ;
  wire \x_l_I_V_34_reg_1512_reg[17]_srl3_n_2 ;
  wire [26:14]x_l_I_V_36_reg_1535;
  wire \x_l_I_V_36_reg_1535[20]_i_1_n_2 ;
  wire \x_l_I_V_36_reg_1535[24]_i_3_n_2 ;
  wire \x_l_I_V_36_reg_1535[24]_i_5_n_2 ;
  wire \x_l_I_V_36_reg_1535[24]_i_6_n_2 ;
  wire \x_l_I_V_36_reg_1535[24]_i_7_n_2 ;
  wire \x_l_I_V_36_reg_1535[24]_i_8_n_2 ;
  wire \x_l_I_V_36_reg_1535[26]_i_4_n_2 ;
  wire \x_l_I_V_36_reg_1535[26]_i_5_n_2 ;
  wire \x_l_I_V_36_reg_1535[26]_i_6_n_2 ;
  wire \x_l_I_V_36_reg_1535[26]_i_7_n_2 ;
  wire \x_l_I_V_36_reg_1535_reg[10]_srl4_n_2 ;
  wire \x_l_I_V_36_reg_1535_reg[11]_srl4_n_2 ;
  wire \x_l_I_V_36_reg_1535_reg[12]_srl4_n_2 ;
  wire \x_l_I_V_36_reg_1535_reg[13]_srl4_n_2 ;
  wire \x_l_I_V_36_reg_1535_reg[24]_i_2_n_2 ;
  wire \x_l_I_V_36_reg_1535_reg[24]_i_2_n_3 ;
  wire \x_l_I_V_36_reg_1535_reg[24]_i_2_n_4 ;
  wire \x_l_I_V_36_reg_1535_reg[24]_i_2_n_5 ;
  wire \x_l_I_V_36_reg_1535_reg[26]_i_2_n_4 ;
  wire \x_l_I_V_36_reg_1535_reg[26]_i_2_n_5 ;
  wire [24:10]x_l_I_V_37_reg_1558;
  wire \x_l_I_V_37_reg_1558[16]_i_1_n_2 ;
  wire \x_l_I_V_37_reg_1558[20]_i_5_n_2 ;
  wire \x_l_I_V_37_reg_1558[20]_i_6_n_2 ;
  wire \x_l_I_V_37_reg_1558[20]_i_7_n_2 ;
  wire \x_l_I_V_37_reg_1558[20]_i_8_n_2 ;
  wire \x_l_I_V_37_reg_1558[24]_i_10_n_2 ;
  wire \x_l_I_V_37_reg_1558[24]_i_4_n_2 ;
  wire \x_l_I_V_37_reg_1558[24]_i_5_n_2 ;
  wire \x_l_I_V_37_reg_1558[24]_i_6_n_2 ;
  wire \x_l_I_V_37_reg_1558[24]_i_7_n_2 ;
  wire \x_l_I_V_37_reg_1558[24]_i_8_n_2 ;
  wire \x_l_I_V_37_reg_1558[24]_i_9_n_2 ;
  wire \x_l_I_V_37_reg_1558_reg[20]_i_2_n_2 ;
  wire \x_l_I_V_37_reg_1558_reg[20]_i_2_n_3 ;
  wire \x_l_I_V_37_reg_1558_reg[20]_i_2_n_4 ;
  wire \x_l_I_V_37_reg_1558_reg[20]_i_2_n_5 ;
  wire \x_l_I_V_37_reg_1558_reg[24]_i_2_n_2 ;
  wire \x_l_I_V_37_reg_1558_reg[24]_i_2_n_3 ;
  wire \x_l_I_V_37_reg_1558_reg[24]_i_2_n_4 ;
  wire \x_l_I_V_37_reg_1558_reg[24]_i_2_n_5 ;
  wire \x_l_I_V_37_reg_1558_reg[6]_srl5_n_2 ;
  wire \x_l_I_V_37_reg_1558_reg[7]_srl5_n_2 ;
  wire \x_l_I_V_37_reg_1558_reg[8]_srl5_n_2 ;
  wire \x_l_I_V_37_reg_1558_reg[9]_srl5_n_2 ;
  wire [22:11]x_l_I_V_40_fu_1048_p3;
  wire [7:6]x_l_I_V_40_reg_1581;
  wire \x_l_I_V_40_reg_1581_reg[2]_srl6_n_2 ;
  wire \x_l_I_V_40_reg_1581_reg[3]_srl6_n_2 ;
  wire \x_l_I_V_40_reg_1581_reg[4]_srl6_n_2 ;
  wire \x_l_I_V_40_reg_1581_reg[5]_srl6_n_2 ;
  wire [20:7]x_l_I_V_42_fu_1205_p3;
  wire [21:2]x_l_I_V_42_reg_1604;
  wire \x_l_I_V_42_reg_1604[20]_i_10_n_2 ;
  wire \x_l_I_V_42_reg_1604[20]_i_4_n_2 ;
  wire \x_l_I_V_42_reg_1604[20]_i_5_n_2 ;
  wire \x_l_I_V_42_reg_1604[20]_i_6_n_2 ;
  wire \x_l_I_V_42_reg_1604[20]_i_7_n_2 ;
  wire \x_l_I_V_42_reg_1604[20]_i_9_n_2 ;
  wire \x_l_I_V_42_reg_1604[21]_i_1_n_2 ;
  wire \x_l_I_V_42_reg_1604[21]_i_3_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[0]_srl7_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[1]_srl7_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[20]_i_2_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[20]_i_2_n_3 ;
  wire \x_l_I_V_42_reg_1604_reg[20]_i_2_n_4 ;
  wire \x_l_I_V_42_reg_1604_reg[20]_i_2_n_5 ;
  wire \x_l_I_V_42_reg_1604_reg[20]_i_3_n_5 ;
  wire \x_l_I_V_42_reg_1604_reg[22]_srl2_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[23]_srl2_i_1_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[23]_srl2_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[24]_srl2_i_1_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[24]_srl2_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[25]_srl3_i_1_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[25]_srl3_i_3_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[25]_srl3_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[26]_srl3_i_1_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[26]_srl3_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[27]_srl4_i_1_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[27]_srl4_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[28]_srl4_i_1_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[28]_srl4_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[29]_srl5_i_1_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[29]_srl5_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[30]_srl5_n_2 ;
  wire [30:18]x_l_I_V_44_reg_1627;
  wire \x_l_I_V_44_reg_1627[18]_i_5_n_2 ;
  wire \x_l_I_V_44_reg_1627[18]_i_6_n_2 ;
  wire \x_l_I_V_44_reg_1627[18]_i_7_n_2 ;
  wire \x_l_I_V_44_reg_1627[18]_i_8_n_2 ;
  wire \x_l_I_V_44_reg_1627[18]_i_9_n_2 ;
  wire \x_l_I_V_44_reg_1627[19]_i_1_n_2 ;
  wire \x_l_I_V_44_reg_1627[19]_i_3_n_2 ;
  wire \x_l_I_V_44_reg_1627[19]_i_4_n_2 ;
  wire \x_l_I_V_44_reg_1627[19]_i_5_n_2 ;
  wire \x_l_I_V_44_reg_1627_reg[18]_i_2_n_3 ;
  wire \x_l_I_V_44_reg_1627_reg[18]_i_2_n_4 ;
  wire \x_l_I_V_44_reg_1627_reg[18]_i_2_n_5 ;
  wire \x_l_I_V_44_reg_1627_reg[19]_i_2_n_4 ;
  wire \x_l_I_V_44_reg_1627_reg[19]_i_2_n_5 ;
  wire [13:3]x_l_I_V_45_fu_1430_p3__17;
  wire [26:26]x_read_reg_1484;
  wire [26:26]x_read_reg_1484_pp0_iter1_reg;
  wire [26:26]x_read_reg_1484_pp0_iter2_reg;
  wire [26:26]x_read_reg_1484_pp0_iter3_reg;
  wire [26:26]x_read_reg_1484_pp0_iter4_reg;
  wire [26:26]x_read_reg_1484_pp0_iter5_reg;
  wire [26:26]x_read_reg_1484_pp0_iter6_reg;
  wire \x_read_reg_1484_pp0_iter6_reg_reg[26]_0 ;
  wire [3:0]NLW_icmp_ln443_10_fu_1095_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln443_10_fu_1095_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_10_fu_1095_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_11_fu_1171_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_11_fu_1171_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_12_fu_1252_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_12_fu_1252_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_13_fu_1328_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_13_fu_1328_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln443_13_fu_1328_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_13_fu_1328_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_14_fu_1400_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_14_fu_1400_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln443_14_fu_1400_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_14_fu_1400_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_3_fu_543_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_4_fu_618_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_5_fu_700_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln443_5_fu_700_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_5_fu_700_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_6_fu_775_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln443_6_fu_775_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_6_fu_775_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_7_fu_857_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln443_7_fu_857_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_7_fu_857_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_8_fu_932_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln443_8_fu_932_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_8_fu_932_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_9_fu_1014_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln443_9_fu_1014_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln443_9_fu_1014_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_Result_48_fu_1456_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_Result_48_fu_1456_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_Result_48_fu_1456_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_Result_48_fu_1456_p2_carry__1_i_9_CO_UNCONNECTED;
  wire [3:1]NLW_p_Result_48_fu_1456_p2_carry__1_i_9_O_UNCONNECTED;
  wire [3:0]NLW_p_Result_48_fu_1456_p2_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_p_Result_81_reg_1598_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Result_81_reg_1598_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Result_81_reg_1598_reg[13]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_reg_3460_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln212_3_reg_1530_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln212_3_reg_1530_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln212_5_reg_1553_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln212_7_reg_1576_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln212_7_reg_1576_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_x_l_I_V_36_reg_1535_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_l_I_V_36_reg_1535_reg[26]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_x_l_I_V_42_reg_1604_reg[20]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_l_I_V_42_reg_1604_reg[20]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_x_l_I_V_42_reg_1604_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_l_I_V_42_reg_1604_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_x_l_I_V_42_reg_1604_reg[25]_srl3_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_l_I_V_42_reg_1604_reg[25]_srl3_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_x_l_I_V_44_reg_1627_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_l_I_V_44_reg_1627_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_l_I_V_44_reg_1627_reg[19]_i_2_O_UNCONNECTED ;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_10_fu_1095_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_10_fu_1095_p2_carry_n_2,icmp_ln443_10_fu_1095_p2_carry_n_3,icmp_ln443_10_fu_1095_p2_carry_n_4,icmp_ln443_10_fu_1095_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_10_fu_1095_p2_carry_i_1_n_2,icmp_ln443_10_fu_1095_p2_carry_i_2_n_2,icmp_ln443_10_fu_1095_p2_carry_i_3_n_2,icmp_ln443_10_fu_1095_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_10_fu_1095_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_10_fu_1095_p2_carry_i_5_n_2,icmp_ln443_10_fu_1095_p2_carry_i_6_n_2,icmp_ln443_10_fu_1095_p2_carry_i_7_n_2,icmp_ln443_10_fu_1095_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_10_fu_1095_p2_carry__0
       (.CI(icmp_ln443_10_fu_1095_p2_carry_n_2),
        .CO({NLW_icmp_ln443_10_fu_1095_p2_carry__0_CO_UNCONNECTED[3],icmp_ln443_10_fu_1095_p2_carry__0_n_3,icmp_ln443_10_fu_1095_p2_carry__0_n_4,icmp_ln443_10_fu_1095_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln443_10_fu_1095_p2_carry__0_i_1_n_2,icmp_ln443_10_fu_1095_p2_carry__0_i_2_n_2,icmp_ln443_10_fu_1095_p2_carry__0_i_3_n_2}),
        .O(NLW_icmp_ln443_10_fu_1095_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln443_10_fu_1095_p2_carry__0_i_4_n_2,icmp_ln443_10_fu_1095_p2_carry__0_i_5_n_2,icmp_ln443_10_fu_1095_p2_carry__0_i_6_n_2}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln443_10_fu_1095_p2_carry__0_i_1
       (.I0(p_Result_81_reg_1598[12]),
        .I1(x_read_reg_1484_pp0_iter4_reg),
        .I2(p_Result_81_reg_1598[13]),
        .O(icmp_ln443_10_fu_1095_p2_carry__0_i_1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_10_fu_1095_p2_carry__0_i_2
       (.I0(p_Result_31_reg_1593[9]),
        .I1(p_Result_81_reg_1598[10]),
        .I2(p_Result_81_reg_1598[11]),
        .I3(x_read_reg_1484_pp0_iter4_reg),
        .O(icmp_ln443_10_fu_1095_p2_carry__0_i_2_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_10_fu_1095_p2_carry__0_i_3
       (.I0(p_Result_31_reg_1593[7]),
        .I1(p_Result_81_reg_1598[8]),
        .I2(p_Result_81_reg_1598[9]),
        .I3(p_Result_31_reg_1593[8]),
        .O(icmp_ln443_10_fu_1095_p2_carry__0_i_3_n_2));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln443_10_fu_1095_p2_carry__0_i_4
       (.I0(x_read_reg_1484_pp0_iter4_reg),
        .I1(p_Result_81_reg_1598[12]),
        .I2(p_Result_81_reg_1598[13]),
        .O(icmp_ln443_10_fu_1095_p2_carry__0_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_10_fu_1095_p2_carry__0_i_5
       (.I0(p_Result_31_reg_1593[9]),
        .I1(p_Result_81_reg_1598[10]),
        .I2(x_read_reg_1484_pp0_iter4_reg),
        .I3(p_Result_81_reg_1598[11]),
        .O(icmp_ln443_10_fu_1095_p2_carry__0_i_5_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_10_fu_1095_p2_carry__0_i_6
       (.I0(p_Result_31_reg_1593[7]),
        .I1(p_Result_81_reg_1598[8]),
        .I2(p_Result_31_reg_1593[8]),
        .I3(p_Result_81_reg_1598[9]),
        .O(icmp_ln443_10_fu_1095_p2_carry__0_i_6_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_10_fu_1095_p2_carry_i_1
       (.I0(p_Result_31_reg_1593[5]),
        .I1(p_Result_81_reg_1598[6]),
        .I2(p_Result_81_reg_1598[7]),
        .I3(p_Result_31_reg_1593[6]),
        .O(icmp_ln443_10_fu_1095_p2_carry_i_1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_10_fu_1095_p2_carry_i_2
       (.I0(p_Result_31_reg_1593[3]),
        .I1(p_Result_81_reg_1598[4]),
        .I2(p_Result_81_reg_1598[5]),
        .I3(p_Result_31_reg_1593[4]),
        .O(icmp_ln443_10_fu_1095_p2_carry_i_2_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_10_fu_1095_p2_carry_i_3
       (.I0(p_Result_31_reg_1593[1]),
        .I1(p_Result_81_reg_1598[2]),
        .I2(p_Result_81_reg_1598[3]),
        .I3(p_Result_31_reg_1593[2]),
        .O(icmp_ln443_10_fu_1095_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_10_fu_1095_p2_carry_i_4
       (.I0(p_Result_81_reg_1598[0]),
        .I1(p_Result_81_reg_1598[1]),
        .O(icmp_ln443_10_fu_1095_p2_carry_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_10_fu_1095_p2_carry_i_5
       (.I0(p_Result_31_reg_1593[5]),
        .I1(p_Result_81_reg_1598[6]),
        .I2(p_Result_31_reg_1593[6]),
        .I3(p_Result_81_reg_1598[7]),
        .O(icmp_ln443_10_fu_1095_p2_carry_i_5_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_10_fu_1095_p2_carry_i_6
       (.I0(p_Result_31_reg_1593[3]),
        .I1(p_Result_81_reg_1598[4]),
        .I2(p_Result_31_reg_1593[4]),
        .I3(p_Result_81_reg_1598[5]),
        .O(icmp_ln443_10_fu_1095_p2_carry_i_6_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_10_fu_1095_p2_carry_i_7
       (.I0(p_Result_31_reg_1593[1]),
        .I1(p_Result_81_reg_1598[2]),
        .I2(p_Result_31_reg_1593[2]),
        .I3(p_Result_81_reg_1598[3]),
        .O(icmp_ln443_10_fu_1095_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_10_fu_1095_p2_carry_i_8
       (.I0(p_Result_81_reg_1598[0]),
        .I1(p_Result_81_reg_1598[1]),
        .O(icmp_ln443_10_fu_1095_p2_carry_i_8_n_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_11_fu_1171_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_11_fu_1171_p2_carry_n_2,icmp_ln443_11_fu_1171_p2_carry_n_3,icmp_ln443_11_fu_1171_p2_carry_n_4,icmp_ln443_11_fu_1171_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_11_fu_1171_p2_carry_i_1_n_2,icmp_ln443_11_fu_1171_p2_carry_i_2_n_2,icmp_ln443_11_fu_1171_p2_carry_i_3_n_2,icmp_ln443_11_fu_1171_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_11_fu_1171_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_11_fu_1171_p2_carry_i_5_n_2,icmp_ln443_11_fu_1171_p2_carry_i_6_n_2,icmp_ln443_11_fu_1171_p2_carry_i_7_n_2,icmp_ln443_11_fu_1171_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_11_fu_1171_p2_carry__0
       (.CI(icmp_ln443_11_fu_1171_p2_carry_n_2),
        .CO({icmp_ln443_11_fu_1171_p2_carry__0_n_2,icmp_ln443_11_fu_1171_p2_carry__0_n_3,icmp_ln443_11_fu_1171_p2_carry__0_n_4,icmp_ln443_11_fu_1171_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln443_11_fu_1171_p2_carry__0_i_1_n_2,icmp_ln443_11_fu_1171_p2_carry__0_i_2_n_2,icmp_ln443_11_fu_1171_p2_carry__0_i_3_n_2}),
        .O(NLW_icmp_ln443_11_fu_1171_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_11_fu_1171_p2_carry__0_i_4_n_2,icmp_ln443_11_fu_1171_p2_carry__0_i_5_n_2,icmp_ln443_11_fu_1171_p2_carry__0_i_6_n_2,icmp_ln443_11_fu_1171_p2_carry__0_i_7_n_2}));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    icmp_ln443_11_fu_1171_p2_carry__0_i_1
       (.I0(sub_ln212_10_fu_1100_p2[10]),
        .I1(p_Result_81_reg_1598[10]),
        .I2(p_Result_81_reg_1598[11]),
        .I3(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I4(sub_ln212_10_fu_1100_p2[11]),
        .I5(x_read_reg_1484_pp0_iter4_reg),
        .O(icmp_ln443_11_fu_1171_p2_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_11_fu_1171_p2_carry__0_i_2
       (.I0(p_Result_31_reg_1593[8]),
        .I1(sub_ln212_10_fu_1100_p2[8]),
        .I2(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I3(p_Result_81_reg_1598[8]),
        .I4(p_Result_84_fu_1157_p4[11]),
        .I5(p_Result_31_reg_1593[9]),
        .O(icmp_ln443_11_fu_1171_p2_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_11_fu_1171_p2_carry__0_i_3
       (.I0(p_Result_31_reg_1593[6]),
        .I1(sub_ln212_10_fu_1100_p2[6]),
        .I2(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I3(p_Result_81_reg_1598[6]),
        .I4(p_Result_84_fu_1157_p4[9]),
        .I5(p_Result_31_reg_1593[7]),
        .O(icmp_ln443_11_fu_1171_p2_carry__0_i_3_n_2));
  LUT3 #(
    .INIT(8'h1D)) 
    icmp_ln443_11_fu_1171_p2_carry__0_i_4
       (.I0(sub_ln212_10_fu_1100_p2[12]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[12]),
        .O(icmp_ln443_11_fu_1171_p2_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'hA005C0C0A0050303)) 
    icmp_ln443_11_fu_1171_p2_carry__0_i_5
       (.I0(p_Result_81_reg_1598[10]),
        .I1(sub_ln212_10_fu_1100_p2[10]),
        .I2(x_read_reg_1484_pp0_iter4_reg),
        .I3(p_Result_81_reg_1598[11]),
        .I4(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I5(sub_ln212_10_fu_1100_p2[11]),
        .O(icmp_ln443_11_fu_1171_p2_carry__0_i_5_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_11_fu_1171_p2_carry__0_i_6
       (.I0(p_Result_31_reg_1593[8]),
        .I1(p_Result_81_reg_1598[8]),
        .I2(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I3(sub_ln212_10_fu_1100_p2[8]),
        .I4(p_Result_31_reg_1593[9]),
        .I5(p_Result_84_fu_1157_p4[11]),
        .O(icmp_ln443_11_fu_1171_p2_carry__0_i_6_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_11_fu_1171_p2_carry__0_i_7
       (.I0(p_Result_31_reg_1593[6]),
        .I1(p_Result_81_reg_1598[6]),
        .I2(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I3(sub_ln212_10_fu_1100_p2[6]),
        .I4(p_Result_31_reg_1593[7]),
        .I5(p_Result_84_fu_1157_p4[9]),
        .O(icmp_ln443_11_fu_1171_p2_carry__0_i_7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_11_fu_1171_p2_carry__0_i_8
       (.I0(p_Result_81_reg_1598[9]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[9]),
        .O(p_Result_84_fu_1157_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_11_fu_1171_p2_carry__0_i_9
       (.I0(p_Result_81_reg_1598[7]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[7]),
        .O(p_Result_84_fu_1157_p4[9]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_11_fu_1171_p2_carry_i_1
       (.I0(p_Result_31_reg_1593[4]),
        .I1(sub_ln212_10_fu_1100_p2[4]),
        .I2(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I3(p_Result_81_reg_1598[4]),
        .I4(p_Result_84_fu_1157_p4[7]),
        .I5(p_Result_31_reg_1593[5]),
        .O(icmp_ln443_11_fu_1171_p2_carry_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_11_fu_1171_p2_carry_i_10
       (.I0(p_Result_81_reg_1598[3]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[3]),
        .O(p_Result_84_fu_1157_p4[5]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_11_fu_1171_p2_carry_i_2
       (.I0(p_Result_31_reg_1593[2]),
        .I1(sub_ln212_10_fu_1100_p2[2]),
        .I2(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I3(p_Result_81_reg_1598[2]),
        .I4(p_Result_84_fu_1157_p4[5]),
        .I5(p_Result_31_reg_1593[3]),
        .O(icmp_ln443_11_fu_1171_p2_carry_i_2_n_2));
  LUT5 #(
    .INIT(32'h3A3F000A)) 
    icmp_ln443_11_fu_1171_p2_carry_i_3
       (.I0(p_Result_81_reg_1598[0]),
        .I1(p_Result_81_reg_1598[1]),
        .I2(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I3(sub_ln212_10_fu_1100_p2[1]),
        .I4(p_Result_31_reg_1593[1]),
        .O(icmp_ln443_11_fu_1171_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_11_fu_1171_p2_carry_i_4
       (.I0(x_l_I_V_40_reg_1581[6]),
        .I1(x_l_I_V_40_reg_1581[7]),
        .O(icmp_ln443_11_fu_1171_p2_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_11_fu_1171_p2_carry_i_5
       (.I0(p_Result_31_reg_1593[4]),
        .I1(p_Result_81_reg_1598[4]),
        .I2(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I3(sub_ln212_10_fu_1100_p2[4]),
        .I4(p_Result_31_reg_1593[5]),
        .I5(p_Result_84_fu_1157_p4[7]),
        .O(icmp_ln443_11_fu_1171_p2_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_11_fu_1171_p2_carry_i_6
       (.I0(p_Result_31_reg_1593[2]),
        .I1(p_Result_81_reg_1598[2]),
        .I2(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I3(sub_ln212_10_fu_1100_p2[2]),
        .I4(p_Result_31_reg_1593[3]),
        .I5(p_Result_84_fu_1157_p4[5]),
        .O(icmp_ln443_11_fu_1171_p2_carry_i_6_n_2));
  LUT5 #(
    .INIT(32'h41444111)) 
    icmp_ln443_11_fu_1171_p2_carry_i_7
       (.I0(p_Result_81_reg_1598[0]),
        .I1(p_Result_31_reg_1593[1]),
        .I2(p_Result_81_reg_1598[1]),
        .I3(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I4(sub_ln212_10_fu_1100_p2[1]),
        .O(icmp_ln443_11_fu_1171_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_11_fu_1171_p2_carry_i_8
       (.I0(x_l_I_V_40_reg_1581[6]),
        .I1(x_l_I_V_40_reg_1581[7]),
        .O(icmp_ln443_11_fu_1171_p2_carry_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_11_fu_1171_p2_carry_i_9
       (.I0(p_Result_81_reg_1598[5]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[5]),
        .O(p_Result_84_fu_1157_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_12_fu_1252_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_12_fu_1252_p2_carry_n_2,icmp_ln443_12_fu_1252_p2_carry_n_3,icmp_ln443_12_fu_1252_p2_carry_n_4,icmp_ln443_12_fu_1252_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_12_fu_1252_p2_carry_i_1_n_2,icmp_ln443_12_fu_1252_p2_carry_i_2_n_2,icmp_ln443_12_fu_1252_p2_carry_i_3_n_2,icmp_ln443_12_fu_1252_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_12_fu_1252_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_12_fu_1252_p2_carry_i_5_n_2,icmp_ln443_12_fu_1252_p2_carry_i_6_n_2,icmp_ln443_12_fu_1252_p2_carry_i_7_n_2,icmp_ln443_12_fu_1252_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_12_fu_1252_p2_carry__0
       (.CI(icmp_ln443_12_fu_1252_p2_carry_n_2),
        .CO({icmp_ln443_12_fu_1252_p2_carry__0_n_2,icmp_ln443_12_fu_1252_p2_carry__0_n_3,icmp_ln443_12_fu_1252_p2_carry__0_n_4,icmp_ln443_12_fu_1252_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_12_fu_1252_p2_carry__0_i_1_n_2,icmp_ln443_12_fu_1252_p2_carry__0_i_2_n_2,icmp_ln443_12_fu_1252_p2_carry__0_i_3_n_2,icmp_ln443_12_fu_1252_p2_carry__0_i_4_n_2}),
        .O(NLW_icmp_ln443_12_fu_1252_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_12_fu_1252_p2_carry__0_i_5_n_2,icmp_ln443_12_fu_1252_p2_carry__0_i_6_n_2,icmp_ln443_12_fu_1252_p2_carry__0_i_7_n_2,icmp_ln443_12_fu_1252_p2_carry__0_i_8_n_2}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln443_12_fu_1252_p2_carry__0_i_1
       (.I0(p_Result_87_reg_1621[14]),
        .I1(x_read_reg_1484_pp0_iter5_reg),
        .I2(p_Result_87_reg_1621[15]),
        .O(icmp_ln443_12_fu_1252_p2_carry__0_i_1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_12_fu_1252_p2_carry__0_i_2
       (.I0(p_Result_37_reg_1616[11]),
        .I1(p_Result_87_reg_1621[12]),
        .I2(p_Result_87_reg_1621[13]),
        .I3(x_read_reg_1484_pp0_iter5_reg),
        .O(icmp_ln443_12_fu_1252_p2_carry__0_i_2_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_12_fu_1252_p2_carry__0_i_3
       (.I0(p_Result_37_reg_1616[9]),
        .I1(p_Result_87_reg_1621[10]),
        .I2(p_Result_87_reg_1621[11]),
        .I3(p_Result_37_reg_1616[10]),
        .O(icmp_ln443_12_fu_1252_p2_carry__0_i_3_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_12_fu_1252_p2_carry__0_i_4
       (.I0(p_Result_37_reg_1616[7]),
        .I1(p_Result_87_reg_1621[8]),
        .I2(p_Result_87_reg_1621[9]),
        .I3(p_Result_37_reg_1616[8]),
        .O(icmp_ln443_12_fu_1252_p2_carry__0_i_4_n_2));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln443_12_fu_1252_p2_carry__0_i_5
       (.I0(x_read_reg_1484_pp0_iter5_reg),
        .I1(p_Result_87_reg_1621[14]),
        .I2(p_Result_87_reg_1621[15]),
        .O(icmp_ln443_12_fu_1252_p2_carry__0_i_5_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_12_fu_1252_p2_carry__0_i_6
       (.I0(p_Result_37_reg_1616[11]),
        .I1(p_Result_87_reg_1621[12]),
        .I2(x_read_reg_1484_pp0_iter5_reg),
        .I3(p_Result_87_reg_1621[13]),
        .O(icmp_ln443_12_fu_1252_p2_carry__0_i_6_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_12_fu_1252_p2_carry__0_i_7
       (.I0(p_Result_37_reg_1616[9]),
        .I1(p_Result_87_reg_1621[10]),
        .I2(p_Result_37_reg_1616[10]),
        .I3(p_Result_87_reg_1621[11]),
        .O(icmp_ln443_12_fu_1252_p2_carry__0_i_7_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_12_fu_1252_p2_carry__0_i_8
       (.I0(p_Result_37_reg_1616[7]),
        .I1(p_Result_87_reg_1621[8]),
        .I2(p_Result_37_reg_1616[8]),
        .I3(p_Result_87_reg_1621[9]),
        .O(icmp_ln443_12_fu_1252_p2_carry__0_i_8_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_12_fu_1252_p2_carry_i_1
       (.I0(p_Result_37_reg_1616[5]),
        .I1(p_Result_87_reg_1621[6]),
        .I2(p_Result_87_reg_1621[7]),
        .I3(p_Result_37_reg_1616[6]),
        .O(icmp_ln443_12_fu_1252_p2_carry_i_1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_12_fu_1252_p2_carry_i_2
       (.I0(p_Result_37_reg_1616[3]),
        .I1(p_Result_87_reg_1621[4]),
        .I2(p_Result_87_reg_1621[5]),
        .I3(p_Result_37_reg_1616[4]),
        .O(icmp_ln443_12_fu_1252_p2_carry_i_2_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_12_fu_1252_p2_carry_i_3
       (.I0(p_Result_37_reg_1616[1]),
        .I1(p_Result_87_reg_1621[2]),
        .I2(p_Result_87_reg_1621[3]),
        .I3(p_Result_37_reg_1616[2]),
        .O(icmp_ln443_12_fu_1252_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_12_fu_1252_p2_carry_i_4
       (.I0(p_Result_87_reg_1621[0]),
        .I1(p_Result_87_reg_1621[1]),
        .O(icmp_ln443_12_fu_1252_p2_carry_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_12_fu_1252_p2_carry_i_5
       (.I0(p_Result_37_reg_1616[5]),
        .I1(p_Result_87_reg_1621[6]),
        .I2(p_Result_37_reg_1616[6]),
        .I3(p_Result_87_reg_1621[7]),
        .O(icmp_ln443_12_fu_1252_p2_carry_i_5_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_12_fu_1252_p2_carry_i_6
       (.I0(p_Result_37_reg_1616[3]),
        .I1(p_Result_87_reg_1621[4]),
        .I2(p_Result_37_reg_1616[4]),
        .I3(p_Result_87_reg_1621[5]),
        .O(icmp_ln443_12_fu_1252_p2_carry_i_6_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_12_fu_1252_p2_carry_i_7
       (.I0(p_Result_37_reg_1616[1]),
        .I1(p_Result_87_reg_1621[2]),
        .I2(p_Result_37_reg_1616[2]),
        .I3(p_Result_87_reg_1621[3]),
        .O(icmp_ln443_12_fu_1252_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_12_fu_1252_p2_carry_i_8
       (.I0(p_Result_87_reg_1621[0]),
        .I1(p_Result_87_reg_1621[1]),
        .O(icmp_ln443_12_fu_1252_p2_carry_i_8_n_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_13_fu_1328_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_13_fu_1328_p2_carry_n_2,icmp_ln443_13_fu_1328_p2_carry_n_3,icmp_ln443_13_fu_1328_p2_carry_n_4,icmp_ln443_13_fu_1328_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_13_fu_1328_p2_carry_i_1_n_2,icmp_ln443_13_fu_1328_p2_carry_i_2_n_2,icmp_ln443_13_fu_1328_p2_carry_i_3_n_2,icmp_ln443_13_fu_1328_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_13_fu_1328_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_13_fu_1328_p2_carry_i_5_n_2,icmp_ln443_13_fu_1328_p2_carry_i_6_n_2,icmp_ln443_13_fu_1328_p2_carry_i_7_n_2,icmp_ln443_13_fu_1328_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_13_fu_1328_p2_carry__0
       (.CI(icmp_ln443_13_fu_1328_p2_carry_n_2),
        .CO({icmp_ln443_13_fu_1328_p2_carry__0_n_2,icmp_ln443_13_fu_1328_p2_carry__0_n_3,icmp_ln443_13_fu_1328_p2_carry__0_n_4,icmp_ln443_13_fu_1328_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_13_fu_1328_p2_carry__0_i_1_n_2,icmp_ln443_13_fu_1328_p2_carry__0_i_2_n_2,icmp_ln443_13_fu_1328_p2_carry__0_i_3_n_2,icmp_ln443_13_fu_1328_p2_carry__0_i_4_n_2}),
        .O(NLW_icmp_ln443_13_fu_1328_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_13_fu_1328_p2_carry__0_i_5_n_2,icmp_ln443_13_fu_1328_p2_carry__0_i_6_n_2,icmp_ln443_13_fu_1328_p2_carry__0_i_7_n_2,icmp_ln443_13_fu_1328_p2_carry__0_i_8_n_2}));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_1
       (.I0(sub_ln212_12_fu_1257_p2[12]),
        .I1(p_Result_87_reg_1621[12]),
        .I2(p_Result_87_reg_1621[13]),
        .I3(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I4(sub_ln212_12_fu_1257_p2[13]),
        .I5(x_read_reg_1484_pp0_iter5_reg),
        .O(icmp_ln443_13_fu_1328_p2_carry__0_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_10
       (.I0(p_Result_87_reg_1621[9]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[9]),
        .O(p_Result_90_fu_1314_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_11
       (.I0(p_Result_87_reg_1621[7]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[7]),
        .O(p_Result_90_fu_1314_p4[9]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_2
       (.I0(p_Result_37_reg_1616[10]),
        .I1(sub_ln212_12_fu_1257_p2[10]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(p_Result_87_reg_1621[10]),
        .I4(p_Result_90_fu_1314_p4[13]),
        .I5(p_Result_37_reg_1616[11]),
        .O(icmp_ln443_13_fu_1328_p2_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_3
       (.I0(p_Result_37_reg_1616[8]),
        .I1(sub_ln212_12_fu_1257_p2[8]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(p_Result_87_reg_1621[8]),
        .I4(p_Result_90_fu_1314_p4[11]),
        .I5(p_Result_37_reg_1616[9]),
        .O(icmp_ln443_13_fu_1328_p2_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_4
       (.I0(p_Result_37_reg_1616[6]),
        .I1(sub_ln212_12_fu_1257_p2[6]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(p_Result_87_reg_1621[6]),
        .I4(p_Result_90_fu_1314_p4[9]),
        .I5(p_Result_37_reg_1616[7]),
        .O(icmp_ln443_13_fu_1328_p2_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'hA005C0C0A0050303)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_5
       (.I0(p_Result_87_reg_1621[12]),
        .I1(sub_ln212_12_fu_1257_p2[12]),
        .I2(x_read_reg_1484_pp0_iter5_reg),
        .I3(p_Result_87_reg_1621[13]),
        .I4(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I5(sub_ln212_12_fu_1257_p2[13]),
        .O(icmp_ln443_13_fu_1328_p2_carry__0_i_5_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_6
       (.I0(p_Result_37_reg_1616[10]),
        .I1(p_Result_87_reg_1621[10]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(sub_ln212_12_fu_1257_p2[10]),
        .I4(p_Result_37_reg_1616[11]),
        .I5(p_Result_90_fu_1314_p4[13]),
        .O(icmp_ln443_13_fu_1328_p2_carry__0_i_6_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_7
       (.I0(p_Result_37_reg_1616[8]),
        .I1(p_Result_87_reg_1621[8]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(sub_ln212_12_fu_1257_p2[8]),
        .I4(p_Result_37_reg_1616[9]),
        .I5(p_Result_90_fu_1314_p4[11]),
        .O(icmp_ln443_13_fu_1328_p2_carry__0_i_7_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_8
       (.I0(p_Result_37_reg_1616[6]),
        .I1(p_Result_87_reg_1621[6]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(sub_ln212_12_fu_1257_p2[6]),
        .I4(p_Result_37_reg_1616[7]),
        .I5(p_Result_90_fu_1314_p4[9]),
        .O(icmp_ln443_13_fu_1328_p2_carry__0_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_13_fu_1328_p2_carry__0_i_9
       (.I0(p_Result_87_reg_1621[11]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[11]),
        .O(p_Result_90_fu_1314_p4[13]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_13_fu_1328_p2_carry__1
       (.CI(icmp_ln443_13_fu_1328_p2_carry__0_n_2),
        .CO({NLW_icmp_ln443_13_fu_1328_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln443_13_fu_1328_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln443_13_fu_1328_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln443_13_fu_1328_p2_carry__1_i_1_n_2}));
  LUT3 #(
    .INIT(8'h1D)) 
    icmp_ln443_13_fu_1328_p2_carry__1_i_1
       (.I0(sub_ln212_12_fu_1257_p2[14]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[14]),
        .O(icmp_ln443_13_fu_1328_p2_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_13_fu_1328_p2_carry_i_1
       (.I0(p_Result_37_reg_1616[4]),
        .I1(sub_ln212_12_fu_1257_p2[4]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(p_Result_87_reg_1621[4]),
        .I4(p_Result_90_fu_1314_p4[7]),
        .I5(p_Result_37_reg_1616[5]),
        .O(icmp_ln443_13_fu_1328_p2_carry_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_13_fu_1328_p2_carry_i_10
       (.I0(p_Result_87_reg_1621[3]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[3]),
        .O(p_Result_90_fu_1314_p4[5]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_13_fu_1328_p2_carry_i_2
       (.I0(p_Result_37_reg_1616[2]),
        .I1(sub_ln212_12_fu_1257_p2[2]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(p_Result_87_reg_1621[2]),
        .I4(p_Result_90_fu_1314_p4[5]),
        .I5(p_Result_37_reg_1616[3]),
        .O(icmp_ln443_13_fu_1328_p2_carry_i_2_n_2));
  LUT5 #(
    .INIT(32'h3A3F000A)) 
    icmp_ln443_13_fu_1328_p2_carry_i_3
       (.I0(p_Result_87_reg_1621[0]),
        .I1(p_Result_87_reg_1621[1]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(sub_ln212_12_fu_1257_p2[1]),
        .I4(p_Result_37_reg_1616[1]),
        .O(icmp_ln443_13_fu_1328_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_13_fu_1328_p2_carry_i_4
       (.I0(x_l_I_V_42_reg_1604[2]),
        .I1(x_l_I_V_42_reg_1604[3]),
        .O(icmp_ln443_13_fu_1328_p2_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_13_fu_1328_p2_carry_i_5
       (.I0(p_Result_37_reg_1616[4]),
        .I1(p_Result_87_reg_1621[4]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(sub_ln212_12_fu_1257_p2[4]),
        .I4(p_Result_37_reg_1616[5]),
        .I5(p_Result_90_fu_1314_p4[7]),
        .O(icmp_ln443_13_fu_1328_p2_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_13_fu_1328_p2_carry_i_6
       (.I0(p_Result_37_reg_1616[2]),
        .I1(p_Result_87_reg_1621[2]),
        .I2(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I3(sub_ln212_12_fu_1257_p2[2]),
        .I4(p_Result_37_reg_1616[3]),
        .I5(p_Result_90_fu_1314_p4[5]),
        .O(icmp_ln443_13_fu_1328_p2_carry_i_6_n_2));
  LUT5 #(
    .INIT(32'h41444111)) 
    icmp_ln443_13_fu_1328_p2_carry_i_7
       (.I0(p_Result_87_reg_1621[0]),
        .I1(p_Result_37_reg_1616[1]),
        .I2(p_Result_87_reg_1621[1]),
        .I3(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I4(sub_ln212_12_fu_1257_p2[1]),
        .O(icmp_ln443_13_fu_1328_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_13_fu_1328_p2_carry_i_8
       (.I0(x_l_I_V_42_reg_1604[2]),
        .I1(x_l_I_V_42_reg_1604[3]),
        .O(icmp_ln443_13_fu_1328_p2_carry_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_13_fu_1328_p2_carry_i_9
       (.I0(p_Result_87_reg_1621[5]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[5]),
        .O(p_Result_90_fu_1314_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_14_fu_1400_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_14_fu_1400_p2_carry_n_2,icmp_ln443_14_fu_1400_p2_carry_n_3,icmp_ln443_14_fu_1400_p2_carry_n_4,icmp_ln443_14_fu_1400_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_14_fu_1400_p2_carry_i_1_n_2,icmp_ln443_14_fu_1400_p2_carry_i_2_n_2,icmp_ln443_14_fu_1400_p2_carry_i_3_n_2,icmp_ln443_14_fu_1400_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_14_fu_1400_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_14_fu_1400_p2_carry_i_5_n_2,icmp_ln443_14_fu_1400_p2_carry_i_6_n_2,icmp_ln443_14_fu_1400_p2_carry_i_7_n_2,icmp_ln443_14_fu_1400_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_14_fu_1400_p2_carry__0
       (.CI(icmp_ln443_14_fu_1400_p2_carry_n_2),
        .CO({icmp_ln443_14_fu_1400_p2_carry__0_n_2,icmp_ln443_14_fu_1400_p2_carry__0_n_3,icmp_ln443_14_fu_1400_p2_carry__0_n_4,icmp_ln443_14_fu_1400_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_14_fu_1400_p2_carry__0_i_1_n_2,icmp_ln443_14_fu_1400_p2_carry__0_i_2_n_2,icmp_ln443_14_fu_1400_p2_carry__0_i_3_n_2,icmp_ln443_14_fu_1400_p2_carry__0_i_4_n_2}),
        .O(NLW_icmp_ln443_14_fu_1400_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_14_fu_1400_p2_carry__0_i_5_n_2,icmp_ln443_14_fu_1400_p2_carry__0_i_6_n_2,icmp_ln443_14_fu_1400_p2_carry__0_i_7_n_2,icmp_ln443_14_fu_1400_p2_carry__0_i_8_n_2}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_14_fu_1400_p2_carry__0_i_1
       (.I0(res_I_V_45_reg_1633[13]),
        .I1(p_Result_93_reg_1640[14]),
        .I2(p_Result_93_reg_1640[15]),
        .I3(x_read_reg_1484_pp0_iter6_reg),
        .O(icmp_ln443_14_fu_1400_p2_carry__0_i_1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_14_fu_1400_p2_carry__0_i_2
       (.I0(res_I_V_45_reg_1633[11]),
        .I1(p_Result_93_reg_1640[12]),
        .I2(p_Result_93_reg_1640[13]),
        .I3(res_I_V_45_reg_1633[12]),
        .O(icmp_ln443_14_fu_1400_p2_carry__0_i_2_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_14_fu_1400_p2_carry__0_i_3
       (.I0(res_I_V_45_reg_1633[9]),
        .I1(p_Result_93_reg_1640[10]),
        .I2(p_Result_93_reg_1640[11]),
        .I3(res_I_V_45_reg_1633[10]),
        .O(icmp_ln443_14_fu_1400_p2_carry__0_i_3_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_14_fu_1400_p2_carry__0_i_4
       (.I0(res_I_V_45_reg_1633[7]),
        .I1(p_Result_93_reg_1640[8]),
        .I2(p_Result_93_reg_1640[9]),
        .I3(res_I_V_45_reg_1633[8]),
        .O(icmp_ln443_14_fu_1400_p2_carry__0_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_14_fu_1400_p2_carry__0_i_5
       (.I0(res_I_V_45_reg_1633[13]),
        .I1(p_Result_93_reg_1640[14]),
        .I2(x_read_reg_1484_pp0_iter6_reg),
        .I3(p_Result_93_reg_1640[15]),
        .O(icmp_ln443_14_fu_1400_p2_carry__0_i_5_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_14_fu_1400_p2_carry__0_i_6
       (.I0(res_I_V_45_reg_1633[11]),
        .I1(p_Result_93_reg_1640[12]),
        .I2(res_I_V_45_reg_1633[12]),
        .I3(p_Result_93_reg_1640[13]),
        .O(icmp_ln443_14_fu_1400_p2_carry__0_i_6_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_14_fu_1400_p2_carry__0_i_7
       (.I0(res_I_V_45_reg_1633[9]),
        .I1(p_Result_93_reg_1640[10]),
        .I2(res_I_V_45_reg_1633[10]),
        .I3(p_Result_93_reg_1640[11]),
        .O(icmp_ln443_14_fu_1400_p2_carry__0_i_7_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_14_fu_1400_p2_carry__0_i_8
       (.I0(res_I_V_45_reg_1633[7]),
        .I1(p_Result_93_reg_1640[8]),
        .I2(res_I_V_45_reg_1633[8]),
        .I3(p_Result_93_reg_1640[9]),
        .O(icmp_ln443_14_fu_1400_p2_carry__0_i_8_n_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_14_fu_1400_p2_carry__1
       (.CI(icmp_ln443_14_fu_1400_p2_carry__0_n_2),
        .CO({NLW_icmp_ln443_14_fu_1400_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln443_14_fu_1400_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln443_14_fu_1400_p2_carry__1_i_1_n_2}),
        .O(NLW_icmp_ln443_14_fu_1400_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln443_14_fu_1400_p2_carry__1_i_2_n_2}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln443_14_fu_1400_p2_carry__1_i_1
       (.I0(p_Result_93_reg_1640[16]),
        .I1(x_read_reg_1484_pp0_iter6_reg),
        .I2(p_Result_93_reg_1640[17]),
        .O(icmp_ln443_14_fu_1400_p2_carry__1_i_1_n_2));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln443_14_fu_1400_p2_carry__1_i_2
       (.I0(x_read_reg_1484_pp0_iter6_reg),
        .I1(p_Result_93_reg_1640[16]),
        .I2(p_Result_93_reg_1640[17]),
        .O(icmp_ln443_14_fu_1400_p2_carry__1_i_2_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_14_fu_1400_p2_carry_i_1
       (.I0(res_I_V_45_reg_1633[5]),
        .I1(p_Result_93_reg_1640[6]),
        .I2(p_Result_93_reg_1640[7]),
        .I3(res_I_V_45_reg_1633[6]),
        .O(icmp_ln443_14_fu_1400_p2_carry_i_1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_14_fu_1400_p2_carry_i_2
       (.I0(res_I_V_45_reg_1633[3]),
        .I1(p_Result_93_reg_1640[4]),
        .I2(p_Result_93_reg_1640[5]),
        .I3(res_I_V_45_reg_1633[4]),
        .O(icmp_ln443_14_fu_1400_p2_carry_i_2_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_14_fu_1400_p2_carry_i_3
       (.I0(res_I_V_45_reg_1633[1]),
        .I1(p_Result_93_reg_1640[2]),
        .I2(p_Result_93_reg_1640[3]),
        .I3(res_I_V_45_reg_1633[2]),
        .O(icmp_ln443_14_fu_1400_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_14_fu_1400_p2_carry_i_4
       (.I0(p_Result_93_reg_1640[0]),
        .I1(p_Result_93_reg_1640[1]),
        .O(icmp_ln443_14_fu_1400_p2_carry_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_14_fu_1400_p2_carry_i_5
       (.I0(res_I_V_45_reg_1633[5]),
        .I1(p_Result_93_reg_1640[6]),
        .I2(res_I_V_45_reg_1633[6]),
        .I3(p_Result_93_reg_1640[7]),
        .O(icmp_ln443_14_fu_1400_p2_carry_i_5_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_14_fu_1400_p2_carry_i_6
       (.I0(res_I_V_45_reg_1633[3]),
        .I1(p_Result_93_reg_1640[4]),
        .I2(res_I_V_45_reg_1633[4]),
        .I3(p_Result_93_reg_1640[5]),
        .O(icmp_ln443_14_fu_1400_p2_carry_i_6_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_14_fu_1400_p2_carry_i_7
       (.I0(res_I_V_45_reg_1633[1]),
        .I1(p_Result_93_reg_1640[2]),
        .I2(res_I_V_45_reg_1633[2]),
        .I3(p_Result_93_reg_1640[3]),
        .O(icmp_ln443_14_fu_1400_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_14_fu_1400_p2_carry_i_8
       (.I0(p_Result_93_reg_1640[0]),
        .I1(p_Result_93_reg_1640[1]),
        .O(icmp_ln443_14_fu_1400_p2_carry_i_8_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln443_1_reg_1501[0]_i_1 
       (.I0(p_0_in0),
        .O(\icmp_ln443_1_reg_1501[0]_i_1_n_2 ));
  FDRE \icmp_ln443_1_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln443_1_reg_1501[0]_i_1_n_2 ),
        .Q(icmp_ln443_1_reg_1501),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_3_fu_543_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_3_fu_543_p2,icmp_ln443_3_fu_543_p2_carry_n_3,icmp_ln443_3_fu_543_p2_carry_n_4,icmp_ln443_3_fu_543_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln443_3_fu_543_p2_carry_i_1_n_2,icmp_ln443_3_fu_543_p2_carry_i_2_n_2,icmp_ln443_3_fu_543_p2_carry_i_3_n_2}),
        .O(NLW_icmp_ln443_3_fu_543_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_3_fu_543_p2_carry_i_4_n_2,icmp_ln443_3_fu_543_p2_carry_i_5_n_2,icmp_ln443_3_fu_543_p2_carry_i_6_n_2,icmp_ln443_3_fu_543_p2_carry_i_7_n_2}));
  LUT4 #(
    .INIT(16'hAB00)) 
    icmp_ln443_3_fu_543_p2_carry_i_1
       (.I0(icmp_ln443_1_reg_1501),
        .I1(x_l_I_V_32_reg_1489[25]),
        .I2(x_l_I_V_32_reg_1489[24]),
        .I3(x_read_reg_1484),
        .O(icmp_ln443_3_fu_543_p2_carry_i_1_n_2));
  LUT3 #(
    .INIT(8'h72)) 
    icmp_ln443_3_fu_543_p2_carry_i_2
       (.I0(x_l_I_V_32_reg_1489[25]),
        .I1(icmp_ln443_1_reg_1501),
        .I2(x_l_I_V_32_reg_1489[24]),
        .O(icmp_ln443_3_fu_543_p2_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_3_fu_543_p2_carry_i_3
       (.I0(x_l_I_V_32_reg_1489[22]),
        .I1(x_l_I_V_32_reg_1489[23]),
        .O(icmp_ln443_3_fu_543_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_3_fu_543_p2_carry_i_4
       (.I0(icmp_ln443_1_reg_1501),
        .I1(x_read_reg_1484),
        .O(icmp_ln443_3_fu_543_p2_carry_i_4_n_2));
  LUT4 #(
    .INIT(16'h55A9)) 
    icmp_ln443_3_fu_543_p2_carry_i_5
       (.I0(x_read_reg_1484),
        .I1(x_l_I_V_32_reg_1489[24]),
        .I2(x_l_I_V_32_reg_1489[25]),
        .I3(icmp_ln443_1_reg_1501),
        .O(icmp_ln443_3_fu_543_p2_carry_i_5_n_2));
  LUT4 #(
    .INIT(16'h00D3)) 
    icmp_ln443_3_fu_543_p2_carry_i_6
       (.I0(x_read_reg_1484),
        .I1(x_l_I_V_32_reg_1489[25]),
        .I2(icmp_ln443_1_reg_1501),
        .I3(x_l_I_V_32_reg_1489[24]),
        .O(icmp_ln443_3_fu_543_p2_carry_i_6_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_3_fu_543_p2_carry_i_7
       (.I0(x_l_I_V_32_reg_1489[22]),
        .I1(x_l_I_V_32_reg_1489[23]),
        .O(icmp_ln443_3_fu_543_p2_carry_i_7_n_2));
  FDRE \icmp_ln443_3_reg_1524_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln443_3_fu_543_p2),
        .Q(icmp_ln443_3_reg_1524),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_4_fu_618_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_4_fu_618_p2_carry_n_2,icmp_ln443_4_fu_618_p2_carry_n_3,icmp_ln443_4_fu_618_p2_carry_n_4,icmp_ln443_4_fu_618_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_4_fu_618_p2_carry_i_1_n_2,icmp_ln443_4_fu_618_p2_carry_i_2_n_2,icmp_ln443_4_fu_618_p2_carry_i_3_n_2,icmp_ln443_4_fu_618_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_4_fu_618_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_4_fu_618_p2_carry_i_5_n_2,icmp_ln443_4_fu_618_p2_carry_i_6_n_2,icmp_ln443_4_fu_618_p2_carry_i_7_n_2,icmp_ln443_4_fu_618_p2_carry_i_8_n_2}));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    icmp_ln443_4_fu_618_p2_carry_i_1
       (.I0(x_l_I_V_34_reg_1512[26]),
        .I1(sub_ln212_3_reg_1530[4]),
        .I2(x_read_reg_1484_pp0_iter1_reg),
        .I3(sub_ln212_3_reg_1530[5]),
        .I4(icmp_ln443_3_reg_1524),
        .I5(x_l_I_V_34_reg_1512[27]),
        .O(icmp_ln443_4_fu_618_p2_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_4_fu_618_p2_carry_i_2
       (.I0(res_I_V_35_reg_1518[13]),
        .I1(sub_ln212_3_reg_1530[2]),
        .I2(icmp_ln443_3_reg_1524),
        .I3(x_l_I_V_34_reg_1512[24]),
        .I4(p_Result_63_fu_604_p4[5]),
        .I5(x_read_reg_1484_pp0_iter1_reg),
        .O(icmp_ln443_4_fu_618_p2_carry_i_2_n_2));
  LUT5 #(
    .INIT(32'h353F0005)) 
    icmp_ln443_4_fu_618_p2_carry_i_3
       (.I0(sub_ln212_3_reg_1530[0]),
        .I1(x_l_I_V_34_reg_1512[23]),
        .I2(icmp_ln443_3_reg_1524),
        .I3(sub_ln212_3_reg_1530[1]),
        .I4(res_I_V_35_reg_1518[12]),
        .O(icmp_ln443_4_fu_618_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_4_fu_618_p2_carry_i_4
       (.I0(x_l_I_V_34_reg_1512[20]),
        .I1(x_l_I_V_34_reg_1512[21]),
        .O(icmp_ln443_4_fu_618_p2_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    icmp_ln443_4_fu_618_p2_carry_i_5
       (.I0(x_read_reg_1484_pp0_iter1_reg),
        .I1(x_l_I_V_34_reg_1512[26]),
        .I2(sub_ln212_3_reg_1530[4]),
        .I3(sub_ln212_3_reg_1530[5]),
        .I4(icmp_ln443_3_reg_1524),
        .I5(x_l_I_V_34_reg_1512[27]),
        .O(icmp_ln443_4_fu_618_p2_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_4_fu_618_p2_carry_i_6
       (.I0(res_I_V_35_reg_1518[13]),
        .I1(x_l_I_V_34_reg_1512[24]),
        .I2(icmp_ln443_3_reg_1524),
        .I3(sub_ln212_3_reg_1530[2]),
        .I4(x_read_reg_1484_pp0_iter1_reg),
        .I5(p_Result_63_fu_604_p4[5]),
        .O(icmp_ln443_4_fu_618_p2_carry_i_6_n_2));
  LUT6 #(
    .INIT(64'h5005C0C050050C0C)) 
    icmp_ln443_4_fu_618_p2_carry_i_7
       (.I0(x_l_I_V_34_reg_1512[22]),
        .I1(sub_ln212_3_reg_1530[0]),
        .I2(res_I_V_35_reg_1518[12]),
        .I3(x_l_I_V_34_reg_1512[23]),
        .I4(icmp_ln443_3_reg_1524),
        .I5(sub_ln212_3_reg_1530[1]),
        .O(icmp_ln443_4_fu_618_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_4_fu_618_p2_carry_i_8
       (.I0(x_l_I_V_34_reg_1512[20]),
        .I1(x_l_I_V_34_reg_1512[21]),
        .O(icmp_ln443_4_fu_618_p2_carry_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_4_fu_618_p2_carry_i_9
       (.I0(x_l_I_V_34_reg_1512[25]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[3]),
        .O(p_Result_63_fu_604_p4[5]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_5_fu_700_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_5_fu_700_p2_carry_n_2,icmp_ln443_5_fu_700_p2_carry_n_3,icmp_ln443_5_fu_700_p2_carry_n_4,icmp_ln443_5_fu_700_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_5_fu_700_p2_carry_i_1_n_2,icmp_ln443_5_fu_700_p2_carry_i_2_n_2,icmp_ln443_5_fu_700_p2_carry_i_3_n_2,icmp_ln443_5_fu_700_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_5_fu_700_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_5_fu_700_p2_carry_i_5_n_2,icmp_ln443_5_fu_700_p2_carry_i_6_n_2,icmp_ln443_5_fu_700_p2_carry_i_7_n_2,icmp_ln443_5_fu_700_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_5_fu_700_p2_carry__0
       (.CI(icmp_ln443_5_fu_700_p2_carry_n_2),
        .CO({NLW_icmp_ln443_5_fu_700_p2_carry__0_CO_UNCONNECTED[3:1],icmp_ln443_5_fu_700_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln443_5_fu_700_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln443_5_fu_700_p2_carry__0_i_1_n_2}));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    icmp_ln443_5_fu_700_p2_carry__0_i_1
       (.I0(sub_ln212_4_fu_624_p2[6]),
        .I1(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I2(sub_ln212_3_reg_1530[4]),
        .I3(icmp_ln443_3_reg_1524),
        .I4(x_l_I_V_34_reg_1512[26]),
        .O(icmp_ln443_5_fu_700_p2_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    icmp_ln443_5_fu_700_p2_carry_i_1
       (.I0(sub_ln212_4_fu_624_p2[4]),
        .I1(p_Result_63_fu_604_p4[4]),
        .I2(p_Result_63_fu_604_p4[5]),
        .I3(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I4(sub_ln212_4_fu_624_p2[5]),
        .I5(x_read_reg_1484_pp0_iter1_reg),
        .O(icmp_ln443_5_fu_700_p2_carry_i_1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_5_fu_700_p2_carry_i_2
       (.I0(res_I_V_35_reg_1518[12]),
        .I1(p_Result_66_fu_686_p4[4]),
        .I2(p_Result_66_fu_686_p4[5]),
        .I3(res_I_V_35_reg_1518[13]),
        .O(icmp_ln443_5_fu_700_p2_carry_i_2_n_2));
  LUT5 #(
    .INIT(32'h032203BB)) 
    icmp_ln443_5_fu_700_p2_carry_i_3
       (.I0(x_l_I_V_34_reg_1512[20]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(x_l_I_V_34_reg_1512[21]),
        .I3(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I4(sub_ln212_4_fu_624_p2[1]),
        .O(icmp_ln443_5_fu_700_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_5_fu_700_p2_carry_i_4
       (.I0(x_l_I_V_34_reg_1512[18]),
        .I1(x_l_I_V_34_reg_1512[19]),
        .O(icmp_ln443_5_fu_700_p2_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'hA005C0C0A0050303)) 
    icmp_ln443_5_fu_700_p2_carry_i_5
       (.I0(p_Result_63_fu_604_p4[4]),
        .I1(sub_ln212_4_fu_624_p2[4]),
        .I2(x_read_reg_1484_pp0_iter1_reg),
        .I3(p_Result_63_fu_604_p4[5]),
        .I4(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I5(sub_ln212_4_fu_624_p2[5]),
        .O(icmp_ln443_5_fu_700_p2_carry_i_5_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_5_fu_700_p2_carry_i_6
       (.I0(res_I_V_35_reg_1518[12]),
        .I1(p_Result_66_fu_686_p4[4]),
        .I2(res_I_V_35_reg_1518[13]),
        .I3(p_Result_66_fu_686_p4[5]),
        .O(icmp_ln443_5_fu_700_p2_carry_i_6_n_2));
  LUT5 #(
    .INIT(32'h14111444)) 
    icmp_ln443_5_fu_700_p2_carry_i_7
       (.I0(x_l_I_V_34_reg_1512[20]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(x_l_I_V_34_reg_1512[21]),
        .I3(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I4(sub_ln212_4_fu_624_p2[1]),
        .O(icmp_ln443_5_fu_700_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_5_fu_700_p2_carry_i_8
       (.I0(x_l_I_V_34_reg_1512[18]),
        .I1(x_l_I_V_34_reg_1512[19]),
        .O(icmp_ln443_5_fu_700_p2_carry_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_5_fu_700_p2_carry_i_9
       (.I0(x_l_I_V_34_reg_1512[24]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[2]),
        .O(p_Result_63_fu_604_p4[4]));
  FDRE \icmp_ln443_5_reg_1547_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln443_5_fu_700_p2),
        .Q(icmp_ln443_5_reg_1547),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_6_fu_775_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_6_fu_775_p2_carry_n_2,icmp_ln443_6_fu_775_p2_carry_n_3,icmp_ln443_6_fu_775_p2_carry_n_4,icmp_ln443_6_fu_775_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_6_fu_775_p2_carry_i_1_n_2,icmp_ln443_6_fu_775_p2_carry_i_2_n_2,icmp_ln443_6_fu_775_p2_carry_i_3_n_2,icmp_ln443_6_fu_775_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_6_fu_775_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_6_fu_775_p2_carry_i_5_n_2,icmp_ln443_6_fu_775_p2_carry_i_6_n_2,icmp_ln443_6_fu_775_p2_carry_i_7_n_2,icmp_ln443_6_fu_775_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_6_fu_775_p2_carry__0
       (.CI(icmp_ln443_6_fu_775_p2_carry_n_2),
        .CO({NLW_icmp_ln443_6_fu_775_p2_carry__0_CO_UNCONNECTED[3:1],icmp_ln443_6_fu_775_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln443_6_fu_775_p2_carry__0_i_1_n_2}),
        .O(NLW_icmp_ln443_6_fu_775_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln443_6_fu_775_p2_carry__0_i_2_n_2}));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    icmp_ln443_6_fu_775_p2_carry__0_i_1
       (.I0(x_l_I_V_36_reg_1535[24]),
        .I1(sub_ln212_5_reg_1553[6]),
        .I2(x_read_reg_1484_pp0_iter2_reg),
        .I3(sub_ln212_5_reg_1553[7]),
        .I4(icmp_ln443_5_reg_1547),
        .I5(x_l_I_V_36_reg_1535[25]),
        .O(icmp_ln443_6_fu_775_p2_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    icmp_ln443_6_fu_775_p2_carry__0_i_2
       (.I0(x_read_reg_1484_pp0_iter2_reg),
        .I1(x_l_I_V_36_reg_1535[24]),
        .I2(sub_ln212_5_reg_1553[6]),
        .I3(sub_ln212_5_reg_1553[7]),
        .I4(icmp_ln443_5_reg_1547),
        .I5(x_l_I_V_36_reg_1535[25]),
        .O(icmp_ln443_6_fu_775_p2_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_6_fu_775_p2_carry_i_1
       (.I0(res_I_V_37_reg_1541[13]),
        .I1(sub_ln212_5_reg_1553[4]),
        .I2(icmp_ln443_5_reg_1547),
        .I3(x_l_I_V_36_reg_1535[22]),
        .I4(p_Result_69_fu_761_p4[7]),
        .I5(x_read_reg_1484_pp0_iter2_reg),
        .O(icmp_ln443_6_fu_775_p2_carry_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_6_fu_775_p2_carry_i_10
       (.I0(x_l_I_V_36_reg_1535[21]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[3]),
        .O(p_Result_69_fu_761_p4[5]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_6_fu_775_p2_carry_i_2
       (.I0(res_I_V_37_reg_1541[11]),
        .I1(sub_ln212_5_reg_1553[2]),
        .I2(icmp_ln443_5_reg_1547),
        .I3(x_l_I_V_36_reg_1535[20]),
        .I4(p_Result_69_fu_761_p4[5]),
        .I5(res_I_V_37_reg_1541[12]),
        .O(icmp_ln443_6_fu_775_p2_carry_i_2_n_2));
  LUT5 #(
    .INIT(32'h353F0005)) 
    icmp_ln443_6_fu_775_p2_carry_i_3
       (.I0(sub_ln212_5_reg_1553[0]),
        .I1(x_l_I_V_36_reg_1535[19]),
        .I2(icmp_ln443_5_reg_1547),
        .I3(sub_ln212_5_reg_1553[1]),
        .I4(res_I_V_37_reg_1541[10]),
        .O(icmp_ln443_6_fu_775_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_6_fu_775_p2_carry_i_4
       (.I0(x_l_I_V_36_reg_1535[16]),
        .I1(x_l_I_V_36_reg_1535[17]),
        .O(icmp_ln443_6_fu_775_p2_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_6_fu_775_p2_carry_i_5
       (.I0(res_I_V_37_reg_1541[13]),
        .I1(x_l_I_V_36_reg_1535[22]),
        .I2(icmp_ln443_5_reg_1547),
        .I3(sub_ln212_5_reg_1553[4]),
        .I4(x_read_reg_1484_pp0_iter2_reg),
        .I5(p_Result_69_fu_761_p4[7]),
        .O(icmp_ln443_6_fu_775_p2_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_6_fu_775_p2_carry_i_6
       (.I0(res_I_V_37_reg_1541[11]),
        .I1(x_l_I_V_36_reg_1535[20]),
        .I2(icmp_ln443_5_reg_1547),
        .I3(sub_ln212_5_reg_1553[2]),
        .I4(res_I_V_37_reg_1541[12]),
        .I5(p_Result_69_fu_761_p4[5]),
        .O(icmp_ln443_6_fu_775_p2_carry_i_6_n_2));
  LUT6 #(
    .INIT(64'h5005C0C050050C0C)) 
    icmp_ln443_6_fu_775_p2_carry_i_7
       (.I0(x_l_I_V_36_reg_1535[18]),
        .I1(sub_ln212_5_reg_1553[0]),
        .I2(res_I_V_37_reg_1541[10]),
        .I3(x_l_I_V_36_reg_1535[19]),
        .I4(icmp_ln443_5_reg_1547),
        .I5(sub_ln212_5_reg_1553[1]),
        .O(icmp_ln443_6_fu_775_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_6_fu_775_p2_carry_i_8
       (.I0(x_l_I_V_36_reg_1535[16]),
        .I1(x_l_I_V_36_reg_1535[17]),
        .O(icmp_ln443_6_fu_775_p2_carry_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_6_fu_775_p2_carry_i_9
       (.I0(x_l_I_V_36_reg_1535[23]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[5]),
        .O(p_Result_69_fu_761_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_7_fu_857_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_7_fu_857_p2_carry_n_2,icmp_ln443_7_fu_857_p2_carry_n_3,icmp_ln443_7_fu_857_p2_carry_n_4,icmp_ln443_7_fu_857_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_7_fu_857_p2_carry_i_1_n_2,icmp_ln443_7_fu_857_p2_carry_i_2_n_2,icmp_ln443_7_fu_857_p2_carry_i_3_n_2,icmp_ln443_7_fu_857_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_7_fu_857_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_7_fu_857_p2_carry_i_5_n_2,icmp_ln443_7_fu_857_p2_carry_i_6_n_2,icmp_ln443_7_fu_857_p2_carry_i_7_n_2,icmp_ln443_7_fu_857_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_7_fu_857_p2_carry__0
       (.CI(icmp_ln443_7_fu_857_p2_carry_n_2),
        .CO({NLW_icmp_ln443_7_fu_857_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln443_7_fu_857_p2,icmp_ln443_7_fu_857_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln443_7_fu_857_p2_carry__0_i_1_n_2}),
        .O(NLW_icmp_ln443_7_fu_857_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln443_7_fu_857_p2_carry__0_i_2_n_2,icmp_ln443_7_fu_857_p2_carry__0_i_3_n_2}));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    icmp_ln443_7_fu_857_p2_carry__0_i_1
       (.I0(sub_ln212_6_fu_781_p2[6]),
        .I1(p_Result_69_fu_761_p4[6]),
        .I2(p_Result_69_fu_761_p4[7]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[7]),
        .I5(x_read_reg_1484_pp0_iter2_reg),
        .O(icmp_ln443_7_fu_857_p2_carry__0_i_1_n_2));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    icmp_ln443_7_fu_857_p2_carry__0_i_2
       (.I0(sub_ln212_6_fu_781_p2[8]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(sub_ln212_5_reg_1553[6]),
        .I3(icmp_ln443_5_reg_1547),
        .I4(x_l_I_V_36_reg_1535[24]),
        .O(icmp_ln443_7_fu_857_p2_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'hA005C0C0A0050303)) 
    icmp_ln443_7_fu_857_p2_carry__0_i_3
       (.I0(p_Result_69_fu_761_p4[6]),
        .I1(sub_ln212_6_fu_781_p2[6]),
        .I2(x_read_reg_1484_pp0_iter2_reg),
        .I3(p_Result_69_fu_761_p4[7]),
        .I4(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I5(sub_ln212_6_fu_781_p2[7]),
        .O(icmp_ln443_7_fu_857_p2_carry__0_i_3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln443_7_fu_857_p2_carry__0_i_4
       (.I0(x_l_I_V_36_reg_1535[22]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[4]),
        .O(p_Result_69_fu_761_p4[6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_7_fu_857_p2_carry_i_1
       (.I0(res_I_V_37_reg_1541[12]),
        .I1(p_Result_72_fu_843_p4[6]),
        .I2(p_Result_72_fu_843_p4[7]),
        .I3(res_I_V_37_reg_1541[13]),
        .O(icmp_ln443_7_fu_857_p2_carry_i_1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_7_fu_857_p2_carry_i_2
       (.I0(res_I_V_37_reg_1541[10]),
        .I1(p_Result_72_fu_843_p4[4]),
        .I2(p_Result_72_fu_843_p4[5]),
        .I3(res_I_V_37_reg_1541[11]),
        .O(icmp_ln443_7_fu_857_p2_carry_i_2_n_2));
  LUT5 #(
    .INIT(32'h032203BB)) 
    icmp_ln443_7_fu_857_p2_carry_i_3
       (.I0(x_l_I_V_36_reg_1535[16]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(x_l_I_V_36_reg_1535[17]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[1]),
        .O(icmp_ln443_7_fu_857_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_7_fu_857_p2_carry_i_4
       (.I0(x_l_I_V_36_reg_1535[14]),
        .I1(x_l_I_V_36_reg_1535[15]),
        .O(icmp_ln443_7_fu_857_p2_carry_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_7_fu_857_p2_carry_i_5
       (.I0(res_I_V_37_reg_1541[12]),
        .I1(p_Result_72_fu_843_p4[6]),
        .I2(res_I_V_37_reg_1541[13]),
        .I3(p_Result_72_fu_843_p4[7]),
        .O(icmp_ln443_7_fu_857_p2_carry_i_5_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_7_fu_857_p2_carry_i_6
       (.I0(res_I_V_37_reg_1541[10]),
        .I1(p_Result_72_fu_843_p4[4]),
        .I2(res_I_V_37_reg_1541[11]),
        .I3(p_Result_72_fu_843_p4[5]),
        .O(icmp_ln443_7_fu_857_p2_carry_i_6_n_2));
  LUT5 #(
    .INIT(32'h14111444)) 
    icmp_ln443_7_fu_857_p2_carry_i_7
       (.I0(x_l_I_V_36_reg_1535[16]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(x_l_I_V_36_reg_1535[17]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[1]),
        .O(icmp_ln443_7_fu_857_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_7_fu_857_p2_carry_i_8
       (.I0(x_l_I_V_36_reg_1535[14]),
        .I1(x_l_I_V_36_reg_1535[15]),
        .O(icmp_ln443_7_fu_857_p2_carry_i_8_n_2));
  FDRE \icmp_ln443_7_reg_1570_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln443_7_fu_857_p2),
        .Q(icmp_ln443_7_reg_1570),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_8_fu_932_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_8_fu_932_p2_carry_n_2,icmp_ln443_8_fu_932_p2_carry_n_3,icmp_ln443_8_fu_932_p2_carry_n_4,icmp_ln443_8_fu_932_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_8_fu_932_p2_carry_i_1_n_2,icmp_ln443_8_fu_932_p2_carry_i_2_n_2,icmp_ln443_8_fu_932_p2_carry_i_3_n_2,icmp_ln443_8_fu_932_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_8_fu_932_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_8_fu_932_p2_carry_i_5_n_2,icmp_ln443_8_fu_932_p2_carry_i_6_n_2,icmp_ln443_8_fu_932_p2_carry_i_7_n_2,icmp_ln443_8_fu_932_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_8_fu_932_p2_carry__0
       (.CI(icmp_ln443_8_fu_932_p2_carry_n_2),
        .CO({NLW_icmp_ln443_8_fu_932_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln443_8_fu_932_p2_carry__0_n_4,icmp_ln443_8_fu_932_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln443_8_fu_932_p2_carry__0_i_1_n_2,icmp_ln443_8_fu_932_p2_carry__0_i_2_n_2}),
        .O(NLW_icmp_ln443_8_fu_932_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln443_8_fu_932_p2_carry__0_i_3_n_2,icmp_ln443_8_fu_932_p2_carry__0_i_4_n_2}));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    icmp_ln443_8_fu_932_p2_carry__0_i_1
       (.I0(x_l_I_V_37_reg_1558[22]),
        .I1(sub_ln212_7_reg_1576[8]),
        .I2(x_read_reg_1484_pp0_iter3_reg),
        .I3(sub_ln212_7_reg_1576[9]),
        .I4(icmp_ln443_7_reg_1570),
        .I5(x_l_I_V_37_reg_1558[23]),
        .O(icmp_ln443_8_fu_932_p2_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_8_fu_932_p2_carry__0_i_2
       (.I0(res_I_V_reg_1564[13]),
        .I1(sub_ln212_7_reg_1576[6]),
        .I2(icmp_ln443_7_reg_1570),
        .I3(x_l_I_V_37_reg_1558[20]),
        .I4(p_Result_75_fu_918_p4[9]),
        .I5(x_read_reg_1484_pp0_iter3_reg),
        .O(icmp_ln443_8_fu_932_p2_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    icmp_ln443_8_fu_932_p2_carry__0_i_3
       (.I0(x_read_reg_1484_pp0_iter3_reg),
        .I1(x_l_I_V_37_reg_1558[22]),
        .I2(sub_ln212_7_reg_1576[8]),
        .I3(sub_ln212_7_reg_1576[9]),
        .I4(icmp_ln443_7_reg_1570),
        .I5(x_l_I_V_37_reg_1558[23]),
        .O(icmp_ln443_8_fu_932_p2_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_8_fu_932_p2_carry__0_i_4
       (.I0(res_I_V_reg_1564[13]),
        .I1(x_l_I_V_37_reg_1558[20]),
        .I2(icmp_ln443_7_reg_1570),
        .I3(sub_ln212_7_reg_1576[6]),
        .I4(x_read_reg_1484_pp0_iter3_reg),
        .I5(p_Result_75_fu_918_p4[9]),
        .O(icmp_ln443_8_fu_932_p2_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_8_fu_932_p2_carry_i_1
       (.I0(res_I_V_reg_1564[11]),
        .I1(sub_ln212_7_reg_1576[4]),
        .I2(icmp_ln443_7_reg_1570),
        .I3(x_l_I_V_37_reg_1558[18]),
        .I4(p_Result_75_fu_918_p4[7]),
        .I5(res_I_V_reg_1564[12]),
        .O(icmp_ln443_8_fu_932_p2_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    icmp_ln443_8_fu_932_p2_carry_i_2
       (.I0(res_I_V_reg_1564[9]),
        .I1(sub_ln212_7_reg_1576[2]),
        .I2(icmp_ln443_7_reg_1570),
        .I3(x_l_I_V_37_reg_1558[16]),
        .I4(p_Result_75_fu_918_p4[5]),
        .I5(res_I_V_reg_1564[10]),
        .O(icmp_ln443_8_fu_932_p2_carry_i_2_n_2));
  LUT5 #(
    .INIT(32'h353F0005)) 
    icmp_ln443_8_fu_932_p2_carry_i_3
       (.I0(sub_ln212_7_reg_1576[0]),
        .I1(x_l_I_V_37_reg_1558[15]),
        .I2(icmp_ln443_7_reg_1570),
        .I3(sub_ln212_7_reg_1576[1]),
        .I4(res_I_V_reg_1564[8]),
        .O(icmp_ln443_8_fu_932_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_8_fu_932_p2_carry_i_4
       (.I0(x_l_I_V_37_reg_1558[12]),
        .I1(x_l_I_V_37_reg_1558[13]),
        .O(icmp_ln443_8_fu_932_p2_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_8_fu_932_p2_carry_i_5
       (.I0(res_I_V_reg_1564[11]),
        .I1(x_l_I_V_37_reg_1558[18]),
        .I2(icmp_ln443_7_reg_1570),
        .I3(sub_ln212_7_reg_1576[4]),
        .I4(res_I_V_reg_1564[12]),
        .I5(p_Result_75_fu_918_p4[7]),
        .O(icmp_ln443_8_fu_932_p2_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    icmp_ln443_8_fu_932_p2_carry_i_6
       (.I0(res_I_V_reg_1564[9]),
        .I1(x_l_I_V_37_reg_1558[16]),
        .I2(icmp_ln443_7_reg_1570),
        .I3(sub_ln212_7_reg_1576[2]),
        .I4(res_I_V_reg_1564[10]),
        .I5(p_Result_75_fu_918_p4[5]),
        .O(icmp_ln443_8_fu_932_p2_carry_i_6_n_2));
  LUT6 #(
    .INIT(64'h5005C0C050050C0C)) 
    icmp_ln443_8_fu_932_p2_carry_i_7
       (.I0(x_l_I_V_37_reg_1558[14]),
        .I1(sub_ln212_7_reg_1576[0]),
        .I2(res_I_V_reg_1564[8]),
        .I3(x_l_I_V_37_reg_1558[15]),
        .I4(icmp_ln443_7_reg_1570),
        .I5(sub_ln212_7_reg_1576[1]),
        .O(icmp_ln443_8_fu_932_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_8_fu_932_p2_carry_i_8
       (.I0(x_l_I_V_37_reg_1558[12]),
        .I1(x_l_I_V_37_reg_1558[13]),
        .O(icmp_ln443_8_fu_932_p2_carry_i_8_n_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_9_fu_1014_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln443_9_fu_1014_p2_carry_n_2,icmp_ln443_9_fu_1014_p2_carry_n_3,icmp_ln443_9_fu_1014_p2_carry_n_4,icmp_ln443_9_fu_1014_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({icmp_ln443_9_fu_1014_p2_carry_i_1_n_2,icmp_ln443_9_fu_1014_p2_carry_i_2_n_2,icmp_ln443_9_fu_1014_p2_carry_i_3_n_2,icmp_ln443_9_fu_1014_p2_carry_i_4_n_2}),
        .O(NLW_icmp_ln443_9_fu_1014_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln443_9_fu_1014_p2_carry_i_5_n_2,icmp_ln443_9_fu_1014_p2_carry_i_6_n_2,icmp_ln443_9_fu_1014_p2_carry_i_7_n_2,icmp_ln443_9_fu_1014_p2_carry_i_8_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln443_9_fu_1014_p2_carry__0
       (.CI(icmp_ln443_9_fu_1014_p2_carry_n_2),
        .CO({NLW_icmp_ln443_9_fu_1014_p2_carry__0_CO_UNCONNECTED[3],icmp_ln443_9_fu_1014_p2_carry__0_n_3,icmp_ln443_9_fu_1014_p2_carry__0_n_4,icmp_ln443_9_fu_1014_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln443_9_fu_1014_p2_carry__0_i_1_n_2,icmp_ln443_9_fu_1014_p2_carry__0_i_2_n_2}),
        .O(NLW_icmp_ln443_9_fu_1014_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln443_9_fu_1014_p2_carry__0_i_3_n_2,icmp_ln443_9_fu_1014_p2_carry__0_i_4_n_2,icmp_ln443_9_fu_1014_p2_carry__0_i_5_n_2}));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    icmp_ln443_9_fu_1014_p2_carry__0_i_1
       (.I0(sub_ln212_8_fu_938_p2[8]),
        .I1(p_Result_75_fu_918_p4[8]),
        .I2(p_Result_75_fu_918_p4[9]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[9]),
        .I5(x_read_reg_1484_pp0_iter3_reg),
        .O(icmp_ln443_9_fu_1014_p2_carry__0_i_1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_9_fu_1014_p2_carry__0_i_2
       (.I0(res_I_V_reg_1564[12]),
        .I1(p_Result_78_fu_1000_p4[8]),
        .I2(p_Result_78_fu_1000_p4[9]),
        .I3(res_I_V_reg_1564[13]),
        .O(icmp_ln443_9_fu_1014_p2_carry__0_i_2_n_2));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    icmp_ln443_9_fu_1014_p2_carry__0_i_3
       (.I0(sub_ln212_8_fu_938_p2[10]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[8]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[22]),
        .O(icmp_ln443_9_fu_1014_p2_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'hA005C0C0A0050303)) 
    icmp_ln443_9_fu_1014_p2_carry__0_i_4
       (.I0(p_Result_75_fu_918_p4[8]),
        .I1(sub_ln212_8_fu_938_p2[8]),
        .I2(x_read_reg_1484_pp0_iter3_reg),
        .I3(p_Result_75_fu_918_p4[9]),
        .I4(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I5(sub_ln212_8_fu_938_p2[9]),
        .O(icmp_ln443_9_fu_1014_p2_carry__0_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_9_fu_1014_p2_carry__0_i_5
       (.I0(res_I_V_reg_1564[12]),
        .I1(p_Result_78_fu_1000_p4[8]),
        .I2(res_I_V_reg_1564[13]),
        .I3(p_Result_78_fu_1000_p4[9]),
        .O(icmp_ln443_9_fu_1014_p2_carry__0_i_5_n_2));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    icmp_ln443_9_fu_1014_p2_carry__0_i_6
       (.I0(x_l_I_V_37_reg_1558[18]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[4]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[6]),
        .O(p_Result_78_fu_1000_p4[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    icmp_ln443_9_fu_1014_p2_carry__0_i_7
       (.I0(x_l_I_V_37_reg_1558[19]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[5]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[7]),
        .O(p_Result_78_fu_1000_p4[9]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_9_fu_1014_p2_carry_i_1
       (.I0(res_I_V_reg_1564[10]),
        .I1(p_Result_78_fu_1000_p4[6]),
        .I2(p_Result_78_fu_1000_p4[7]),
        .I3(res_I_V_reg_1564[11]),
        .O(icmp_ln443_9_fu_1014_p2_carry_i_1_n_2));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    icmp_ln443_9_fu_1014_p2_carry_i_10
       (.I0(x_l_I_V_37_reg_1558[17]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[3]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[5]),
        .O(p_Result_78_fu_1000_p4[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    icmp_ln443_9_fu_1014_p2_carry_i_11
       (.I0(x_l_I_V_37_reg_1558[15]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[1]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[3]),
        .O(p_Result_78_fu_1000_p4[5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln443_9_fu_1014_p2_carry_i_2
       (.I0(res_I_V_reg_1564[8]),
        .I1(p_Result_78_fu_1000_p4[4]),
        .I2(p_Result_78_fu_1000_p4[5]),
        .I3(res_I_V_reg_1564[9]),
        .O(icmp_ln443_9_fu_1014_p2_carry_i_2_n_2));
  LUT5 #(
    .INIT(32'h032203BB)) 
    icmp_ln443_9_fu_1014_p2_carry_i_3
       (.I0(x_l_I_V_37_reg_1558[12]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[13]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[1]),
        .O(icmp_ln443_9_fu_1014_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln443_9_fu_1014_p2_carry_i_4
       (.I0(x_l_I_V_37_reg_1558[10]),
        .I1(x_l_I_V_37_reg_1558[11]),
        .O(icmp_ln443_9_fu_1014_p2_carry_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_9_fu_1014_p2_carry_i_5
       (.I0(res_I_V_reg_1564[10]),
        .I1(p_Result_78_fu_1000_p4[6]),
        .I2(res_I_V_reg_1564[11]),
        .I3(p_Result_78_fu_1000_p4[7]),
        .O(icmp_ln443_9_fu_1014_p2_carry_i_5_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln443_9_fu_1014_p2_carry_i_6
       (.I0(res_I_V_reg_1564[8]),
        .I1(p_Result_78_fu_1000_p4[4]),
        .I2(res_I_V_reg_1564[9]),
        .I3(p_Result_78_fu_1000_p4[5]),
        .O(icmp_ln443_9_fu_1014_p2_carry_i_6_n_2));
  LUT5 #(
    .INIT(32'h14111444)) 
    icmp_ln443_9_fu_1014_p2_carry_i_7
       (.I0(x_l_I_V_37_reg_1558[12]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[13]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[1]),
        .O(icmp_ln443_9_fu_1014_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln443_9_fu_1014_p2_carry_i_8
       (.I0(x_l_I_V_37_reg_1558[10]),
        .I1(x_l_I_V_37_reg_1558[11]),
        .O(icmp_ln443_9_fu_1014_p2_carry_i_8_n_2));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    icmp_ln443_9_fu_1014_p2_carry_i_9
       (.I0(x_l_I_V_37_reg_1558[16]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[2]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[4]),
        .O(p_Result_78_fu_1000_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_31_reg_1593[1]_i_1 
       (.I0(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .O(res_I_V_41_fu_1056_p3));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_31_reg_1593[2]_i_1 
       (.I0(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .O(res_I_V_40_fu_974_p3));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_31_reg_1593[3]_i_1 
       (.I0(icmp_ln443_7_reg_1570),
        .O(res_I_V_39_fu_894_p3));
  FDRE \p_Result_31_reg_1593_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_fu_1056_p3),
        .Q(p_Result_31_reg_1593[1]),
        .R(1'b0));
  FDRE \p_Result_31_reg_1593_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_40_fu_974_p3),
        .Q(p_Result_31_reg_1593[2]),
        .R(1'b0));
  FDRE \p_Result_31_reg_1593_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_fu_894_p3),
        .Q(p_Result_31_reg_1593[3]),
        .R(1'b0));
  FDRE \p_Result_31_reg_1593_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1564[8]),
        .Q(p_Result_31_reg_1593[4]),
        .R(1'b0));
  FDRE \p_Result_31_reg_1593_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1564[9]),
        .Q(p_Result_31_reg_1593[5]),
        .R(1'b0));
  FDRE \p_Result_31_reg_1593_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1564[10]),
        .Q(p_Result_31_reg_1593[6]),
        .R(1'b0));
  FDRE \p_Result_31_reg_1593_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1564[11]),
        .Q(p_Result_31_reg_1593[7]),
        .R(1'b0));
  FDRE \p_Result_31_reg_1593_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1564[12]),
        .Q(p_Result_31_reg_1593[8]),
        .R(1'b0));
  FDRE \p_Result_31_reg_1593_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1564[13]),
        .Q(p_Result_31_reg_1593[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_37_reg_1616[1]_i_1 
       (.I0(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .O(res_I_V_43_fu_1213_p3));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_37_reg_1616[2]_i_1 
       (.I0(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .O(res_I_V_42_fu_1132_p3));
  FDRE \p_Result_37_reg_1616_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_31_reg_1593[8]),
        .Q(p_Result_37_reg_1616[10]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_31_reg_1593[9]),
        .Q(p_Result_37_reg_1616[11]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_43_fu_1213_p3),
        .Q(p_Result_37_reg_1616[1]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_42_fu_1132_p3),
        .Q(p_Result_37_reg_1616[2]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_31_reg_1593[1]),
        .Q(p_Result_37_reg_1616[3]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_31_reg_1593[2]),
        .Q(p_Result_37_reg_1616[4]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_31_reg_1593[3]),
        .Q(p_Result_37_reg_1616[5]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_31_reg_1593[4]),
        .Q(p_Result_37_reg_1616[6]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_31_reg_1593[5]),
        .Q(p_Result_37_reg_1616[7]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_31_reg_1593[6]),
        .Q(p_Result_37_reg_1616[8]),
        .R(1'b0));
  FDRE \p_Result_37_reg_1616_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_31_reg_1593[7]),
        .Q(p_Result_37_reg_1616[9]),
        .R(1'b0));
  CARRY4 p_Result_48_fu_1456_p2_carry
       (.CI(1'b0),
        .CO({p_Result_48_fu_1456_p2_carry_n_2,p_Result_48_fu_1456_p2_carry_n_3,p_Result_48_fu_1456_p2_carry_n_4,p_Result_48_fu_1456_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({p_Result_48_fu_1456_p2_carry_i_1_n_2,p_Result_48_fu_1456_p2_carry_i_2_n_2,p_Result_48_fu_1456_p2_carry_i_3_n_2,p_Result_48_fu_1456_p2_carry_i_4_n_2}),
        .O(NLW_p_Result_48_fu_1456_p2_carry_O_UNCONNECTED[3:0]),
        .S({p_Result_48_fu_1456_p2_carry_i_5_n_2,p_Result_48_fu_1456_p2_carry_i_6_n_2,p_Result_48_fu_1456_p2_carry_i_7_n_2,p_Result_48_fu_1456_p2_carry_i_8_n_2}));
  CARRY4 p_Result_48_fu_1456_p2_carry__0
       (.CI(p_Result_48_fu_1456_p2_carry_n_2),
        .CO({p_Result_48_fu_1456_p2_carry__0_n_2,p_Result_48_fu_1456_p2_carry__0_n_3,p_Result_48_fu_1456_p2_carry__0_n_4,p_Result_48_fu_1456_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({p_Result_48_fu_1456_p2_carry__0_i_1_n_2,p_Result_48_fu_1456_p2_carry__0_i_2_n_2,p_Result_48_fu_1456_p2_carry__0_i_3_n_2,p_Result_48_fu_1456_p2_carry__0_i_4_n_2}),
        .O(NLW_p_Result_48_fu_1456_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({p_Result_48_fu_1456_p2_carry__0_i_5_n_2,p_Result_48_fu_1456_p2_carry__0_i_6_n_2,p_Result_48_fu_1456_p2_carry__0_i_7_n_2,p_Result_48_fu_1456_p2_carry__0_i_8_n_2}));
  LUT6 #(
    .INIT(64'h0F0C0F0F0F0C0A0A)) 
    p_Result_48_fu_1456_p2_carry__0_i_1
       (.I0(sub_ln212_14_fu_1405_p2[14]),
        .I1(p_Result_93_reg_1640[14]),
        .I2(x_read_reg_1484_pp0_iter6_reg),
        .I3(p_Result_93_reg_1640[15]),
        .I4(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I5(sub_ln212_14_fu_1405_p2[15]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_Result_48_fu_1456_p2_carry__0_i_10
       (.CI(p_Result_48_fu_1456_p2_carry_i_9_n_2),
        .CO({p_Result_48_fu_1456_p2_carry__0_i_10_n_2,p_Result_48_fu_1456_p2_carry__0_i_10_n_3,p_Result_48_fu_1456_p2_carry__0_i_10_n_4,p_Result_48_fu_1456_p2_carry__0_i_10_n_5}),
        .CYINIT(1'b0),
        .DI(p_Result_93_reg_1640[12:9]),
        .O(sub_ln212_14_fu_1405_p2[12:9]),
        .S({p_Result_48_fu_1456_p2_carry__0_i_21_n_2,p_Result_48_fu_1456_p2_carry__0_i_22_n_2,p_Result_48_fu_1456_p2_carry__0_i_23_n_2,p_Result_48_fu_1456_p2_carry__0_i_24_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_Result_48_fu_1456_p2_carry__0_i_11
       (.I0(p_Result_93_reg_1640[13]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[13]),
        .O(x_l_I_V_45_fu_1430_p3__17[13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_Result_48_fu_1456_p2_carry__0_i_12
       (.I0(p_Result_93_reg_1640[11]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[11]),
        .O(x_l_I_V_45_fu_1430_p3__17[11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_Result_48_fu_1456_p2_carry__0_i_13
       (.I0(p_Result_93_reg_1640[9]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[9]),
        .O(x_l_I_V_45_fu_1430_p3__17[9]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    p_Result_48_fu_1456_p2_carry__0_i_14
       (.I0(res_I_V_45_reg_1633[13]),
        .I1(sub_ln212_14_fu_1405_p2[13]),
        .I2(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I3(p_Result_93_reg_1640[13]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_14_n_2));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    p_Result_48_fu_1456_p2_carry__0_i_15
       (.I0(res_I_V_45_reg_1633[11]),
        .I1(sub_ln212_14_fu_1405_p2[11]),
        .I2(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I3(p_Result_93_reg_1640[11]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_15_n_2));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    p_Result_48_fu_1456_p2_carry__0_i_16
       (.I0(res_I_V_45_reg_1633[9]),
        .I1(sub_ln212_14_fu_1405_p2[9]),
        .I2(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I3(p_Result_93_reg_1640[9]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_16_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry__0_i_17
       (.I0(p_Result_93_reg_1640[16]),
        .I1(x_read_reg_1484_pp0_iter6_reg),
        .O(p_Result_48_fu_1456_p2_carry__0_i_17_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry__0_i_18
       (.I0(p_Result_93_reg_1640[15]),
        .I1(x_read_reg_1484_pp0_iter6_reg),
        .O(p_Result_48_fu_1456_p2_carry__0_i_18_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry__0_i_19
       (.I0(p_Result_93_reg_1640[14]),
        .I1(res_I_V_45_reg_1633[13]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_19_n_2));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    p_Result_48_fu_1456_p2_carry__0_i_2
       (.I0(sub_ln212_14_fu_1405_p2[12]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(p_Result_93_reg_1640[12]),
        .I3(res_I_V_45_reg_1633[12]),
        .I4(res_I_V_45_reg_1633[13]),
        .I5(x_l_I_V_45_fu_1430_p3__17[13]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry__0_i_20
       (.I0(p_Result_93_reg_1640[13]),
        .I1(res_I_V_45_reg_1633[12]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_20_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry__0_i_21
       (.I0(p_Result_93_reg_1640[12]),
        .I1(res_I_V_45_reg_1633[11]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_21_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry__0_i_22
       (.I0(p_Result_93_reg_1640[11]),
        .I1(res_I_V_45_reg_1633[10]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_22_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry__0_i_23
       (.I0(p_Result_93_reg_1640[10]),
        .I1(res_I_V_45_reg_1633[9]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_23_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry__0_i_24
       (.I0(p_Result_93_reg_1640[9]),
        .I1(res_I_V_45_reg_1633[8]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_24_n_2));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    p_Result_48_fu_1456_p2_carry__0_i_3
       (.I0(sub_ln212_14_fu_1405_p2[10]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(p_Result_93_reg_1640[10]),
        .I3(res_I_V_45_reg_1633[10]),
        .I4(res_I_V_45_reg_1633[11]),
        .I5(x_l_I_V_45_fu_1430_p3__17[11]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    p_Result_48_fu_1456_p2_carry__0_i_4
       (.I0(sub_ln212_14_fu_1405_p2[8]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(p_Result_93_reg_1640[8]),
        .I3(res_I_V_45_reg_1633[8]),
        .I4(res_I_V_45_reg_1633[9]),
        .I5(x_l_I_V_45_fu_1430_p3__17[9]),
        .O(p_Result_48_fu_1456_p2_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    p_Result_48_fu_1456_p2_carry__0_i_5
       (.I0(p_Result_93_reg_1640[14]),
        .I1(sub_ln212_14_fu_1405_p2[14]),
        .I2(p_Result_93_reg_1640[15]),
        .I3(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I4(sub_ln212_14_fu_1405_p2[15]),
        .I5(x_read_reg_1484_pp0_iter6_reg),
        .O(p_Result_48_fu_1456_p2_carry__0_i_5_n_2));
  LUT5 #(
    .INIT(32'hB8470000)) 
    p_Result_48_fu_1456_p2_carry__0_i_6
       (.I0(p_Result_93_reg_1640[12]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[12]),
        .I3(res_I_V_45_reg_1633[12]),
        .I4(p_Result_48_fu_1456_p2_carry__0_i_14_n_2),
        .O(p_Result_48_fu_1456_p2_carry__0_i_6_n_2));
  LUT5 #(
    .INIT(32'hB8470000)) 
    p_Result_48_fu_1456_p2_carry__0_i_7
       (.I0(p_Result_93_reg_1640[10]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[10]),
        .I3(res_I_V_45_reg_1633[10]),
        .I4(p_Result_48_fu_1456_p2_carry__0_i_15_n_2),
        .O(p_Result_48_fu_1456_p2_carry__0_i_7_n_2));
  LUT5 #(
    .INIT(32'hB8470000)) 
    p_Result_48_fu_1456_p2_carry__0_i_8
       (.I0(p_Result_93_reg_1640[8]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[8]),
        .I3(res_I_V_45_reg_1633[8]),
        .I4(p_Result_48_fu_1456_p2_carry__0_i_16_n_2),
        .O(p_Result_48_fu_1456_p2_carry__0_i_8_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_Result_48_fu_1456_p2_carry__0_i_9
       (.CI(p_Result_48_fu_1456_p2_carry__0_i_10_n_2),
        .CO({p_Result_48_fu_1456_p2_carry__0_i_9_n_2,p_Result_48_fu_1456_p2_carry__0_i_9_n_3,p_Result_48_fu_1456_p2_carry__0_i_9_n_4,p_Result_48_fu_1456_p2_carry__0_i_9_n_5}),
        .CYINIT(1'b0),
        .DI(p_Result_93_reg_1640[16:13]),
        .O(sub_ln212_14_fu_1405_p2[16:13]),
        .S({p_Result_48_fu_1456_p2_carry__0_i_17_n_2,p_Result_48_fu_1456_p2_carry__0_i_18_n_2,p_Result_48_fu_1456_p2_carry__0_i_19_n_2,p_Result_48_fu_1456_p2_carry__0_i_20_n_2}));
  CARRY4 p_Result_48_fu_1456_p2_carry__1
       (.CI(p_Result_48_fu_1456_p2_carry__0_n_2),
        .CO({p_Result_48_fu_1456_p2_carry__1_n_2,p_Result_48_fu_1456_p2_carry__1_n_3,p_Result_48_fu_1456_p2_carry__1_n_4,p_Result_48_fu_1456_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({p_Result_48_fu_1456_p2_carry__1_i_1_n_2,p_Result_48_fu_1456_p2_carry__1_i_2_n_2,p_Result_48_fu_1456_p2_carry__1_i_3_n_2,p_Result_48_fu_1456_p2_carry__1_i_4_n_2}),
        .O(NLW_p_Result_48_fu_1456_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({p_Result_48_fu_1456_p2_carry__1_i_5_n_2,p_Result_48_fu_1456_p2_carry__1_i_6_n_2,p_Result_48_fu_1456_p2_carry__1_i_7_n_2,p_Result_48_fu_1456_p2_carry__1_i_8_n_2}));
  LUT2 #(
    .INIT(4'hE)) 
    p_Result_48_fu_1456_p2_carry__1_i_1
       (.I0(x_l_I_V_44_reg_1627[22]),
        .I1(x_l_I_V_44_reg_1627[23]),
        .O(p_Result_48_fu_1456_p2_carry__1_i_1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_Result_48_fu_1456_p2_carry__1_i_10
       (.I0(p_Result_93_reg_1640[17]),
        .O(p_Result_48_fu_1456_p2_carry__1_i_10_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_Result_48_fu_1456_p2_carry__1_i_2
       (.I0(x_l_I_V_44_reg_1627[20]),
        .I1(x_l_I_V_44_reg_1627[21]),
        .O(p_Result_48_fu_1456_p2_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_Result_48_fu_1456_p2_carry__1_i_3
       (.I0(x_l_I_V_44_reg_1627[18]),
        .I1(x_l_I_V_44_reg_1627[19]),
        .O(p_Result_48_fu_1456_p2_carry__1_i_3_n_2));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    p_Result_48_fu_1456_p2_carry__1_i_4
       (.I0(p_Result_93_reg_1640[16]),
        .I1(sub_ln212_14_fu_1405_p2[16]),
        .I2(sub_ln212_14_fu_1405_p2[17]),
        .I3(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I4(p_Result_93_reg_1640[17]),
        .O(p_Result_48_fu_1456_p2_carry__1_i_4_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_Result_48_fu_1456_p2_carry__1_i_5
       (.I0(x_l_I_V_44_reg_1627[22]),
        .I1(x_l_I_V_44_reg_1627[23]),
        .O(p_Result_48_fu_1456_p2_carry__1_i_5_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_Result_48_fu_1456_p2_carry__1_i_6
       (.I0(x_l_I_V_44_reg_1627[20]),
        .I1(x_l_I_V_44_reg_1627[21]),
        .O(p_Result_48_fu_1456_p2_carry__1_i_6_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_Result_48_fu_1456_p2_carry__1_i_7
       (.I0(x_l_I_V_44_reg_1627[18]),
        .I1(x_l_I_V_44_reg_1627[19]),
        .O(p_Result_48_fu_1456_p2_carry__1_i_7_n_2));
  LUT5 #(
    .INIT(32'h00053305)) 
    p_Result_48_fu_1456_p2_carry__1_i_8
       (.I0(sub_ln212_14_fu_1405_p2[16]),
        .I1(p_Result_93_reg_1640[16]),
        .I2(sub_ln212_14_fu_1405_p2[17]),
        .I3(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I4(p_Result_93_reg_1640[17]),
        .O(p_Result_48_fu_1456_p2_carry__1_i_8_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_Result_48_fu_1456_p2_carry__1_i_9
       (.CI(p_Result_48_fu_1456_p2_carry__0_i_9_n_2),
        .CO(NLW_p_Result_48_fu_1456_p2_carry__1_i_9_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_Result_48_fu_1456_p2_carry__1_i_9_O_UNCONNECTED[3:1],sub_ln212_14_fu_1405_p2[17]}),
        .S({1'b0,1'b0,1'b0,p_Result_48_fu_1456_p2_carry__1_i_10_n_2}));
  CARRY4 p_Result_48_fu_1456_p2_carry__2
       (.CI(p_Result_48_fu_1456_p2_carry__1_n_2),
        .CO({p_Result_48_fu_1456_p2_carry__2_n_2,p_Result_48_fu_1456_p2_carry__2_n_3,p_Result_48_fu_1456_p2_carry__2_n_4,p_Result_48_fu_1456_p2_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({x_l_I_V_44_reg_1627[30],p_Result_48_fu_1456_p2_carry__2_i_1_n_2,p_Result_48_fu_1456_p2_carry__2_i_2_n_2,p_Result_48_fu_1456_p2_carry__2_i_3_n_2}),
        .O(NLW_p_Result_48_fu_1456_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({p_Result_48_fu_1456_p2_carry__2_i_4_n_2,p_Result_48_fu_1456_p2_carry__2_i_5_n_2,p_Result_48_fu_1456_p2_carry__2_i_6_n_2,p_Result_48_fu_1456_p2_carry__2_i_7_n_2}));
  LUT2 #(
    .INIT(4'hE)) 
    p_Result_48_fu_1456_p2_carry__2_i_1
       (.I0(x_l_I_V_44_reg_1627[28]),
        .I1(x_l_I_V_44_reg_1627[29]),
        .O(p_Result_48_fu_1456_p2_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_Result_48_fu_1456_p2_carry__2_i_2
       (.I0(x_l_I_V_44_reg_1627[26]),
        .I1(x_l_I_V_44_reg_1627[27]),
        .O(p_Result_48_fu_1456_p2_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_Result_48_fu_1456_p2_carry__2_i_3
       (.I0(x_l_I_V_44_reg_1627[24]),
        .I1(x_l_I_V_44_reg_1627[25]),
        .O(p_Result_48_fu_1456_p2_carry__2_i_3_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_Result_48_fu_1456_p2_carry__2_i_4
       (.I0(x_l_I_V_44_reg_1627[30]),
        .O(p_Result_48_fu_1456_p2_carry__2_i_4_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_Result_48_fu_1456_p2_carry__2_i_5
       (.I0(x_l_I_V_44_reg_1627[28]),
        .I1(x_l_I_V_44_reg_1627[29]),
        .O(p_Result_48_fu_1456_p2_carry__2_i_5_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_Result_48_fu_1456_p2_carry__2_i_6
       (.I0(x_l_I_V_44_reg_1627[26]),
        .I1(x_l_I_V_44_reg_1627[27]),
        .O(p_Result_48_fu_1456_p2_carry__2_i_6_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_Result_48_fu_1456_p2_carry__2_i_7
       (.I0(x_l_I_V_44_reg_1627[24]),
        .I1(x_l_I_V_44_reg_1627[25]),
        .O(p_Result_48_fu_1456_p2_carry__2_i_7_n_2));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    p_Result_48_fu_1456_p2_carry_i_1
       (.I0(sub_ln212_14_fu_1405_p2[6]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(p_Result_93_reg_1640[6]),
        .I3(res_I_V_45_reg_1633[6]),
        .I4(res_I_V_45_reg_1633[7]),
        .I5(x_l_I_V_45_fu_1430_p3__17[7]),
        .O(p_Result_48_fu_1456_p2_carry_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_Result_48_fu_1456_p2_carry_i_10
       (.I0(p_Result_93_reg_1640[7]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[7]),
        .O(x_l_I_V_45_fu_1430_p3__17[7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_Result_48_fu_1456_p2_carry_i_11
       (.CI(1'b0),
        .CO({p_Result_48_fu_1456_p2_carry_i_11_n_2,p_Result_48_fu_1456_p2_carry_i_11_n_3,p_Result_48_fu_1456_p2_carry_i_11_n_4,p_Result_48_fu_1456_p2_carry_i_11_n_5}),
        .CYINIT(p_Result_93_reg_1640[0]),
        .DI(p_Result_93_reg_1640[4:1]),
        .O(sub_ln212_14_fu_1405_p2[4:1]),
        .S({p_Result_48_fu_1456_p2_carry_i_21_n_2,p_Result_48_fu_1456_p2_carry_i_22_n_2,p_Result_48_fu_1456_p2_carry_i_23_n_2,p_Result_48_fu_1456_p2_carry_i_24_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_Result_48_fu_1456_p2_carry_i_12
       (.I0(p_Result_93_reg_1640[5]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[5]),
        .O(x_l_I_V_45_fu_1430_p3__17[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_Result_48_fu_1456_p2_carry_i_13
       (.I0(p_Result_93_reg_1640[3]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[3]),
        .O(x_l_I_V_45_fu_1430_p3__17[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    p_Result_48_fu_1456_p2_carry_i_14
       (.I0(res_I_V_45_reg_1633[7]),
        .I1(sub_ln212_14_fu_1405_p2[7]),
        .I2(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I3(p_Result_93_reg_1640[7]),
        .O(p_Result_48_fu_1456_p2_carry_i_14_n_2));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    p_Result_48_fu_1456_p2_carry_i_15
       (.I0(res_I_V_45_reg_1633[5]),
        .I1(sub_ln212_14_fu_1405_p2[5]),
        .I2(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I3(p_Result_93_reg_1640[5]),
        .O(p_Result_48_fu_1456_p2_carry_i_15_n_2));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    p_Result_48_fu_1456_p2_carry_i_16
       (.I0(res_I_V_45_reg_1633[3]),
        .I1(sub_ln212_14_fu_1405_p2[3]),
        .I2(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I3(p_Result_93_reg_1640[3]),
        .O(p_Result_48_fu_1456_p2_carry_i_16_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry_i_17
       (.I0(p_Result_93_reg_1640[8]),
        .I1(res_I_V_45_reg_1633[7]),
        .O(p_Result_48_fu_1456_p2_carry_i_17_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry_i_18
       (.I0(p_Result_93_reg_1640[7]),
        .I1(res_I_V_45_reg_1633[6]),
        .O(p_Result_48_fu_1456_p2_carry_i_18_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry_i_19
       (.I0(p_Result_93_reg_1640[6]),
        .I1(res_I_V_45_reg_1633[5]),
        .O(p_Result_48_fu_1456_p2_carry_i_19_n_2));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    p_Result_48_fu_1456_p2_carry_i_2
       (.I0(sub_ln212_14_fu_1405_p2[4]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(p_Result_93_reg_1640[4]),
        .I3(res_I_V_45_reg_1633[4]),
        .I4(res_I_V_45_reg_1633[5]),
        .I5(x_l_I_V_45_fu_1430_p3__17[5]),
        .O(p_Result_48_fu_1456_p2_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry_i_20
       (.I0(p_Result_93_reg_1640[5]),
        .I1(res_I_V_45_reg_1633[4]),
        .O(p_Result_48_fu_1456_p2_carry_i_20_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry_i_21
       (.I0(p_Result_93_reg_1640[4]),
        .I1(res_I_V_45_reg_1633[3]),
        .O(p_Result_48_fu_1456_p2_carry_i_21_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry_i_22
       (.I0(p_Result_93_reg_1640[3]),
        .I1(res_I_V_45_reg_1633[2]),
        .O(p_Result_48_fu_1456_p2_carry_i_22_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_Result_48_fu_1456_p2_carry_i_23
       (.I0(p_Result_93_reg_1640[2]),
        .I1(res_I_V_45_reg_1633[1]),
        .O(p_Result_48_fu_1456_p2_carry_i_23_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_Result_48_fu_1456_p2_carry_i_24
       (.I0(p_Result_93_reg_1640[1]),
        .O(p_Result_48_fu_1456_p2_carry_i_24_n_2));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    p_Result_48_fu_1456_p2_carry_i_3
       (.I0(sub_ln212_14_fu_1405_p2[2]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(p_Result_93_reg_1640[2]),
        .I3(res_I_V_45_reg_1633[2]),
        .I4(res_I_V_45_reg_1633[3]),
        .I5(x_l_I_V_45_fu_1430_p3__17[3]),
        .O(p_Result_48_fu_1456_p2_carry_i_3_n_2));
  LUT5 #(
    .INIT(32'hB233B200)) 
    p_Result_48_fu_1456_p2_carry_i_4
       (.I0(p_Result_93_reg_1640[0]),
        .I1(res_I_V_45_reg_1633[1]),
        .I2(p_Result_93_reg_1640[1]),
        .I3(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I4(sub_ln212_14_fu_1405_p2[1]),
        .O(p_Result_48_fu_1456_p2_carry_i_4_n_2));
  LUT5 #(
    .INIT(32'hB8470000)) 
    p_Result_48_fu_1456_p2_carry_i_5
       (.I0(p_Result_93_reg_1640[6]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[6]),
        .I3(res_I_V_45_reg_1633[6]),
        .I4(p_Result_48_fu_1456_p2_carry_i_14_n_2),
        .O(p_Result_48_fu_1456_p2_carry_i_5_n_2));
  LUT5 #(
    .INIT(32'hB8470000)) 
    p_Result_48_fu_1456_p2_carry_i_6
       (.I0(p_Result_93_reg_1640[4]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[4]),
        .I3(res_I_V_45_reg_1633[4]),
        .I4(p_Result_48_fu_1456_p2_carry_i_15_n_2),
        .O(p_Result_48_fu_1456_p2_carry_i_6_n_2));
  LUT5 #(
    .INIT(32'hB8470000)) 
    p_Result_48_fu_1456_p2_carry_i_7
       (.I0(p_Result_93_reg_1640[2]),
        .I1(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I2(sub_ln212_14_fu_1405_p2[2]),
        .I3(res_I_V_45_reg_1633[2]),
        .I4(p_Result_48_fu_1456_p2_carry_i_16_n_2),
        .O(p_Result_48_fu_1456_p2_carry_i_7_n_2));
  LUT5 #(
    .INIT(32'h45401015)) 
    p_Result_48_fu_1456_p2_carry_i_8
       (.I0(p_Result_93_reg_1640[0]),
        .I1(p_Result_93_reg_1640[1]),
        .I2(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I3(sub_ln212_14_fu_1405_p2[1]),
        .I4(res_I_V_45_reg_1633[1]),
        .O(p_Result_48_fu_1456_p2_carry_i_8_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_Result_48_fu_1456_p2_carry_i_9
       (.CI(p_Result_48_fu_1456_p2_carry_i_11_n_2),
        .CO({p_Result_48_fu_1456_p2_carry_i_9_n_2,p_Result_48_fu_1456_p2_carry_i_9_n_3,p_Result_48_fu_1456_p2_carry_i_9_n_4,p_Result_48_fu_1456_p2_carry_i_9_n_5}),
        .CYINIT(1'b0),
        .DI(p_Result_93_reg_1640[8:5]),
        .O(sub_ln212_14_fu_1405_p2[8:5]),
        .S({p_Result_48_fu_1456_p2_carry_i_17_n_2,p_Result_48_fu_1456_p2_carry_i_18_n_2,p_Result_48_fu_1456_p2_carry_i_19_n_2,p_Result_48_fu_1456_p2_carry_i_20_n_2}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[10]_i_1 
       (.I0(p_Result_75_fu_918_p4[6]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_8_fu_938_p2[6]),
        .I3(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I4(sub_ln212_9_fu_1020_p2[8]),
        .O(x_l_I_V_40_fu_1048_p3[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[10]_i_2 
       (.I0(x_l_I_V_37_reg_1558[18]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[4]),
        .O(p_Result_75_fu_918_p4[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[11]_i_1 
       (.I0(p_Result_75_fu_918_p4[7]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_8_fu_938_p2[7]),
        .I3(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I4(sub_ln212_9_fu_1020_p2[9]),
        .O(x_l_I_V_40_fu_1048_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[11]_i_2 
       (.I0(x_l_I_V_37_reg_1558[19]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[5]),
        .O(p_Result_75_fu_918_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[12]_i_1 
       (.I0(p_Result_75_fu_918_p4[8]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_8_fu_938_p2[8]),
        .I3(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I4(sub_ln212_9_fu_1020_p2[10]),
        .O(x_l_I_V_40_fu_1048_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[12]_i_2 
       (.I0(x_l_I_V_37_reg_1558[20]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[6]),
        .O(p_Result_75_fu_918_p4[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[13]_i_1 
       (.I0(p_Result_75_fu_918_p4[9]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_8_fu_938_p2[9]),
        .I3(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I4(sub_ln212_9_fu_1020_p2[11]),
        .O(x_l_I_V_40_fu_1048_p3[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[13]_i_10 
       (.I0(x_l_I_V_37_reg_1558[21]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[7]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[9]),
        .O(p_Result_78_fu_1000_p4[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[13]_i_11 
       (.I0(x_l_I_V_37_reg_1558[20]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[6]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[8]),
        .O(p_Result_78_fu_1000_p4[10]));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \p_Result_81_reg_1598[13]_i_12 
       (.I0(sub_ln212_8_fu_938_p2[10]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[8]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[22]),
        .O(\p_Result_81_reg_1598[13]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \p_Result_81_reg_1598[13]_i_13 
       (.I0(sub_ln212_8_fu_938_p2[9]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[7]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[21]),
        .I5(x_read_reg_1484_pp0_iter3_reg),
        .O(\p_Result_81_reg_1598[13]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \p_Result_81_reg_1598[13]_i_14 
       (.I0(sub_ln212_8_fu_938_p2[8]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[6]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[20]),
        .I5(x_read_reg_1484_pp0_iter3_reg),
        .O(\p_Result_81_reg_1598[13]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \p_Result_81_reg_1598[13]_i_15 
       (.I0(sub_ln212_8_fu_938_p2[7]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[5]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[19]),
        .I5(res_I_V_reg_1564[13]),
        .O(\p_Result_81_reg_1598[13]_i_15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[13]_i_2 
       (.I0(x_l_I_V_37_reg_1558[21]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[7]),
        .O(p_Result_75_fu_918_p4[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[13]_i_5 
       (.I0(x_l_I_V_37_reg_1558[22]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[8]),
        .O(\p_Result_81_reg_1598[13]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[13]_i_6 
       (.I0(x_l_I_V_37_reg_1558[21]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[7]),
        .O(\p_Result_81_reg_1598[13]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \p_Result_81_reg_1598[13]_i_7 
       (.I0(sub_ln212_7_reg_1576[9]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[23]),
        .O(\p_Result_81_reg_1598[13]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_81_reg_1598[13]_i_8 
       (.I0(sub_ln212_7_reg_1576[8]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[22]),
        .I3(x_read_reg_1484_pp0_iter3_reg),
        .O(\p_Result_81_reg_1598[13]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_81_reg_1598[13]_i_9 
       (.I0(sub_ln212_7_reg_1576[7]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[21]),
        .I3(x_read_reg_1484_pp0_iter3_reg),
        .O(\p_Result_81_reg_1598[13]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_81_reg_1598[2]_i_1 
       (.I0(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I1(x_l_I_V_37_reg_1558[10]),
        .O(\p_Result_81_reg_1598[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[3]_i_1 
       (.I0(x_l_I_V_37_reg_1558[11]),
        .I1(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I2(sub_ln212_9_fu_1020_p2[1]),
        .O(x_l_I_V_40_fu_1048_p3[11]));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \p_Result_81_reg_1598[3]_i_3 
       (.I0(sub_ln212_8_fu_938_p2[2]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[0]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[14]),
        .I5(res_I_V_reg_1564[8]),
        .O(\p_Result_81_reg_1598[3]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Result_81_reg_1598[3]_i_4 
       (.I0(sub_ln212_8_fu_938_p2[1]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(x_l_I_V_37_reg_1558[13]),
        .I3(icmp_ln443_7_reg_1570),
        .O(\p_Result_81_reg_1598[3]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_81_reg_1598[3]_i_5 
       (.I0(x_l_I_V_37_reg_1558[12]),
        .O(\p_Result_81_reg_1598[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_81_reg_1598[3]_i_6 
       (.I0(x_l_I_V_37_reg_1558[11]),
        .O(\p_Result_81_reg_1598[3]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \p_Result_81_reg_1598[4]_i_1 
       (.I0(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I1(x_l_I_V_37_reg_1558[12]),
        .I2(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I3(sub_ln212_9_fu_1020_p2[2]),
        .O(x_l_I_V_40_fu_1048_p3[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[5]_i_1 
       (.I0(x_l_I_V_37_reg_1558[13]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_8_fu_938_p2[1]),
        .I3(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I4(sub_ln212_9_fu_1020_p2[3]),
        .O(x_l_I_V_40_fu_1048_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[5]_i_3 
       (.I0(x_l_I_V_37_reg_1558[16]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[2]),
        .O(\p_Result_81_reg_1598[5]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[5]_i_4 
       (.I0(x_l_I_V_37_reg_1558[15]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[1]),
        .O(\p_Result_81_reg_1598[5]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_81_reg_1598[5]_i_5 
       (.I0(sub_ln212_7_reg_1576[2]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[16]),
        .I3(res_I_V_reg_1564[9]),
        .O(\p_Result_81_reg_1598[5]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_81_reg_1598[5]_i_6 
       (.I0(sub_ln212_7_reg_1576[1]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[15]),
        .I3(res_I_V_reg_1564[8]),
        .O(\p_Result_81_reg_1598[5]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \p_Result_81_reg_1598[5]_i_7 
       (.I0(sub_ln212_7_reg_1576[0]),
        .I1(x_l_I_V_37_reg_1558[14]),
        .I2(icmp_ln443_7_reg_1570),
        .O(\p_Result_81_reg_1598[5]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_81_reg_1598[5]_i_8 
       (.I0(x_l_I_V_37_reg_1558[13]),
        .O(\p_Result_81_reg_1598[5]_i_8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[6]_i_1 
       (.I0(p_Result_78_fu_1000_p4[4]),
        .I1(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I2(sub_ln212_9_fu_1020_p2[4]),
        .O(x_l_I_V_40_fu_1048_p3[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[6]_i_2 
       (.I0(x_l_I_V_37_reg_1558[14]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[0]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[2]),
        .O(p_Result_78_fu_1000_p4[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[7]_i_1 
       (.I0(p_Result_75_fu_918_p4[3]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_8_fu_938_p2[3]),
        .I3(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I4(sub_ln212_9_fu_1020_p2[5]),
        .O(x_l_I_V_40_fu_1048_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[7]_i_2 
       (.I0(x_l_I_V_37_reg_1558[15]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[1]),
        .O(p_Result_75_fu_918_p4[3]));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \p_Result_81_reg_1598[7]_i_4 
       (.I0(sub_ln212_8_fu_938_p2[6]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[4]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[18]),
        .I5(res_I_V_reg_1564[12]),
        .O(\p_Result_81_reg_1598[7]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \p_Result_81_reg_1598[7]_i_5 
       (.I0(sub_ln212_8_fu_938_p2[5]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[3]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[17]),
        .I5(res_I_V_reg_1564[11]),
        .O(\p_Result_81_reg_1598[7]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \p_Result_81_reg_1598[7]_i_6 
       (.I0(sub_ln212_8_fu_938_p2[4]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[2]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[16]),
        .I5(res_I_V_reg_1564[10]),
        .O(\p_Result_81_reg_1598[7]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \p_Result_81_reg_1598[7]_i_7 
       (.I0(sub_ln212_8_fu_938_p2[3]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_7_reg_1576[1]),
        .I3(icmp_ln443_7_reg_1570),
        .I4(x_l_I_V_37_reg_1558[15]),
        .I5(res_I_V_reg_1564[9]),
        .O(\p_Result_81_reg_1598[7]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[8]_i_1 
       (.I0(p_Result_75_fu_918_p4[4]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_8_fu_938_p2[4]),
        .I3(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I4(sub_ln212_9_fu_1020_p2[6]),
        .O(x_l_I_V_40_fu_1048_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[8]_i_2 
       (.I0(x_l_I_V_37_reg_1558[16]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[2]),
        .O(p_Result_75_fu_918_p4[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_81_reg_1598[9]_i_1 
       (.I0(p_Result_75_fu_918_p4[5]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_8_fu_938_p2[5]),
        .I3(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I4(sub_ln212_9_fu_1020_p2[7]),
        .O(x_l_I_V_40_fu_1048_p3[17]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_81_reg_1598[9]_i_10 
       (.I0(sub_ln212_7_reg_1576[4]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[18]),
        .I3(res_I_V_reg_1564[11]),
        .O(\p_Result_81_reg_1598[9]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_81_reg_1598[9]_i_11 
       (.I0(sub_ln212_7_reg_1576[3]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[17]),
        .I3(res_I_V_reg_1564[10]),
        .O(\p_Result_81_reg_1598[9]_i_11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[9]_i_2 
       (.I0(x_l_I_V_37_reg_1558[17]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[3]),
        .O(p_Result_75_fu_918_p4[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[9]_i_4 
       (.I0(x_l_I_V_37_reg_1558[20]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[6]),
        .O(\p_Result_81_reg_1598[9]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[9]_i_5 
       (.I0(x_l_I_V_37_reg_1558[19]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[5]),
        .O(\p_Result_81_reg_1598[9]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[9]_i_6 
       (.I0(x_l_I_V_37_reg_1558[18]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[4]),
        .O(\p_Result_81_reg_1598[9]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_81_reg_1598[9]_i_7 
       (.I0(x_l_I_V_37_reg_1558[17]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[3]),
        .O(\p_Result_81_reg_1598[9]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_81_reg_1598[9]_i_8 
       (.I0(sub_ln212_7_reg_1576[6]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[20]),
        .I3(res_I_V_reg_1564[13]),
        .O(\p_Result_81_reg_1598[9]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_81_reg_1598[9]_i_9 
       (.I0(sub_ln212_7_reg_1576[5]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(x_l_I_V_37_reg_1558[19]),
        .I3(res_I_V_reg_1564[12]),
        .O(\p_Result_81_reg_1598[9]_i_9_n_2 ));
  FDRE \p_Result_81_reg_1598_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_37_reg_1558_reg[8]_srl5_n_2 ),
        .Q(p_Result_81_reg_1598[0]),
        .R(1'b0));
  FDRE \p_Result_81_reg_1598_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[18]),
        .Q(p_Result_81_reg_1598[10]),
        .R(1'b0));
  FDRE \p_Result_81_reg_1598_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[19]),
        .Q(p_Result_81_reg_1598[11]),
        .R(1'b0));
  FDRE \p_Result_81_reg_1598_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[20]),
        .Q(p_Result_81_reg_1598[12]),
        .R(1'b0));
  FDRE \p_Result_81_reg_1598_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[21]),
        .Q(p_Result_81_reg_1598[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_81_reg_1598_reg[13]_i_3 
       (.CI(\p_Result_81_reg_1598_reg[9]_i_3_n_2 ),
        .CO({\NLW_p_Result_81_reg_1598_reg[13]_i_3_CO_UNCONNECTED [3:2],\p_Result_81_reg_1598_reg[13]_i_3_n_4 ,\p_Result_81_reg_1598_reg[13]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Result_81_reg_1598[13]_i_5_n_2 ,\p_Result_81_reg_1598[13]_i_6_n_2 }),
        .O({\NLW_p_Result_81_reg_1598_reg[13]_i_3_O_UNCONNECTED [3],sub_ln212_8_fu_938_p2[11:9]}),
        .S({1'b0,\p_Result_81_reg_1598[13]_i_7_n_2 ,\p_Result_81_reg_1598[13]_i_8_n_2 ,\p_Result_81_reg_1598[13]_i_9_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_81_reg_1598_reg[13]_i_4 
       (.CI(\p_Result_81_reg_1598_reg[7]_i_3_n_2 ),
        .CO({\NLW_p_Result_81_reg_1598_reg[13]_i_4_CO_UNCONNECTED [3],\p_Result_81_reg_1598_reg[13]_i_4_n_3 ,\p_Result_81_reg_1598_reg[13]_i_4_n_4 ,\p_Result_81_reg_1598_reg[13]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Result_78_fu_1000_p4[11:9]}),
        .O(sub_ln212_9_fu_1020_p2[12:9]),
        .S({\p_Result_81_reg_1598[13]_i_12_n_2 ,\p_Result_81_reg_1598[13]_i_13_n_2 ,\p_Result_81_reg_1598[13]_i_14_n_2 ,\p_Result_81_reg_1598[13]_i_15_n_2 }));
  FDRE \p_Result_81_reg_1598_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_37_reg_1558_reg[9]_srl5_n_2 ),
        .Q(p_Result_81_reg_1598[1]),
        .R(1'b0));
  FDRE \p_Result_81_reg_1598_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Result_81_reg_1598[2]_i_1_n_2 ),
        .Q(p_Result_81_reg_1598[2]),
        .R(1'b0));
  FDRE \p_Result_81_reg_1598_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[11]),
        .Q(p_Result_81_reg_1598[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_81_reg_1598_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\p_Result_81_reg_1598_reg[3]_i_2_n_2 ,\p_Result_81_reg_1598_reg[3]_i_2_n_3 ,\p_Result_81_reg_1598_reg[3]_i_2_n_4 ,\p_Result_81_reg_1598_reg[3]_i_2_n_5 }),
        .CYINIT(x_l_I_V_37_reg_1558[10]),
        .DI({p_Result_78_fu_1000_p4[4],icmp_ln443_7_reg_1570,icmp_ln443_8_fu_932_p2_carry__0_n_4,x_l_I_V_37_reg_1558[11]}),
        .O(sub_ln212_9_fu_1020_p2[4:1]),
        .S({\p_Result_81_reg_1598[3]_i_3_n_2 ,\p_Result_81_reg_1598[3]_i_4_n_2 ,\p_Result_81_reg_1598[3]_i_5_n_2 ,\p_Result_81_reg_1598[3]_i_6_n_2 }));
  FDRE \p_Result_81_reg_1598_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[12]),
        .Q(p_Result_81_reg_1598[4]),
        .R(1'b0));
  FDRE \p_Result_81_reg_1598_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[13]),
        .Q(p_Result_81_reg_1598[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_81_reg_1598_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\p_Result_81_reg_1598_reg[5]_i_2_n_2 ,\p_Result_81_reg_1598_reg[5]_i_2_n_3 ,\p_Result_81_reg_1598_reg[5]_i_2_n_4 ,\p_Result_81_reg_1598_reg[5]_i_2_n_5 }),
        .CYINIT(x_l_I_V_37_reg_1558[12]),
        .DI({\p_Result_81_reg_1598[5]_i_3_n_2 ,\p_Result_81_reg_1598[5]_i_4_n_2 ,icmp_ln443_7_reg_1570,x_l_I_V_37_reg_1558[13]}),
        .O(sub_ln212_8_fu_938_p2[4:1]),
        .S({\p_Result_81_reg_1598[5]_i_5_n_2 ,\p_Result_81_reg_1598[5]_i_6_n_2 ,\p_Result_81_reg_1598[5]_i_7_n_2 ,\p_Result_81_reg_1598[5]_i_8_n_2 }));
  FDRE \p_Result_81_reg_1598_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[14]),
        .Q(p_Result_81_reg_1598[6]),
        .R(1'b0));
  FDRE \p_Result_81_reg_1598_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[15]),
        .Q(p_Result_81_reg_1598[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_81_reg_1598_reg[7]_i_3 
       (.CI(\p_Result_81_reg_1598_reg[3]_i_2_n_2 ),
        .CO({\p_Result_81_reg_1598_reg[7]_i_3_n_2 ,\p_Result_81_reg_1598_reg[7]_i_3_n_3 ,\p_Result_81_reg_1598_reg[7]_i_3_n_4 ,\p_Result_81_reg_1598_reg[7]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI(p_Result_78_fu_1000_p4[8:5]),
        .O(sub_ln212_9_fu_1020_p2[8:5]),
        .S({\p_Result_81_reg_1598[7]_i_4_n_2 ,\p_Result_81_reg_1598[7]_i_5_n_2 ,\p_Result_81_reg_1598[7]_i_6_n_2 ,\p_Result_81_reg_1598[7]_i_7_n_2 }));
  FDRE \p_Result_81_reg_1598_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[16]),
        .Q(p_Result_81_reg_1598[8]),
        .R(1'b0));
  FDRE \p_Result_81_reg_1598_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_fu_1048_p3[17]),
        .Q(p_Result_81_reg_1598[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_81_reg_1598_reg[9]_i_3 
       (.CI(\p_Result_81_reg_1598_reg[5]_i_2_n_2 ),
        .CO({\p_Result_81_reg_1598_reg[9]_i_3_n_2 ,\p_Result_81_reg_1598_reg[9]_i_3_n_3 ,\p_Result_81_reg_1598_reg[9]_i_3_n_4 ,\p_Result_81_reg_1598_reg[9]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({\p_Result_81_reg_1598[9]_i_4_n_2 ,\p_Result_81_reg_1598[9]_i_5_n_2 ,\p_Result_81_reg_1598[9]_i_6_n_2 ,\p_Result_81_reg_1598[9]_i_7_n_2 }),
        .O(sub_ln212_8_fu_938_p2[8:5]),
        .S({\p_Result_81_reg_1598[9]_i_8_n_2 ,\p_Result_81_reg_1598[9]_i_9_n_2 ,\p_Result_81_reg_1598[9]_i_10_n_2 ,\p_Result_81_reg_1598[9]_i_11_n_2 }));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[10]_i_1 
       (.I0(p_Result_81_reg_1598[6]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[6]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[8]),
        .O(x_l_I_V_42_fu_1205_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[11]_i_1 
       (.I0(p_Result_81_reg_1598[7]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[7]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[9]),
        .O(x_l_I_V_42_fu_1205_p3[15]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[11]_i_10 
       (.I0(sub_ln212_10_fu_1100_p2[7]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[7]),
        .I3(p_Result_31_reg_1593[7]),
        .O(\p_Result_87_reg_1621[11]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[11]_i_3 
       (.I0(p_Result_81_reg_1598[10]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[10]),
        .O(p_Result_84_fu_1157_p4[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[11]_i_4 
       (.I0(p_Result_81_reg_1598[9]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[9]),
        .O(\p_Result_87_reg_1621[11]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[11]_i_5 
       (.I0(p_Result_81_reg_1598[8]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[8]),
        .O(p_Result_84_fu_1157_p4[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[11]_i_6 
       (.I0(p_Result_81_reg_1598[7]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[7]),
        .O(\p_Result_87_reg_1621[11]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[11]_i_7 
       (.I0(sub_ln212_10_fu_1100_p2[10]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[10]),
        .I3(x_read_reg_1484_pp0_iter4_reg),
        .O(\p_Result_87_reg_1621[11]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[11]_i_8 
       (.I0(sub_ln212_10_fu_1100_p2[9]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[9]),
        .I3(p_Result_31_reg_1593[9]),
        .O(\p_Result_87_reg_1621[11]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[11]_i_9 
       (.I0(sub_ln212_10_fu_1100_p2[8]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[8]),
        .I3(p_Result_31_reg_1593[8]),
        .O(\p_Result_87_reg_1621[11]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[12]_i_1 
       (.I0(p_Result_81_reg_1598[8]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[8]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[10]),
        .O(x_l_I_V_42_fu_1205_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[13]_i_1 
       (.I0(p_Result_81_reg_1598[9]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[9]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[11]),
        .O(x_l_I_V_42_fu_1205_p3[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[14]_i_1 
       (.I0(p_Result_81_reg_1598[10]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[10]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[12]),
        .O(x_l_I_V_42_fu_1205_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[15]_i_1 
       (.I0(p_Result_81_reg_1598[11]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[11]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[13]),
        .O(x_l_I_V_42_fu_1205_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_87_reg_1621[2]_i_1 
       (.I0(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I1(x_l_I_V_40_reg_1581[6]),
        .O(\p_Result_87_reg_1621[2]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[3]_i_1 
       (.I0(x_l_I_V_40_reg_1581[7]),
        .I1(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I2(sub_ln212_11_fu_1177_p2[1]),
        .O(x_l_I_V_42_fu_1205_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[3]_i_3 
       (.I0(p_Result_81_reg_1598[2]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[2]),
        .O(p_Result_84_fu_1157_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[3]_i_4 
       (.I0(p_Result_81_reg_1598[1]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[1]),
        .O(p_Result_84_fu_1157_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[3]_i_5 
       (.I0(sub_ln212_10_fu_1100_p2[2]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[2]),
        .I3(p_Result_31_reg_1593[2]),
        .O(\p_Result_87_reg_1621[3]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[3]_i_6 
       (.I0(sub_ln212_10_fu_1100_p2[1]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[1]),
        .I3(p_Result_31_reg_1593[1]),
        .O(\p_Result_87_reg_1621[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_87_reg_1621[3]_i_7 
       (.I0(p_Result_81_reg_1598[0]),
        .O(\p_Result_87_reg_1621[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_87_reg_1621[3]_i_8 
       (.I0(x_l_I_V_40_reg_1581[7]),
        .O(\p_Result_87_reg_1621[3]_i_8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \p_Result_87_reg_1621[4]_i_1 
       (.I0(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I1(p_Result_81_reg_1598[0]),
        .I2(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I3(sub_ln212_11_fu_1177_p2[2]),
        .O(x_l_I_V_42_fu_1205_p3[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[5]_i_1 
       (.I0(p_Result_81_reg_1598[1]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[1]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[3]),
        .O(x_l_I_V_42_fu_1205_p3[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_87_reg_1621[5]_i_3 
       (.I0(p_Result_81_reg_1598[4]),
        .I1(p_Result_31_reg_1593[3]),
        .O(\p_Result_87_reg_1621[5]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_87_reg_1621[5]_i_4 
       (.I0(p_Result_81_reg_1598[3]),
        .I1(p_Result_31_reg_1593[2]),
        .O(\p_Result_87_reg_1621[5]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_87_reg_1621[5]_i_5 
       (.I0(p_Result_81_reg_1598[2]),
        .I1(p_Result_31_reg_1593[1]),
        .O(\p_Result_87_reg_1621[5]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_87_reg_1621[5]_i_6 
       (.I0(p_Result_81_reg_1598[1]),
        .O(\p_Result_87_reg_1621[5]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[6]_i_1 
       (.I0(p_Result_81_reg_1598[2]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[2]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[4]),
        .O(x_l_I_V_42_fu_1205_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[7]_i_1 
       (.I0(p_Result_81_reg_1598[3]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[3]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[5]),
        .O(x_l_I_V_42_fu_1205_p3[11]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[7]_i_10 
       (.I0(sub_ln212_10_fu_1100_p2[3]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[3]),
        .I3(p_Result_31_reg_1593[3]),
        .O(\p_Result_87_reg_1621[7]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[7]_i_3 
       (.I0(p_Result_81_reg_1598[6]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[6]),
        .O(p_Result_84_fu_1157_p4[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[7]_i_4 
       (.I0(p_Result_81_reg_1598[5]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[5]),
        .O(\p_Result_87_reg_1621[7]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[7]_i_5 
       (.I0(p_Result_81_reg_1598[4]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[4]),
        .O(p_Result_84_fu_1157_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_87_reg_1621[7]_i_6 
       (.I0(p_Result_81_reg_1598[3]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[3]),
        .O(\p_Result_87_reg_1621[7]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[7]_i_7 
       (.I0(sub_ln212_10_fu_1100_p2[6]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[6]),
        .I3(p_Result_31_reg_1593[6]),
        .O(\p_Result_87_reg_1621[7]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[7]_i_8 
       (.I0(sub_ln212_10_fu_1100_p2[5]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[5]),
        .I3(p_Result_31_reg_1593[5]),
        .O(\p_Result_87_reg_1621[7]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_87_reg_1621[7]_i_9 
       (.I0(sub_ln212_10_fu_1100_p2[4]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[4]),
        .I3(p_Result_31_reg_1593[4]),
        .O(\p_Result_87_reg_1621[7]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[8]_i_1 
       (.I0(p_Result_81_reg_1598[4]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[4]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[6]),
        .O(x_l_I_V_42_fu_1205_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_87_reg_1621[9]_i_1 
       (.I0(p_Result_81_reg_1598[5]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[5]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[7]),
        .O(x_l_I_V_42_fu_1205_p3[13]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_87_reg_1621[9]_i_3 
       (.I0(p_Result_81_reg_1598[8]),
        .I1(p_Result_31_reg_1593[7]),
        .O(\p_Result_87_reg_1621[9]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_87_reg_1621[9]_i_4 
       (.I0(p_Result_81_reg_1598[7]),
        .I1(p_Result_31_reg_1593[6]),
        .O(\p_Result_87_reg_1621[9]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_87_reg_1621[9]_i_5 
       (.I0(p_Result_81_reg_1598[6]),
        .I1(p_Result_31_reg_1593[5]),
        .O(\p_Result_87_reg_1621[9]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_87_reg_1621[9]_i_6 
       (.I0(p_Result_81_reg_1598[5]),
        .I1(p_Result_31_reg_1593[4]),
        .O(\p_Result_87_reg_1621[9]_i_6_n_2 ));
  FDRE \p_Result_87_reg_1621_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_40_reg_1581_reg[4]_srl6_n_2 ),
        .Q(p_Result_87_reg_1621[0]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[14]),
        .Q(p_Result_87_reg_1621[10]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[15]),
        .Q(p_Result_87_reg_1621[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_87_reg_1621_reg[11]_i_2 
       (.CI(\p_Result_87_reg_1621_reg[7]_i_2_n_2 ),
        .CO({\p_Result_87_reg_1621_reg[11]_i_2_n_2 ,\p_Result_87_reg_1621_reg[11]_i_2_n_3 ,\p_Result_87_reg_1621_reg[11]_i_2_n_4 ,\p_Result_87_reg_1621_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_Result_84_fu_1157_p4[12],\p_Result_87_reg_1621[11]_i_4_n_2 ,p_Result_84_fu_1157_p4[10],\p_Result_87_reg_1621[11]_i_6_n_2 }),
        .O(sub_ln212_11_fu_1177_p2[12:9]),
        .S({\p_Result_87_reg_1621[11]_i_7_n_2 ,\p_Result_87_reg_1621[11]_i_8_n_2 ,\p_Result_87_reg_1621[11]_i_9_n_2 ,\p_Result_87_reg_1621[11]_i_10_n_2 }));
  FDRE \p_Result_87_reg_1621_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[16]),
        .Q(p_Result_87_reg_1621[12]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[17]),
        .Q(p_Result_87_reg_1621[13]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[18]),
        .Q(p_Result_87_reg_1621[14]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[19]),
        .Q(p_Result_87_reg_1621[15]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_40_reg_1581_reg[5]_srl6_n_2 ),
        .Q(p_Result_87_reg_1621[1]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Result_87_reg_1621[2]_i_1_n_2 ),
        .Q(p_Result_87_reg_1621[2]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[7]),
        .Q(p_Result_87_reg_1621[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_87_reg_1621_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\p_Result_87_reg_1621_reg[3]_i_2_n_2 ,\p_Result_87_reg_1621_reg[3]_i_2_n_3 ,\p_Result_87_reg_1621_reg[3]_i_2_n_4 ,\p_Result_87_reg_1621_reg[3]_i_2_n_5 }),
        .CYINIT(x_l_I_V_40_reg_1581[6]),
        .DI({p_Result_84_fu_1157_p4[4:3],icmp_ln443_10_fu_1095_p2_carry__0_n_3,x_l_I_V_40_reg_1581[7]}),
        .O(sub_ln212_11_fu_1177_p2[4:1]),
        .S({\p_Result_87_reg_1621[3]_i_5_n_2 ,\p_Result_87_reg_1621[3]_i_6_n_2 ,\p_Result_87_reg_1621[3]_i_7_n_2 ,\p_Result_87_reg_1621[3]_i_8_n_2 }));
  FDRE \p_Result_87_reg_1621_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[8]),
        .Q(p_Result_87_reg_1621[4]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[9]),
        .Q(p_Result_87_reg_1621[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_87_reg_1621_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\p_Result_87_reg_1621_reg[5]_i_2_n_2 ,\p_Result_87_reg_1621_reg[5]_i_2_n_3 ,\p_Result_87_reg_1621_reg[5]_i_2_n_4 ,\p_Result_87_reg_1621_reg[5]_i_2_n_5 }),
        .CYINIT(p_Result_81_reg_1598[0]),
        .DI(p_Result_81_reg_1598[4:1]),
        .O(sub_ln212_10_fu_1100_p2[4:1]),
        .S({\p_Result_87_reg_1621[5]_i_3_n_2 ,\p_Result_87_reg_1621[5]_i_4_n_2 ,\p_Result_87_reg_1621[5]_i_5_n_2 ,\p_Result_87_reg_1621[5]_i_6_n_2 }));
  FDRE \p_Result_87_reg_1621_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[10]),
        .Q(p_Result_87_reg_1621[6]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[11]),
        .Q(p_Result_87_reg_1621[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_87_reg_1621_reg[7]_i_2 
       (.CI(\p_Result_87_reg_1621_reg[3]_i_2_n_2 ),
        .CO({\p_Result_87_reg_1621_reg[7]_i_2_n_2 ,\p_Result_87_reg_1621_reg[7]_i_2_n_3 ,\p_Result_87_reg_1621_reg[7]_i_2_n_4 ,\p_Result_87_reg_1621_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_Result_84_fu_1157_p4[8],\p_Result_87_reg_1621[7]_i_4_n_2 ,p_Result_84_fu_1157_p4[6],\p_Result_87_reg_1621[7]_i_6_n_2 }),
        .O(sub_ln212_11_fu_1177_p2[8:5]),
        .S({\p_Result_87_reg_1621[7]_i_7_n_2 ,\p_Result_87_reg_1621[7]_i_8_n_2 ,\p_Result_87_reg_1621[7]_i_9_n_2 ,\p_Result_87_reg_1621[7]_i_10_n_2 }));
  FDRE \p_Result_87_reg_1621_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[12]),
        .Q(p_Result_87_reg_1621[8]),
        .R(1'b0));
  FDRE \p_Result_87_reg_1621_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[13]),
        .Q(p_Result_87_reg_1621[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_87_reg_1621_reg[9]_i_2 
       (.CI(\p_Result_87_reg_1621_reg[5]_i_2_n_2 ),
        .CO({\p_Result_87_reg_1621_reg[9]_i_2_n_2 ,\p_Result_87_reg_1621_reg[9]_i_2_n_3 ,\p_Result_87_reg_1621_reg[9]_i_2_n_4 ,\p_Result_87_reg_1621_reg[9]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(p_Result_81_reg_1598[8:5]),
        .O(sub_ln212_10_fu_1100_p2[8:5]),
        .S({\p_Result_87_reg_1621[9]_i_3_n_2 ,\p_Result_87_reg_1621[9]_i_4_n_2 ,\p_Result_87_reg_1621[9]_i_5_n_2 ,\p_Result_87_reg_1621[9]_i_6_n_2 }));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[10]_i_1 
       (.I0(p_Result_87_reg_1621[6]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[6]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[8]),
        .O(p_Result_93_fu_1378_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[11]_i_1 
       (.I0(p_Result_87_reg_1621[7]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[7]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[9]),
        .O(p_Result_93_fu_1378_p1[11]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[11]_i_10 
       (.I0(sub_ln212_12_fu_1257_p2[7]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[7]),
        .I3(p_Result_37_reg_1616[7]),
        .O(\p_Result_93_reg_1640[11]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[11]_i_3 
       (.I0(p_Result_87_reg_1621[10]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[10]),
        .O(p_Result_90_fu_1314_p4[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[11]_i_4 
       (.I0(p_Result_87_reg_1621[9]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[9]),
        .O(\p_Result_93_reg_1640[11]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[11]_i_5 
       (.I0(p_Result_87_reg_1621[8]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[8]),
        .O(p_Result_90_fu_1314_p4[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[11]_i_6 
       (.I0(p_Result_87_reg_1621[7]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[7]),
        .O(\p_Result_93_reg_1640[11]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[11]_i_7 
       (.I0(sub_ln212_12_fu_1257_p2[10]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[10]),
        .I3(p_Result_37_reg_1616[10]),
        .O(\p_Result_93_reg_1640[11]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[11]_i_8 
       (.I0(sub_ln212_12_fu_1257_p2[9]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[9]),
        .I3(p_Result_37_reg_1616[9]),
        .O(\p_Result_93_reg_1640[11]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[11]_i_9 
       (.I0(sub_ln212_12_fu_1257_p2[8]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[8]),
        .I3(p_Result_37_reg_1616[8]),
        .O(\p_Result_93_reg_1640[11]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[12]_i_1 
       (.I0(p_Result_87_reg_1621[8]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[8]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[10]),
        .O(p_Result_93_fu_1378_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[13]_i_1 
       (.I0(p_Result_87_reg_1621[9]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[9]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[11]),
        .O(p_Result_93_fu_1378_p1[13]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[13]_i_3 
       (.I0(p_Result_87_reg_1621[12]),
        .I1(p_Result_37_reg_1616[11]),
        .O(\p_Result_93_reg_1640[13]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[13]_i_4 
       (.I0(p_Result_87_reg_1621[11]),
        .I1(p_Result_37_reg_1616[10]),
        .O(\p_Result_93_reg_1640[13]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[13]_i_5 
       (.I0(p_Result_87_reg_1621[10]),
        .I1(p_Result_37_reg_1616[9]),
        .O(\p_Result_93_reg_1640[13]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[13]_i_6 
       (.I0(p_Result_87_reg_1621[9]),
        .I1(p_Result_37_reg_1616[8]),
        .O(\p_Result_93_reg_1640[13]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[14]_i_1 
       (.I0(p_Result_87_reg_1621[10]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[10]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[12]),
        .O(p_Result_93_fu_1378_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[15]_i_1 
       (.I0(p_Result_87_reg_1621[11]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[11]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[13]),
        .O(p_Result_93_fu_1378_p1[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[16]_i_1 
       (.I0(p_Result_87_reg_1621[12]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[12]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[14]),
        .O(p_Result_93_fu_1378_p1[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[17]_i_1 
       (.I0(p_Result_87_reg_1621[13]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[13]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[15]),
        .O(p_Result_93_fu_1378_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[2]_i_1 
       (.I0(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I1(x_l_I_V_42_reg_1604[2]),
        .O(\p_Result_93_reg_1640[2]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[3]_i_1 
       (.I0(x_l_I_V_42_reg_1604[3]),
        .I1(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I2(sub_ln212_13_fu_1334_p2[1]),
        .O(p_Result_93_fu_1378_p1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[3]_i_3 
       (.I0(p_Result_87_reg_1621[2]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[2]),
        .O(p_Result_90_fu_1314_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[3]_i_4 
       (.I0(p_Result_87_reg_1621[1]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[1]),
        .O(p_Result_90_fu_1314_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[3]_i_5 
       (.I0(sub_ln212_12_fu_1257_p2[2]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[2]),
        .I3(p_Result_37_reg_1616[2]),
        .O(\p_Result_93_reg_1640[3]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[3]_i_6 
       (.I0(sub_ln212_12_fu_1257_p2[1]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[1]),
        .I3(p_Result_37_reg_1616[1]),
        .O(\p_Result_93_reg_1640[3]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_93_reg_1640[3]_i_7 
       (.I0(p_Result_87_reg_1621[0]),
        .O(\p_Result_93_reg_1640[3]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_93_reg_1640[3]_i_8 
       (.I0(x_l_I_V_42_reg_1604[3]),
        .O(\p_Result_93_reg_1640[3]_i_8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \p_Result_93_reg_1640[4]_i_1 
       (.I0(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I1(p_Result_87_reg_1621[0]),
        .I2(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I3(sub_ln212_13_fu_1334_p2[2]),
        .O(p_Result_93_fu_1378_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[5]_i_1 
       (.I0(p_Result_87_reg_1621[1]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[1]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[3]),
        .O(p_Result_93_fu_1378_p1[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[5]_i_3 
       (.I0(p_Result_87_reg_1621[4]),
        .I1(p_Result_37_reg_1616[3]),
        .O(\p_Result_93_reg_1640[5]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[5]_i_4 
       (.I0(p_Result_87_reg_1621[3]),
        .I1(p_Result_37_reg_1616[2]),
        .O(\p_Result_93_reg_1640[5]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[5]_i_5 
       (.I0(p_Result_87_reg_1621[2]),
        .I1(p_Result_37_reg_1616[1]),
        .O(\p_Result_93_reg_1640[5]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_93_reg_1640[5]_i_6 
       (.I0(p_Result_87_reg_1621[1]),
        .O(\p_Result_93_reg_1640[5]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[6]_i_1 
       (.I0(p_Result_87_reg_1621[2]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[2]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[4]),
        .O(p_Result_93_fu_1378_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[7]_i_1 
       (.I0(p_Result_87_reg_1621[3]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[3]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[5]),
        .O(p_Result_93_fu_1378_p1[7]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[7]_i_10 
       (.I0(sub_ln212_12_fu_1257_p2[3]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[3]),
        .I3(p_Result_37_reg_1616[3]),
        .O(\p_Result_93_reg_1640[7]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[7]_i_3 
       (.I0(p_Result_87_reg_1621[6]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[6]),
        .O(p_Result_90_fu_1314_p4[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[7]_i_4 
       (.I0(p_Result_87_reg_1621[5]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[5]),
        .O(\p_Result_93_reg_1640[7]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[7]_i_5 
       (.I0(p_Result_87_reg_1621[4]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[4]),
        .O(p_Result_90_fu_1314_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_93_reg_1640[7]_i_6 
       (.I0(p_Result_87_reg_1621[3]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[3]),
        .O(\p_Result_93_reg_1640[7]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[7]_i_7 
       (.I0(sub_ln212_12_fu_1257_p2[6]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[6]),
        .I3(p_Result_37_reg_1616[6]),
        .O(\p_Result_93_reg_1640[7]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[7]_i_8 
       (.I0(sub_ln212_12_fu_1257_p2[5]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[5]),
        .I3(p_Result_37_reg_1616[5]),
        .O(\p_Result_93_reg_1640[7]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_93_reg_1640[7]_i_9 
       (.I0(sub_ln212_12_fu_1257_p2[4]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[4]),
        .I3(p_Result_37_reg_1616[4]),
        .O(\p_Result_93_reg_1640[7]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[8]_i_1 
       (.I0(p_Result_87_reg_1621[4]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[4]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[6]),
        .O(p_Result_93_fu_1378_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_93_reg_1640[9]_i_1 
       (.I0(p_Result_87_reg_1621[5]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[5]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[7]),
        .O(p_Result_93_fu_1378_p1[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[9]_i_3 
       (.I0(p_Result_87_reg_1621[8]),
        .I1(p_Result_37_reg_1616[7]),
        .O(\p_Result_93_reg_1640[9]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[9]_i_4 
       (.I0(p_Result_87_reg_1621[7]),
        .I1(p_Result_37_reg_1616[6]),
        .O(\p_Result_93_reg_1640[9]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[9]_i_5 
       (.I0(p_Result_87_reg_1621[6]),
        .I1(p_Result_37_reg_1616[5]),
        .O(\p_Result_93_reg_1640[9]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_93_reg_1640[9]_i_6 
       (.I0(p_Result_87_reg_1621[5]),
        .I1(p_Result_37_reg_1616[4]),
        .O(\p_Result_93_reg_1640[9]_i_6_n_2 ));
  FDRE \p_Result_93_reg_1640_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[0]_srl7_n_2 ),
        .Q(p_Result_93_reg_1640[0]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[10]),
        .Q(p_Result_93_reg_1640[10]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[11]),
        .Q(p_Result_93_reg_1640[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_93_reg_1640_reg[11]_i_2 
       (.CI(\p_Result_93_reg_1640_reg[7]_i_2_n_2 ),
        .CO({\p_Result_93_reg_1640_reg[11]_i_2_n_2 ,\p_Result_93_reg_1640_reg[11]_i_2_n_3 ,\p_Result_93_reg_1640_reg[11]_i_2_n_4 ,\p_Result_93_reg_1640_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_Result_90_fu_1314_p4[12],\p_Result_93_reg_1640[11]_i_4_n_2 ,p_Result_90_fu_1314_p4[10],\p_Result_93_reg_1640[11]_i_6_n_2 }),
        .O(sub_ln212_13_fu_1334_p2[12:9]),
        .S({\p_Result_93_reg_1640[11]_i_7_n_2 ,\p_Result_93_reg_1640[11]_i_8_n_2 ,\p_Result_93_reg_1640[11]_i_9_n_2 ,\p_Result_93_reg_1640[11]_i_10_n_2 }));
  FDRE \p_Result_93_reg_1640_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[12]),
        .Q(p_Result_93_reg_1640[12]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[13]),
        .Q(p_Result_93_reg_1640[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_93_reg_1640_reg[13]_i_2 
       (.CI(\p_Result_93_reg_1640_reg[9]_i_2_n_2 ),
        .CO({\p_Result_93_reg_1640_reg[13]_i_2_n_2 ,\p_Result_93_reg_1640_reg[13]_i_2_n_3 ,\p_Result_93_reg_1640_reg[13]_i_2_n_4 ,\p_Result_93_reg_1640_reg[13]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(p_Result_87_reg_1621[12:9]),
        .O(sub_ln212_12_fu_1257_p2[12:9]),
        .S({\p_Result_93_reg_1640[13]_i_3_n_2 ,\p_Result_93_reg_1640[13]_i_4_n_2 ,\p_Result_93_reg_1640[13]_i_5_n_2 ,\p_Result_93_reg_1640[13]_i_6_n_2 }));
  FDRE \p_Result_93_reg_1640_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[14]),
        .Q(p_Result_93_reg_1640[14]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[15]),
        .Q(p_Result_93_reg_1640[15]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[16]),
        .Q(p_Result_93_reg_1640[16]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[17]),
        .Q(p_Result_93_reg_1640[17]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[1]_srl7_n_2 ),
        .Q(p_Result_93_reg_1640[1]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Result_93_reg_1640[2]_i_1_n_2 ),
        .Q(p_Result_93_reg_1640[2]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[3]),
        .Q(p_Result_93_reg_1640[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_93_reg_1640_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\p_Result_93_reg_1640_reg[3]_i_2_n_2 ,\p_Result_93_reg_1640_reg[3]_i_2_n_3 ,\p_Result_93_reg_1640_reg[3]_i_2_n_4 ,\p_Result_93_reg_1640_reg[3]_i_2_n_5 }),
        .CYINIT(x_l_I_V_42_reg_1604[2]),
        .DI({p_Result_90_fu_1314_p4[4:3],icmp_ln443_12_fu_1252_p2_carry__0_n_2,x_l_I_V_42_reg_1604[3]}),
        .O(sub_ln212_13_fu_1334_p2[4:1]),
        .S({\p_Result_93_reg_1640[3]_i_5_n_2 ,\p_Result_93_reg_1640[3]_i_6_n_2 ,\p_Result_93_reg_1640[3]_i_7_n_2 ,\p_Result_93_reg_1640[3]_i_8_n_2 }));
  FDRE \p_Result_93_reg_1640_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[4]),
        .Q(p_Result_93_reg_1640[4]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[5]),
        .Q(p_Result_93_reg_1640[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_93_reg_1640_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\p_Result_93_reg_1640_reg[5]_i_2_n_2 ,\p_Result_93_reg_1640_reg[5]_i_2_n_3 ,\p_Result_93_reg_1640_reg[5]_i_2_n_4 ,\p_Result_93_reg_1640_reg[5]_i_2_n_5 }),
        .CYINIT(p_Result_87_reg_1621[0]),
        .DI(p_Result_87_reg_1621[4:1]),
        .O(sub_ln212_12_fu_1257_p2[4:1]),
        .S({\p_Result_93_reg_1640[5]_i_3_n_2 ,\p_Result_93_reg_1640[5]_i_4_n_2 ,\p_Result_93_reg_1640[5]_i_5_n_2 ,\p_Result_93_reg_1640[5]_i_6_n_2 }));
  FDRE \p_Result_93_reg_1640_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[6]),
        .Q(p_Result_93_reg_1640[6]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[7]),
        .Q(p_Result_93_reg_1640[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_93_reg_1640_reg[7]_i_2 
       (.CI(\p_Result_93_reg_1640_reg[3]_i_2_n_2 ),
        .CO({\p_Result_93_reg_1640_reg[7]_i_2_n_2 ,\p_Result_93_reg_1640_reg[7]_i_2_n_3 ,\p_Result_93_reg_1640_reg[7]_i_2_n_4 ,\p_Result_93_reg_1640_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_Result_90_fu_1314_p4[8],\p_Result_93_reg_1640[7]_i_4_n_2 ,p_Result_90_fu_1314_p4[6],\p_Result_93_reg_1640[7]_i_6_n_2 }),
        .O(sub_ln212_13_fu_1334_p2[8:5]),
        .S({\p_Result_93_reg_1640[7]_i_7_n_2 ,\p_Result_93_reg_1640[7]_i_8_n_2 ,\p_Result_93_reg_1640[7]_i_9_n_2 ,\p_Result_93_reg_1640[7]_i_10_n_2 }));
  FDRE \p_Result_93_reg_1640_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[8]),
        .Q(p_Result_93_reg_1640[8]),
        .R(1'b0));
  FDRE \p_Result_93_reg_1640_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[9]),
        .Q(p_Result_93_reg_1640[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_93_reg_1640_reg[9]_i_2 
       (.CI(\p_Result_93_reg_1640_reg[5]_i_2_n_2 ),
        .CO({\p_Result_93_reg_1640_reg[9]_i_2_n_2 ,\p_Result_93_reg_1640_reg[9]_i_2_n_3 ,\p_Result_93_reg_1640_reg[9]_i_2_n_4 ,\p_Result_93_reg_1640_reg[9]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(p_Result_87_reg_1621[8:5]),
        .O(sub_ln212_12_fu_1257_p2[8:5]),
        .S({\p_Result_93_reg_1640[9]_i_3_n_2 ,\p_Result_93_reg_1640[9]_i_4_n_2 ,\p_Result_93_reg_1640[9]_i_5_n_2 ,\p_Result_93_reg_1640[9]_i_6_n_2 }));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_3460[15]_i_1 
       (.I0(x_read_reg_1484_pp0_iter6_reg),
        .I1(Q),
        .O(\x_read_reg_1484_pp0_iter6_reg_reg[26]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_3460[3]_i_2 
       (.I0(icmp_ln443_14_fu_1400_p2_carry__1_n_5),
        .I1(p_Result_48_fu_1456_p2_carry__2_n_2),
        .O(\p_Val2_s_reg_3460[3]_i_2_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_s_reg_3460_reg[11]_i_1 
       (.CI(\p_Val2_s_reg_3460_reg[7]_i_1_n_2 ),
        .CO({\p_Val2_s_reg_3460_reg[11]_i_1_n_2 ,\p_Val2_s_reg_3460_reg[11]_i_1_n_3 ,\p_Val2_s_reg_3460_reg[11]_i_1_n_4 ,\p_Val2_s_reg_3460_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(res_I_V_47_fu_1468_p3[11:8]),
        .S(res_I_V_45_reg_1633[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_s_reg_3460_reg[15]_i_2 
       (.CI(\p_Val2_s_reg_3460_reg[11]_i_1_n_2 ),
        .CO({\NLW_p_Val2_s_reg_3460_reg[15]_i_2_CO_UNCONNECTED [3],\p_Val2_s_reg_3460_reg[15]_i_2_n_3 ,\p_Val2_s_reg_3460_reg[15]_i_2_n_4 ,\p_Val2_s_reg_3460_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(res_I_V_47_fu_1468_p3[15:12]),
        .S({x_read_reg_1484_pp0_iter6_reg,x_read_reg_1484_pp0_iter6_reg,res_I_V_45_reg_1633[13:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_s_reg_3460_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_3460_reg[3]_i_1_n_2 ,\p_Val2_s_reg_3460_reg[3]_i_1_n_3 ,\p_Val2_s_reg_3460_reg[3]_i_1_n_4 ,\p_Val2_s_reg_3460_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_Result_48_fu_1456_p2_carry__2_n_2}),
        .O(res_I_V_47_fu_1468_p3[3:0]),
        .S({res_I_V_45_reg_1633[3:1],\p_Val2_s_reg_3460[3]_i_2_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_s_reg_3460_reg[7]_i_1 
       (.CI(\p_Val2_s_reg_3460_reg[3]_i_1_n_2 ),
        .CO({\p_Val2_s_reg_3460_reg[7]_i_1_n_2 ,\p_Val2_s_reg_3460_reg[7]_i_1_n_3 ,\p_Val2_s_reg_3460_reg[7]_i_1_n_4 ,\p_Val2_s_reg_3460_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(res_I_V_47_fu_1468_p3[7:4]),
        .S(res_I_V_45_reg_1633[7:4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \res_I_V_35_reg_1518[12]_i_1 
       (.I0(icmp_ln443_1_reg_1501),
        .I1(x_l_I_V_32_reg_1489[24]),
        .I2(x_l_I_V_32_reg_1489[25]),
        .I3(x_read_reg_1484),
        .O(\res_I_V_35_reg_1518[12]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_35_reg_1518[13]_i_1 
       (.I0(icmp_ln443_1_reg_1501),
        .O(res_I_V_34_fu_423_p3));
  FDRE \res_I_V_35_reg_1518_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\res_I_V_35_reg_1518[12]_i_1_n_2 ),
        .Q(res_I_V_35_reg_1518[12]),
        .R(1'b0));
  FDRE \res_I_V_35_reg_1518_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_34_fu_423_p3),
        .Q(res_I_V_35_reg_1518[13]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_37_reg_1541[10]_i_1 
       (.I0(icmp_ln443_4_fu_618_p2_carry_n_2),
        .O(res_I_V_37_fu_660_p3));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_37_reg_1541[11]_i_1 
       (.I0(icmp_ln443_3_reg_1524),
        .O(res_I_V_36_fu_580_p3));
  FDRE \res_I_V_37_reg_1541_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_fu_660_p3),
        .Q(res_I_V_37_reg_1541[10]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1541_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_36_fu_580_p3),
        .Q(res_I_V_37_reg_1541[11]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1541_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_35_reg_1518[12]),
        .Q(res_I_V_37_reg_1541[12]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1541_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_35_reg_1518[13]),
        .Q(res_I_V_37_reg_1541[13]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_45_reg_1633[1]_i_1 
       (.I0(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .O(res_I_V_45_fu_1370_p3));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_45_reg_1633[2]_i_1 
       (.I0(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .O(res_I_V_44_fu_1289_p3));
  FDRE \res_I_V_45_reg_1633_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[8]),
        .Q(res_I_V_45_reg_1633[10]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[9]),
        .Q(res_I_V_45_reg_1633[11]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[10]),
        .Q(res_I_V_45_reg_1633[12]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[11]),
        .Q(res_I_V_45_reg_1633[13]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_45_fu_1370_p3),
        .Q(res_I_V_45_reg_1633[1]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_44_fu_1289_p3),
        .Q(res_I_V_45_reg_1633[2]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[1]),
        .Q(res_I_V_45_reg_1633[3]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[2]),
        .Q(res_I_V_45_reg_1633[4]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[3]),
        .Q(res_I_V_45_reg_1633[5]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[4]),
        .Q(res_I_V_45_reg_1633[6]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[5]),
        .Q(res_I_V_45_reg_1633[7]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[6]),
        .Q(res_I_V_45_reg_1633[8]),
        .R(1'b0));
  FDRE \res_I_V_45_reg_1633_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_37_reg_1616[7]),
        .Q(res_I_V_45_reg_1633[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_reg_1564[8]_i_1 
       (.I0(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .O(res_I_V_fu_817_p3));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_reg_1564[9]_i_1 
       (.I0(icmp_ln443_5_reg_1547),
        .O(res_I_V_38_fu_737_p3));
  FDRE \res_I_V_reg_1564_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1541[10]),
        .Q(res_I_V_reg_1564[10]),
        .R(1'b0));
  FDRE \res_I_V_reg_1564_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1541[11]),
        .Q(res_I_V_reg_1564[11]),
        .R(1'b0));
  FDRE \res_I_V_reg_1564_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1541[12]),
        .Q(res_I_V_reg_1564[12]),
        .R(1'b0));
  FDRE \res_I_V_reg_1564_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1541[13]),
        .Q(res_I_V_reg_1564[13]),
        .R(1'b0));
  FDRE \res_I_V_reg_1564_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_fu_817_p3),
        .Q(res_I_V_reg_1564[8]),
        .R(1'b0));
  FDRE \res_I_V_reg_1564_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_38_fu_737_p3),
        .Q(res_I_V_reg_1564[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_3_reg_1530[0]_i_1 
       (.I0(x_l_I_V_32_reg_1489[22]),
        .O(sub_ln212_3_fu_549_p2[0]));
  LUT4 #(
    .INIT(16'hA8FC)) 
    \sub_ln212_3_reg_1530[4]_i_2 
       (.I0(x_read_reg_1484),
        .I1(x_l_I_V_32_reg_1489[25]),
        .I2(x_l_I_V_32_reg_1489[24]),
        .I3(icmp_ln443_1_reg_1501),
        .O(\sub_ln212_3_reg_1530[4]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h00EF)) 
    \sub_ln212_3_reg_1530[4]_i_3 
       (.I0(x_read_reg_1484),
        .I1(x_l_I_V_32_reg_1489[25]),
        .I2(icmp_ln443_1_reg_1501),
        .I3(x_l_I_V_32_reg_1489[24]),
        .O(\sub_ln212_3_reg_1530[4]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFCAB)) 
    \sub_ln212_3_reg_1530[4]_i_4 
       (.I0(icmp_ln443_1_reg_1501),
        .I1(x_l_I_V_32_reg_1489[24]),
        .I2(x_l_I_V_32_reg_1489[25]),
        .I3(x_read_reg_1484),
        .O(\sub_ln212_3_reg_1530[4]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h6799)) 
    \sub_ln212_3_reg_1530[4]_i_5 
       (.I0(x_l_I_V_32_reg_1489[24]),
        .I1(x_l_I_V_32_reg_1489[25]),
        .I2(x_read_reg_1484),
        .I3(icmp_ln443_1_reg_1501),
        .O(\sub_ln212_3_reg_1530[4]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_3_reg_1530[4]_i_6 
       (.I0(x_l_I_V_32_reg_1489[24]),
        .O(\sub_ln212_3_reg_1530[4]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_3_reg_1530[4]_i_7 
       (.I0(x_l_I_V_32_reg_1489[23]),
        .O(\sub_ln212_3_reg_1530[4]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln212_3_reg_1530[6]_i_2 
       (.I0(x_read_reg_1484),
        .I1(icmp_ln443_1_reg_1501),
        .O(\sub_ln212_3_reg_1530[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln212_3_reg_1530[6]_i_3 
       (.I0(icmp_ln443_1_reg_1501),
        .I1(x_read_reg_1484),
        .O(\sub_ln212_3_reg_1530[6]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sub_ln212_3_reg_1530[6]_i_4 
       (.I0(icmp_ln443_1_reg_1501),
        .I1(x_read_reg_1484),
        .O(\sub_ln212_3_reg_1530[6]_i_4_n_2 ));
  FDRE \sub_ln212_3_reg_1530_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_3_fu_549_p2[0]),
        .Q(sub_ln212_3_reg_1530[0]),
        .R(1'b0));
  FDRE \sub_ln212_3_reg_1530_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_3_fu_549_p2[1]),
        .Q(sub_ln212_3_reg_1530[1]),
        .R(1'b0));
  FDRE \sub_ln212_3_reg_1530_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_3_fu_549_p2[2]),
        .Q(sub_ln212_3_reg_1530[2]),
        .R(1'b0));
  FDRE \sub_ln212_3_reg_1530_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_3_fu_549_p2[3]),
        .Q(sub_ln212_3_reg_1530[3]),
        .R(1'b0));
  FDRE \sub_ln212_3_reg_1530_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_3_fu_549_p2[4]),
        .Q(sub_ln212_3_reg_1530[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_3_reg_1530_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln212_3_reg_1530_reg[4]_i_1_n_2 ,\sub_ln212_3_reg_1530_reg[4]_i_1_n_3 ,\sub_ln212_3_reg_1530_reg[4]_i_1_n_4 ,\sub_ln212_3_reg_1530_reg[4]_i_1_n_5 }),
        .CYINIT(x_l_I_V_32_reg_1489[22]),
        .DI({\sub_ln212_3_reg_1530[4]_i_2_n_2 ,icmp_ln443_1_reg_1501,\sub_ln212_3_reg_1530[4]_i_3_n_2 ,x_l_I_V_32_reg_1489[23]}),
        .O(sub_ln212_3_fu_549_p2[4:1]),
        .S({\sub_ln212_3_reg_1530[4]_i_4_n_2 ,\sub_ln212_3_reg_1530[4]_i_5_n_2 ,\sub_ln212_3_reg_1530[4]_i_6_n_2 ,\sub_ln212_3_reg_1530[4]_i_7_n_2 }));
  FDRE \sub_ln212_3_reg_1530_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_3_fu_549_p2[5]),
        .Q(sub_ln212_3_reg_1530[5]),
        .R(1'b0));
  FDRE \sub_ln212_3_reg_1530_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_3_fu_549_p2[6]),
        .Q(sub_ln212_3_reg_1530[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_3_reg_1530_reg[6]_i_1 
       (.CI(\sub_ln212_3_reg_1530_reg[4]_i_1_n_2 ),
        .CO({\NLW_sub_ln212_3_reg_1530_reg[6]_i_1_CO_UNCONNECTED [3:1],\sub_ln212_3_reg_1530_reg[6]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sub_ln212_3_reg_1530[6]_i_2_n_2 }),
        .O({\NLW_sub_ln212_3_reg_1530_reg[6]_i_1_O_UNCONNECTED [3:2],sub_ln212_3_fu_549_p2[6:5]}),
        .S({1'b0,1'b0,\sub_ln212_3_reg_1530[6]_i_3_n_2 ,\sub_ln212_3_reg_1530[6]_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_5_reg_1553[0]_i_1 
       (.I0(x_l_I_V_34_reg_1512[18]),
        .O(sub_ln212_5_fu_706_p2[0]));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_5_reg_1553[4]_i_2 
       (.I0(sub_ln212_4_fu_624_p2[2]),
        .I1(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I2(sub_ln212_3_reg_1530[0]),
        .I3(icmp_ln443_3_reg_1524),
        .I4(x_l_I_V_34_reg_1512[22]),
        .I5(res_I_V_35_reg_1518[12]),
        .O(\sub_ln212_5_reg_1553[4]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \sub_ln212_5_reg_1553[4]_i_3 
       (.I0(sub_ln212_4_fu_624_p2[1]),
        .I1(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I2(x_l_I_V_34_reg_1512[21]),
        .I3(icmp_ln443_3_reg_1524),
        .O(\sub_ln212_5_reg_1553[4]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_5_reg_1553[4]_i_4 
       (.I0(x_l_I_V_34_reg_1512[20]),
        .O(\sub_ln212_5_reg_1553[4]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_5_reg_1553[4]_i_5 
       (.I0(x_l_I_V_34_reg_1512[19]),
        .O(\sub_ln212_5_reg_1553[4]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_5_reg_1553[8]_i_2 
       (.I0(sub_ln212_4_fu_624_p2[6]),
        .I1(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I2(sub_ln212_3_reg_1530[4]),
        .I3(icmp_ln443_3_reg_1524),
        .I4(x_l_I_V_34_reg_1512[26]),
        .O(\sub_ln212_5_reg_1553[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_5_reg_1553[8]_i_3 
       (.I0(sub_ln212_4_fu_624_p2[5]),
        .I1(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I2(sub_ln212_3_reg_1530[3]),
        .I3(icmp_ln443_3_reg_1524),
        .I4(x_l_I_V_34_reg_1512[25]),
        .I5(x_read_reg_1484_pp0_iter1_reg),
        .O(\sub_ln212_5_reg_1553[8]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_5_reg_1553[8]_i_4 
       (.I0(sub_ln212_4_fu_624_p2[4]),
        .I1(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I2(sub_ln212_3_reg_1530[2]),
        .I3(icmp_ln443_3_reg_1524),
        .I4(x_l_I_V_34_reg_1512[24]),
        .I5(x_read_reg_1484_pp0_iter1_reg),
        .O(\sub_ln212_5_reg_1553[8]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_5_reg_1553[8]_i_5 
       (.I0(sub_ln212_4_fu_624_p2[3]),
        .I1(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I2(sub_ln212_3_reg_1530[1]),
        .I3(icmp_ln443_3_reg_1524),
        .I4(x_l_I_V_34_reg_1512[23]),
        .I5(res_I_V_35_reg_1518[13]),
        .O(\sub_ln212_5_reg_1553[8]_i_5_n_2 ));
  FDRE \sub_ln212_5_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_5_fu_706_p2[0]),
        .Q(sub_ln212_5_reg_1553[0]),
        .R(1'b0));
  FDRE \sub_ln212_5_reg_1553_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_5_fu_706_p2[1]),
        .Q(sub_ln212_5_reg_1553[1]),
        .R(1'b0));
  FDRE \sub_ln212_5_reg_1553_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_5_fu_706_p2[2]),
        .Q(sub_ln212_5_reg_1553[2]),
        .R(1'b0));
  FDRE \sub_ln212_5_reg_1553_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_5_fu_706_p2[3]),
        .Q(sub_ln212_5_reg_1553[3]),
        .R(1'b0));
  FDRE \sub_ln212_5_reg_1553_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_5_fu_706_p2[4]),
        .Q(sub_ln212_5_reg_1553[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_5_reg_1553_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln212_5_reg_1553_reg[4]_i_1_n_2 ,\sub_ln212_5_reg_1553_reg[4]_i_1_n_3 ,\sub_ln212_5_reg_1553_reg[4]_i_1_n_4 ,\sub_ln212_5_reg_1553_reg[4]_i_1_n_5 }),
        .CYINIT(x_l_I_V_34_reg_1512[18]),
        .DI({p_Result_66_fu_686_p4[4],icmp_ln443_3_reg_1524,icmp_ln443_4_fu_618_p2_carry_n_2,x_l_I_V_34_reg_1512[19]}),
        .O(sub_ln212_5_fu_706_p2[4:1]),
        .S({\sub_ln212_5_reg_1553[4]_i_2_n_2 ,\sub_ln212_5_reg_1553[4]_i_3_n_2 ,\sub_ln212_5_reg_1553[4]_i_4_n_2 ,\sub_ln212_5_reg_1553[4]_i_5_n_2 }));
  FDRE \sub_ln212_5_reg_1553_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_5_fu_706_p2[5]),
        .Q(sub_ln212_5_reg_1553[5]),
        .R(1'b0));
  FDRE \sub_ln212_5_reg_1553_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_5_fu_706_p2[6]),
        .Q(sub_ln212_5_reg_1553[6]),
        .R(1'b0));
  FDRE \sub_ln212_5_reg_1553_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_5_fu_706_p2[7]),
        .Q(sub_ln212_5_reg_1553[7]),
        .R(1'b0));
  FDRE \sub_ln212_5_reg_1553_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_5_fu_706_p2[8]),
        .Q(sub_ln212_5_reg_1553[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_5_reg_1553_reg[8]_i_1 
       (.CI(\sub_ln212_5_reg_1553_reg[4]_i_1_n_2 ),
        .CO({\NLW_sub_ln212_5_reg_1553_reg[8]_i_1_CO_UNCONNECTED [3],\sub_ln212_5_reg_1553_reg[8]_i_1_n_3 ,\sub_ln212_5_reg_1553_reg[8]_i_1_n_4 ,\sub_ln212_5_reg_1553_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Result_66_fu_686_p4[7:5]}),
        .O(sub_ln212_5_fu_706_p2[8:5]),
        .S({\sub_ln212_5_reg_1553[8]_i_2_n_2 ,\sub_ln212_5_reg_1553[8]_i_3_n_2 ,\sub_ln212_5_reg_1553[8]_i_4_n_2 ,\sub_ln212_5_reg_1553[8]_i_5_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_7_reg_1576[0]_i_1 
       (.I0(x_l_I_V_36_reg_1535[14]),
        .O(sub_ln212_7_fu_863_p2[0]));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_7_reg_1576[10]_i_2 
       (.I0(sub_ln212_6_fu_781_p2[8]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(sub_ln212_5_reg_1553[6]),
        .I3(icmp_ln443_5_reg_1547),
        .I4(x_l_I_V_36_reg_1535[24]),
        .O(\sub_ln212_7_reg_1576[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_7_reg_1576[10]_i_3 
       (.I0(sub_ln212_6_fu_781_p2[7]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(sub_ln212_5_reg_1553[5]),
        .I3(icmp_ln443_5_reg_1547),
        .I4(x_l_I_V_36_reg_1535[23]),
        .I5(x_read_reg_1484_pp0_iter2_reg),
        .O(\sub_ln212_7_reg_1576[10]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_7_reg_1576[4]_i_2 
       (.I0(sub_ln212_6_fu_781_p2[2]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(sub_ln212_5_reg_1553[0]),
        .I3(icmp_ln443_5_reg_1547),
        .I4(x_l_I_V_36_reg_1535[18]),
        .I5(res_I_V_37_reg_1541[10]),
        .O(\sub_ln212_7_reg_1576[4]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \sub_ln212_7_reg_1576[4]_i_3 
       (.I0(sub_ln212_6_fu_781_p2[1]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(x_l_I_V_36_reg_1535[17]),
        .I3(icmp_ln443_5_reg_1547),
        .O(\sub_ln212_7_reg_1576[4]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_7_reg_1576[4]_i_4 
       (.I0(x_l_I_V_36_reg_1535[16]),
        .O(\sub_ln212_7_reg_1576[4]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_7_reg_1576[4]_i_5 
       (.I0(x_l_I_V_36_reg_1535[15]),
        .O(\sub_ln212_7_reg_1576[4]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_7_reg_1576[8]_i_2 
       (.I0(sub_ln212_6_fu_781_p2[6]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(sub_ln212_5_reg_1553[4]),
        .I3(icmp_ln443_5_reg_1547),
        .I4(x_l_I_V_36_reg_1535[22]),
        .I5(x_read_reg_1484_pp0_iter2_reg),
        .O(\sub_ln212_7_reg_1576[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_7_reg_1576[8]_i_3 
       (.I0(sub_ln212_6_fu_781_p2[5]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(sub_ln212_5_reg_1553[3]),
        .I3(icmp_ln443_5_reg_1547),
        .I4(x_l_I_V_36_reg_1535[21]),
        .I5(res_I_V_37_reg_1541[13]),
        .O(\sub_ln212_7_reg_1576[8]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_7_reg_1576[8]_i_4 
       (.I0(sub_ln212_6_fu_781_p2[4]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(sub_ln212_5_reg_1553[2]),
        .I3(icmp_ln443_5_reg_1547),
        .I4(x_l_I_V_36_reg_1535[20]),
        .I5(res_I_V_37_reg_1541[12]),
        .O(\sub_ln212_7_reg_1576[8]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_7_reg_1576[8]_i_5 
       (.I0(sub_ln212_6_fu_781_p2[3]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(sub_ln212_5_reg_1553[1]),
        .I3(icmp_ln443_5_reg_1547),
        .I4(x_l_I_V_36_reg_1535[19]),
        .I5(res_I_V_37_reg_1541[11]),
        .O(\sub_ln212_7_reg_1576[8]_i_5_n_2 ));
  FDRE \sub_ln212_7_reg_1576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[0]),
        .Q(sub_ln212_7_reg_1576[0]),
        .R(1'b0));
  FDRE \sub_ln212_7_reg_1576_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[10]),
        .Q(sub_ln212_7_reg_1576[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_7_reg_1576_reg[10]_i_1 
       (.CI(\sub_ln212_7_reg_1576_reg[8]_i_1_n_2 ),
        .CO({\NLW_sub_ln212_7_reg_1576_reg[10]_i_1_CO_UNCONNECTED [3:1],\sub_ln212_7_reg_1576_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_Result_72_fu_843_p4[9]}),
        .O({\NLW_sub_ln212_7_reg_1576_reg[10]_i_1_O_UNCONNECTED [3:2],sub_ln212_7_fu_863_p2[10:9]}),
        .S({1'b0,1'b0,\sub_ln212_7_reg_1576[10]_i_2_n_2 ,\sub_ln212_7_reg_1576[10]_i_3_n_2 }));
  FDRE \sub_ln212_7_reg_1576_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[1]),
        .Q(sub_ln212_7_reg_1576[1]),
        .R(1'b0));
  FDRE \sub_ln212_7_reg_1576_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[2]),
        .Q(sub_ln212_7_reg_1576[2]),
        .R(1'b0));
  FDRE \sub_ln212_7_reg_1576_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[3]),
        .Q(sub_ln212_7_reg_1576[3]),
        .R(1'b0));
  FDRE \sub_ln212_7_reg_1576_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[4]),
        .Q(sub_ln212_7_reg_1576[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_7_reg_1576_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln212_7_reg_1576_reg[4]_i_1_n_2 ,\sub_ln212_7_reg_1576_reg[4]_i_1_n_3 ,\sub_ln212_7_reg_1576_reg[4]_i_1_n_4 ,\sub_ln212_7_reg_1576_reg[4]_i_1_n_5 }),
        .CYINIT(x_l_I_V_36_reg_1535[14]),
        .DI({p_Result_72_fu_843_p4[4],icmp_ln443_5_reg_1547,icmp_ln443_6_fu_775_p2_carry__0_n_5,x_l_I_V_36_reg_1535[15]}),
        .O(sub_ln212_7_fu_863_p2[4:1]),
        .S({\sub_ln212_7_reg_1576[4]_i_2_n_2 ,\sub_ln212_7_reg_1576[4]_i_3_n_2 ,\sub_ln212_7_reg_1576[4]_i_4_n_2 ,\sub_ln212_7_reg_1576[4]_i_5_n_2 }));
  FDRE \sub_ln212_7_reg_1576_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[5]),
        .Q(sub_ln212_7_reg_1576[5]),
        .R(1'b0));
  FDRE \sub_ln212_7_reg_1576_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[6]),
        .Q(sub_ln212_7_reg_1576[6]),
        .R(1'b0));
  FDRE \sub_ln212_7_reg_1576_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[7]),
        .Q(sub_ln212_7_reg_1576[7]),
        .R(1'b0));
  FDRE \sub_ln212_7_reg_1576_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[8]),
        .Q(sub_ln212_7_reg_1576[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_7_reg_1576_reg[8]_i_1 
       (.CI(\sub_ln212_7_reg_1576_reg[4]_i_1_n_2 ),
        .CO({\sub_ln212_7_reg_1576_reg[8]_i_1_n_2 ,\sub_ln212_7_reg_1576_reg[8]_i_1_n_3 ,\sub_ln212_7_reg_1576_reg[8]_i_1_n_4 ,\sub_ln212_7_reg_1576_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(p_Result_72_fu_843_p4[8:5]),
        .O(sub_ln212_7_fu_863_p2[8:5]),
        .S({\sub_ln212_7_reg_1576[8]_i_2_n_2 ,\sub_ln212_7_reg_1576[8]_i_3_n_2 ,\sub_ln212_7_reg_1576[8]_i_4_n_2 ,\sub_ln212_7_reg_1576[8]_i_5_n_2 }));
  FDRE \sub_ln212_7_reg_1576_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_7_fu_863_p2[9]),
        .Q(sub_ln212_7_reg_1576[9]),
        .R(1'b0));
  FDRE \x_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_fu_262_reg[22]),
        .Q(\x_int_reg_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_fu_262_reg[23]),
        .Q(\x_int_reg_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_fu_262_reg[24]),
        .Q(\x_int_reg_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_fu_262_reg[25]),
        .Q(\x_int_reg_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_fu_262_reg[26]),
        .Q(p_0_in0),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_32_reg_1489_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_32_reg_1489_reg[18]_srl2 " *) 
  SRL16E \x_l_I_V_32_reg_1489_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[18]),
        .Q(\x_l_I_V_32_reg_1489_reg[18]_srl2_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_32_reg_1489_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_32_reg_1489_reg[19]_srl2 " *) 
  SRL16E \x_l_I_V_32_reg_1489_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[19]),
        .Q(\x_l_I_V_32_reg_1489_reg[19]_srl2_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_32_reg_1489_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_32_reg_1489_reg[20]_srl2 " *) 
  SRL16E \x_l_I_V_32_reg_1489_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[20]),
        .Q(\x_l_I_V_32_reg_1489_reg[20]_srl2_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_32_reg_1489_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_32_reg_1489_reg[21]_srl2 " *) 
  SRL16E \x_l_I_V_32_reg_1489_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[21]),
        .Q(\x_l_I_V_32_reg_1489_reg[21]_srl2_n_2 ));
  FDRE \x_l_I_V_32_reg_1489_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_2_[22] ),
        .Q(x_l_I_V_32_reg_1489[22]),
        .R(1'b0));
  FDRE \x_l_I_V_32_reg_1489_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_2_[23] ),
        .Q(x_l_I_V_32_reg_1489[23]),
        .R(1'b0));
  FDRE \x_l_I_V_32_reg_1489_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_2_[24] ),
        .Q(x_l_I_V_32_reg_1489[24]),
        .R(1'b0));
  FDRE \x_l_I_V_32_reg_1489_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_2_[25] ),
        .Q(x_l_I_V_32_reg_1489[25]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h00EF)) 
    \x_l_I_V_34_reg_1512[24]_i_1 
       (.I0(x_read_reg_1484),
        .I1(x_l_I_V_32_reg_1489[25]),
        .I2(icmp_ln443_1_reg_1501),
        .I3(x_l_I_V_32_reg_1489[24]),
        .O(\x_l_I_V_34_reg_1512[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hF00B)) 
    \x_l_I_V_34_reg_1512[25]_i_1 
       (.I0(x_read_reg_1484),
        .I1(icmp_ln443_1_reg_1501),
        .I2(x_l_I_V_32_reg_1489[25]),
        .I3(x_l_I_V_32_reg_1489[24]),
        .O(p_Result_60_fu_529_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hA8FC)) 
    \x_l_I_V_34_reg_1512[26]_i_1 
       (.I0(x_read_reg_1484),
        .I1(x_l_I_V_32_reg_1489[25]),
        .I2(x_l_I_V_32_reg_1489[24]),
        .I3(icmp_ln443_1_reg_1501),
        .O(p_Result_60_fu_529_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_l_I_V_34_reg_1512[27]_i_1 
       (.I0(x_read_reg_1484),
        .I1(icmp_ln443_1_reg_1501),
        .O(\x_l_I_V_34_reg_1512[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \x_l_I_V_34_reg_1512[28]_i_1 
       (.I0(icmp_ln443_1_reg_1501),
        .I1(x_read_reg_1484),
        .O(\x_l_I_V_34_reg_1512[28]_i_1_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_34_reg_1512_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_34_reg_1512_reg[14]_srl3 " *) 
  SRL16E \x_l_I_V_34_reg_1512_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[14]),
        .Q(\x_l_I_V_34_reg_1512_reg[14]_srl3_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_34_reg_1512_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_34_reg_1512_reg[15]_srl3 " *) 
  SRL16E \x_l_I_V_34_reg_1512_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[15]),
        .Q(\x_l_I_V_34_reg_1512_reg[15]_srl3_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_34_reg_1512_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_34_reg_1512_reg[16]_srl3 " *) 
  SRL16E \x_l_I_V_34_reg_1512_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[16]),
        .Q(\x_l_I_V_34_reg_1512_reg[16]_srl3_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_34_reg_1512_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_34_reg_1512_reg[17]_srl3 " *) 
  SRL16E \x_l_I_V_34_reg_1512_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[17]),
        .Q(\x_l_I_V_34_reg_1512_reg[17]_srl3_n_2 ));
  FDRE \x_l_I_V_34_reg_1512_reg[18]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_32_reg_1489_reg[18]_srl2_n_2 ),
        .Q(x_l_I_V_34_reg_1512[18]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[19]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_32_reg_1489_reg[19]_srl2_n_2 ),
        .Q(x_l_I_V_34_reg_1512[19]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[20]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_32_reg_1489_reg[20]_srl2_n_2 ),
        .Q(x_l_I_V_34_reg_1512[20]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[21]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_32_reg_1489_reg[21]_srl2_n_2 ),
        .Q(x_l_I_V_34_reg_1512[21]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_32_reg_1489[22]),
        .Q(x_l_I_V_34_reg_1512[22]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_32_reg_1489[23]),
        .Q(x_l_I_V_34_reg_1512[23]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_34_reg_1512[24]_i_1_n_2 ),
        .Q(x_l_I_V_34_reg_1512[24]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_60_fu_529_p4[3]),
        .Q(x_l_I_V_34_reg_1512[25]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_60_fu_529_p4[4]),
        .Q(x_l_I_V_34_reg_1512[26]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_34_reg_1512[27]_i_1_n_2 ),
        .Q(x_l_I_V_34_reg_1512[27]),
        .R(1'b0));
  FDRE \x_l_I_V_34_reg_1512_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_34_reg_1512[28]_i_1_n_2 ),
        .Q(x_l_I_V_34_reg_1512[28]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_36_reg_1535[20]_i_1 
       (.I0(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I1(x_l_I_V_34_reg_1512[20]),
        .O(\x_l_I_V_36_reg_1535[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[21]_i_1 
       (.I0(x_l_I_V_34_reg_1512[21]),
        .I1(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I2(sub_ln212_4_fu_624_p2[1]),
        .O(p_Result_66_fu_686_p4[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[22]_i_1 
       (.I0(x_l_I_V_34_reg_1512[22]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[0]),
        .I3(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I4(sub_ln212_4_fu_624_p2[2]),
        .O(p_Result_66_fu_686_p4[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[23]_i_1 
       (.I0(x_l_I_V_34_reg_1512[23]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[1]),
        .I3(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I4(sub_ln212_4_fu_624_p2[3]),
        .O(p_Result_66_fu_686_p4[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[24]_i_1 
       (.I0(x_l_I_V_34_reg_1512[24]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[2]),
        .I3(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I4(sub_ln212_4_fu_624_p2[4]),
        .O(p_Result_66_fu_686_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[24]_i_3 
       (.I0(x_l_I_V_34_reg_1512[24]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[2]),
        .O(\x_l_I_V_36_reg_1535[24]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[24]_i_4 
       (.I0(x_l_I_V_34_reg_1512[23]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[1]),
        .O(p_Result_63_fu_604_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_36_reg_1535[24]_i_5 
       (.I0(sub_ln212_3_reg_1530[2]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(x_l_I_V_34_reg_1512[24]),
        .I3(res_I_V_35_reg_1518[13]),
        .O(\x_l_I_V_36_reg_1535[24]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_36_reg_1535[24]_i_6 
       (.I0(sub_ln212_3_reg_1530[1]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(x_l_I_V_34_reg_1512[23]),
        .I3(res_I_V_35_reg_1518[12]),
        .O(\x_l_I_V_36_reg_1535[24]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \x_l_I_V_36_reg_1535[24]_i_7 
       (.I0(sub_ln212_3_reg_1530[0]),
        .I1(x_l_I_V_34_reg_1512[22]),
        .I2(icmp_ln443_3_reg_1524),
        .O(\x_l_I_V_36_reg_1535[24]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_l_I_V_36_reg_1535[24]_i_8 
       (.I0(x_l_I_V_34_reg_1512[21]),
        .O(\x_l_I_V_36_reg_1535[24]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[25]_i_1 
       (.I0(x_l_I_V_34_reg_1512[25]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[3]),
        .I3(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I4(sub_ln212_4_fu_624_p2[5]),
        .O(p_Result_66_fu_686_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[26]_i_1 
       (.I0(x_l_I_V_34_reg_1512[26]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[4]),
        .I3(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I4(sub_ln212_4_fu_624_p2[6]),
        .O(p_Result_66_fu_686_p4[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[26]_i_3 
       (.I0(x_l_I_V_34_reg_1512[26]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[4]),
        .O(p_Result_63_fu_604_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[26]_i_4 
       (.I0(x_l_I_V_34_reg_1512[25]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[3]),
        .O(\x_l_I_V_36_reg_1535[26]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_36_reg_1535[26]_i_5 
       (.I0(sub_ln212_3_reg_1530[5]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(x_l_I_V_34_reg_1512[27]),
        .O(\x_l_I_V_36_reg_1535[26]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_36_reg_1535[26]_i_6 
       (.I0(sub_ln212_3_reg_1530[4]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(x_l_I_V_34_reg_1512[26]),
        .I3(x_read_reg_1484_pp0_iter1_reg),
        .O(\x_l_I_V_36_reg_1535[26]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_36_reg_1535[26]_i_7 
       (.I0(sub_ln212_3_reg_1530[3]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(x_l_I_V_34_reg_1512[25]),
        .I3(x_read_reg_1484_pp0_iter1_reg),
        .O(\x_l_I_V_36_reg_1535[26]_i_7_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_36_reg_1535_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_36_reg_1535_reg[10]_srl4 " *) 
  SRL16E \x_l_I_V_36_reg_1535_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[10]),
        .Q(\x_l_I_V_36_reg_1535_reg[10]_srl4_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_36_reg_1535_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_36_reg_1535_reg[11]_srl4 " *) 
  SRL16E \x_l_I_V_36_reg_1535_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[11]),
        .Q(\x_l_I_V_36_reg_1535_reg[11]_srl4_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_36_reg_1535_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_36_reg_1535_reg[12]_srl4 " *) 
  SRL16E \x_l_I_V_36_reg_1535_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[12]),
        .Q(\x_l_I_V_36_reg_1535_reg[12]_srl4_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_36_reg_1535_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_36_reg_1535_reg[13]_srl4 " *) 
  SRL16E \x_l_I_V_36_reg_1535_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[13]),
        .Q(\x_l_I_V_36_reg_1535_reg[13]_srl4_n_2 ));
  FDRE \x_l_I_V_36_reg_1535_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_34_reg_1512_reg[14]_srl3_n_2 ),
        .Q(x_l_I_V_36_reg_1535[14]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_34_reg_1512_reg[15]_srl3_n_2 ),
        .Q(x_l_I_V_36_reg_1535[15]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_34_reg_1512_reg[16]_srl3_n_2 ),
        .Q(x_l_I_V_36_reg_1535[16]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[17]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_34_reg_1512_reg[17]_srl3_n_2 ),
        .Q(x_l_I_V_36_reg_1535[17]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_34_reg_1512[18]),
        .Q(x_l_I_V_36_reg_1535[18]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_34_reg_1512[19]),
        .Q(x_l_I_V_36_reg_1535[19]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535[20]_i_1_n_2 ),
        .Q(x_l_I_V_36_reg_1535[20]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_66_fu_686_p4[3]),
        .Q(x_l_I_V_36_reg_1535[21]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_66_fu_686_p4[4]),
        .Q(x_l_I_V_36_reg_1535[22]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_66_fu_686_p4[5]),
        .Q(x_l_I_V_36_reg_1535[23]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_66_fu_686_p4[6]),
        .Q(x_l_I_V_36_reg_1535[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_36_reg_1535_reg[24]_i_2 
       (.CI(1'b0),
        .CO({\x_l_I_V_36_reg_1535_reg[24]_i_2_n_2 ,\x_l_I_V_36_reg_1535_reg[24]_i_2_n_3 ,\x_l_I_V_36_reg_1535_reg[24]_i_2_n_4 ,\x_l_I_V_36_reg_1535_reg[24]_i_2_n_5 }),
        .CYINIT(x_l_I_V_34_reg_1512[20]),
        .DI({\x_l_I_V_36_reg_1535[24]_i_3_n_2 ,p_Result_63_fu_604_p4[3],icmp_ln443_3_reg_1524,x_l_I_V_34_reg_1512[21]}),
        .O(sub_ln212_4_fu_624_p2[4:1]),
        .S({\x_l_I_V_36_reg_1535[24]_i_5_n_2 ,\x_l_I_V_36_reg_1535[24]_i_6_n_2 ,\x_l_I_V_36_reg_1535[24]_i_7_n_2 ,\x_l_I_V_36_reg_1535[24]_i_8_n_2 }));
  FDRE \x_l_I_V_36_reg_1535_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_66_fu_686_p4[7]),
        .Q(x_l_I_V_36_reg_1535[25]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_66_fu_686_p4[8]),
        .Q(x_l_I_V_36_reg_1535[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_36_reg_1535_reg[26]_i_2 
       (.CI(\x_l_I_V_36_reg_1535_reg[24]_i_2_n_2 ),
        .CO({\NLW_x_l_I_V_36_reg_1535_reg[26]_i_2_CO_UNCONNECTED [3:2],\x_l_I_V_36_reg_1535_reg[26]_i_2_n_4 ,\x_l_I_V_36_reg_1535_reg[26]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Result_63_fu_604_p4[6],\x_l_I_V_36_reg_1535[26]_i_4_n_2 }),
        .O({\NLW_x_l_I_V_36_reg_1535_reg[26]_i_2_O_UNCONNECTED [3],sub_ln212_4_fu_624_p2[7:5]}),
        .S({1'b0,\x_l_I_V_36_reg_1535[26]_i_5_n_2 ,\x_l_I_V_36_reg_1535[26]_i_6_n_2 ,\x_l_I_V_36_reg_1535[26]_i_7_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_37_reg_1558[16]_i_1 
       (.I0(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I1(x_l_I_V_36_reg_1535[16]),
        .O(\x_l_I_V_37_reg_1558[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_37_reg_1558[17]_i_1 
       (.I0(x_l_I_V_36_reg_1535[17]),
        .I1(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I2(sub_ln212_6_fu_781_p2[1]),
        .O(p_Result_72_fu_843_p4[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_37_reg_1558[18]_i_1 
       (.I0(x_l_I_V_36_reg_1535[18]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[0]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[2]),
        .O(p_Result_72_fu_843_p4[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_37_reg_1558[19]_i_1 
       (.I0(x_l_I_V_36_reg_1535[19]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[1]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[3]),
        .O(p_Result_72_fu_843_p4[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_37_reg_1558[20]_i_1 
       (.I0(x_l_I_V_36_reg_1535[20]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[2]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[4]),
        .O(p_Result_72_fu_843_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_37_reg_1558[20]_i_3 
       (.I0(x_l_I_V_36_reg_1535[20]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[2]),
        .O(p_Result_69_fu_761_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_37_reg_1558[20]_i_4 
       (.I0(x_l_I_V_36_reg_1535[19]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[1]),
        .O(p_Result_69_fu_761_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_37_reg_1558[20]_i_5 
       (.I0(sub_ln212_5_reg_1553[2]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(x_l_I_V_36_reg_1535[20]),
        .I3(res_I_V_37_reg_1541[11]),
        .O(\x_l_I_V_37_reg_1558[20]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_37_reg_1558[20]_i_6 
       (.I0(sub_ln212_5_reg_1553[1]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(x_l_I_V_36_reg_1535[19]),
        .I3(res_I_V_37_reg_1541[10]),
        .O(\x_l_I_V_37_reg_1558[20]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \x_l_I_V_37_reg_1558[20]_i_7 
       (.I0(sub_ln212_5_reg_1553[0]),
        .I1(x_l_I_V_36_reg_1535[18]),
        .I2(icmp_ln443_5_reg_1547),
        .O(\x_l_I_V_37_reg_1558[20]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_l_I_V_37_reg_1558[20]_i_8 
       (.I0(x_l_I_V_36_reg_1535[17]),
        .O(\x_l_I_V_37_reg_1558[20]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_37_reg_1558[21]_i_1 
       (.I0(x_l_I_V_36_reg_1535[21]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[3]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[5]),
        .O(p_Result_72_fu_843_p4[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_37_reg_1558[22]_i_1 
       (.I0(x_l_I_V_36_reg_1535[22]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[4]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[6]),
        .O(p_Result_72_fu_843_p4[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_37_reg_1558[23]_i_1 
       (.I0(x_l_I_V_36_reg_1535[23]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[5]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[7]),
        .O(p_Result_72_fu_843_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_37_reg_1558[24]_i_1 
       (.I0(x_l_I_V_36_reg_1535[24]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[6]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[8]),
        .O(p_Result_72_fu_843_p4[10]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_37_reg_1558[24]_i_10 
       (.I0(sub_ln212_5_reg_1553[3]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(x_l_I_V_36_reg_1535[21]),
        .I3(res_I_V_37_reg_1541[12]),
        .O(\x_l_I_V_37_reg_1558[24]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_37_reg_1558[24]_i_3 
       (.I0(x_l_I_V_36_reg_1535[24]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[6]),
        .O(p_Result_69_fu_761_p4[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_37_reg_1558[24]_i_4 
       (.I0(x_l_I_V_36_reg_1535[23]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[5]),
        .O(\x_l_I_V_37_reg_1558[24]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_37_reg_1558[24]_i_5 
       (.I0(x_l_I_V_36_reg_1535[22]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[4]),
        .O(\x_l_I_V_37_reg_1558[24]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_37_reg_1558[24]_i_6 
       (.I0(x_l_I_V_36_reg_1535[21]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[3]),
        .O(\x_l_I_V_37_reg_1558[24]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_37_reg_1558[24]_i_7 
       (.I0(sub_ln212_5_reg_1553[6]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(x_l_I_V_36_reg_1535[24]),
        .I3(x_read_reg_1484_pp0_iter2_reg),
        .O(\x_l_I_V_37_reg_1558[24]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_37_reg_1558[24]_i_8 
       (.I0(sub_ln212_5_reg_1553[5]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(x_l_I_V_36_reg_1535[23]),
        .I3(x_read_reg_1484_pp0_iter2_reg),
        .O(\x_l_I_V_37_reg_1558[24]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_37_reg_1558[24]_i_9 
       (.I0(sub_ln212_5_reg_1553[4]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(x_l_I_V_36_reg_1535[22]),
        .I3(res_I_V_37_reg_1541[13]),
        .O(\x_l_I_V_37_reg_1558[24]_i_9_n_2 ));
  FDRE \x_l_I_V_37_reg_1558_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535_reg[10]_srl4_n_2 ),
        .Q(x_l_I_V_37_reg_1558[10]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535_reg[11]_srl4_n_2 ),
        .Q(x_l_I_V_37_reg_1558[11]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535_reg[12]_srl4_n_2 ),
        .Q(x_l_I_V_37_reg_1558[12]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535_reg[13]_srl4_n_2 ),
        .Q(x_l_I_V_37_reg_1558[13]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_36_reg_1535[14]),
        .Q(x_l_I_V_37_reg_1558[14]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_36_reg_1535[15]),
        .Q(x_l_I_V_37_reg_1558[15]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_37_reg_1558[16]_i_1_n_2 ),
        .Q(x_l_I_V_37_reg_1558[16]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_72_fu_843_p4[3]),
        .Q(x_l_I_V_37_reg_1558[17]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_72_fu_843_p4[4]),
        .Q(x_l_I_V_37_reg_1558[18]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_72_fu_843_p4[5]),
        .Q(x_l_I_V_37_reg_1558[19]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_72_fu_843_p4[6]),
        .Q(x_l_I_V_37_reg_1558[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_37_reg_1558_reg[20]_i_2 
       (.CI(1'b0),
        .CO({\x_l_I_V_37_reg_1558_reg[20]_i_2_n_2 ,\x_l_I_V_37_reg_1558_reg[20]_i_2_n_3 ,\x_l_I_V_37_reg_1558_reg[20]_i_2_n_4 ,\x_l_I_V_37_reg_1558_reg[20]_i_2_n_5 }),
        .CYINIT(x_l_I_V_36_reg_1535[16]),
        .DI({p_Result_69_fu_761_p4[4:3],icmp_ln443_5_reg_1547,x_l_I_V_36_reg_1535[17]}),
        .O(sub_ln212_6_fu_781_p2[4:1]),
        .S({\x_l_I_V_37_reg_1558[20]_i_5_n_2 ,\x_l_I_V_37_reg_1558[20]_i_6_n_2 ,\x_l_I_V_37_reg_1558[20]_i_7_n_2 ,\x_l_I_V_37_reg_1558[20]_i_8_n_2 }));
  FDRE \x_l_I_V_37_reg_1558_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_72_fu_843_p4[7]),
        .Q(x_l_I_V_37_reg_1558[21]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_72_fu_843_p4[8]),
        .Q(x_l_I_V_37_reg_1558[22]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_72_fu_843_p4[9]),
        .Q(x_l_I_V_37_reg_1558[23]),
        .R(1'b0));
  FDRE \x_l_I_V_37_reg_1558_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_72_fu_843_p4[10]),
        .Q(x_l_I_V_37_reg_1558[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_37_reg_1558_reg[24]_i_2 
       (.CI(\x_l_I_V_37_reg_1558_reg[20]_i_2_n_2 ),
        .CO({\x_l_I_V_37_reg_1558_reg[24]_i_2_n_2 ,\x_l_I_V_37_reg_1558_reg[24]_i_2_n_3 ,\x_l_I_V_37_reg_1558_reg[24]_i_2_n_4 ,\x_l_I_V_37_reg_1558_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({p_Result_69_fu_761_p4[8],\x_l_I_V_37_reg_1558[24]_i_4_n_2 ,\x_l_I_V_37_reg_1558[24]_i_5_n_2 ,\x_l_I_V_37_reg_1558[24]_i_6_n_2 }),
        .O(sub_ln212_6_fu_781_p2[8:5]),
        .S({\x_l_I_V_37_reg_1558[24]_i_7_n_2 ,\x_l_I_V_37_reg_1558[24]_i_8_n_2 ,\x_l_I_V_37_reg_1558[24]_i_9_n_2 ,\x_l_I_V_37_reg_1558[24]_i_10_n_2 }));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_37_reg_1558_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_37_reg_1558_reg[6]_srl5 " *) 
  SRL16E \x_l_I_V_37_reg_1558_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[6]),
        .Q(\x_l_I_V_37_reg_1558_reg[6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_37_reg_1558_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_37_reg_1558_reg[7]_srl5 " *) 
  SRL16E \x_l_I_V_37_reg_1558_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[7]),
        .Q(\x_l_I_V_37_reg_1558_reg[7]_srl5_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_37_reg_1558_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_37_reg_1558_reg[8]_srl5 " *) 
  SRL16E \x_l_I_V_37_reg_1558_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[8]),
        .Q(\x_l_I_V_37_reg_1558_reg[8]_srl5_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_37_reg_1558_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_37_reg_1558_reg[9]_srl5 " *) 
  SRL16E \x_l_I_V_37_reg_1558_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[9]),
        .Q(\x_l_I_V_37_reg_1558_reg[9]_srl5_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_40_reg_1581_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_40_reg_1581_reg[2]_srl6 " *) 
  SRL16E \x_l_I_V_40_reg_1581_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[2]),
        .Q(\x_l_I_V_40_reg_1581_reg[2]_srl6_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_40_reg_1581_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_40_reg_1581_reg[3]_srl6 " *) 
  SRL16E \x_l_I_V_40_reg_1581_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[3]),
        .Q(\x_l_I_V_40_reg_1581_reg[3]_srl6_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_40_reg_1581_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_40_reg_1581_reg[4]_srl6 " *) 
  SRL16E \x_l_I_V_40_reg_1581_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[4]),
        .Q(\x_l_I_V_40_reg_1581_reg[4]_srl6_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_40_reg_1581_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_40_reg_1581_reg[5]_srl6 " *) 
  SRL16E \x_l_I_V_40_reg_1581_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[5]),
        .Q(\x_l_I_V_40_reg_1581_reg[5]_srl6_n_2 ));
  FDRE \x_l_I_V_40_reg_1581_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_37_reg_1558_reg[6]_srl5_n_2 ),
        .Q(x_l_I_V_40_reg_1581[6]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_37_reg_1558_reg[7]_srl5_n_2 ),
        .Q(x_l_I_V_40_reg_1581[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[20]_i_1 
       (.I0(p_Result_81_reg_1598[12]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[12]),
        .I3(icmp_ln443_11_fu_1171_p2_carry__0_n_2),
        .I4(sub_ln212_11_fu_1177_p2[14]),
        .O(x_l_I_V_42_fu_1205_p3[20]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[20]_i_10 
       (.I0(sub_ln212_10_fu_1100_p2[11]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[11]),
        .I3(x_read_reg_1484_pp0_iter4_reg),
        .O(\x_l_I_V_42_reg_1604[20]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_42_reg_1604[20]_i_4 
       (.I0(p_Result_81_reg_1598[12]),
        .I1(x_read_reg_1484_pp0_iter4_reg),
        .O(\x_l_I_V_42_reg_1604[20]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_42_reg_1604[20]_i_5 
       (.I0(p_Result_81_reg_1598[11]),
        .I1(x_read_reg_1484_pp0_iter4_reg),
        .O(\x_l_I_V_42_reg_1604[20]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_42_reg_1604[20]_i_6 
       (.I0(p_Result_81_reg_1598[10]),
        .I1(p_Result_31_reg_1593[9]),
        .O(\x_l_I_V_42_reg_1604[20]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_42_reg_1604[20]_i_7 
       (.I0(p_Result_81_reg_1598[9]),
        .I1(p_Result_31_reg_1593[8]),
        .O(\x_l_I_V_42_reg_1604[20]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[20]_i_8 
       (.I0(p_Result_81_reg_1598[11]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[11]),
        .O(p_Result_84_fu_1157_p4[13]));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_42_reg_1604[20]_i_9 
       (.I0(sub_ln212_10_fu_1100_p2[12]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(p_Result_81_reg_1598[12]),
        .O(\x_l_I_V_42_reg_1604[20]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[21]_i_1 
       (.I0(p_Result_81_reg_1598[13]),
        .I1(icmp_ln443_10_fu_1095_p2_carry__0_n_3),
        .I2(sub_ln212_10_fu_1100_p2[13]),
        .O(\x_l_I_V_42_reg_1604[21]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_l_I_V_42_reg_1604[21]_i_3 
       (.I0(p_Result_81_reg_1598[13]),
        .O(\x_l_I_V_42_reg_1604[21]_i_3_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[0]_srl7 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[0]),
        .Q(\x_l_I_V_42_reg_1604_reg[0]_srl7_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[1]_srl7 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(res_fu_262_reg[1]),
        .Q(\x_l_I_V_42_reg_1604_reg[1]_srl7_n_2 ));
  FDRE \x_l_I_V_42_reg_1604_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_fu_1205_p3[20]),
        .Q(x_l_I_V_42_reg_1604[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[20]_i_2 
       (.CI(\p_Result_87_reg_1621_reg[9]_i_2_n_2 ),
        .CO({\x_l_I_V_42_reg_1604_reg[20]_i_2_n_2 ,\x_l_I_V_42_reg_1604_reg[20]_i_2_n_3 ,\x_l_I_V_42_reg_1604_reg[20]_i_2_n_4 ,\x_l_I_V_42_reg_1604_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(p_Result_81_reg_1598[12:9]),
        .O(sub_ln212_10_fu_1100_p2[12:9]),
        .S({\x_l_I_V_42_reg_1604[20]_i_4_n_2 ,\x_l_I_V_42_reg_1604[20]_i_5_n_2 ,\x_l_I_V_42_reg_1604[20]_i_6_n_2 ,\x_l_I_V_42_reg_1604[20]_i_7_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[20]_i_3 
       (.CI(\p_Result_87_reg_1621_reg[11]_i_2_n_2 ),
        .CO({\NLW_x_l_I_V_42_reg_1604_reg[20]_i_3_CO_UNCONNECTED [3:1],\x_l_I_V_42_reg_1604_reg[20]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_Result_84_fu_1157_p4[13]}),
        .O({\NLW_x_l_I_V_42_reg_1604_reg[20]_i_3_O_UNCONNECTED [3:2],sub_ln212_11_fu_1177_p2[14:13]}),
        .S({1'b0,1'b0,\x_l_I_V_42_reg_1604[20]_i_9_n_2 ,\x_l_I_V_42_reg_1604[20]_i_10_n_2 }));
  FDRE \x_l_I_V_42_reg_1604_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604[21]_i_1_n_2 ),
        .Q(x_l_I_V_42_reg_1604[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[21]_i_2 
       (.CI(\x_l_I_V_42_reg_1604_reg[20]_i_2_n_2 ),
        .CO(\NLW_x_l_I_V_42_reg_1604_reg[21]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_l_I_V_42_reg_1604_reg[21]_i_2_O_UNCONNECTED [3:1],sub_ln212_10_fu_1100_p2[13]}),
        .S({1'b0,1'b0,1'b0,\x_l_I_V_42_reg_1604[21]_i_3_n_2 }));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[22]_srl2 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(x_l_I_V_40_fu_1048_p3[22]),
        .Q(\x_l_I_V_42_reg_1604_reg[22]_srl2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604_reg[22]_srl2_i_1 
       (.I0(p_Result_75_fu_918_p4[10]),
        .I1(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I2(sub_ln212_8_fu_938_p2[10]),
        .I3(icmp_ln443_9_fu_1014_p2_carry__0_n_3),
        .I4(sub_ln212_9_fu_1020_p2[12]),
        .O(x_l_I_V_40_fu_1048_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604_reg[22]_srl2_i_2 
       (.I0(x_l_I_V_37_reg_1558[22]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[8]),
        .O(p_Result_75_fu_918_p4[10]));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[23]_srl2 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[23]_srl2_i_1_n_2 ),
        .Q(\x_l_I_V_42_reg_1604_reg[23]_srl2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604_reg[23]_srl2_i_1 
       (.I0(x_l_I_V_37_reg_1558[23]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[9]),
        .I3(icmp_ln443_8_fu_932_p2_carry__0_n_4),
        .I4(sub_ln212_8_fu_938_p2[11]),
        .O(\x_l_I_V_42_reg_1604_reg[23]_srl2_i_1_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[24]_srl2 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[24]_srl2_i_1_n_2 ),
        .Q(\x_l_I_V_42_reg_1604_reg[24]_srl2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604_reg[24]_srl2_i_1 
       (.I0(x_l_I_V_37_reg_1558[24]),
        .I1(icmp_ln443_7_reg_1570),
        .I2(sub_ln212_7_reg_1576[10]),
        .O(\x_l_I_V_42_reg_1604_reg[24]_srl2_i_1_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[25]_srl3 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[25]_srl3_i_1_n_2 ),
        .Q(\x_l_I_V_42_reg_1604_reg[25]_srl3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604_reg[25]_srl3_i_1 
       (.I0(x_l_I_V_36_reg_1535[25]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[7]),
        .I3(icmp_ln443_6_fu_775_p2_carry__0_n_5),
        .I4(sub_ln212_6_fu_781_p2[9]),
        .O(\x_l_I_V_42_reg_1604_reg[25]_srl3_i_1_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[25]_srl3_i_2 
       (.CI(\x_l_I_V_37_reg_1558_reg[24]_i_2_n_2 ),
        .CO(\NLW_x_l_I_V_42_reg_1604_reg[25]_srl3_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_l_I_V_42_reg_1604_reg[25]_srl3_i_2_O_UNCONNECTED [3:1],sub_ln212_6_fu_781_p2[9]}),
        .S({1'b0,1'b0,1'b0,\x_l_I_V_42_reg_1604_reg[25]_srl3_i_3_n_2 }));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_42_reg_1604_reg[25]_srl3_i_3 
       (.I0(sub_ln212_5_reg_1553[7]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(x_l_I_V_36_reg_1535[25]),
        .O(\x_l_I_V_42_reg_1604_reg[25]_srl3_i_3_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[26]_srl3 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[26]_srl3_i_1_n_2 ),
        .Q(\x_l_I_V_42_reg_1604_reg[26]_srl3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604_reg[26]_srl3_i_1 
       (.I0(x_l_I_V_36_reg_1535[26]),
        .I1(icmp_ln443_5_reg_1547),
        .I2(sub_ln212_5_reg_1553[8]),
        .O(\x_l_I_V_42_reg_1604_reg[26]_srl3_i_1_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[27]_srl4 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[27]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[27]_srl4_i_1_n_2 ),
        .Q(\x_l_I_V_42_reg_1604_reg[27]_srl4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604_reg[27]_srl4_i_1 
       (.I0(x_l_I_V_34_reg_1512[27]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[5]),
        .I3(icmp_ln443_4_fu_618_p2_carry_n_2),
        .I4(sub_ln212_4_fu_624_p2[7]),
        .O(\x_l_I_V_42_reg_1604_reg[27]_srl4_i_1_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[28]_srl4 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[28]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[28]_srl4_i_1_n_2 ),
        .Q(\x_l_I_V_42_reg_1604_reg[28]_srl4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604_reg[28]_srl4_i_1 
       (.I0(x_l_I_V_34_reg_1512[28]),
        .I1(icmp_ln443_3_reg_1524),
        .I2(sub_ln212_3_reg_1530[6]),
        .O(\x_l_I_V_42_reg_1604_reg[28]_srl4_i_1_n_2 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[29]_srl5 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[29]_srl5_i_1_n_2 ),
        .Q(\x_l_I_V_42_reg_1604_reg[29]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \x_l_I_V_42_reg_1604_reg[29]_srl5_i_1 
       (.I0(icmp_ln443_1_reg_1501),
        .I1(x_read_reg_1484),
        .O(\x_l_I_V_42_reg_1604_reg[29]_srl5_i_1_n_2 ));
  FDRE \x_l_I_V_42_reg_1604_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_40_reg_1581_reg[2]_srl6_n_2 ),
        .Q(x_l_I_V_42_reg_1604[2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_32_32_s_fu_949/x_l_I_V_42_reg_1604_reg[30]_srl5 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_Result_57_fu_447_p4),
        .Q(\x_l_I_V_42_reg_1604_reg[30]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_l_I_V_42_reg_1604_reg[30]_srl5_i_1 
       (.I0(icmp_ln443_1_reg_1501),
        .I1(x_read_reg_1484),
        .O(p_Result_57_fu_447_p4));
  FDRE \x_l_I_V_42_reg_1604_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_40_reg_1581_reg[3]_srl6_n_2 ),
        .Q(x_l_I_V_42_reg_1604[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_44_reg_1627[18]_i_1 
       (.I0(p_Result_87_reg_1621[14]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[14]),
        .I3(icmp_ln443_13_fu_1328_p2_carry__1_n_5),
        .I4(sub_ln212_13_fu_1334_p2[16]),
        .O(p_Result_93_fu_1378_p1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_44_reg_1627[18]_i_3 
       (.I0(p_Result_87_reg_1621[13]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[13]),
        .O(p_Result_90_fu_1314_p4[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_44_reg_1627[18]_i_4 
       (.I0(p_Result_87_reg_1621[12]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[12]),
        .O(p_Result_90_fu_1314_p4[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_44_reg_1627[18]_i_5 
       (.I0(p_Result_87_reg_1621[11]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[11]),
        .O(\x_l_I_V_44_reg_1627[18]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_44_reg_1627[18]_i_6 
       (.I0(sub_ln212_12_fu_1257_p2[14]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[14]),
        .O(\x_l_I_V_44_reg_1627[18]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_44_reg_1627[18]_i_7 
       (.I0(sub_ln212_12_fu_1257_p2[13]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[13]),
        .I3(x_read_reg_1484_pp0_iter5_reg),
        .O(\x_l_I_V_44_reg_1627[18]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_44_reg_1627[18]_i_8 
       (.I0(sub_ln212_12_fu_1257_p2[12]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[12]),
        .I3(x_read_reg_1484_pp0_iter5_reg),
        .O(\x_l_I_V_44_reg_1627[18]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_44_reg_1627[18]_i_9 
       (.I0(sub_ln212_12_fu_1257_p2[11]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(p_Result_87_reg_1621[11]),
        .I3(p_Result_37_reg_1616[11]),
        .O(\x_l_I_V_44_reg_1627[18]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_44_reg_1627[19]_i_1 
       (.I0(p_Result_87_reg_1621[15]),
        .I1(icmp_ln443_12_fu_1252_p2_carry__0_n_2),
        .I2(sub_ln212_12_fu_1257_p2[15]),
        .O(\x_l_I_V_44_reg_1627[19]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_l_I_V_44_reg_1627[19]_i_3 
       (.I0(p_Result_87_reg_1621[15]),
        .O(\x_l_I_V_44_reg_1627[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_44_reg_1627[19]_i_4 
       (.I0(p_Result_87_reg_1621[14]),
        .I1(x_read_reg_1484_pp0_iter5_reg),
        .O(\x_l_I_V_44_reg_1627[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_44_reg_1627[19]_i_5 
       (.I0(p_Result_87_reg_1621[13]),
        .I1(x_read_reg_1484_pp0_iter5_reg),
        .O(\x_l_I_V_44_reg_1627[19]_i_5_n_2 ));
  FDRE \x_l_I_V_44_reg_1627_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_93_fu_1378_p1[18]),
        .Q(x_l_I_V_44_reg_1627[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_44_reg_1627_reg[18]_i_2 
       (.CI(\p_Result_93_reg_1640_reg[11]_i_2_n_2 ),
        .CO({\NLW_x_l_I_V_44_reg_1627_reg[18]_i_2_CO_UNCONNECTED [3],\x_l_I_V_44_reg_1627_reg[18]_i_2_n_3 ,\x_l_I_V_44_reg_1627_reg[18]_i_2_n_4 ,\x_l_I_V_44_reg_1627_reg[18]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Result_90_fu_1314_p4[15:14],\x_l_I_V_44_reg_1627[18]_i_5_n_2 }),
        .O(sub_ln212_13_fu_1334_p2[16:13]),
        .S({\x_l_I_V_44_reg_1627[18]_i_6_n_2 ,\x_l_I_V_44_reg_1627[18]_i_7_n_2 ,\x_l_I_V_44_reg_1627[18]_i_8_n_2 ,\x_l_I_V_44_reg_1627[18]_i_9_n_2 }));
  FDRE \x_l_I_V_44_reg_1627_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_44_reg_1627[19]_i_1_n_2 ),
        .Q(x_l_I_V_44_reg_1627[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_44_reg_1627_reg[19]_i_2 
       (.CI(\p_Result_93_reg_1640_reg[13]_i_2_n_2 ),
        .CO({\NLW_x_l_I_V_44_reg_1627_reg[19]_i_2_CO_UNCONNECTED [3:2],\x_l_I_V_44_reg_1627_reg[19]_i_2_n_4 ,\x_l_I_V_44_reg_1627_reg[19]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Result_87_reg_1621[14:13]}),
        .O({\NLW_x_l_I_V_44_reg_1627_reg[19]_i_2_O_UNCONNECTED [3],sub_ln212_12_fu_1257_p2[15:13]}),
        .S({1'b0,\x_l_I_V_44_reg_1627[19]_i_3_n_2 ,\x_l_I_V_44_reg_1627[19]_i_4_n_2 ,\x_l_I_V_44_reg_1627[19]_i_5_n_2 }));
  FDRE \x_l_I_V_44_reg_1627_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_reg_1604[20]),
        .Q(x_l_I_V_44_reg_1627[20]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_reg_1604[21]),
        .Q(x_l_I_V_44_reg_1627[21]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[22]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[22]_srl2_n_2 ),
        .Q(x_l_I_V_44_reg_1627[22]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[23]_srl2_n_2 ),
        .Q(x_l_I_V_44_reg_1627[23]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[24]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[24]_srl2_n_2 ),
        .Q(x_l_I_V_44_reg_1627[24]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[25]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[25]_srl3_n_2 ),
        .Q(x_l_I_V_44_reg_1627[25]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[26]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[26]_srl3_n_2 ),
        .Q(x_l_I_V_44_reg_1627[26]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[27]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[27]_srl4_n_2 ),
        .Q(x_l_I_V_44_reg_1627[27]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[28]_srl4_n_2 ),
        .Q(x_l_I_V_44_reg_1627[28]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[29]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[29]_srl5_n_2 ),
        .Q(x_l_I_V_44_reg_1627[29]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[30]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[30]_srl5_n_2 ),
        .Q(x_l_I_V_44_reg_1627[30]),
        .R(1'b0));
  FDRE \x_read_reg_1484_pp0_iter1_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_1484),
        .Q(x_read_reg_1484_pp0_iter1_reg),
        .R(1'b0));
  FDRE \x_read_reg_1484_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_1484_pp0_iter1_reg),
        .Q(x_read_reg_1484_pp0_iter2_reg),
        .R(1'b0));
  FDRE \x_read_reg_1484_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_1484_pp0_iter2_reg),
        .Q(x_read_reg_1484_pp0_iter3_reg),
        .R(1'b0));
  FDRE \x_read_reg_1484_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_1484_pp0_iter3_reg),
        .Q(x_read_reg_1484_pp0_iter4_reg),
        .R(1'b0));
  FDRE \x_read_reg_1484_pp0_iter5_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_1484_pp0_iter4_reg),
        .Q(x_read_reg_1484_pp0_iter5_reg),
        .R(1'b0));
  FDRE \x_read_reg_1484_pp0_iter6_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_1484_pp0_iter5_reg),
        .Q(x_read_reg_1484_pp0_iter6_reg),
        .R(1'b0));
  FDRE \x_read_reg_1484_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in0),
        .Q(x_read_reg_1484),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
