
*** Running vivado
    with args -log Lab_final_bd_myip_v1_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_final_bd_myip_v1_0_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Lab_final_bd_myip_v1_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top Lab_final_bd_myip_v1_0_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4828
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1413.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_final_bd_myip_v1_0_0_0' [c:/Lab_final/lab_final_PLPS/lab_final.gen/sources_1/bd/Lab_final_bd/ip/Lab_final_bd_myip_v1_0_0_0/synth/Lab_final_bd_myip_v1_0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0_S00_AXI.v:376]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (1#1) [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXIS' [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXIS' (2#1) [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_M00_AXIS' [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0_M00_AXIS.v:4]
WARNING: [Synth 8-6014] Unused sequential element tx_done_reg was removed.  [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0_M00_AXIS.v:136]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_M00_AXIS' (3#1) [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'connect' [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/connect.v:3]
INFO: [Synth 8-226] default block is never used [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/connect.v:87]
WARNING: [Synth 8-6014] Unused sequential element tx_last_reg was removed.  [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/connect.v:191]
INFO: [Synth 8-6155] done synthesizing module 'connect' (4#1) [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/connect.v:3]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (5#1) [C:/Lab_final/Lab_Final_PS/Lab_Final_PS/PL_source/myip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Lab_final_bd_myip_v1_0_0_0' (6#1) [c:/Lab_final/lab_final_PLPS/lab_final.gen/sources_1/bd/Lab_final_bd/ip/Lab_final_bd_myip_v1_0_0_0/synth/Lab_final_bd_myip_v1_0_0_0.v:58]
WARNING: [Synth 8-7129] Port rx_keep[3] in module connect is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_keep[2] in module connect is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_keep[1] in module connect is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_keep[0] in module connect is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.441 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1413.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1445.645 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'connect'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
          RECEIVE_STREAM |                               11 |                               01
              WRITE_BRAM |                               10 |                               10
         TRANSMIT_OUTPUT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'connect'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tkeep[3] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tkeep[2] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tkeep[1] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tkeep[0] in module Lab_final_bd_myip_v1_0_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     4|
|3     |LUT2   |    19|
|4     |LUT3   |     6|
|5     |LUT4   |    27|
|6     |LUT5   |     5|
|7     |LUT6   |    72|
|8     |FDRE   |   277|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.645 ; gain = 32.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1445.645 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.645 ; gain = 32.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1445.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b78598b5
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1445.645 ; gain = 32.203
INFO: [Common 17-1381] The checkpoint 'C:/Lab_final/lab_final_PLPS/lab_final.runs/Lab_final_bd_myip_v1_0_0_0_synth_1/Lab_final_bd_myip_v1_0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Lab_final_bd_myip_v1_0_0_0, cache-ID = 3b63c641027645e1
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Lab_final/lab_final_PLPS/lab_final.runs/Lab_final_bd_myip_v1_0_0_0_synth_1/Lab_final_bd_myip_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_final_bd_myip_v1_0_0_0_utilization_synth.rpt -pb Lab_final_bd_myip_v1_0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 20:10:20 2023...
