---
title: "Chapter 1 â€” Python Baseline Model"
layout: default
nav_order: 1
description: "AITL Silicon Pathway Chapter 1: Python baseline implementation of PID Ã— FSM Ã— LLM hybrid control architecture"
---

# ğŸ§© Chapter 1 â€” Python Baseline Model  
## *AITL Architecture: PID Ã— FSM Ã— LLM*

This chapter introduces the foundational Python model of the AITL control architecture.  
It also links to all detailed documentation pages of Chapter 1.

---

## ğŸ”— Official Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/aitl-silicon-pathway/docs/chapter1/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/aitl-silicon-pathway/tree/main/docs/chapter1) |

---

# ğŸ“‚ Documentation Index

| File | Description |
|------|-------------|
| [README.md](README.md) | Folder-level introduction |
| [overview.md](overview.md) | Conceptual explanation of the architecture |
| [python_model.md](python_model.md) | Code-level explanation of PID / FSM / controller |
| [fsm.md](fsm.md) | Canonical state machine rules (RTL input) |
| [api.md](api.md) | Programmatic API reference |
| [getting_started.md](getting_started.md) | How to install and run Chapter1 code |

---

# ğŸ¯ Objectives of Chapter 1

- Understand the three-layer AITL architecture  
- Implement the Python baseline model  
- Learn the canonical FSM rules (later used for RTL)  
- Run simulations:  
  - Step response  
  - Fault scenario  
- Establish the behavioral golden model for hardware translation  

---

# ğŸ§­ FSM Overview

<img src="https://raw.githubusercontent.com/Samizo-AITL/aitl-silicon-pathway/main/docs/chapter1/images/fsm_state_diagram.svg" width="80%" />

---

# ğŸ”§ Controller Data Flow

<img src="https://raw.githubusercontent.com/Samizo-AITL/aitl-silicon-pathway/main/docs/chapter1/images/controller_data_flow.svg" width="80%" />

---

# ğŸ“ˆ Step Response Simulation

<img src="https://raw.githubusercontent.com/Samizo-AITL/aitl-silicon-pathway/main/docs/chapter1/images/step_response_timeline.svg" width="80%" />

---

# âš  Fault Scenario Simulation

<img src="https://raw.githubusercontent.com/Samizo-AITL/aitl-silicon-pathway/main/docs/chapter1/images/fault_timeline.svg" width="80%" />

---

# ğŸš€ Next Steps

Continue to:

ğŸ‘‰ **[overview.md](overview.md)**  
or  
ğŸ‘‰ **[python_model.md](python_model.md)**  

---

# Â© AITL Silicon Pathway Project
