@article{Seal5,
  author = {Philipp van Kempen and Mathis Salmen and Daniel Mueller-Gritschneder and Ulf Schlichtmann},
  titile = {Seal5: Semi-automated LLVM Support for RISC-V ISA Extensions Including Autovectorization},
  year = {2024}
}

@inproceedings{RISCVSimulation,
  title={Extended Abstract: A Flexible Simulation Environment for RISC-V},
  author={Emrich, Karsten and Foik, Conrad and Kappes, Johannes and Prebeck, Sebastian and Mueller-Gritschneder, Daniel and Ecker, Wolfgang and Schlichtmann, Ulf},
  booktitle={RISC-V Summit Europe},
  year={2023},
  address={Barcelona, Spain},
  month={June 5--9}
}


@inproceedings{ETISS,
  title={The extendable translating instruction set simulator (ETISS) interlinked with an MDA framework for fast RISC prototyping},
  author={Mueller-Gritschneder, Daniel and Devarajegowda, Keerthikumara and Dittrich, Martin and Ecker, Wolfgang and Greim, Marc and Schlichtmann, Ulf},
  booktitle={Proceedings of the 28th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype},
  pages={79--84},
  year={2017}
}

@inproceedings{OpenASIP,
  title={OpenASIP 2.0: co-design toolset for RISC-V application-specific instruction-set processors},
  author={Hepola, Kari and Multanen, Joonas and J{\"a}{\"a}skel{\"a}inen, Pekka},
  booktitle={2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP)},
  pages={161--165},
  year={2022},
  organization={IEEE}
}

@misc{CoreDSL,
  author = {Minres},
  title = {CoreDSL},
  journal = {GitHub repository},
  howpublished = {https://github.com/Minres/CoreDSL}
}