# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 13:00:19  January 18, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C10E144C8
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:00:19  JANUARY 18, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name SYSTEMVERILOG_FILE top.sv
set_global_assignment -name SYSTEMVERILOG_FILE game.sv
set_global_assignment -name SYSTEMVERILOG_FILE util.sv
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name SYSTEMVERILOG_FILE timer.sv
set_location_assignment PIN_136 -to DATA_B[1]
set_location_assignment PIN_137 -to DATA_B[2]
set_location_assignment PIN_138 -to DATA_B[3]
set_location_assignment PIN_141 -to DATA_B[4]
set_location_assignment PIN_142 -to DATA_B[5]
set_location_assignment PIN_143 -to DATA_B[6]
set_location_assignment PIN_144 -to DATA_B[7]
set_location_assignment PIN_72 -to DATA_G[0]
set_location_assignment PIN_73 -to DATA_G[1]
set_location_assignment PIN_74 -to DATA_G[2]
set_location_assignment PIN_75 -to DATA_G[3]
set_location_assignment PIN_76 -to DATA_G[4]
set_location_assignment PIN_77 -to DATA_G[5]
set_location_assignment PIN_79 -to DATA_G[6]
set_location_assignment PIN_80 -to DATA_G[7]
set_location_assignment PIN_64 -to DATA_R[0]
set_location_assignment PIN_65 -to DATA_R[1]
set_location_assignment PIN_66 -to DATA_R[2]
set_location_assignment PIN_67 -to DATA_R[3]
set_location_assignment PIN_68 -to DATA_R[4]
set_location_assignment PIN_69 -to DATA_R[5]
set_location_assignment PIN_70 -to DATA_R[6]
set_location_assignment PIN_71 -to DATA_R[7]
set_location_assignment PIN_127 -to En
set_location_assignment PIN_124 -to S[0]
set_location_assignment PIN_125 -to S[1]
set_location_assignment PIN_126 -to S[2]
set_location_assignment PIN_121 -to com[0]
set_location_assignment PIN_120 -to com[1]
set_location_assignment PIN_119 -to com[2]
set_location_assignment PIN_115 -to com[3]
set_location_assignment PIN_112 -to down
set_location_assignment PIN_111 -to left
set_location_assignment PIN_128 -to restart
set_location_assignment PIN_114 -to right
set_location_assignment PIN_113 -to rotate
set_location_assignment PIN_106 -to seg[0]
set_location_assignment PIN_105 -to seg[1]
set_location_assignment PIN_104 -to seg[2]
set_location_assignment PIN_103 -to seg[3]
set_location_assignment PIN_100 -to seg[4]
set_location_assignment PIN_99 -to seg[5]
set_location_assignment PIN_98 -to seg[6]
set_location_assignment PIN_110 -to seg[7]
set_location_assignment PIN_22 -to clk
set_location_assignment PIN_135 -to DATA_B[0]
set_global_assignment -name SYSTEMVERILOG_FILE output_files/top.sv
set_global_assignment -name SYSTEMVERILOG_FILE output_files/music.sv
set_location_assignment PIN_83 -to check
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top