<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Tue Mar 21 14:01:19 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   64.045MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i60  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i9  (to clkout_c +)

   Delay:              15.303ns  (19.1% logic, 80.9% route), 6 logic levels.

 Constraint Details:

     15.303ns physical path delay SPI_I/SLICE_65 to SLICE_212 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 10.702ns

 Physical Path Details:

      Data path SPI_I/SLICE_65 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C27A.CLK to     R15C27A.Q1 SPI_I/SLICE_65 (from clkout_c)
ROUTE         5     2.505     R15C27A.Q1 to     R19C28A.B1 SPI_I/recv_buffer_72
CTOF_DEL    ---     0.495     R19C28A.B1 to     R19C28A.F1 SPI_I/SLICE_1213
ROUTE         1     0.693     R19C28A.F1 to     R19C28A.B0 SPI_I/n24
CTOF_DEL    ---     0.495     R19C28A.B0 to     R19C28A.F0 SPI_I/SLICE_1213
ROUTE         1     0.656     R19C28A.F0 to     R19C28C.A0 SPI_I/n38
CTOF_DEL    ---     0.495     R19C28C.A0 to     R19C28C.F0 SPI_I/SLICE_1212
ROUTE         1     1.941     R19C28C.F0 to     R15C30A.A1 SPI_I/n40
CTOF_DEL    ---     0.495     R15C30A.A1 to     R15C30A.F1 SPI_I/SLICE_973
ROUTE         2     2.545     R15C30A.F1 to     R14C20D.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SPI_I/SLICE_1301
ROUTE        11     4.036     R14C20D.F1 to    R23C24A.LSR SPI_I/n12322 (to clkout_c)
                  --------
                   15.303   (19.1% logic, 80.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R15C27A.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.169        OSC.OSC to    R23C24A.CLK clkout_c
                  --------
                    4.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.722ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i48  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i9  (to clkout_c +)

   Delay:              15.283ns  (15.9% logic, 84.1% route), 5 logic levels.

 Constraint Details:

     15.283ns physical path delay SPI_I/SLICE_95 to SLICE_212 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 10.722ns

 Physical Path Details:

      Data path SPI_I/SLICE_95 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C29C.CLK to     R18C29C.Q1 SPI_I/SLICE_95 (from clkout_c)
ROUTE         5     3.325     R18C29C.Q1 to     R19C28C.A1 SPI_I/recv_buffer_60
CTOF_DEL    ---     0.495     R19C28C.A1 to     R19C28C.F1 SPI_I/SLICE_1212
ROUTE         1     1.004     R19C28C.F1 to     R19C28C.B0 SPI_I/n32
CTOF_DEL    ---     0.495     R19C28C.B0 to     R19C28C.F0 SPI_I/SLICE_1212
ROUTE         1     1.941     R19C28C.F0 to     R15C30A.A1 SPI_I/n40
CTOF_DEL    ---     0.495     R15C30A.A1 to     R15C30A.F1 SPI_I/SLICE_973
ROUTE         2     2.545     R15C30A.F1 to     R14C20D.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SPI_I/SLICE_1301
ROUTE        11     4.036     R14C20D.F1 to    R23C24A.LSR SPI_I/n12322 (to clkout_c)
                  --------
                   15.283   (15.9% logic, 84.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R18C29C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.169        OSC.OSC to    R23C24A.CLK clkout_c
                  --------
                    4.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.016ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i46  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i9  (to clkout_c +)

   Delay:              14.989ns  (19.5% logic, 80.5% route), 6 logic levels.

 Constraint Details:

     14.989ns physical path delay SPI_I/SLICE_97 to SLICE_212 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 11.016ns

 Physical Path Details:

      Data path SPI_I/SLICE_97 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C29B.CLK to     R18C29B.Q1 SPI_I/SLICE_97 (from clkout_c)
ROUTE         4     1.898     R18C29B.Q1 to     R17C28C.B1 SPI_I/recv_buffer_58
CTOF_DEL    ---     0.495     R17C28C.B1 to     R17C28C.F1 SPI_I/SLICE_1071
ROUTE         1     0.986     R17C28C.F1 to     R19C28A.A0 SPI_I/n34
CTOF_DEL    ---     0.495     R19C28A.A0 to     R19C28A.F0 SPI_I/SLICE_1213
ROUTE         1     0.656     R19C28A.F0 to     R19C28C.A0 SPI_I/n38
CTOF_DEL    ---     0.495     R19C28C.A0 to     R19C28C.F0 SPI_I/SLICE_1212
ROUTE         1     1.941     R19C28C.F0 to     R15C30A.A1 SPI_I/n40
CTOF_DEL    ---     0.495     R15C30A.A1 to     R15C30A.F1 SPI_I/SLICE_973
ROUTE         2     2.545     R15C30A.F1 to     R14C20D.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SPI_I/SLICE_1301
ROUTE        11     4.036     R14C20D.F1 to    R23C24A.LSR SPI_I/n12322 (to clkout_c)
                  --------
                   14.989   (19.5% logic, 80.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R18C29B.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.169        OSC.OSC to    R23C24A.CLK clkout_c
                  --------
                    4.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i60  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i7

   Delay:              14.876ns  (19.7% logic, 80.3% route), 6 logic levels.

 Constraint Details:

     14.876ns physical path delay SPI_I/SLICE_65 to SLICE_202 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 11.129ns

 Physical Path Details:

      Data path SPI_I/SLICE_65 to SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C27A.CLK to     R15C27A.Q1 SPI_I/SLICE_65 (from clkout_c)
ROUTE         5     2.505     R15C27A.Q1 to     R19C28A.B1 SPI_I/recv_buffer_72
CTOF_DEL    ---     0.495     R19C28A.B1 to     R19C28A.F1 SPI_I/SLICE_1213
ROUTE         1     0.693     R19C28A.F1 to     R19C28A.B0 SPI_I/n24
CTOF_DEL    ---     0.495     R19C28A.B0 to     R19C28A.F0 SPI_I/SLICE_1213
ROUTE         1     0.656     R19C28A.F0 to     R19C28C.A0 SPI_I/n38
CTOF_DEL    ---     0.495     R19C28C.A0 to     R19C28C.F0 SPI_I/SLICE_1212
ROUTE         1     1.941     R19C28C.F0 to     R15C30A.A1 SPI_I/n40
CTOF_DEL    ---     0.495     R15C30A.A1 to     R15C30A.F1 SPI_I/SLICE_973
ROUTE         2     2.545     R15C30A.F1 to     R14C20D.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SPI_I/SLICE_1301
ROUTE        11     3.609     R14C20D.F1 to    R23C26A.LSR SPI_I/n12322 (to clkout_c)
                  --------
                   14.876   (19.7% logic, 80.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R15C27A.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.169        OSC.OSC to    R23C26A.CLK clkout_c
                  --------
                    4.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i48  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i7

   Delay:              14.856ns  (16.4% logic, 83.6% route), 5 logic levels.

 Constraint Details:

     14.856ns physical path delay SPI_I/SLICE_95 to SLICE_202 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 11.149ns

 Physical Path Details:

      Data path SPI_I/SLICE_95 to SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C29C.CLK to     R18C29C.Q1 SPI_I/SLICE_95 (from clkout_c)
ROUTE         5     3.325     R18C29C.Q1 to     R19C28C.A1 SPI_I/recv_buffer_60
CTOF_DEL    ---     0.495     R19C28C.A1 to     R19C28C.F1 SPI_I/SLICE_1212
ROUTE         1     1.004     R19C28C.F1 to     R19C28C.B0 SPI_I/n32
CTOF_DEL    ---     0.495     R19C28C.B0 to     R19C28C.F0 SPI_I/SLICE_1212
ROUTE         1     1.941     R19C28C.F0 to     R15C30A.A1 SPI_I/n40
CTOF_DEL    ---     0.495     R15C30A.A1 to     R15C30A.F1 SPI_I/SLICE_973
ROUTE         2     2.545     R15C30A.F1 to     R14C20D.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SPI_I/SLICE_1301
ROUTE        11     3.609     R14C20D.F1 to    R23C26A.LSR SPI_I/n12322 (to clkout_c)
                  --------
                   14.856   (16.4% logic, 83.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R18C29C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.169        OSC.OSC to    R23C26A.CLK clkout_c
                  --------
                    4.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i9  (to clkout_c +)

   Delay:              14.784ns  (30.0% logic, 70.0% route), 14 logic levels.

 Constraint Details:

     14.784ns physical path delay SPI_I/SLICE_98 to SLICE_212 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 11.221ns

 Physical Path Details:

      Data path SPI_I/SLICE_98 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C29A.CLK to     R18C29A.Q0 SPI_I/SLICE_98 (from clkout_c)
ROUTE         4     1.784     R18C29A.Q0 to     R19C29A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     0.889     R19C29A.B1 to    R19C29A.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R19C29A.FCO to    R19C29B.FCI SPI_I/n16670
FCITOFCO_D  ---     0.162    R19C29B.FCI to    R19C29B.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R19C29B.FCO to    R19C29C.FCI SPI_I/n16671
FCITOFCO_D  ---     0.162    R19C29C.FCI to    R19C29C.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R19C29C.FCO to    R19C29D.FCI SPI_I/n16672
FCITOFCO_D  ---     0.162    R19C29D.FCI to    R19C29D.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R19C29D.FCO to    R19C30A.FCI SPI_I/n16673
FCITOFCO_D  ---     0.162    R19C30A.FCI to    R19C30A.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R19C30A.FCO to    R19C30B.FCI SPI_I/n16674
FCITOFCO_D  ---     0.162    R19C30B.FCI to    R19C30B.FCO SPI_I/SLICE_41
ROUTE         1     0.000    R19C30B.FCO to    R19C30C.FCI SPI_I/n16675
FCITOFCO_D  ---     0.162    R19C30C.FCI to    R19C30C.FCO SPI_I/SLICE_40
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI SPI_I/n16676
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SPI_I/SLICE_39
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI SPI_I/n16677
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SPI_I/SLICE_38
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI SPI_I/n16678
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SPI_I/SLICE_37
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI SPI_I/n16679
FCITOF1_DE  ---     0.643    R19C31C.FCI to     R19C31C.F1 SPI_I/SLICE_36
ROUTE         1     1.987     R19C31C.F1 to     R15C30A.B1 SPI_I/n2996
CTOF_DEL    ---     0.495     R15C30A.B1 to     R15C30A.F1 SPI_I/SLICE_973
ROUTE         2     2.545     R15C30A.F1 to     R14C20D.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SPI_I/SLICE_1301
ROUTE        11     4.036     R14C20D.F1 to    R23C24A.LSR SPI_I/n12322 (to clkout_c)
                  --------
                   14.784   (30.0% logic, 70.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R18C29A.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.169        OSC.OSC to    R23C24A.CLK clkout_c
                  --------
                    4.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.443ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i46  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i7

   Delay:              14.562ns  (20.1% logic, 79.9% route), 6 logic levels.

 Constraint Details:

     14.562ns physical path delay SPI_I/SLICE_97 to SLICE_202 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 11.443ns

 Physical Path Details:

      Data path SPI_I/SLICE_97 to SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C29B.CLK to     R18C29B.Q1 SPI_I/SLICE_97 (from clkout_c)
ROUTE         4     1.898     R18C29B.Q1 to     R17C28C.B1 SPI_I/recv_buffer_58
CTOF_DEL    ---     0.495     R17C28C.B1 to     R17C28C.F1 SPI_I/SLICE_1071
ROUTE         1     0.986     R17C28C.F1 to     R19C28A.A0 SPI_I/n34
CTOF_DEL    ---     0.495     R19C28A.A0 to     R19C28A.F0 SPI_I/SLICE_1213
ROUTE         1     0.656     R19C28A.F0 to     R19C28C.A0 SPI_I/n38
CTOF_DEL    ---     0.495     R19C28C.A0 to     R19C28C.F0 SPI_I/SLICE_1212
ROUTE         1     1.941     R19C28C.F0 to     R15C30A.A1 SPI_I/n40
CTOF_DEL    ---     0.495     R15C30A.A1 to     R15C30A.F1 SPI_I/SLICE_973
ROUTE         2     2.545     R15C30A.F1 to     R14C20D.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SPI_I/SLICE_1301
ROUTE        11     3.609     R14C20D.F1 to    R23C26A.LSR SPI_I/n12322 (to clkout_c)
                  --------
                   14.562   (20.1% logic, 79.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R18C29B.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.169        OSC.OSC to    R23C26A.CLK clkout_c
                  --------
                    4.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.471ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              start_cnt_1953__i1  (from clkout_c +)
   Destination:    FF         Data in        start_cnt_1953__i13  (to clkout_c +)

   Delay:              14.679ns  (19.9% logic, 80.1% route), 6 logic levels.

 Constraint Details:

     14.679ns physical path delay SLICE_6 to SLICE_1073 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 11.471ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_1073:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25B.CLK to     R15C25B.Q0 SLICE_6 (from clkout_c)
ROUTE         2     2.819     R15C25B.Q0 to     R15C40D.A1 start_cnt_1
CTOF_DEL    ---     0.495     R15C40D.A1 to     R15C40D.F1 SLICE_1073
ROUTE         1     2.697     R15C40D.F1 to     R14C26B.A0 n16849
CTOF_DEL    ---     0.495     R14C26B.A0 to     R14C26B.F0 SLICE_1204
ROUTE         1     1.004     R14C26B.F0 to     R14C26D.B1 n16818
CTOF_DEL    ---     0.495     R14C26D.B1 to     R14C26D.F1 SLICE_1203
ROUTE         2     1.847     R14C26D.F1 to     R14C20A.B0 n16780
CTOF_DEL    ---     0.495     R14C20A.B0 to     R14C20A.F0 SLICE_970
ROUTE         5     3.385     R14C20A.F0 to     R15C40D.A0 n19023
CTOF_DEL    ---     0.495     R15C40D.A0 to     R15C40D.F0 SLICE_1073
ROUTE         1     0.000     R15C40D.F0 to    R15C40D.DI0 n9505 (to clkout_c)
                  --------
                   14.679   (19.9% logic, 80.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R15C25B.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1073:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R15C40D.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.484ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i53  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i9  (to clkout_c +)

   Delay:              14.521ns  (24.9% logic, 75.1% route), 9 logic levels.

 Constraint Details:

     14.521ns physical path delay SPI_I/SLICE_28 to SLICE_212 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 11.484ns

 Physical Path Details:

      Data path SPI_I/SLICE_28 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C28B.CLK to     R18C28B.Q0 SPI_I/SLICE_28 (from clkout_c)
ROUTE         5     2.415     R18C28B.Q0 to     R18C30C.B1 SPI_I/recv_buffer_65
C1TOFCO_DE  ---     0.889     R18C30C.B1 to    R18C30C.FCO SPI_I/SLICE_90
ROUTE         1     0.000    R18C30C.FCO to    R18C30D.FCI SPI_I/n16692
FCITOFCO_D  ---     0.162    R18C30D.FCI to    R18C30D.FCO SPI_I/SLICE_89
ROUTE         1     0.000    R18C30D.FCO to    R18C31A.FCI SPI_I/n16693
FCITOFCO_D  ---     0.162    R18C31A.FCI to    R18C31A.FCO SPI_I/SLICE_88
ROUTE         1     0.000    R18C31A.FCO to    R18C31B.FCI SPI_I/n16694
FCITOFCO_D  ---     0.162    R18C31B.FCI to    R18C31B.FCO SPI_I/SLICE_87
ROUTE         1     0.000    R18C31B.FCO to    R18C31C.FCI SPI_I/n16695
FCITOFCO_D  ---     0.162    R18C31C.FCI to    R18C31C.FCO SPI_I/SLICE_86
ROUTE         1     0.000    R18C31C.FCO to    R18C31D.FCI SPI_I/n16696
FCITOF1_DE  ---     0.643    R18C31D.FCI to     R18C31D.F1 SPI_I/SLICE_85
ROUTE         1     1.903     R18C31D.F1 to     R15C30A.D1 SPI_I/n3020
CTOF_DEL    ---     0.495     R15C30A.D1 to     R15C30A.F1 SPI_I/SLICE_973
ROUTE         2     2.545     R15C30A.F1 to     R14C20D.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SPI_I/SLICE_1301
ROUTE        11     4.036     R14C20D.F1 to    R23C24A.LSR SPI_I/n12322 (to clkout_c)
                  --------
                   14.521   (24.9% logic, 75.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R18C28B.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.169        OSC.OSC to    R23C24A.CLK clkout_c
                  --------
                    4.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.648ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i7

   Delay:              14.357ns  (30.9% logic, 69.1% route), 14 logic levels.

 Constraint Details:

     14.357ns physical path delay SPI_I/SLICE_98 to SLICE_202 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 11.648ns

 Physical Path Details:

      Data path SPI_I/SLICE_98 to SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C29A.CLK to     R18C29A.Q0 SPI_I/SLICE_98 (from clkout_c)
ROUTE         4     1.784     R18C29A.Q0 to     R19C29A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     0.889     R19C29A.B1 to    R19C29A.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R19C29A.FCO to    R19C29B.FCI SPI_I/n16670
FCITOFCO_D  ---     0.162    R19C29B.FCI to    R19C29B.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R19C29B.FCO to    R19C29C.FCI SPI_I/n16671
FCITOFCO_D  ---     0.162    R19C29C.FCI to    R19C29C.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R19C29C.FCO to    R19C29D.FCI SPI_I/n16672
FCITOFCO_D  ---     0.162    R19C29D.FCI to    R19C29D.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R19C29D.FCO to    R19C30A.FCI SPI_I/n16673
FCITOFCO_D  ---     0.162    R19C30A.FCI to    R19C30A.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R19C30A.FCO to    R19C30B.FCI SPI_I/n16674
FCITOFCO_D  ---     0.162    R19C30B.FCI to    R19C30B.FCO SPI_I/SLICE_41
ROUTE         1     0.000    R19C30B.FCO to    R19C30C.FCI SPI_I/n16675
FCITOFCO_D  ---     0.162    R19C30C.FCI to    R19C30C.FCO SPI_I/SLICE_40
ROUTE         1     0.000    R19C30C.FCO to    R19C30D.FCI SPI_I/n16676
FCITOFCO_D  ---     0.162    R19C30D.FCI to    R19C30D.FCO SPI_I/SLICE_39
ROUTE         1     0.000    R19C30D.FCO to    R19C31A.FCI SPI_I/n16677
FCITOFCO_D  ---     0.162    R19C31A.FCI to    R19C31A.FCO SPI_I/SLICE_38
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI SPI_I/n16678
FCITOFCO_D  ---     0.162    R19C31B.FCI to    R19C31B.FCO SPI_I/SLICE_37
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI SPI_I/n16679
FCITOF1_DE  ---     0.643    R19C31C.FCI to     R19C31C.F1 SPI_I/SLICE_36
ROUTE         1     1.987     R19C31C.F1 to     R15C30A.B1 SPI_I/n2996
CTOF_DEL    ---     0.495     R15C30A.B1 to     R15C30A.F1 SPI_I/SLICE_973
ROUTE         2     2.545     R15C30A.F1 to     R14C20D.A1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SPI_I/SLICE_1301
ROUTE        11     3.609     R14C20D.F1 to    R23C26A.LSR SPI_I/n12322 (to clkout_c)
                  --------
                   14.357   (30.9% logic, 69.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.206        OSC.OSC to    R18C29A.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     4.169        OSC.OSC to    R23C26A.CLK clkout_c
                  --------
                    4.169   (0.0% logic, 100.0% route), 0 logic levels.

Report:   64.045MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   64.045 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 254
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_468.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 106
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 210
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_468.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5122 paths, 1 nets, and 8374 connections (98.25% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Tue Mar 21 14:01:20 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i54  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_24 to SPI_I/SLICE_28 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_24 to SPI_I/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C28C.CLK to     R18C28C.Q0 SPI_I/SLICE_24 (from clkout_c)
ROUTE         5     0.154     R18C28C.Q0 to     R18C28B.M1 SPI_I/recv_buffer_67 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R18C28C.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R18C28B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i72  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i71  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_64 to SPI_I/SLICE_64 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_64 to SPI_I/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C27B.CLK to     R15C27B.Q1 SPI_I/SLICE_64 (from clkout_c)
ROUTE         5     0.154     R15C27B.Q1 to     R15C27B.M0 SPI_I/recv_buffer_84 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R15C27B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R15C27B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2D.CLK to      R21C2D.Q0 CLKDIV_I/SLICE_585 (from clkout_c)
ROUTE         2     0.154      R21C2D.Q0 to      R21C2D.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.429        OSC.OSC to     R21C2D.CLK clkout_c
                  --------
                    1.429   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.429        OSC.OSC to     R21C2D.CLK clkout_c
                  --------
                    1.429   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i52  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i51  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_30 to SPI_I/SLICE_30 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_30 to SPI_I/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C28A.CLK to     R18C28A.Q1 SPI_I/SLICE_30 (from clkout_c)
ROUTE         5     0.154     R18C28A.Q1 to     R18C28A.M0 SPI_I/recv_buffer_64 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R18C28A.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R18C28A.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i46  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i45  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_97 to SPI_I/SLICE_97 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_97 to SPI_I/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C29B.CLK to     R18C29B.Q1 SPI_I/SLICE_97 (from clkout_c)
ROUTE         4     0.154     R18C29B.Q1 to     R18C29B.M0 SPI_I/recv_buffer_58 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R18C29B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R18C29B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i38  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i37  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_34 to SPI_I/SLICE_34 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_34 to SPI_I/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C28B.CLK to     R16C28B.Q1 SPI_I/SLICE_34 (from clkout_c)
ROUTE         5     0.154     R16C28B.Q1 to     R16C28B.M0 SPI_I/recv_buffer_50 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R16C28B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R16C28B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i29  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i28  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_27 to SPI_I/SLICE_27 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_27 to SPI_I/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C29C.CLK to     R16C29C.Q1 SPI_I/SLICE_27 (from clkout_c)
ROUTE         5     0.154     R16C29C.Q1 to     R16C29C.M0 SPI_I/recv_buffer_41 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R16C29C.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R16C29C.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i83  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i82  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_69 to SPI_I/SLICE_70 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_69 to SPI_I/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C30D.CLK to     R17C30D.Q0 SPI_I/SLICE_69 (from clkout_c)
ROUTE         5     0.154     R17C30D.Q0 to     R17C30C.M1 SPI_I/recv_buffer_95 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R17C30D.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R17C30C.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i23  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i22  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_81 to SPI_I/SLICE_81 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_81 to SPI_I/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C29D.CLK to     R14C29D.Q1 SPI_I/SLICE_81 (from clkout_c)
ROUTE         4     0.154     R14C29D.Q1 to     R14C29D.M0 SPI_I/recv_buffer_35 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R14C29D.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R14C29D.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i14  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i13  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_78 to SPI_I/SLICE_78 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C30C.CLK to     R14C30C.Q1 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     0.154     R14C30C.Q1 to     R14C30C.M0 SPI_I/recv_buffer_26 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R14C30C.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       210     1.448        OSC.OSC to    R14C30C.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 254
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_468.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 106
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 210
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_468.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5122 paths, 1 nets, and 8374 connections (98.25% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
