 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fpregfile
Version: D-2010.03-SP5
Date   : Thu Mar 17 22:32:51 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[26] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2212/Z (BUF_X4)                         0.11       0.23 r
  U4261/Z (MUX2_X2)                        0.14       0.37 f
  U4263/Z (MUX2_X2)                        0.11       0.48 f
  U4267/Z (MUX2_X2)                        0.11       0.60 f
  U4275/Z (MUX2_X2)                        0.11       0.71 f
  U4291/Z (MUX2_X2)                        0.11       0.82 f
  rData[26] (out)                          0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[27] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2213/Z (BUF_X4)                         0.11       0.23 r
  U4292/Z (MUX2_X2)                        0.14       0.37 f
  U4294/Z (MUX2_X2)                        0.11       0.48 f
  U4298/Z (MUX2_X2)                        0.11       0.60 f
  U4306/Z (MUX2_X2)                        0.11       0.71 f
  U4322/Z (MUX2_X2)                        0.11       0.82 f
  rData[27] (out)                          0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[28] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2215/Z (BUF_X4)                         0.11       0.23 r
  U4323/Z (MUX2_X2)                        0.14       0.37 f
  U4325/Z (MUX2_X2)                        0.11       0.48 f
  U4329/Z (MUX2_X2)                        0.11       0.60 f
  U4337/Z (MUX2_X2)                        0.11       0.71 f
  U4353/Z (MUX2_X2)                        0.11       0.82 f
  rData[28] (out)                          0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[21] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2202/Z (BUF_X4)                         0.11       0.23 r
  U4106/Z (MUX2_X2)                        0.14       0.37 f
  U4108/Z (MUX2_X2)                        0.11       0.48 f
  U4112/Z (MUX2_X2)                        0.11       0.60 f
  U4120/Z (MUX2_X2)                        0.11       0.71 f
  U4136/Z (MUX2_X2)                        0.11       0.82 f
  rData[21] (out)                          0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[22] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2203/Z (BUF_X4)                         0.11       0.23 r
  U4137/Z (MUX2_X2)                        0.14       0.37 f
  U4139/Z (MUX2_X2)                        0.11       0.48 f
  U4143/Z (MUX2_X2)                        0.11       0.60 f
  U4151/Z (MUX2_X2)                        0.11       0.71 f
  U4167/Z (MUX2_X2)                        0.11       0.82 f
  rData[22] (out)                          0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[23] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2205/Z (BUF_X4)                         0.11       0.23 r
  U4168/Z (MUX2_X2)                        0.14       0.37 f
  U4170/Z (MUX2_X2)                        0.11       0.48 f
  U4174/Z (MUX2_X2)                        0.11       0.60 f
  U4182/Z (MUX2_X2)                        0.11       0.71 f
  U4198/Z (MUX2_X2)                        0.11       0.82 f
  rData[23] (out)                          0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[24] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2208/Z (BUF_X4)                         0.11       0.23 r
  U4199/Z (MUX2_X2)                        0.14       0.37 f
  U4201/Z (MUX2_X2)                        0.11       0.48 f
  U4205/Z (MUX2_X2)                        0.11       0.60 f
  U4213/Z (MUX2_X2)                        0.11       0.71 f
  U4229/Z (MUX2_X2)                        0.11       0.82 f
  rData[24] (out)                          0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[25] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2209/Z (BUF_X4)                         0.11       0.23 r
  U4230/Z (MUX2_X2)                        0.14       0.37 f
  U4232/Z (MUX2_X2)                        0.11       0.48 f
  U4236/Z (MUX2_X2)                        0.11       0.60 f
  U4244/Z (MUX2_X2)                        0.11       0.71 f
  U4260/Z (MUX2_X2)                        0.11       0.82 f
  rData[25] (out)                          0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[29] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2217/Z (BUF_X4)                         0.11       0.23 r
  U4369/Z (MUX2_X2)                        0.14       0.37 f
  U4371/Z (MUX2_X2)                        0.11       0.48 f
  U4375/Z (MUX2_X2)                        0.11       0.60 f
  U4383/Z (MUX2_X2)                        0.12       0.71 f
  U4384/Z (MUX2_X2)                        0.09       0.80 f
  rData[29] (out)                          0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[20] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U2200/Z (BUF_X4)                         0.11       0.23 r
  U4090/Z (MUX2_X2)                        0.14       0.37 f
  U4092/Z (MUX2_X2)                        0.11       0.48 f
  U4096/Z (MUX2_X2)                        0.11       0.60 f
  U4104/Z (MUX2_X2)                        0.12       0.71 f
  U4105/Z (MUX2_X2)                        0.09       0.80 f
  rData[20] (out)                          0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U4416/Z (MUX2_X2)                        0.13       0.26 f
  U4418/Z (MUX2_X2)                        0.11       0.38 f
  U4422/Z (MUX2_X2)                        0.11       0.49 f
  U4430/Z (MUX2_X2)                        0.11       0.61 f
  U4446/Z (MUX2_X2)                        0.11       0.72 f
  rData[31] (out)                          0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2140/Z (BUF_X4)                         0.03       0.03 r
  U2157/Z (BUF_X4)                         0.08       0.12 r
  U3486/Z (MUX2_X2)                        0.14       0.25 f
  U3488/Z (MUX2_X2)                        0.11       0.37 f
  U3492/Z (MUX2_X2)                        0.11       0.48 f
  U3500/Z (MUX2_X2)                        0.11       0.60 f
  U3516/Z (MUX2_X2)                        0.11       0.70 f
  rData[1] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2141/Z (BUF_X4)                         0.03       0.03 r
  U2160/Z (BUF_X4)                         0.08       0.12 r
  U3517/Z (MUX2_X2)                        0.14       0.25 f
  U3519/Z (MUX2_X2)                        0.11       0.37 f
  U3523/Z (MUX2_X2)                        0.11       0.48 f
  U3531/Z (MUX2_X2)                        0.11       0.60 f
  U3547/Z (MUX2_X2)                        0.11       0.70 f
  rData[2] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2141/Z (BUF_X4)                         0.03       0.03 r
  U2161/Z (BUF_X4)                         0.08       0.12 r
  U3548/Z (MUX2_X2)                        0.14       0.25 f
  U3550/Z (MUX2_X2)                        0.11       0.37 f
  U3554/Z (MUX2_X2)                        0.11       0.48 f
  U3562/Z (MUX2_X2)                        0.11       0.60 f
  U3578/Z (MUX2_X2)                        0.11       0.70 f
  rData[3] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[4] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2142/Z (BUF_X4)                         0.03       0.03 r
  U2164/Z (BUF_X4)                         0.08       0.12 r
  U3579/Z (MUX2_X2)                        0.14       0.25 f
  U3581/Z (MUX2_X2)                        0.11       0.37 f
  U3585/Z (MUX2_X2)                        0.11       0.48 f
  U3593/Z (MUX2_X2)                        0.11       0.60 f
  U3609/Z (MUX2_X2)                        0.11       0.70 f
  rData[4] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[5] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2142/Z (BUF_X4)                         0.03       0.03 r
  U2166/Z (BUF_X4)                         0.08       0.12 r
  U3610/Z (MUX2_X2)                        0.14       0.25 f
  U3612/Z (MUX2_X2)                        0.11       0.37 f
  U3616/Z (MUX2_X2)                        0.11       0.48 f
  U3624/Z (MUX2_X2)                        0.11       0.60 f
  U3640/Z (MUX2_X2)                        0.11       0.70 f
  rData[5] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[6] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2143/Z (BUF_X4)                         0.03       0.03 r
  U2169/Z (BUF_X4)                         0.08       0.12 r
  U3641/Z (MUX2_X2)                        0.14       0.25 f
  U3643/Z (MUX2_X2)                        0.11       0.37 f
  U3647/Z (MUX2_X2)                        0.11       0.48 f
  U3655/Z (MUX2_X2)                        0.11       0.60 f
  U3671/Z (MUX2_X2)                        0.11       0.70 f
  rData[6] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[7] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2143/Z (BUF_X4)                         0.03       0.03 r
  U2170/Z (BUF_X4)                         0.08       0.12 r
  U3672/Z (MUX2_X2)                        0.14       0.25 f
  U3674/Z (MUX2_X2)                        0.11       0.37 f
  U3678/Z (MUX2_X2)                        0.11       0.48 f
  U3686/Z (MUX2_X2)                        0.11       0.60 f
  U3702/Z (MUX2_X2)                        0.11       0.70 f
  rData[7] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[8] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2144/Z (BUF_X4)                         0.03       0.03 r
  U2173/Z (BUF_X4)                         0.08       0.12 r
  U3703/Z (MUX2_X2)                        0.14       0.25 f
  U3705/Z (MUX2_X2)                        0.11       0.37 f
  U3709/Z (MUX2_X2)                        0.11       0.48 f
  U3717/Z (MUX2_X2)                        0.11       0.60 f
  U3733/Z (MUX2_X2)                        0.11       0.70 f
  rData[8] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[9] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2144/Z (BUF_X4)                         0.03       0.03 r
  U2175/Z (BUF_X4)                         0.08       0.12 r
  U3734/Z (MUX2_X2)                        0.14       0.25 f
  U3736/Z (MUX2_X2)                        0.11       0.37 f
  U3740/Z (MUX2_X2)                        0.11       0.48 f
  U3748/Z (MUX2_X2)                        0.11       0.60 f
  U3764/Z (MUX2_X2)                        0.11       0.70 f
  rData[9] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[10] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2145/Z (BUF_X4)                         0.03       0.03 r
  U2178/Z (BUF_X4)                         0.08       0.12 r
  U3765/Z (MUX2_X2)                        0.14       0.25 f
  U3767/Z (MUX2_X2)                        0.11       0.37 f
  U3771/Z (MUX2_X2)                        0.11       0.48 f
  U3779/Z (MUX2_X2)                        0.11       0.60 f
  U3795/Z (MUX2_X2)                        0.11       0.70 f
  rData[10] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[11] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2145/Z (BUF_X4)                         0.03       0.03 r
  U2179/Z (BUF_X4)                         0.08       0.12 r
  U3796/Z (MUX2_X2)                        0.14       0.25 f
  U3798/Z (MUX2_X2)                        0.11       0.37 f
  U3802/Z (MUX2_X2)                        0.11       0.48 f
  U3810/Z (MUX2_X2)                        0.11       0.60 f
  U3826/Z (MUX2_X2)                        0.11       0.70 f
  rData[11] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[12] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2145/Z (BUF_X4)                         0.03       0.03 r
  U2181/Z (BUF_X4)                         0.08       0.12 r
  U3827/Z (MUX2_X2)                        0.14       0.25 f
  U3829/Z (MUX2_X2)                        0.11       0.37 f
  U3833/Z (MUX2_X2)                        0.11       0.48 f
  U3841/Z (MUX2_X2)                        0.11       0.60 f
  U3857/Z (MUX2_X2)                        0.11       0.70 f
  rData[12] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[13] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2146/Z (BUF_X4)                         0.03       0.03 r
  U2184/Z (BUF_X4)                         0.08       0.12 r
  U3858/Z (MUX2_X2)                        0.14       0.25 f
  U3860/Z (MUX2_X2)                        0.11       0.37 f
  U3864/Z (MUX2_X2)                        0.11       0.48 f
  U3872/Z (MUX2_X2)                        0.11       0.60 f
  U3888/Z (MUX2_X2)                        0.11       0.70 f
  rData[13] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[14] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2146/Z (BUF_X4)                         0.03       0.03 r
  U2185/Z (BUF_X4)                         0.08       0.12 r
  U3889/Z (MUX2_X2)                        0.14       0.25 f
  U3891/Z (MUX2_X2)                        0.11       0.37 f
  U3895/Z (MUX2_X2)                        0.11       0.48 f
  U3903/Z (MUX2_X2)                        0.11       0.60 f
  U3919/Z (MUX2_X2)                        0.11       0.70 f
  rData[14] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[15] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2147/Z (BUF_X4)                         0.03       0.03 r
  U2188/Z (BUF_X4)                         0.08       0.12 r
  U3920/Z (MUX2_X2)                        0.14       0.25 f
  U3922/Z (MUX2_X2)                        0.11       0.37 f
  U3926/Z (MUX2_X2)                        0.11       0.48 f
  U3934/Z (MUX2_X2)                        0.11       0.60 f
  U3950/Z (MUX2_X2)                        0.11       0.70 f
  rData[15] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[16] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2147/Z (BUF_X4)                         0.03       0.03 r
  U2190/Z (BUF_X4)                         0.08       0.12 r
  U3951/Z (MUX2_X2)                        0.14       0.25 f
  U3953/Z (MUX2_X2)                        0.11       0.37 f
  U3957/Z (MUX2_X2)                        0.11       0.48 f
  U3965/Z (MUX2_X2)                        0.11       0.60 f
  U3981/Z (MUX2_X2)                        0.11       0.70 f
  rData[16] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[17] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2148/Z (BUF_X4)                         0.03       0.03 r
  U2193/Z (BUF_X4)                         0.08       0.12 r
  U3982/Z (MUX2_X2)                        0.14       0.25 f
  U3984/Z (MUX2_X2)                        0.11       0.37 f
  U3988/Z (MUX2_X2)                        0.11       0.48 f
  U3996/Z (MUX2_X2)                        0.11       0.60 f
  U4012/Z (MUX2_X2)                        0.11       0.70 f
  rData[17] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[18] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2148/Z (BUF_X4)                         0.03       0.03 r
  U2194/Z (BUF_X4)                         0.08       0.12 r
  U4013/Z (MUX2_X2)                        0.14       0.25 f
  U4015/Z (MUX2_X2)                        0.11       0.37 f
  U4019/Z (MUX2_X2)                        0.11       0.48 f
  U4027/Z (MUX2_X2)                        0.11       0.60 f
  U4043/Z (MUX2_X2)                        0.11       0.70 f
  rData[18] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[19] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2149/Z (BUF_X4)                         0.03       0.03 r
  U2197/Z (BUF_X4)                         0.08       0.12 r
  U4044/Z (MUX2_X2)                        0.14       0.25 f
  U4046/Z (MUX2_X2)                        0.11       0.37 f
  U4050/Z (MUX2_X2)                        0.11       0.48 f
  U4058/Z (MUX2_X2)                        0.11       0.60 f
  U4074/Z (MUX2_X2)                        0.11       0.70 f
  rData[19] (out)                          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U2140/Z (BUF_X4)                         0.03       0.03 r
  U2157/Z (BUF_X4)                         0.08       0.12 r
  U3470/Z (MUX2_X2)                        0.14       0.25 f
  U3472/Z (MUX2_X2)                        0.11       0.37 f
  U3476/Z (MUX2_X2)                        0.11       0.48 f
  U3484/Z (MUX2_X2)                        0.12       0.60 f
  U3485/Z (MUX2_X2)                        0.09       0.69 f
  rData[0] (out)                           0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rs[0] (input port clocked by clk)
  Endpoint: rData[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs[0] (in)                               0.00       0.00 r
  U3254/Z (BUF_X4)                         0.13       0.13 r
  U4403/Z (MUX2_X2)                        0.13       0.26 f
  U4405/Z (MUX2_X2)                        0.12       0.38 f
  U4406/Z (MUX2_X2)                        0.09       0.47 f
  U4414/Z (MUX2_X2)                        0.12       0.59 f
  U4415/Z (MUX2_X2)                        0.09       0.68 f
  rData[30] (out)                          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U236/ZN (NAND2_X2)                       0.02       0.40 f
  U2434/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][20]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U171/ZN (NAND2_X2)                       0.02       0.40 f
  U2466/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][20]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U195/ZN (NAND2_X2)                       0.02       0.40 f
  U2446/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][0]/D (DFF_X2)                 0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][0]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U173/ZN (NAND2_X2)                       0.02       0.40 f
  U2447/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][1]/D (DFF_X2)                 0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][1]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U151/ZN (NAND2_X2)                       0.02       0.40 f
  U2448/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][2]/D (DFF_X2)                 0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][2]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U193/ZN (NAND2_X2)                       0.02       0.40 f
  U2456/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][10]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][10]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U191/ZN (NAND2_X2)                       0.02       0.40 f
  U2457/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][11]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][11]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U189/ZN (NAND2_X2)                       0.02       0.40 f
  U2458/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][12]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][12]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U187/ZN (NAND2_X2)                       0.02       0.40 f
  U2459/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][13]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][13]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U185/ZN (NAND2_X2)                       0.02       0.40 f
  U2460/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][14]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][14]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U183/ZN (NAND2_X2)                       0.02       0.40 f
  U2461/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][15]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][15]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U181/ZN (NAND2_X2)                       0.02       0.40 f
  U2462/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][16]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][16]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U179/ZN (NAND2_X2)                       0.02       0.40 f
  U2463/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][17]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U177/ZN (NAND2_X2)                       0.02       0.40 f
  U2464/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][18]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][18]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U175/ZN (NAND2_X2)                       0.02       0.40 f
  U2465/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][19]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][19]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U169/ZN (NAND2_X2)                       0.02       0.40 f
  U2467/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][21]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][21]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U167/ZN (NAND2_X2)                       0.02       0.40 f
  U2468/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][22]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][22]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U165/ZN (NAND2_X2)                       0.02       0.40 f
  U2469/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][23]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][23]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U163/ZN (NAND2_X2)                       0.02       0.40 f
  U2470/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][24]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][24]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U161/ZN (NAND2_X2)                       0.02       0.40 f
  U2471/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][25]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][25]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U159/ZN (NAND2_X2)                       0.02       0.40 f
  U2472/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][26]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][26]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U157/ZN (NAND2_X2)                       0.02       0.40 f
  U2473/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][27]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][27]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U155/ZN (NAND2_X2)                       0.02       0.40 f
  U2474/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][28]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][28]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U153/ZN (NAND2_X2)                       0.02       0.40 f
  U2475/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][29]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][29]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U149/ZN (NAND2_X2)                       0.02       0.40 f
  U2476/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][30]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][30]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[7][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U196/ZN (NAND2_X2)                       0.08       0.21 r
  U3261/ZN (INV_X4)                        0.03       0.24 f
  U3384/ZN (INV_X4)                        0.13       0.37 r
  U147/ZN (NAND2_X2)                       0.02       0.40 f
  U2477/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[7][31]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][31]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U260/ZN (NAND2_X2)                       0.02       0.40 f
  U2414/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][0]/D (DFF_X2)                 0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][0]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U238/ZN (NAND2_X2)                       0.02       0.40 f
  U2415/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][1]/D (DFF_X2)                 0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][1]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U216/ZN (NAND2_X2)                       0.02       0.40 f
  U2416/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][2]/D (DFF_X2)                 0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][2]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U258/ZN (NAND2_X2)                       0.02       0.40 f
  U2424/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][10]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][10]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U256/ZN (NAND2_X2)                       0.02       0.40 f
  U2425/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][11]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][11]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U254/ZN (NAND2_X2)                       0.02       0.40 f
  U2426/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][12]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][12]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U252/ZN (NAND2_X2)                       0.02       0.40 f
  U2427/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][13]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][13]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U250/ZN (NAND2_X2)                       0.02       0.40 f
  U2428/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][14]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][14]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U248/ZN (NAND2_X2)                       0.02       0.40 f
  U2429/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][15]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][15]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U246/ZN (NAND2_X2)                       0.02       0.40 f
  U2430/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][16]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][16]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U244/ZN (NAND2_X2)                       0.02       0.40 f
  U2431/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][17]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U242/ZN (NAND2_X2)                       0.02       0.40 f
  U2432/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][18]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][18]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U240/ZN (NAND2_X2)                       0.02       0.40 f
  U2433/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][19]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][19]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U234/ZN (NAND2_X2)                       0.02       0.40 f
  U2435/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][21]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][21]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U232/ZN (NAND2_X2)                       0.02       0.40 f
  U2436/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][22]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][22]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U230/ZN (NAND2_X2)                       0.02       0.40 f
  U2437/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][23]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][23]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U228/ZN (NAND2_X2)                       0.02       0.40 f
  U2438/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][24]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][24]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U226/ZN (NAND2_X2)                       0.02       0.40 f
  U2439/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][25]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][25]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U224/ZN (NAND2_X2)                       0.02       0.40 f
  U2440/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][26]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][26]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U222/ZN (NAND2_X2)                       0.02       0.40 f
  U2441/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][27]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][27]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U220/ZN (NAND2_X2)                       0.02       0.40 f
  U2442/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][28]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][28]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U218/ZN (NAND2_X2)                       0.02       0.40 f
  U2443/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][29]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][29]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U214/ZN (NAND2_X2)                       0.02       0.40 f
  U2444/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][30]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][30]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[6][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U392/ZN (AND2_X2)                        0.07       0.14 f
  U261/ZN (NAND2_X2)                       0.08       0.21 r
  U3260/ZN (INV_X4)                        0.03       0.24 f
  U3381/ZN (INV_X4)                        0.13       0.37 r
  U212/ZN (NAND2_X2)                       0.02       0.40 f
  U2445/ZN (OAI21_X2)                      0.04       0.44 r
  mem_reg[6][31]/D (DFF_X2)                0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][31]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U627/ZN (NAND2_X2)                       0.02       0.39 f
  U2306/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][20]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U432/ZN (NAND2_X2)                       0.02       0.39 f
  U2338/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][20]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[14][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U1896/ZN (AND2_X2)                       0.07       0.14 f
  U1764/ZN (NAND2_X2)                      0.07       0.21 r
  U3264/ZN (INV_X4)                        0.03       0.23 f
  U3301/ZN (INV_X4)                        0.13       0.37 r
  U1739/ZN (NAND2_X2)                      0.02       0.39 f
  U2690/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[14][20]/D (DFF_X2)               0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[15][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U1896/ZN (AND2_X2)                       0.07       0.14 f
  U1699/ZN (NAND2_X2)                      0.07       0.21 r
  U3265/ZN (INV_X4)                        0.03       0.23 f
  U3304/ZN (INV_X4)                        0.13       0.37 r
  U1674/ZN (NAND2_X2)                      0.02       0.39 f
  U2722/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[15][20]/D (DFF_X2)               0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U651/ZN (NAND2_X2)                       0.02       0.39 f
  U2286/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][0]/D (DFF_X2)                 0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][0]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U629/ZN (NAND2_X2)                       0.02       0.39 f
  U2287/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][1]/D (DFF_X2)                 0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][1]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U607/ZN (NAND2_X2)                       0.02       0.39 f
  U2288/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][2]/D (DFF_X2)                 0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][2]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U649/ZN (NAND2_X2)                       0.02       0.39 f
  U2296/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][10]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][10]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U647/ZN (NAND2_X2)                       0.02       0.39 f
  U2297/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][11]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][11]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U645/ZN (NAND2_X2)                       0.02       0.39 f
  U2298/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][12]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][12]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U643/ZN (NAND2_X2)                       0.02       0.39 f
  U2299/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][13]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][13]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U641/ZN (NAND2_X2)                       0.02       0.39 f
  U2300/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][14]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][14]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U639/ZN (NAND2_X2)                       0.02       0.39 f
  U2301/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][15]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][15]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U637/ZN (NAND2_X2)                       0.02       0.39 f
  U2302/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][16]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][16]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U635/ZN (NAND2_X2)                       0.02       0.39 f
  U2303/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][17]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U633/ZN (NAND2_X2)                       0.02       0.39 f
  U2304/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][18]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][18]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U631/ZN (NAND2_X2)                       0.02       0.39 f
  U2305/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][19]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][19]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U625/ZN (NAND2_X2)                       0.02       0.39 f
  U2307/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][21]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][21]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U623/ZN (NAND2_X2)                       0.02       0.39 f
  U2308/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][22]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][22]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U621/ZN (NAND2_X2)                       0.02       0.39 f
  U2309/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][23]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][23]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U619/ZN (NAND2_X2)                       0.02       0.39 f
  U2310/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][24]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][24]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U617/ZN (NAND2_X2)                       0.02       0.39 f
  U2311/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][25]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][25]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U615/ZN (NAND2_X2)                       0.02       0.39 f
  U2312/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][26]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][26]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U613/ZN (NAND2_X2)                       0.02       0.39 f
  U2313/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][27]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][27]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U611/ZN (NAND2_X2)                       0.02       0.39 f
  U2314/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][28]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][28]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U609/ZN (NAND2_X2)                       0.02       0.39 f
  U2315/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][29]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][29]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U605/ZN (NAND2_X2)                       0.02       0.39 f
  U2316/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][30]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][30]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[2][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U652/ZN (NAND2_X2)                       0.07       0.21 r
  U3272/ZN (INV_X4)                        0.03       0.23 f
  U3361/ZN (INV_X4)                        0.13       0.37 r
  U603/ZN (NAND2_X2)                       0.02       0.39 f
  U2317/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[2][31]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][31]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U456/ZN (NAND2_X2)                       0.02       0.39 f
  U2318/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][0]/D (DFF_X2)                 0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][0]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U434/ZN (NAND2_X2)                       0.02       0.39 f
  U2319/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][1]/D (DFF_X2)                 0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][1]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U412/ZN (NAND2_X2)                       0.02       0.39 f
  U2320/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][2]/D (DFF_X2)                 0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][2]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U454/ZN (NAND2_X2)                       0.02       0.39 f
  U2328/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][10]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][10]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U452/ZN (NAND2_X2)                       0.02       0.39 f
  U2329/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][11]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][11]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U450/ZN (NAND2_X2)                       0.02       0.39 f
  U2330/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][12]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][12]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U448/ZN (NAND2_X2)                       0.02       0.39 f
  U2331/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][13]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][13]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U446/ZN (NAND2_X2)                       0.02       0.39 f
  U2332/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][14]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][14]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U444/ZN (NAND2_X2)                       0.02       0.39 f
  U2333/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][15]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][15]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U442/ZN (NAND2_X2)                       0.02       0.39 f
  U2334/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][16]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][16]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U440/ZN (NAND2_X2)                       0.02       0.39 f
  U2335/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][17]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U438/ZN (NAND2_X2)                       0.02       0.39 f
  U2336/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][18]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][18]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U436/ZN (NAND2_X2)                       0.02       0.39 f
  U2337/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][19]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][19]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U430/ZN (NAND2_X2)                       0.02       0.39 f
  U2339/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][21]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][21]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U428/ZN (NAND2_X2)                       0.02       0.39 f
  U2340/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][22]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][22]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U426/ZN (NAND2_X2)                       0.02       0.39 f
  U2341/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][23]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][23]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U424/ZN (NAND2_X2)                       0.02       0.39 f
  U2342/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][24]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][24]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U422/ZN (NAND2_X2)                       0.02       0.39 f
  U2343/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][25]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][25]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U420/ZN (NAND2_X2)                       0.02       0.39 f
  U2344/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][26]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][26]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U418/ZN (NAND2_X2)                       0.02       0.39 f
  U2345/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][27]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][27]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U416/ZN (NAND2_X2)                       0.02       0.39 f
  U2346/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][28]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][28]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[3][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWr (in)                               0.00       0.00 r
  U4451/ZN (INV_X4)                        0.01       0.01 f
  U2134/ZN (NAND2_X2)                      0.03       0.04 r
  U2150/ZN (NOR2_X2)                       0.03       0.07 f
  U2132/ZN (AND2_X2)                       0.07       0.14 f
  U457/ZN (NAND2_X2)                       0.07       0.21 r
  U3275/ZN (INV_X4)                        0.03       0.23 f
  U3370/ZN (INV_X4)                        0.13       0.37 r
  U414/ZN (NAND2_X2)                       0.02       0.39 f
  U2347/ZN (OAI21_X2)                      0.04       0.43 r
  mem_reg[3][29]/D (DFF_X2)                0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][29]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: mem_reg[31][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][0]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][0]/Q (DFF_X2)                0.17       0.17 f
  U3455/Z (MUX2_X2)                        0.11       0.28 f
  U3457/Z (MUX2_X2)                        0.11       0.39 f
  U3461/Z (MUX2_X2)                        0.11       0.51 f
  U3469/Z (MUX2_X2)                        0.11       0.62 f
  U3485/Z (MUX2_X2)                        0.11       0.73 f
  rData[0] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][26]/Q (DFF_X2)               0.17       0.17 f
  U4261/Z (MUX2_X2)                        0.11       0.28 f
  U4263/Z (MUX2_X2)                        0.11       0.39 f
  U4267/Z (MUX2_X2)                        0.11       0.51 f
  U4275/Z (MUX2_X2)                        0.11       0.62 f
  U4291/Z (MUX2_X2)                        0.11       0.73 f
  rData[26] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][27]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][27]/Q (DFF_X2)               0.17       0.17 f
  U4292/Z (MUX2_X2)                        0.11       0.28 f
  U4294/Z (MUX2_X2)                        0.11       0.39 f
  U4298/Z (MUX2_X2)                        0.11       0.51 f
  U4306/Z (MUX2_X2)                        0.11       0.62 f
  U4322/Z (MUX2_X2)                        0.11       0.73 f
  rData[27] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][28]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][28]/Q (DFF_X2)               0.17       0.17 f
  U4323/Z (MUX2_X2)                        0.11       0.28 f
  U4325/Z (MUX2_X2)                        0.11       0.39 f
  U4329/Z (MUX2_X2)                        0.11       0.51 f
  U4337/Z (MUX2_X2)                        0.11       0.62 f
  U4353/Z (MUX2_X2)                        0.11       0.73 f
  rData[28] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][29]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][29]/Q (DFF_X2)               0.17       0.17 f
  U4354/Z (MUX2_X2)                        0.11       0.28 f
  U4356/Z (MUX2_X2)                        0.11       0.39 f
  U4360/Z (MUX2_X2)                        0.11       0.51 f
  U4368/Z (MUX2_X2)                        0.11       0.62 f
  U4384/Z (MUX2_X2)                        0.11       0.73 f
  rData[29] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][30]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][30]/Q (DFF_X2)               0.17       0.17 f
  U4385/Z (MUX2_X2)                        0.11       0.28 f
  U4387/Z (MUX2_X2)                        0.11       0.39 f
  U4391/Z (MUX2_X2)                        0.11       0.51 f
  U4399/Z (MUX2_X2)                        0.11       0.62 f
  U4415/Z (MUX2_X2)                        0.11       0.73 f
  rData[30] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][31]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][31]/Q (DFF_X2)               0.17       0.17 f
  U4416/Z (MUX2_X2)                        0.11       0.28 f
  U4418/Z (MUX2_X2)                        0.11       0.39 f
  U4422/Z (MUX2_X2)                        0.11       0.51 f
  U4430/Z (MUX2_X2)                        0.11       0.62 f
  U4446/Z (MUX2_X2)                        0.11       0.73 f
  rData[31] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][1]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][1]/Q (DFF_X2)                0.17       0.17 f
  U3486/Z (MUX2_X2)                        0.11       0.28 f
  U3488/Z (MUX2_X2)                        0.11       0.39 f
  U3492/Z (MUX2_X2)                        0.11       0.51 f
  U3500/Z (MUX2_X2)                        0.11       0.62 f
  U3516/Z (MUX2_X2)                        0.11       0.73 f
  rData[1] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][2]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][2]/Q (DFF_X2)                0.17       0.17 f
  U3517/Z (MUX2_X2)                        0.11       0.28 f
  U3519/Z (MUX2_X2)                        0.11       0.39 f
  U3523/Z (MUX2_X2)                        0.11       0.51 f
  U3531/Z (MUX2_X2)                        0.11       0.62 f
  U3547/Z (MUX2_X2)                        0.11       0.73 f
  rData[2] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][3]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][3]/Q (DFF_X2)                0.17       0.17 f
  U3548/Z (MUX2_X2)                        0.11       0.28 f
  U3550/Z (MUX2_X2)                        0.11       0.39 f
  U3554/Z (MUX2_X2)                        0.11       0.51 f
  U3562/Z (MUX2_X2)                        0.11       0.62 f
  U3578/Z (MUX2_X2)                        0.11       0.73 f
  rData[3] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][4]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][4]/Q (DFF_X2)                0.17       0.17 f
  U3579/Z (MUX2_X2)                        0.11       0.28 f
  U3581/Z (MUX2_X2)                        0.11       0.39 f
  U3585/Z (MUX2_X2)                        0.11       0.51 f
  U3593/Z (MUX2_X2)                        0.11       0.62 f
  U3609/Z (MUX2_X2)                        0.11       0.73 f
  rData[4] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][5]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][5]/Q (DFF_X2)                0.17       0.17 f
  U3610/Z (MUX2_X2)                        0.11       0.28 f
  U3612/Z (MUX2_X2)                        0.11       0.39 f
  U3616/Z (MUX2_X2)                        0.11       0.51 f
  U3624/Z (MUX2_X2)                        0.11       0.62 f
  U3640/Z (MUX2_X2)                        0.11       0.73 f
  rData[5] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][6]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][6]/Q (DFF_X2)                0.17       0.17 f
  U3641/Z (MUX2_X2)                        0.11       0.28 f
  U3643/Z (MUX2_X2)                        0.11       0.39 f
  U3647/Z (MUX2_X2)                        0.11       0.51 f
  U3655/Z (MUX2_X2)                        0.11       0.62 f
  U3671/Z (MUX2_X2)                        0.11       0.73 f
  rData[6] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][7]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][7]/Q (DFF_X2)                0.17       0.17 f
  U3672/Z (MUX2_X2)                        0.11       0.28 f
  U3674/Z (MUX2_X2)                        0.11       0.39 f
  U3678/Z (MUX2_X2)                        0.11       0.51 f
  U3686/Z (MUX2_X2)                        0.11       0.62 f
  U3702/Z (MUX2_X2)                        0.11       0.73 f
  rData[7] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][8]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][8]/Q (DFF_X2)                0.17       0.17 f
  U3703/Z (MUX2_X2)                        0.11       0.28 f
  U3705/Z (MUX2_X2)                        0.11       0.39 f
  U3709/Z (MUX2_X2)                        0.11       0.51 f
  U3717/Z (MUX2_X2)                        0.11       0.62 f
  U3733/Z (MUX2_X2)                        0.11       0.73 f
  rData[8] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][9]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[31][9]/Q (DFF_X2)                0.17       0.17 f
  U3734/Z (MUX2_X2)                        0.11       0.28 f
  U3736/Z (MUX2_X2)                        0.11       0.39 f
  U3740/Z (MUX2_X2)                        0.11       0.51 f
  U3748/Z (MUX2_X2)                        0.11       0.62 f
  U3764/Z (MUX2_X2)                        0.11       0.73 f
  rData[9] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][10]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][10]/Q (DFF_X2)               0.17       0.17 f
  U3765/Z (MUX2_X2)                        0.11       0.28 f
  U3767/Z (MUX2_X2)                        0.11       0.39 f
  U3771/Z (MUX2_X2)                        0.11       0.51 f
  U3779/Z (MUX2_X2)                        0.11       0.62 f
  U3795/Z (MUX2_X2)                        0.11       0.73 f
  rData[10] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][11]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][11]/Q (DFF_X2)               0.17       0.17 f
  U3796/Z (MUX2_X2)                        0.11       0.28 f
  U3798/Z (MUX2_X2)                        0.11       0.39 f
  U3802/Z (MUX2_X2)                        0.11       0.51 f
  U3810/Z (MUX2_X2)                        0.11       0.62 f
  U3826/Z (MUX2_X2)                        0.11       0.73 f
  rData[11] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][12]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][12]/Q (DFF_X2)               0.17       0.17 f
  U3827/Z (MUX2_X2)                        0.11       0.28 f
  U3829/Z (MUX2_X2)                        0.11       0.39 f
  U3833/Z (MUX2_X2)                        0.11       0.51 f
  U3841/Z (MUX2_X2)                        0.11       0.62 f
  U3857/Z (MUX2_X2)                        0.11       0.73 f
  rData[12] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][13]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][13]/Q (DFF_X2)               0.17       0.17 f
  U3858/Z (MUX2_X2)                        0.11       0.28 f
  U3860/Z (MUX2_X2)                        0.11       0.39 f
  U3864/Z (MUX2_X2)                        0.11       0.51 f
  U3872/Z (MUX2_X2)                        0.11       0.62 f
  U3888/Z (MUX2_X2)                        0.11       0.73 f
  rData[13] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][14]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][14]/Q (DFF_X2)               0.17       0.17 f
  U3889/Z (MUX2_X2)                        0.11       0.28 f
  U3891/Z (MUX2_X2)                        0.11       0.39 f
  U3895/Z (MUX2_X2)                        0.11       0.51 f
  U3903/Z (MUX2_X2)                        0.11       0.62 f
  U3919/Z (MUX2_X2)                        0.11       0.73 f
  rData[14] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][15]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][15]/Q (DFF_X2)               0.17       0.17 f
  U3920/Z (MUX2_X2)                        0.11       0.28 f
  U3922/Z (MUX2_X2)                        0.11       0.39 f
  U3926/Z (MUX2_X2)                        0.11       0.51 f
  U3934/Z (MUX2_X2)                        0.11       0.62 f
  U3950/Z (MUX2_X2)                        0.11       0.73 f
  rData[15] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][16]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][16]/Q (DFF_X2)               0.17       0.17 f
  U3951/Z (MUX2_X2)                        0.11       0.28 f
  U3953/Z (MUX2_X2)                        0.11       0.39 f
  U3957/Z (MUX2_X2)                        0.11       0.51 f
  U3965/Z (MUX2_X2)                        0.11       0.62 f
  U3981/Z (MUX2_X2)                        0.11       0.73 f
  rData[16] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][17]/Q (DFF_X2)               0.17       0.17 f
  U3982/Z (MUX2_X2)                        0.11       0.28 f
  U3984/Z (MUX2_X2)                        0.11       0.39 f
  U3988/Z (MUX2_X2)                        0.11       0.51 f
  U3996/Z (MUX2_X2)                        0.11       0.62 f
  U4012/Z (MUX2_X2)                        0.11       0.73 f
  rData[17] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][18]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][18]/Q (DFF_X2)               0.17       0.17 f
  U4013/Z (MUX2_X2)                        0.11       0.28 f
  U4015/Z (MUX2_X2)                        0.11       0.39 f
  U4019/Z (MUX2_X2)                        0.11       0.51 f
  U4027/Z (MUX2_X2)                        0.11       0.62 f
  U4043/Z (MUX2_X2)                        0.11       0.73 f
  rData[18] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][19]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][19]/Q (DFF_X2)               0.17       0.17 f
  U4044/Z (MUX2_X2)                        0.11       0.28 f
  U4046/Z (MUX2_X2)                        0.11       0.39 f
  U4050/Z (MUX2_X2)                        0.11       0.51 f
  U4058/Z (MUX2_X2)                        0.11       0.62 f
  U4074/Z (MUX2_X2)                        0.11       0.73 f
  rData[19] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][20]/Q (DFF_X2)               0.17       0.17 f
  U4075/Z (MUX2_X2)                        0.11       0.28 f
  U4077/Z (MUX2_X2)                        0.11       0.39 f
  U4081/Z (MUX2_X2)                        0.11       0.51 f
  U4089/Z (MUX2_X2)                        0.11       0.62 f
  U4105/Z (MUX2_X2)                        0.11       0.73 f
  rData[20] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][21]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][21]/Q (DFF_X2)               0.17       0.17 f
  U4106/Z (MUX2_X2)                        0.11       0.28 f
  U4108/Z (MUX2_X2)                        0.11       0.39 f
  U4112/Z (MUX2_X2)                        0.11       0.51 f
  U4120/Z (MUX2_X2)                        0.11       0.62 f
  U4136/Z (MUX2_X2)                        0.11       0.73 f
  rData[21] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][22]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][22]/Q (DFF_X2)               0.17       0.17 f
  U4137/Z (MUX2_X2)                        0.11       0.28 f
  U4139/Z (MUX2_X2)                        0.11       0.39 f
  U4143/Z (MUX2_X2)                        0.11       0.51 f
  U4151/Z (MUX2_X2)                        0.11       0.62 f
  U4167/Z (MUX2_X2)                        0.11       0.73 f
  rData[22] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][23]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][23]/Q (DFF_X2)               0.17       0.17 f
  U4168/Z (MUX2_X2)                        0.11       0.28 f
  U4170/Z (MUX2_X2)                        0.11       0.39 f
  U4174/Z (MUX2_X2)                        0.11       0.51 f
  U4182/Z (MUX2_X2)                        0.11       0.62 f
  U4198/Z (MUX2_X2)                        0.11       0.73 f
  rData[23] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][24]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][24]/Q (DFF_X2)               0.17       0.17 f
  U4199/Z (MUX2_X2)                        0.11       0.28 f
  U4201/Z (MUX2_X2)                        0.11       0.39 f
  U4205/Z (MUX2_X2)                        0.11       0.51 f
  U4213/Z (MUX2_X2)                        0.11       0.62 f
  U4229/Z (MUX2_X2)                        0.11       0.73 f
  rData[24] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[31][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][25]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][25]/Q (DFF_X2)               0.17       0.17 f
  U4230/Z (MUX2_X2)                        0.11       0.28 f
  U4232/Z (MUX2_X2)                        0.11       0.39 f
  U4236/Z (MUX2_X2)                        0.11       0.51 f
  U4244/Z (MUX2_X2)                        0.11       0.62 f
  U4260/Z (MUX2_X2)                        0.11       0.73 f
  rData[25] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[8][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][20]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][20]/Q (DFF_X2)                0.17       0.17 f
  U106/ZN (NAND2_X2)                       0.03       0.19 r
  U2498/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][20]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][20]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][20]/Q (DFF_X2)                0.17       0.17 f
  U236/ZN (NAND2_X2)                       0.03       0.19 r
  U2434/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][20]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][20]/Q (DFF_X2)               0.17       0.17 f
  U2004/ZN (NAND2_X2)                      0.03       0.19 r
  U2562/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][20]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][20]/Q (DFF_X2)                0.17       0.17 f
  U627/ZN (NAND2_X2)                       0.03       0.19 r
  U2306/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][20]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][20]/Q (DFF_X2)               0.17       0.17 f
  U1739/ZN (NAND2_X2)                      0.03       0.19 r
  U2690/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[18][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[18][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][20]/Q (DFF_X2)               0.17       0.17 f
  U1476/ZN (NAND2_X2)                      0.03       0.19 r
  U2818/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[18][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[22][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[22][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[22][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[22][20]/Q (DFF_X2)               0.17       0.17 f
  U1149/ZN (NAND2_X2)                      0.03       0.19 r
  U2946/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[22][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[22][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[26][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[26][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[26][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[26][20]/Q (DFF_X2)               0.17       0.17 f
  U888/ZN (NAND2_X2)                       0.03       0.19 r
  U3074/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[26][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[26][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[30][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[30][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[30][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[30][20]/Q (DFF_X2)               0.17       0.17 f
  U562/ZN (NAND2_X2)                       0.03       0.19 r
  U3202/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[30][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[30][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[0][17]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[0][17]/Q (DFF_X2)                0.17       0.17 f
  U2105/ZN (NAND2_X2)                      0.03       0.19 r
  U2239/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[0][17]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[0][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[4][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[4][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[4][17]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[4][17]/Q (DFF_X2)                0.17       0.17 f
  U374/ZN (NAND2_X2)                       0.03       0.19 r
  U2367/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[4][17]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[4][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[12][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[12][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[12][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[12][17]/Q (DFF_X2)               0.17       0.17 f
  U1878/ZN (NAND2_X2)                      0.03       0.19 r
  U2623/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[12][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[12][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[16][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[16][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[16][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[16][17]/Q (DFF_X2)               0.17       0.17 f
  U1614/ZN (NAND2_X2)                      0.03       0.19 r
  U2751/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[16][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[16][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[20][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[20][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[20][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[20][17]/Q (DFF_X2)               0.17       0.17 f
  U1287/ZN (NAND2_X2)                      0.03       0.19 r
  U2879/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[20][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[20][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[24][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[24][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[24][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[24][17]/Q (DFF_X2)               0.17       0.17 f
  U1026/ZN (NAND2_X2)                      0.03       0.19 r
  U3007/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[24][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[24][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[28][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[28][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[28][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[28][17]/Q (DFF_X2)               0.17       0.17 f
  U765/ZN (NAND2_X2)                       0.03       0.19 r
  U3135/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[28][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[28][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[7][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[7][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][20]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][20]/Q (DFF_X2)                0.17       0.17 f
  U171/ZN (NAND2_X2)                       0.03       0.19 r
  U2466/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[7][20]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[7][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[11][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[11][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[11][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[11][20]/Q (DFF_X2)               0.17       0.17 f
  U1938/ZN (NAND2_X2)                      0.03       0.19 r
  U2594/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[11][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[11][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[3][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[3][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[3][20]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[3][20]/Q (DFF_X2)                0.17       0.17 f
  U432/ZN (NAND2_X2)                       0.03       0.19 r
  U2338/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[3][20]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[3][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[15][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[15][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][20]/Q (DFF_X2)               0.17       0.17 f
  U1674/ZN (NAND2_X2)                      0.03       0.19 r
  U2722/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[15][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[19][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[19][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[19][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[19][20]/Q (DFF_X2)               0.17       0.17 f
  U1411/ZN (NAND2_X2)                      0.03       0.19 r
  U2850/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[19][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[19][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[23][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[23][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[23][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[23][20]/Q (DFF_X2)               0.17       0.17 f
  U1084/ZN (NAND2_X2)                      0.03       0.19 r
  U2978/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[23][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[23][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[27][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[27][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[27][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[27][20]/Q (DFF_X2)               0.17       0.17 f
  U823/ZN (NAND2_X2)                       0.03       0.19 r
  U3106/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[27][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[27][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[31][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[31][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[31][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[31][20]/Q (DFF_X2)               0.17       0.17 f
  U497/ZN (NAND2_X2)                       0.03       0.19 r
  U3234/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[31][20]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[31][20]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][17]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[1][17]/Q (DFF_X2)                0.17       0.17 f
  U1354/ZN (NAND2_X2)                      0.03       0.19 r
  U2271/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[1][17]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[1][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[5][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[5][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[5][17]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[5][17]/Q (DFF_X2)                0.17       0.17 f
  U309/ZN (NAND2_X2)                       0.03       0.19 r
  U2399/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[5][17]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[5][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[13][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[13][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[13][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[13][17]/Q (DFF_X2)               0.17       0.17 f
  U1812/ZN (NAND2_X2)                      0.03       0.19 r
  U2655/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[13][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[13][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[17][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[17][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[17][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[17][17]/Q (DFF_X2)               0.17       0.17 f
  U1549/ZN (NAND2_X2)                      0.03       0.19 r
  U2783/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[17][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[17][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[21][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[21][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[21][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[21][17]/Q (DFF_X2)               0.17       0.17 f
  U1222/ZN (NAND2_X2)                      0.03       0.19 r
  U2911/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[21][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[21][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[25][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[25][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[25][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[25][17]/Q (DFF_X2)               0.17       0.17 f
  U961/ZN (NAND2_X2)                       0.03       0.19 r
  U3039/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[25][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[25][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[29][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[29][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[29][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[29][17]/Q (DFF_X2)               0.17       0.17 f
  U700/ZN (NAND2_X2)                       0.03       0.19 r
  U3167/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[29][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[29][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[9][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[9][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[9][20]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[9][20]/Q (DFF_X2)                0.17       0.17 f
  U41/ZN (NAND2_X2)                        0.03       0.19 r
  U2530/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[9][20]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[9][20]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][2]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[8][2]/Q (DFF_X2)                 0.17       0.17 f
  U86/ZN (NAND2_X2)                        0.03       0.19 r
  U2480/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][2]/D (DFF_X2)                 0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][2]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][13]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][13]/Q (DFF_X2)                0.17       0.17 f
  U122/ZN (NAND2_X2)                       0.03       0.19 r
  U2491/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][13]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][13]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][14]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][14]/Q (DFF_X2)                0.17       0.17 f
  U120/ZN (NAND2_X2)                       0.03       0.19 r
  U2492/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][14]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][14]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][15]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][15]/Q (DFF_X2)                0.17       0.17 f
  U118/ZN (NAND2_X2)                       0.03       0.19 r
  U2493/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][15]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][15]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][17]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][17]/Q (DFF_X2)                0.17       0.17 f
  U114/ZN (NAND2_X2)                       0.03       0.19 r
  U2495/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][17]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][21]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][21]/Q (DFF_X2)                0.17       0.17 f
  U104/ZN (NAND2_X2)                       0.03       0.19 r
  U2499/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][21]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][21]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][24]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][24]/Q (DFF_X2)                0.17       0.17 f
  U98/ZN (NAND2_X2)                        0.03       0.19 r
  U2502/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][24]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][24]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][25]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][25]/Q (DFF_X2)                0.17       0.17 f
  U96/ZN (NAND2_X2)                        0.03       0.19 r
  U2503/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][25]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][25]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][26]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][26]/Q (DFF_X2)                0.17       0.17 f
  U94/ZN (NAND2_X2)                        0.03       0.19 r
  U2504/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][26]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][26]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][27]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][27]/Q (DFF_X2)                0.17       0.17 f
  U92/ZN (NAND2_X2)                        0.03       0.19 r
  U2505/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][27]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][27]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][28]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][28]/Q (DFF_X2)                0.17       0.17 f
  U90/ZN (NAND2_X2)                        0.03       0.19 r
  U2506/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][28]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][28]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][29]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][29]/Q (DFF_X2)                0.17       0.17 f
  U88/ZN (NAND2_X2)                        0.03       0.19 r
  U2507/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][29]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][29]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[8][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[8][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[8][30]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[8][30]/Q (DFF_X2)                0.17       0.17 f
  U84/ZN (NAND2_X2)                        0.03       0.19 r
  U2508/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[8][30]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[8][30]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][2]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[6][2]/Q (DFF_X2)                 0.17       0.17 f
  U216/ZN (NAND2_X2)                       0.03       0.19 r
  U2416/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][2]/D (DFF_X2)                 0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][2]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][13]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][13]/Q (DFF_X2)                0.17       0.17 f
  U252/ZN (NAND2_X2)                       0.03       0.19 r
  U2427/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][13]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][13]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][14]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][14]/Q (DFF_X2)                0.17       0.17 f
  U250/ZN (NAND2_X2)                       0.03       0.19 r
  U2428/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][14]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][14]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][15]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][15]/Q (DFF_X2)                0.17       0.17 f
  U248/ZN (NAND2_X2)                       0.03       0.19 r
  U2429/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][15]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][15]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][17]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][17]/Q (DFF_X2)                0.17       0.17 f
  U244/ZN (NAND2_X2)                       0.03       0.19 r
  U2431/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][17]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][21]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][21]/Q (DFF_X2)                0.17       0.17 f
  U234/ZN (NAND2_X2)                       0.03       0.19 r
  U2435/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][21]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][21]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][24]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][24]/Q (DFF_X2)                0.17       0.17 f
  U228/ZN (NAND2_X2)                       0.03       0.19 r
  U2438/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][24]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][24]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][25]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][25]/Q (DFF_X2)                0.17       0.17 f
  U226/ZN (NAND2_X2)                       0.03       0.19 r
  U2439/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][25]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][25]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][26]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][26]/Q (DFF_X2)                0.17       0.17 f
  U224/ZN (NAND2_X2)                       0.03       0.19 r
  U2440/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][26]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][26]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][27]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][27]/Q (DFF_X2)                0.17       0.17 f
  U222/ZN (NAND2_X2)                       0.03       0.19 r
  U2441/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][27]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][27]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][28]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][28]/Q (DFF_X2)                0.17       0.17 f
  U220/ZN (NAND2_X2)                       0.03       0.19 r
  U2442/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][28]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][28]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][29]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][29]/Q (DFF_X2)                0.17       0.17 f
  U218/ZN (NAND2_X2)                       0.03       0.19 r
  U2443/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][29]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][29]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[6][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[6][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[6][30]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[6][30]/Q (DFF_X2)                0.17       0.17 f
  U214/ZN (NAND2_X2)                       0.03       0.19 r
  U2444/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[6][30]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[6][30]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][2]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[10][2]/Q (DFF_X2)                0.17       0.17 f
  U1984/ZN (NAND2_X2)                      0.03       0.19 r
  U2544/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][2]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][2]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][13]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][13]/Q (DFF_X2)               0.17       0.17 f
  U2020/ZN (NAND2_X2)                      0.03       0.19 r
  U2555/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][13]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][13]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][14]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][14]/Q (DFF_X2)               0.17       0.17 f
  U2018/ZN (NAND2_X2)                      0.03       0.19 r
  U2556/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][14]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][14]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][15]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][15]/Q (DFF_X2)               0.17       0.17 f
  U2016/ZN (NAND2_X2)                      0.03       0.19 r
  U2557/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][15]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][15]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][17]/Q (DFF_X2)               0.17       0.17 f
  U2012/ZN (NAND2_X2)                      0.03       0.19 r
  U2559/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][21]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][21]/Q (DFF_X2)               0.17       0.17 f
  U2002/ZN (NAND2_X2)                      0.03       0.19 r
  U2563/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][21]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][21]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][24]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][24]/Q (DFF_X2)               0.17       0.17 f
  U1996/ZN (NAND2_X2)                      0.03       0.19 r
  U2566/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][24]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][25]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][25]/Q (DFF_X2)               0.17       0.17 f
  U1994/ZN (NAND2_X2)                      0.03       0.19 r
  U2567/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][25]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][25]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][26]/Q (DFF_X2)               0.17       0.17 f
  U1992/ZN (NAND2_X2)                      0.03       0.19 r
  U2568/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][26]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][26]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][27]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][27]/Q (DFF_X2)               0.17       0.17 f
  U1990/ZN (NAND2_X2)                      0.03       0.19 r
  U2569/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][27]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][28]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][28]/Q (DFF_X2)               0.17       0.17 f
  U1988/ZN (NAND2_X2)                      0.03       0.19 r
  U2570/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][28]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][29]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][29]/Q (DFF_X2)               0.17       0.17 f
  U1986/ZN (NAND2_X2)                      0.03       0.19 r
  U2571/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][29]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][29]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[10][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][30]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][30]/Q (DFF_X2)               0.17       0.17 f
  U1982/ZN (NAND2_X2)                      0.03       0.19 r
  U2572/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[10][30]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][30]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][2]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[2][2]/Q (DFF_X2)                 0.17       0.17 f
  U607/ZN (NAND2_X2)                       0.03       0.19 r
  U2288/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][2]/D (DFF_X2)                 0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][2]/CK (DFF_X2)                0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][13]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][13]/Q (DFF_X2)                0.17       0.17 f
  U643/ZN (NAND2_X2)                       0.03       0.19 r
  U2299/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][13]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][13]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][14]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][14]/Q (DFF_X2)                0.17       0.17 f
  U641/ZN (NAND2_X2)                       0.03       0.19 r
  U2300/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][14]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][14]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][15]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][15]/Q (DFF_X2)                0.17       0.17 f
  U639/ZN (NAND2_X2)                       0.03       0.19 r
  U2301/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][15]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][15]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][17]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][17]/Q (DFF_X2)                0.17       0.17 f
  U635/ZN (NAND2_X2)                       0.03       0.19 r
  U2303/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][17]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][17]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][21]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][21]/Q (DFF_X2)                0.17       0.17 f
  U625/ZN (NAND2_X2)                       0.03       0.19 r
  U2307/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][21]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][21]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][24]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][24]/Q (DFF_X2)                0.17       0.17 f
  U619/ZN (NAND2_X2)                       0.03       0.19 r
  U2310/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][24]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][24]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][25]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][25]/Q (DFF_X2)                0.17       0.17 f
  U617/ZN (NAND2_X2)                       0.03       0.19 r
  U2311/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][25]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][25]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][26]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][26]/Q (DFF_X2)                0.17       0.17 f
  U615/ZN (NAND2_X2)                       0.03       0.19 r
  U2312/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][26]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][26]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][27]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][27]/Q (DFF_X2)                0.17       0.17 f
  U613/ZN (NAND2_X2)                       0.03       0.19 r
  U2313/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][27]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][27]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][28]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][28]/Q (DFF_X2)                0.17       0.17 f
  U611/ZN (NAND2_X2)                       0.03       0.19 r
  U2314/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][28]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][28]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][29]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][29]/Q (DFF_X2)                0.17       0.17 f
  U609/ZN (NAND2_X2)                       0.03       0.19 r
  U2315/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][29]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][29]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[2][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[2][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][30]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][30]/Q (DFF_X2)                0.17       0.17 f
  U605/ZN (NAND2_X2)                       0.03       0.19 r
  U2316/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[2][30]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[2][30]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][2]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[14][2]/Q (DFF_X2)                0.17       0.17 f
  U1719/ZN (NAND2_X2)                      0.03       0.19 r
  U2672/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][2]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][2]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][13]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][13]/Q (DFF_X2)               0.17       0.17 f
  U1755/ZN (NAND2_X2)                      0.03       0.19 r
  U2683/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][13]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][13]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][14]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][14]/Q (DFF_X2)               0.17       0.17 f
  U1753/ZN (NAND2_X2)                      0.03       0.19 r
  U2684/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][14]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][14]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][15]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][15]/Q (DFF_X2)               0.17       0.17 f
  U1751/ZN (NAND2_X2)                      0.03       0.19 r
  U2685/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][15]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][15]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][17]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][17]/Q (DFF_X2)               0.17       0.17 f
  U1747/ZN (NAND2_X2)                      0.03       0.19 r
  U2687/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][17]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][17]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][21]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][21]/Q (DFF_X2)               0.17       0.17 f
  U1737/ZN (NAND2_X2)                      0.03       0.19 r
  U2691/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][21]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][21]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][24]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][24]/Q (DFF_X2)               0.17       0.17 f
  U1731/ZN (NAND2_X2)                      0.03       0.19 r
  U2694/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][24]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][25]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][25]/Q (DFF_X2)               0.17       0.17 f
  U1729/ZN (NAND2_X2)                      0.03       0.19 r
  U2695/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][25]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][25]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][26]/Q (DFF_X2)               0.17       0.17 f
  U1727/ZN (NAND2_X2)                      0.03       0.19 r
  U2696/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][26]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][26]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][27]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][27]/Q (DFF_X2)               0.17       0.17 f
  U1725/ZN (NAND2_X2)                      0.03       0.19 r
  U2697/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][27]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][28]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][28]/Q (DFF_X2)               0.17       0.17 f
  U1723/ZN (NAND2_X2)                      0.03       0.19 r
  U2698/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][28]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][29]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][29]/Q (DFF_X2)               0.17       0.17 f
  U1721/ZN (NAND2_X2)                      0.03       0.19 r
  U2699/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][29]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][29]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[14][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][30]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][30]/Q (DFF_X2)               0.17       0.17 f
  U1717/ZN (NAND2_X2)                      0.03       0.19 r
  U2700/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[14][30]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][30]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[18][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[18][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][2]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[18][2]/Q (DFF_X2)                0.17       0.17 f
  U1456/ZN (NAND2_X2)                      0.03       0.19 r
  U2800/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[18][2]/D (DFF_X2)                0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][2]/CK (DFF_X2)               0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[18][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[18][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][13]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][13]/Q (DFF_X2)               0.17       0.17 f
  U1492/ZN (NAND2_X2)                      0.03       0.19 r
  U2811/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[18][13]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][13]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: mem_reg[18][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[18][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpregfile          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][14]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][14]/Q (DFF_X2)               0.17       0.17 f
  U1490/ZN (NAND2_X2)                      0.03       0.19 r
  U2812/ZN (OAI21_X2)                      0.03       0.22 f
  mem_reg[18][14]/D (DFF_X2)               0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][14]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.98


1
