// Seed: 3620239264
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_11;
  module_0();
  wor  id_12 = 1;
  always @(id_3 == id_9 - id_8 or id_2 == 1) begin
    id_4 <= 1;
  end
endmodule
