
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fincore_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401798 <.init>:
  401798:	stp	x29, x30, [sp, #-16]!
  40179c:	mov	x29, sp
  4017a0:	bl	4027d8 <ferror@plt+0xbe8>
  4017a4:	ldp	x29, x30, [sp], #16
  4017a8:	ret

Disassembly of section .plt:

00000000004017b0 <memcpy@plt-0x20>:
  4017b0:	stp	x16, x30, [sp, #-16]!
  4017b4:	adrp	x16, 415000 <ferror@plt+0x13410>
  4017b8:	ldr	x17, [x16, #4088]
  4017bc:	add	x16, x16, #0xff8
  4017c0:	br	x17
  4017c4:	nop
  4017c8:	nop
  4017cc:	nop

00000000004017d0 <memcpy@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4017d4:	ldr	x17, [x16]
  4017d8:	add	x16, x16, #0x0
  4017dc:	br	x17

00000000004017e0 <scols_column_set_json_type@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4017e4:	ldr	x17, [x16, #8]
  4017e8:	add	x16, x16, #0x8
  4017ec:	br	x17

00000000004017f0 <_exit@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4017f4:	ldr	x17, [x16, #16]
  4017f8:	add	x16, x16, #0x10
  4017fc:	br	x17

0000000000401800 <strtoul@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14410>
  401804:	ldr	x17, [x16, #24]
  401808:	add	x16, x16, #0x18
  40180c:	br	x17

0000000000401810 <strlen@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14410>
  401814:	ldr	x17, [x16, #32]
  401818:	add	x16, x16, #0x20
  40181c:	br	x17

0000000000401820 <fputs@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14410>
  401824:	ldr	x17, [x16, #40]
  401828:	add	x16, x16, #0x28
  40182c:	br	x17

0000000000401830 <scols_line_set_data@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14410>
  401834:	ldr	x17, [x16, #48]
  401838:	add	x16, x16, #0x30
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14410>
  401844:	ldr	x17, [x16, #56]
  401848:	add	x16, x16, #0x38
  40184c:	br	x17

0000000000401850 <dup@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14410>
  401854:	ldr	x17, [x16, #64]
  401858:	add	x16, x16, #0x40
  40185c:	br	x17

0000000000401860 <scols_line_refer_data@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14410>
  401864:	ldr	x17, [x16, #72]
  401868:	add	x16, x16, #0x48
  40186c:	br	x17

0000000000401870 <scols_table_set_name@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14410>
  401874:	ldr	x17, [x16, #80]
  401878:	add	x16, x16, #0x50
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14410>
  401884:	ldr	x17, [x16, #88]
  401888:	add	x16, x16, #0x58
  40188c:	br	x17

0000000000401890 <scols_table_enable_noheadings@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14410>
  401894:	ldr	x17, [x16, #96]
  401898:	add	x16, x16, #0x60
  40189c:	br	x17

00000000004018a0 <scols_table_new_column@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018a4:	ldr	x17, [x16, #104]
  4018a8:	add	x16, x16, #0x68
  4018ac:	br	x17

00000000004018b0 <__cxa_atexit@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018b4:	ldr	x17, [x16, #112]
  4018b8:	add	x16, x16, #0x70
  4018bc:	br	x17

00000000004018c0 <fputc@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018c4:	ldr	x17, [x16, #120]
  4018c8:	add	x16, x16, #0x78
  4018cc:	br	x17

00000000004018d0 <scols_table_enable_raw@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018d4:	ldr	x17, [x16, #128]
  4018d8:	add	x16, x16, #0x80
  4018dc:	br	x17

00000000004018e0 <snprintf@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018e4:	ldr	x17, [x16, #136]
  4018e8:	add	x16, x16, #0x88
  4018ec:	br	x17

00000000004018f0 <localeconv@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018f4:	ldr	x17, [x16, #144]
  4018f8:	add	x16, x16, #0x90
  4018fc:	br	x17

0000000000401900 <fileno@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14410>
  401904:	ldr	x17, [x16, #152]
  401908:	add	x16, x16, #0x98
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14410>
  401914:	ldr	x17, [x16, #160]
  401918:	add	x16, x16, #0xa0
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14410>
  401924:	ldr	x17, [x16, #168]
  401928:	add	x16, x16, #0xa8
  40192c:	br	x17

0000000000401930 <__strtol_internal@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14410>
  401934:	ldr	x17, [x16, #176]
  401938:	add	x16, x16, #0xb0
  40193c:	br	x17

0000000000401940 <strncmp@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14410>
  401944:	ldr	x17, [x16, #184]
  401948:	add	x16, x16, #0xb8
  40194c:	br	x17

0000000000401950 <bindtextdomain@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14410>
  401954:	ldr	x17, [x16, #192]
  401958:	add	x16, x16, #0xc0
  40195c:	br	x17

0000000000401960 <__libc_start_main@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14410>
  401964:	ldr	x17, [x16, #200]
  401968:	add	x16, x16, #0xc8
  40196c:	br	x17

0000000000401970 <fgetc@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14410>
  401974:	ldr	x17, [x16, #208]
  401978:	add	x16, x16, #0xd0
  40197c:	br	x17

0000000000401980 <scols_new_table@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14410>
  401984:	ldr	x17, [x16, #216]
  401988:	add	x16, x16, #0xd8
  40198c:	br	x17

0000000000401990 <mincore@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14410>
  401994:	ldr	x17, [x16, #224]
  401998:	add	x16, x16, #0xe0
  40199c:	br	x17

00000000004019a0 <__strtoul_internal@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019a4:	ldr	x17, [x16, #232]
  4019a8:	add	x16, x16, #0xe8
  4019ac:	br	x17

00000000004019b0 <getpagesize@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019b4:	ldr	x17, [x16, #240]
  4019b8:	add	x16, x16, #0xf0
  4019bc:	br	x17

00000000004019c0 <strdup@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019c4:	ldr	x17, [x16, #248]
  4019c8:	add	x16, x16, #0xf8
  4019cc:	br	x17

00000000004019d0 <scols_table_new_line@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019d4:	ldr	x17, [x16, #256]
  4019d8:	add	x16, x16, #0x100
  4019dc:	br	x17

00000000004019e0 <scols_unref_table@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019e4:	ldr	x17, [x16, #264]
  4019e8:	add	x16, x16, #0x108
  4019ec:	br	x17

00000000004019f0 <close@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019f4:	ldr	x17, [x16, #272]
  4019f8:	add	x16, x16, #0x110
  4019fc:	br	x17

0000000000401a00 <__gmon_start__@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a04:	ldr	x17, [x16, #280]
  401a08:	add	x16, x16, #0x118
  401a0c:	br	x17

0000000000401a10 <abort@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a14:	ldr	x17, [x16, #288]
  401a18:	add	x16, x16, #0x120
  401a1c:	br	x17

0000000000401a20 <textdomain@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a24:	ldr	x17, [x16, #296]
  401a28:	add	x16, x16, #0x128
  401a2c:	br	x17

0000000000401a30 <getopt_long@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a34:	ldr	x17, [x16, #304]
  401a38:	add	x16, x16, #0x130
  401a3c:	br	x17

0000000000401a40 <strcmp@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a44:	ldr	x17, [x16, #312]
  401a48:	add	x16, x16, #0x138
  401a4c:	br	x17

0000000000401a50 <warn@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a54:	ldr	x17, [x16, #320]
  401a58:	add	x16, x16, #0x140
  401a5c:	br	x17

0000000000401a60 <__ctype_b_loc@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a64:	ldr	x17, [x16, #328]
  401a68:	add	x16, x16, #0x148
  401a6c:	br	x17

0000000000401a70 <mmap@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a74:	ldr	x17, [x16, #336]
  401a78:	add	x16, x16, #0x150
  401a7c:	br	x17

0000000000401a80 <strtol@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a84:	ldr	x17, [x16, #344]
  401a88:	add	x16, x16, #0x158
  401a8c:	br	x17

0000000000401a90 <free@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a94:	ldr	x17, [x16, #352]
  401a98:	add	x16, x16, #0x160
  401a9c:	br	x17

0000000000401aa0 <scols_table_enable_json@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401aa4:	ldr	x17, [x16, #360]
  401aa8:	add	x16, x16, #0x168
  401aac:	br	x17

0000000000401ab0 <strncasecmp@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ab4:	ldr	x17, [x16, #368]
  401ab8:	add	x16, x16, #0x170
  401abc:	br	x17

0000000000401ac0 <vasprintf@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ac4:	ldr	x17, [x16, #376]
  401ac8:	add	x16, x16, #0x178
  401acc:	br	x17

0000000000401ad0 <strndup@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ad4:	ldr	x17, [x16, #384]
  401ad8:	add	x16, x16, #0x180
  401adc:	br	x17

0000000000401ae0 <strspn@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ae4:	ldr	x17, [x16, #392]
  401ae8:	add	x16, x16, #0x188
  401aec:	br	x17

0000000000401af0 <strchr@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401af4:	ldr	x17, [x16, #400]
  401af8:	add	x16, x16, #0x190
  401afc:	br	x17

0000000000401b00 <munmap@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b04:	ldr	x17, [x16, #408]
  401b08:	add	x16, x16, #0x198
  401b0c:	br	x17

0000000000401b10 <fflush@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b14:	ldr	x17, [x16, #416]
  401b18:	add	x16, x16, #0x1a0
  401b1c:	br	x17

0000000000401b20 <scols_print_table@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b24:	ldr	x17, [x16, #424]
  401b28:	add	x16, x16, #0x1a8
  401b2c:	br	x17

0000000000401b30 <warnx@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b34:	ldr	x17, [x16, #432]
  401b38:	add	x16, x16, #0x1b0
  401b3c:	br	x17

0000000000401b40 <__fxstat@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b44:	ldr	x17, [x16, #440]
  401b48:	add	x16, x16, #0x1b8
  401b4c:	br	x17

0000000000401b50 <dcgettext@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b54:	ldr	x17, [x16, #448]
  401b58:	add	x16, x16, #0x1c0
  401b5c:	br	x17

0000000000401b60 <errx@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b64:	ldr	x17, [x16, #456]
  401b68:	add	x16, x16, #0x1c8
  401b6c:	br	x17

0000000000401b70 <strcspn@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b74:	ldr	x17, [x16, #464]
  401b78:	add	x16, x16, #0x1d0
  401b7c:	br	x17

0000000000401b80 <printf@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b84:	ldr	x17, [x16, #472]
  401b88:	add	x16, x16, #0x1d8
  401b8c:	br	x17

0000000000401b90 <__assert_fail@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b94:	ldr	x17, [x16, #480]
  401b98:	add	x16, x16, #0x1e0
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ba4:	ldr	x17, [x16, #488]
  401ba8:	add	x16, x16, #0x1e8
  401bac:	br	x17

0000000000401bb0 <fprintf@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bb4:	ldr	x17, [x16, #496]
  401bb8:	add	x16, x16, #0x1f0
  401bbc:	br	x17

0000000000401bc0 <scols_init_debug@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bc4:	ldr	x17, [x16, #504]
  401bc8:	add	x16, x16, #0x1f8
  401bcc:	br	x17

0000000000401bd0 <err@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bd4:	ldr	x17, [x16, #512]
  401bd8:	add	x16, x16, #0x200
  401bdc:	br	x17

0000000000401be0 <setlocale@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401be4:	ldr	x17, [x16, #520]
  401be8:	add	x16, x16, #0x208
  401bec:	br	x17

0000000000401bf0 <ferror@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bf4:	ldr	x17, [x16, #528]
  401bf8:	add	x16, x16, #0x210
  401bfc:	br	x17

Disassembly of section .text:

0000000000401c00 <.text>:
  401c00:	stp	x29, x30, [sp, #-336]!
  401c04:	mov	x29, sp
  401c08:	stp	x19, x20, [sp, #16]
  401c0c:	mov	w19, w0
  401c10:	mov	x20, x1
  401c14:	mov	w0, #0x6                   	// #6
  401c18:	adrp	x1, 404000 <ferror@plt+0x2410>
  401c1c:	add	x1, x1, #0xbb0
  401c20:	stp	x21, x22, [sp, #32]
  401c24:	adrp	x21, 404000 <ferror@plt+0x2410>
  401c28:	stp	x23, x24, [sp, #48]
  401c2c:	add	x21, x21, #0xb70
  401c30:	adrp	x24, 404000 <ferror@plt+0x2410>
  401c34:	stp	x25, x26, [sp, #64]
  401c38:	add	x24, x24, #0xdd8
  401c3c:	mov	w22, #0x0                   	// #0
  401c40:	stp	x27, x28, [sp, #80]
  401c44:	mov	w23, #0x0                   	// #0
  401c48:	mov	w26, #0x0                   	// #0
  401c4c:	stp	xzr, xzr, [sp, #192]
  401c50:	bl	401be0 <setlocale@plt>
  401c54:	adrp	x1, 404000 <ferror@plt+0x2410>
  401c58:	add	x1, x1, #0xb58
  401c5c:	mov	x0, x21
  401c60:	bl	401950 <bindtextdomain@plt>
  401c64:	mov	x25, #0x0                   	// #0
  401c68:	mov	x0, x21
  401c6c:	adrp	x27, 416000 <ferror@plt+0x14410>
  401c70:	bl	401a20 <textdomain@plt>
  401c74:	mov	w21, #0x0                   	// #0
  401c78:	adrp	x0, 402000 <ferror@plt+0x410>
  401c7c:	add	x0, x0, #0xa40
  401c80:	bl	404a78 <ferror@plt+0x2e88>
  401c84:	adrp	x0, 404000 <ferror@plt+0x2410>
  401c88:	add	x0, x0, #0xff0
  401c8c:	add	x28, x0, #0x90
  401c90:	str	x0, [sp, #152]
  401c94:	b	401cac <ferror@plt+0xbc>
  401c98:	cmp	w0, #0x56
  401c9c:	b.eq	401fd8 <ferror@plt+0x3e8>  // b.none
  401ca0:	cmp	w0, #0x62
  401ca4:	b.ne	401fb8 <ferror@plt+0x3c8>  // b.any
  401ca8:	mov	w26, #0x1                   	// #1
  401cac:	mov	x3, x28
  401cb0:	mov	x2, x24
  401cb4:	mov	x1, x20
  401cb8:	mov	w0, w19
  401cbc:	mov	x4, #0x0                   	// #0
  401cc0:	bl	401a30 <getopt_long@plt>
  401cc4:	cmn	w0, #0x1
  401cc8:	b.eq	401d10 <ferror@plt+0x120>  // b.none
  401ccc:	nop
  401cd0:	cmp	w0, #0x68
  401cd4:	b.eq	4024dc <ferror@plt+0x8ec>  // b.none
  401cd8:	b.le	401c98 <ferror@plt+0xa8>
  401cdc:	cmp	w0, #0x6f
  401ce0:	b.eq	402008 <ferror@plt+0x418>  // b.none
  401ce4:	cmp	w0, #0x72
  401ce8:	b.ne	401fc8 <ferror@plt+0x3d8>  // b.any
  401cec:	mov	x3, x28
  401cf0:	mov	x2, x24
  401cf4:	mov	x1, x20
  401cf8:	mov	w0, w19
  401cfc:	mov	x4, #0x0                   	// #0
  401d00:	mov	w22, #0x1                   	// #1
  401d04:	bl	401a30 <getopt_long@plt>
  401d08:	cmn	w0, #0x1
  401d0c:	b.ne	401cd0 <ferror@plt+0xe0>  // b.any
  401d10:	adrp	x0, 416000 <ferror@plt+0x14410>
  401d14:	ldr	w0, [x0, #624]
  401d18:	cmp	w0, w19
  401d1c:	b.eq	40273c <ferror@plt+0xb4c>  // b.none
  401d20:	adrp	x24, 416000 <ferror@plt+0x14410>
  401d24:	ldr	x0, [x24, #656]
  401d28:	cbnz	x0, 401d44 <ferror@plt+0x154>
  401d2c:	adrp	x0, 404000 <ferror@plt+0x2410>
  401d30:	mov	x1, #0x4                   	// #4
  401d34:	str	x1, [x24, #656]
  401d38:	ldr	q0, [x0, #4064]
  401d3c:	adrp	x0, 416000 <ferror@plt+0x14410>
  401d40:	str	q0, [x0, #560]
  401d44:	cbz	x25, 401d6c <ferror@plt+0x17c>
  401d48:	adrp	x4, 402000 <ferror@plt+0x410>
  401d4c:	adrp	x1, 416000 <ferror@plt+0x14410>
  401d50:	mov	x0, x25
  401d54:	add	x4, x4, #0x898
  401d58:	add	x1, x1, #0x230
  401d5c:	add	x3, x24, #0x290
  401d60:	mov	x2, #0x8                   	// #8
  401d64:	bl	404050 <ferror@plt+0x2460>
  401d68:	tbnz	w0, #31, 402484 <ferror@plt+0x894>
  401d6c:	mov	w0, #0x0                   	// #0
  401d70:	bl	401bc0 <scols_init_debug@plt>
  401d74:	bl	401980 <scols_new_table@plt>
  401d78:	mov	x25, x0
  401d7c:	cbz	x0, 402720 <ferror@plt+0xb30>
  401d80:	mov	w1, w23
  401d84:	bl	401890 <scols_table_enable_noheadings@plt>
  401d88:	mov	w1, w22
  401d8c:	mov	x0, x25
  401d90:	bl	4018d0 <scols_table_enable_raw@plt>
  401d94:	mov	w1, w21
  401d98:	mov	x0, x25
  401d9c:	bl	401aa0 <scols_table_enable_json@plt>
  401da0:	ldrb	w0, [sp, #200]
  401da4:	bfxil	w0, w26, #0, #1
  401da8:	bfi	w0, w23, #1, #1
  401dac:	bfi	w0, w22, #2, #1
  401db0:	bfi	w0, w21, #3, #1
  401db4:	strb	w0, [sp, #200]
  401db8:	and	w23, w0, #0xff
  401dbc:	and	w21, w0, #0x8
  401dc0:	tbnz	w0, #3, 402470 <ferror@plt+0x880>
  401dc4:	ldr	x1, [x24, #656]
  401dc8:	cbz	x1, 401e44 <ferror@plt+0x254>
  401dcc:	tbnz	w23, #0, 40229c <ferror@plt+0x6ac>
  401dd0:	cbnz	w21, 402314 <ferror@plt+0x724>
  401dd4:	ldr	x0, [sp, #152]
  401dd8:	adrp	x21, 416000 <ferror@plt+0x14410>
  401ddc:	mov	x26, #0x0                   	// #0
  401de0:	add	x21, x21, #0x230
  401de4:	add	x27, x0, #0x10
  401de8:	mov	x22, #0x80000000            	// #2147483648
  401dec:	mov	x0, #0x0                   	// #0
  401df0:	b	401e00 <ferror@plt+0x210>
  401df4:	cmp	x26, x22
  401df8:	sxtw	x0, w26
  401dfc:	b.eq	401f9c <ferror@plt+0x3ac>  // b.none
  401e00:	cmp	x1, w0, sxtw
  401e04:	b.ls	4026c4 <ferror@plt+0xad4>  // b.plast
  401e08:	ldr	w1, [x21, x0, lsl #2]
  401e0c:	cmp	w1, #0x3
  401e10:	b.gt	4026c0 <ferror@plt+0xad0>
  401e14:	sbfiz	x1, x1, #5, #32
  401e18:	mov	x0, x25
  401e1c:	add	x3, x27, x1
  401e20:	ldr	x1, [x27, x1]
  401e24:	ldr	w2, [x3, #16]
  401e28:	ldr	d0, [x3, #8]
  401e2c:	bl	4018a0 <scols_table_new_column@plt>
  401e30:	cbz	x0, 4026e0 <ferror@plt+0xaf0>
  401e34:	ldr	x1, [x24, #656]
  401e38:	add	x26, x26, #0x1
  401e3c:	cmp	x1, x26
  401e40:	b.hi	401df4 <ferror@plt+0x204>  // b.pmore
  401e44:	adrp	x0, 416000 <ferror@plt+0x14410>
  401e48:	ldr	w21, [x0, #624]
  401e4c:	cmp	w19, w21
  401e50:	b.le	402490 <ferror@plt+0x8a0>
  401e54:	bl	4019b0 <getpagesize@plt>
  401e58:	sxtw	x2, w0
  401e5c:	and	w1, w23, #0x1
  401e60:	sbfiz	x0, x0, #15, #32
  401e64:	str	x2, [sp, #120]
  401e68:	str	x0, [sp, #136]
  401e6c:	stp	wzr, w1, [sp, #160]
  401e70:	adrp	x1, 416000 <ferror@plt+0x14410>
  401e74:	add	x0, x1, #0x230
  401e78:	str	x0, [sp, #128]
  401e7c:	nop
  401e80:	ldr	x26, [x20, w21, sxtw #3]
  401e84:	mov	w1, #0x0                   	// #0
  401e88:	mov	x0, x26
  401e8c:	bl	401920 <open@plt>
  401e90:	mov	w21, w0
  401e94:	tbnz	w0, #31, 4020fc <ferror@plt+0x50c>
  401e98:	mov	w1, w0
  401e9c:	add	x2, sp, #0xd0
  401ea0:	mov	w0, #0x0                   	// #0
  401ea4:	bl	401b40 <__fxstat@plt>
  401ea8:	tbnz	w0, #31, 402264 <ferror@plt+0x674>
  401eac:	ldr	w0, [sp, #224]
  401eb0:	and	w0, w0, #0xf000
  401eb4:	cmp	w0, #0x4, lsl #12
  401eb8:	b.eq	402150 <ferror@plt+0x560>  // b.none
  401ebc:	ldr	x23, [sp, #256]
  401ec0:	cmp	x23, #0x0
  401ec4:	cbnz	x23, 402184 <ferror@plt+0x594>
  401ec8:	mov	w0, w21
  401ecc:	bl	4019f0 <close@plt>
  401ed0:	ldr	x2, [sp, #256]
  401ed4:	mov	x0, x25
  401ed8:	mov	x1, #0x0                   	// #0
  401edc:	mov	x28, x2
  401ee0:	bl	4019d0 <scols_table_new_line@plt>
  401ee4:	mov	x21, x0
  401ee8:	cbz	x0, 40276c <ferror@plt+0xb7c>
  401eec:	ldr	x1, [x24, #656]
  401ef0:	add	x27, x24, #0x290
  401ef4:	cbz	x1, 402060 <ferror@plt+0x470>
  401ef8:	ldr	x0, [sp, #120]
  401efc:	mov	x22, #0x0                   	// #0
  401f00:	mul	x0, x23, x0
  401f04:	str	x0, [sp, #104]
  401f08:	adrp	x0, 404000 <ferror@plt+0x2410>
  401f0c:	add	x0, x0, #0xf08
  401f10:	str	x0, [sp, #112]
  401f14:	mov	x0, #0x0                   	// #0
  401f18:	cmp	x1, w0, sxtw
  401f1c:	b.ls	4026c4 <ferror@plt+0xad4>  // b.plast
  401f20:	ldr	x1, [sp, #128]
  401f24:	ldr	w0, [x1, x0, lsl #2]
  401f28:	cmp	w0, #0x3
  401f2c:	b.gt	4026c0 <ferror@plt+0xad0>
  401f30:	cmp	w0, #0x2
  401f34:	b.eq	4020e8 <ferror@plt+0x4f8>  // b.none
  401f38:	cmp	w0, #0x3
  401f3c:	b.eq	4020d0 <ferror@plt+0x4e0>  // b.none
  401f40:	cbz	w0, 4020a8 <ferror@plt+0x4b8>
  401f44:	cmp	w0, #0x1
  401f48:	b.ne	402060 <ferror@plt+0x470>  // b.any
  401f4c:	ldr	w0, [sp, #164]
  401f50:	cbz	w0, 40215c <ferror@plt+0x56c>
  401f54:	adrp	x1, 404000 <ferror@plt+0x2410>
  401f58:	mov	x2, x28
  401f5c:	add	x1, x1, #0xf00
  401f60:	add	x0, sp, #0xb0
  401f64:	bl	402990 <ferror@plt+0xda0>
  401f68:	ldr	x2, [sp, #176]
  401f6c:	mov	x1, x22
  401f70:	mov	x0, x21
  401f74:	bl	401860 <scols_line_refer_data@plt>
  401f78:	cbnz	w0, 402700 <ferror@plt+0xb10>
  401f7c:	ldr	x1, [x27]
  401f80:	add	x22, x22, #0x1
  401f84:	cmp	x22, x1
  401f88:	b.cs	402060 <ferror@plt+0x470>  // b.hs, b.nlast
  401f8c:	mov	x0, #0x80000000            	// #2147483648
  401f90:	cmp	x22, x0
  401f94:	sxtw	x0, w22
  401f98:	b.ne	401f18 <ferror@plt+0x328>  // b.any
  401f9c:	ldr	x3, [sp, #152]
  401fa0:	adrp	x1, 404000 <ferror@plt+0x2410>
  401fa4:	adrp	x0, 404000 <ferror@plt+0x2410>
  401fa8:	add	x1, x1, #0xb08
  401fac:	add	x0, x0, #0xe28
  401fb0:	mov	w2, #0x62                  	// #98
  401fb4:	bl	401b90 <__assert_fail@plt>
  401fb8:	cmp	w0, #0x4a
  401fbc:	b.ne	4024a4 <ferror@plt+0x8b4>  // b.any
  401fc0:	mov	w21, #0x1                   	// #1
  401fc4:	b	401cac <ferror@plt+0xbc>
  401fc8:	cmp	w0, #0x6e
  401fcc:	b.ne	4024a4 <ferror@plt+0x8b4>  // b.any
  401fd0:	mov	w23, #0x1                   	// #1
  401fd4:	b	401cac <ferror@plt+0xbc>
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	adrp	x1, 404000 <ferror@plt+0x2410>
  401fe0:	mov	x0, #0x0                   	// #0
  401fe4:	add	x1, x1, #0xb80
  401fe8:	bl	401b50 <dcgettext@plt>
  401fec:	adrp	x1, 416000 <ferror@plt+0x14410>
  401ff0:	adrp	x2, 404000 <ferror@plt+0x2410>
  401ff4:	add	x2, x2, #0xb90
  401ff8:	ldr	x1, [x1, #640]
  401ffc:	bl	401b80 <printf@plt>
  402000:	mov	w0, #0x0                   	// #0
  402004:	bl	401840 <exit@plt>
  402008:	ldr	x25, [x27, #616]
  40200c:	b	401cac <ferror@plt+0xbc>
  402010:	ldr	x1, [sp, #168]
  402014:	mov	w2, #0x5                   	// #5
  402018:	mov	x0, #0x0                   	// #0
  40201c:	str	x4, [sp, #104]
  402020:	bl	401b50 <dcgettext@plt>
  402024:	mov	x1, x26
  402028:	bl	401a50 <warn@plt>
  40202c:	bl	401ba0 <__errno_location@plt>
  402030:	ldr	w0, [x0]
  402034:	ldr	x4, [sp, #104]
  402038:	cbz	w0, 402244 <ferror@plt+0x654>
  40203c:	neg	w22, w0
  402040:	mov	x23, x27
  402044:	mov	w0, w21
  402048:	bl	4019f0 <close@plt>
  40204c:	cbz	w22, 401ed0 <ferror@plt+0x2e0>
  402050:	ldr	w0, [sp, #160]
  402054:	cmp	w22, #0x1
  402058:	csinc	w0, w0, wzr, eq  // eq = none
  40205c:	str	w0, [sp, #160]
  402060:	adrp	x0, 416000 <ferror@plt+0x14410>
  402064:	ldr	w21, [x0, #624]
  402068:	add	w21, w21, #0x1
  40206c:	str	w21, [x0, #624]
  402070:	cmp	w21, w19
  402074:	b.lt	401e80 <ferror@plt+0x290>  // b.tstop
  402078:	mov	x0, x25
  40207c:	bl	401b20 <scols_print_table@plt>
  402080:	mov	x0, x25
  402084:	bl	4019e0 <scols_unref_table@plt>
  402088:	ldr	w0, [sp, #160]
  40208c:	ldp	x19, x20, [sp, #16]
  402090:	ldp	x21, x22, [sp, #32]
  402094:	ldp	x23, x24, [sp, #48]
  402098:	ldp	x25, x26, [sp, #64]
  40209c:	ldp	x27, x28, [sp, #80]
  4020a0:	ldp	x29, x30, [sp], #336
  4020a4:	ret
  4020a8:	mov	x2, x23
  4020ac:	add	x0, sp, #0xb0
  4020b0:	adrp	x1, 404000 <ferror@plt+0x2410>
  4020b4:	add	x1, x1, #0xf00
  4020b8:	bl	402990 <ferror@plt+0xda0>
  4020bc:	ldr	x2, [sp, #176]
  4020c0:	mov	x1, x22
  4020c4:	mov	x0, x21
  4020c8:	bl	401860 <scols_line_refer_data@plt>
  4020cc:	b	401f78 <ferror@plt+0x388>
  4020d0:	ldr	w0, [sp, #164]
  4020d4:	cbz	w0, 402170 <ferror@plt+0x580>
  4020d8:	ldp	x2, x1, [sp, #104]
  4020dc:	add	x0, sp, #0xb0
  4020e0:	bl	402990 <ferror@plt+0xda0>
  4020e4:	b	401f68 <ferror@plt+0x378>
  4020e8:	mov	x2, x26
  4020ec:	mov	x1, x22
  4020f0:	mov	x0, x21
  4020f4:	bl	401830 <scols_line_set_data@plt>
  4020f8:	b	401f78 <ferror@plt+0x388>
  4020fc:	mov	w2, #0x5                   	// #5
  402100:	adrp	x1, 404000 <ferror@plt+0x2410>
  402104:	mov	x0, #0x0                   	// #0
  402108:	add	x1, x1, #0xe78
  40210c:	bl	401b50 <dcgettext@plt>
  402110:	mov	x23, #0x0                   	// #0
  402114:	mov	x1, x26
  402118:	bl	401a50 <warn@plt>
  40211c:	bl	401ba0 <__errno_location@plt>
  402120:	ldr	w22, [x0]
  402124:	neg	w22, w22
  402128:	b	40204c <ferror@plt+0x45c>
  40212c:	mov	w2, #0x5                   	// #5
  402130:	adrp	x1, 404000 <ferror@plt+0x2410>
  402134:	mov	x0, #0x0                   	// #0
  402138:	add	x1, x1, #0xea8
  40213c:	bl	401b50 <dcgettext@plt>
  402140:	mov	w2, #0x1                   	// #1
  402144:	mov	x1, x26
  402148:	str	w2, [sp, #160]
  40214c:	bl	401a50 <warn@plt>
  402150:	mov	w0, w21
  402154:	bl	4019f0 <close@plt>
  402158:	b	402060 <ferror@plt+0x470>
  40215c:	mov	x1, x28
  402160:	mov	w0, #0x0                   	// #0
  402164:	bl	403d18 <ferror@plt+0x2128>
  402168:	str	x0, [sp, #176]
  40216c:	b	401f68 <ferror@plt+0x378>
  402170:	ldr	x1, [sp, #104]
  402174:	mov	w0, #0x0                   	// #0
  402178:	bl	403d18 <ferror@plt+0x2128>
  40217c:	str	x0, [sp, #176]
  402180:	b	401f68 <ferror@plt+0x378>
  402184:	b.le	402498 <ferror@plt+0x8a8>
  402188:	adrp	x1, 416000 <ferror@plt+0x14410>
  40218c:	adrp	x0, 404000 <ferror@plt+0x2410>
  402190:	add	x1, x1, #0x2a0
  402194:	add	x0, x0, #0xec0
  402198:	mov	x27, #0x0                   	// #0
  40219c:	mov	x22, #0x0                   	// #0
  4021a0:	str	x1, [sp, #144]
  4021a4:	str	x0, [sp, #168]
  4021a8:	ldr	x0, [sp, #136]
  4021ac:	sub	x6, x23, x22
  4021b0:	mov	x5, x22
  4021b4:	mov	w4, w21
  4021b8:	cmp	x6, x0
  4021bc:	mov	w3, #0x2                   	// #2
  4021c0:	csel	x28, x6, x0, le
  4021c4:	mov	w2, #0x0                   	// #0
  4021c8:	mov	x1, x28
  4021cc:	mov	x0, #0x0                   	// #0
  4021d0:	bl	401a70 <mmap@plt>
  4021d4:	cmn	x0, #0x1
  4021d8:	b.eq	40212c <ferror@plt+0x53c>  // b.none
  4021dc:	ldr	x4, [sp, #120]
  4021e0:	mov	x1, x28
  4021e4:	ldr	x2, [sp, #144]
  4021e8:	str	x0, [sp, #104]
  4021ec:	udiv	x3, x28, x4
  4021f0:	msub	x5, x3, x4, x28
  4021f4:	cmp	x5, #0x0
  4021f8:	cinc	w3, w3, ne  // ne = any
  4021fc:	str	w3, [sp, #112]
  402200:	bl	401990 <mincore@plt>
  402204:	ldr	x4, [sp, #104]
  402208:	tbnz	w0, #31, 402010 <ferror@plt+0x420>
  40220c:	ldr	w3, [sp, #112]
  402210:	adrp	x2, 416000 <ferror@plt+0x14410>
  402214:	add	x2, x2, #0x29f
  402218:	cmp	w3, #0x0
  40221c:	sxtw	x1, w3
  402220:	b.le	402244 <ferror@plt+0x654>
  402224:	nop
  402228:	ldrb	w3, [x2, x1]
  40222c:	tbz	w3, #0, 402238 <ferror@plt+0x648>
  402230:	add	x27, x27, #0x1
  402234:	strb	wzr, [x2, x1]
  402238:	sub	x1, x1, #0x1
  40223c:	cmp	w1, #0x0
  402240:	b.gt	402228 <ferror@plt+0x638>
  402244:	mov	x0, x4
  402248:	add	x22, x22, x28
  40224c:	mov	x1, x28
  402250:	bl	401b00 <munmap@plt>
  402254:	cmp	x23, x22
  402258:	b.gt	4021a8 <ferror@plt+0x5b8>
  40225c:	mov	w22, #0x0                   	// #0
  402260:	b	402040 <ferror@plt+0x450>
  402264:	mov	w2, #0x5                   	// #5
  402268:	adrp	x1, 404000 <ferror@plt+0x2410>
  40226c:	mov	x0, #0x0                   	// #0
  402270:	add	x1, x1, #0xe90
  402274:	bl	401b50 <dcgettext@plt>
  402278:	mov	x23, #0x0                   	// #0
  40227c:	mov	x1, x26
  402280:	bl	401a50 <warn@plt>
  402284:	mov	w0, w21
  402288:	bl	4019f0 <close@plt>
  40228c:	bl	401ba0 <__errno_location@plt>
  402290:	ldr	w22, [x0]
  402294:	neg	w22, w22
  402298:	b	40204c <ferror@plt+0x45c>
  40229c:	cbnz	w21, 4023c8 <ferror@plt+0x7d8>
  4022a0:	ldr	x0, [sp, #152]
  4022a4:	adrp	x21, 416000 <ferror@plt+0x14410>
  4022a8:	mov	x26, #0x0                   	// #0
  4022ac:	add	x21, x21, #0x230
  4022b0:	add	x27, x0, #0x10
  4022b4:	mov	x22, #0x80000000            	// #2147483648
  4022b8:	mov	x0, #0x0                   	// #0
  4022bc:	b	4022cc <ferror@plt+0x6dc>
  4022c0:	cmp	x26, x22
  4022c4:	sxtw	x0, w26
  4022c8:	b.eq	401f9c <ferror@plt+0x3ac>  // b.none
  4022cc:	cmp	x1, w0, sxtw
  4022d0:	b.ls	4026c4 <ferror@plt+0xad4>  // b.plast
  4022d4:	ldr	w1, [x21, x0, lsl #2]
  4022d8:	cmp	w1, #0x3
  4022dc:	b.gt	4026c0 <ferror@plt+0xad0>
  4022e0:	sbfiz	x1, x1, #5, #32
  4022e4:	mov	x0, x25
  4022e8:	add	x3, x27, x1
  4022ec:	ldr	x1, [x27, x1]
  4022f0:	ldr	w2, [x3, #16]
  4022f4:	ldr	d0, [x3, #8]
  4022f8:	bl	4018a0 <scols_table_new_column@plt>
  4022fc:	cbz	x0, 4026e0 <ferror@plt+0xaf0>
  402300:	ldr	x1, [x24, #656]
  402304:	add	x26, x26, #0x1
  402308:	cmp	x1, x26
  40230c:	b.hi	4022c0 <ferror@plt+0x6d0>  // b.pmore
  402310:	b	401e44 <ferror@plt+0x254>
  402314:	ldr	x0, [sp, #152]
  402318:	adrp	x22, 416000 <ferror@plt+0x14410>
  40231c:	mov	x26, #0x0                   	// #0
  402320:	add	x22, x22, #0x230
  402324:	add	x21, x0, #0x10
  402328:	mov	x27, #0x0                   	// #0
  40232c:	mov	x28, #0x80000000            	// #2147483648
  402330:	b	402364 <ferror@plt+0x774>
  402334:	and	w2, w2, #0xfffffffd
  402338:	cmp	w2, #0x1
  40233c:	b.eq	40234c <ferror@plt+0x75c>  // b.none
  402340:	mov	w1, #0x1                   	// #1
  402344:	bl	4017e0 <scols_column_set_json_type@plt>
  402348:	ldr	x1, [x24, #656]
  40234c:	add	x26, x26, #0x1
  402350:	cmp	x26, x1
  402354:	b.cs	401e44 <ferror@plt+0x254>  // b.hs, b.nlast
  402358:	cmp	x26, x28
  40235c:	sxtw	x27, w26
  402360:	b.eq	401f9c <ferror@plt+0x3ac>  // b.none
  402364:	cmp	x1, w27, sxtw
  402368:	b.ls	4026c4 <ferror@plt+0xad4>  // b.plast
  40236c:	ldr	w1, [x22, x27, lsl #2]
  402370:	cmp	w1, #0x3
  402374:	b.gt	4026c0 <ferror@plt+0xad0>
  402378:	sbfiz	x1, x1, #5, #32
  40237c:	mov	x0, x25
  402380:	add	x4, x21, x1
  402384:	ldr	x1, [x21, x1]
  402388:	ldr	w2, [x4, #16]
  40238c:	ldr	d0, [x4, #8]
  402390:	bl	4018a0 <scols_table_new_column@plt>
  402394:	cbz	x0, 4026e0 <ferror@plt+0xaf0>
  402398:	ldr	x1, [x24, #656]
  40239c:	cmp	x27, x1
  4023a0:	b.cs	4026c4 <ferror@plt+0xad4>  // b.hs, b.nlast
  4023a4:	ldr	w2, [x22, x27, lsl #2]
  4023a8:	cmp	w2, #0x3
  4023ac:	b.gt	4026c0 <ferror@plt+0xad0>
  4023b0:	cmp	w2, #0x2
  4023b4:	b.ne	402334 <ferror@plt+0x744>  // b.any
  4023b8:	mov	w1, #0x0                   	// #0
  4023bc:	bl	4017e0 <scols_column_set_json_type@plt>
  4023c0:	ldr	x1, [x24, #656]
  4023c4:	b	40234c <ferror@plt+0x75c>
  4023c8:	ldr	x0, [sp, #152]
  4023cc:	adrp	x22, 416000 <ferror@plt+0x14410>
  4023d0:	mov	x26, #0x0                   	// #0
  4023d4:	add	x22, x22, #0x230
  4023d8:	add	x21, x0, #0x10
  4023dc:	mov	x27, #0x0                   	// #0
  4023e0:	mov	x28, #0x80000000            	// #2147483648
  4023e4:	b	40240c <ferror@plt+0x81c>
  4023e8:	mov	w1, #0x1                   	// #1
  4023ec:	bl	4017e0 <scols_column_set_json_type@plt>
  4023f0:	ldr	x1, [x24, #656]
  4023f4:	add	x26, x26, #0x1
  4023f8:	cmp	x26, x1
  4023fc:	b.cs	401e44 <ferror@plt+0x254>  // b.hs, b.nlast
  402400:	cmp	x26, x28
  402404:	sxtw	x27, w26
  402408:	b.eq	401f9c <ferror@plt+0x3ac>  // b.none
  40240c:	cmp	x1, w27, sxtw
  402410:	b.ls	4026c4 <ferror@plt+0xad4>  // b.plast
  402414:	ldr	w1, [x22, x27, lsl #2]
  402418:	cmp	w1, #0x3
  40241c:	b.gt	4026c0 <ferror@plt+0xad0>
  402420:	sbfiz	x1, x1, #5, #32
  402424:	mov	x0, x25
  402428:	add	x4, x21, x1
  40242c:	ldr	x1, [x21, x1]
  402430:	ldr	w2, [x4, #16]
  402434:	ldr	d0, [x4, #8]
  402438:	bl	4018a0 <scols_table_new_column@plt>
  40243c:	cbz	x0, 4026e0 <ferror@plt+0xaf0>
  402440:	ldr	x1, [x24, #656]
  402444:	cmp	x1, x27
  402448:	b.ls	4026c4 <ferror@plt+0xad4>  // b.plast
  40244c:	ldr	w1, [x22, x27, lsl #2]
  402450:	cmp	w1, #0x3
  402454:	b.gt	4026c0 <ferror@plt+0xad0>
  402458:	cmp	w1, #0x2
  40245c:	b.ne	4023e8 <ferror@plt+0x7f8>  // b.any
  402460:	mov	w1, #0x0                   	// #0
  402464:	bl	4017e0 <scols_column_set_json_type@plt>
  402468:	ldr	x1, [x24, #656]
  40246c:	b	4023f4 <ferror@plt+0x804>
  402470:	mov	x0, x25
  402474:	adrp	x1, 404000 <ferror@plt+0x2410>
  402478:	add	x1, x1, #0xe20
  40247c:	bl	401870 <scols_table_set_name@plt>
  402480:	b	401dc4 <ferror@plt+0x1d4>
  402484:	mov	w0, #0x1                   	// #1
  402488:	str	w0, [sp, #160]
  40248c:	b	402088 <ferror@plt+0x498>
  402490:	str	wzr, [sp, #160]
  402494:	b	402078 <ferror@plt+0x488>
  402498:	mov	x27, #0x0                   	// #0
  40249c:	mov	w22, #0x0                   	// #0
  4024a0:	b	402040 <ferror@plt+0x450>
  4024a4:	adrp	x0, 416000 <ferror@plt+0x14410>
  4024a8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4024ac:	add	x1, x1, #0xdb0
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	ldr	x19, [x0, #608]
  4024b8:	mov	x0, #0x0                   	// #0
  4024bc:	bl	401b50 <dcgettext@plt>
  4024c0:	mov	x1, x0
  4024c4:	adrp	x2, 416000 <ferror@plt+0x14410>
  4024c8:	mov	x0, x19
  4024cc:	ldr	x2, [x2, #640]
  4024d0:	bl	401bb0 <fprintf@plt>
  4024d4:	mov	w0, #0x1                   	// #1
  4024d8:	bl	401840 <exit@plt>
  4024dc:	adrp	x3, 416000 <ferror@plt+0x14410>
  4024e0:	mov	w2, #0x5                   	// #5
  4024e4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4024e8:	mov	x0, #0x0                   	// #0
  4024ec:	ldr	x19, [x3, #632]
  4024f0:	add	x1, x1, #0xba8
  4024f4:	ldr	x3, [sp, #152]
  4024f8:	mov	x22, #0x0                   	// #0
  4024fc:	add	x20, x3, #0x10
  402500:	bl	401b50 <dcgettext@plt>
  402504:	mov	x1, x19
  402508:	bl	401820 <fputs@plt>
  40250c:	mov	w2, #0x5                   	// #5
  402510:	adrp	x1, 404000 <ferror@plt+0x2410>
  402514:	mov	x0, #0x0                   	// #0
  402518:	add	x1, x1, #0xbb8
  40251c:	bl	401b50 <dcgettext@plt>
  402520:	mov	x1, x0
  402524:	adrp	x2, 416000 <ferror@plt+0x14410>
  402528:	mov	x0, x19
  40252c:	ldr	x2, [x2, #640]
  402530:	bl	401bb0 <fprintf@plt>
  402534:	mov	w2, #0x5                   	// #5
  402538:	adrp	x1, 404000 <ferror@plt+0x2410>
  40253c:	mov	x0, #0x0                   	// #0
  402540:	add	x1, x1, #0xbd0
  402544:	bl	401b50 <dcgettext@plt>
  402548:	mov	x1, x19
  40254c:	bl	401820 <fputs@plt>
  402550:	mov	w2, #0x5                   	// #5
  402554:	adrp	x1, 404000 <ferror@plt+0x2410>
  402558:	mov	x0, #0x0                   	// #0
  40255c:	add	x1, x1, #0xbe0
  402560:	bl	401b50 <dcgettext@plt>
  402564:	mov	x1, x19
  402568:	bl	401820 <fputs@plt>
  40256c:	mov	w2, #0x5                   	// #5
  402570:	adrp	x1, 404000 <ferror@plt+0x2410>
  402574:	mov	x0, #0x0                   	// #0
  402578:	add	x1, x1, #0xc10
  40257c:	bl	401b50 <dcgettext@plt>
  402580:	mov	x1, x19
  402584:	bl	401820 <fputs@plt>
  402588:	mov	w2, #0x5                   	// #5
  40258c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402590:	mov	x0, #0x0                   	// #0
  402594:	add	x1, x1, #0xc68
  402598:	bl	401b50 <dcgettext@plt>
  40259c:	mov	x1, x19
  4025a0:	bl	401820 <fputs@plt>
  4025a4:	mov	w2, #0x5                   	// #5
  4025a8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	add	x1, x1, #0xc98
  4025b4:	bl	401b50 <dcgettext@plt>
  4025b8:	mov	x1, x19
  4025bc:	bl	401820 <fputs@plt>
  4025c0:	mov	w2, #0x5                   	// #5
  4025c4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4025c8:	mov	x0, #0x0                   	// #0
  4025cc:	add	x1, x1, #0xcc0
  4025d0:	bl	401b50 <dcgettext@plt>
  4025d4:	mov	x1, x19
  4025d8:	bl	401820 <fputs@plt>
  4025dc:	mov	x1, x19
  4025e0:	mov	w0, #0xa                   	// #10
  4025e4:	bl	4018c0 <fputc@plt>
  4025e8:	mov	w2, #0x5                   	// #5
  4025ec:	adrp	x1, 404000 <ferror@plt+0x2410>
  4025f0:	mov	x0, #0x0                   	// #0
  4025f4:	add	x1, x1, #0xcf0
  4025f8:	bl	401b50 <dcgettext@plt>
  4025fc:	mov	x21, x0
  402600:	mov	w2, #0x5                   	// #5
  402604:	adrp	x1, 404000 <ferror@plt+0x2410>
  402608:	mov	x0, #0x0                   	// #0
  40260c:	add	x1, x1, #0xd08
  402610:	bl	401b50 <dcgettext@plt>
  402614:	mov	x4, x0
  402618:	adrp	x3, 404000 <ferror@plt+0x2410>
  40261c:	add	x3, x3, #0xd18
  402620:	mov	x2, x21
  402624:	adrp	x1, 404000 <ferror@plt+0x2410>
  402628:	adrp	x0, 404000 <ferror@plt+0x2410>
  40262c:	add	x1, x1, #0xd28
  402630:	add	x0, x0, #0xd38
  402634:	adrp	x21, 404000 <ferror@plt+0x2410>
  402638:	bl	401b80 <printf@plt>
  40263c:	add	x21, x21, #0xd70
  402640:	mov	w2, #0x5                   	// #5
  402644:	adrp	x1, 404000 <ferror@plt+0x2410>
  402648:	mov	x0, #0x0                   	// #0
  40264c:	add	x1, x1, #0xd50
  402650:	bl	401b50 <dcgettext@plt>
  402654:	mov	x1, x0
  402658:	mov	x0, x19
  40265c:	bl	401bb0 <fprintf@plt>
  402660:	ldr	x1, [x20, #24]
  402664:	mov	w2, #0x5                   	// #5
  402668:	ldr	x23, [x20]
  40266c:	mov	x0, #0x0                   	// #0
  402670:	bl	401b50 <dcgettext@plt>
  402674:	add	x22, x22, #0x1
  402678:	mov	x3, x0
  40267c:	mov	x2, x23
  402680:	mov	x1, x21
  402684:	mov	x0, x19
  402688:	bl	401bb0 <fprintf@plt>
  40268c:	add	x20, x20, #0x20
  402690:	cmp	x22, #0x4
  402694:	b.ne	402660 <ferror@plt+0xa70>  // b.any
  402698:	mov	w2, #0x5                   	// #5
  40269c:	adrp	x1, 404000 <ferror@plt+0x2410>
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	add	x1, x1, #0xd80
  4026a8:	bl	401b50 <dcgettext@plt>
  4026ac:	adrp	x1, 404000 <ferror@plt+0x2410>
  4026b0:	add	x1, x1, #0xda0
  4026b4:	bl	401b80 <printf@plt>
  4026b8:	mov	w0, #0x0                   	// #0
  4026bc:	bl	401840 <exit@plt>
  4026c0:	bl	402a18 <ferror@plt+0xe28>
  4026c4:	ldr	x3, [sp, #152]
  4026c8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4026cc:	adrp	x0, 404000 <ferror@plt+0x2410>
  4026d0:	add	x1, x1, #0xb08
  4026d4:	add	x0, x0, #0xe38
  4026d8:	mov	w2, #0x63                  	// #99
  4026dc:	bl	401b90 <__assert_fail@plt>
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4026e8:	mov	x0, #0x0                   	// #0
  4026ec:	add	x1, x1, #0xe50
  4026f0:	bl	401b50 <dcgettext@plt>
  4026f4:	mov	x1, x0
  4026f8:	mov	w0, #0x1                   	// #1
  4026fc:	bl	401bd0 <err@plt>
  402700:	mov	w2, #0x5                   	// #5
  402704:	adrp	x1, 404000 <ferror@plt+0x2410>
  402708:	mov	x0, #0x0                   	// #0
  40270c:	add	x1, x1, #0xf10
  402710:	bl	401b50 <dcgettext@plt>
  402714:	mov	x1, x0
  402718:	mov	w0, #0x1                   	// #1
  40271c:	bl	401bd0 <err@plt>
  402720:	mov	w2, #0x5                   	// #5
  402724:	adrp	x1, 404000 <ferror@plt+0x2410>
  402728:	add	x1, x1, #0xe00
  40272c:	bl	401b50 <dcgettext@plt>
  402730:	mov	x1, x0
  402734:	mov	w0, #0x1                   	// #1
  402738:	bl	401bd0 <err@plt>
  40273c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402740:	add	x1, x1, #0xde8
  402744:	mov	w2, #0x5                   	// #5
  402748:	mov	x0, #0x0                   	// #0
  40274c:	bl	401b50 <dcgettext@plt>
  402750:	bl	401b30 <warnx@plt>
  402754:	adrp	x0, 416000 <ferror@plt+0x14410>
  402758:	adrp	x1, 404000 <ferror@plt+0x2410>
  40275c:	mov	w2, #0x5                   	// #5
  402760:	add	x1, x1, #0xdb0
  402764:	ldr	x19, [x0, #608]
  402768:	b	4024b8 <ferror@plt+0x8c8>
  40276c:	mov	w2, #0x5                   	// #5
  402770:	adrp	x1, 404000 <ferror@plt+0x2410>
  402774:	add	x1, x1, #0xee0
  402778:	bl	401b50 <dcgettext@plt>
  40277c:	mov	x1, x0
  402780:	mov	w0, #0x1                   	// #1
  402784:	bl	401bd0 <err@plt>
  402788:	mov	x29, #0x0                   	// #0
  40278c:	mov	x30, #0x0                   	// #0
  402790:	mov	x5, x0
  402794:	ldr	x1, [sp]
  402798:	add	x2, sp, #0x8
  40279c:	mov	x6, sp
  4027a0:	movz	x0, #0x0, lsl #48
  4027a4:	movk	x0, #0x0, lsl #32
  4027a8:	movk	x0, #0x40, lsl #16
  4027ac:	movk	x0, #0x1c00
  4027b0:	movz	x3, #0x0, lsl #48
  4027b4:	movk	x3, #0x0, lsl #32
  4027b8:	movk	x3, #0x40, lsl #16
  4027bc:	movk	x3, #0x49f0
  4027c0:	movz	x4, #0x0, lsl #48
  4027c4:	movk	x4, #0x0, lsl #32
  4027c8:	movk	x4, #0x40, lsl #16
  4027cc:	movk	x4, #0x4a70
  4027d0:	bl	401960 <__libc_start_main@plt>
  4027d4:	bl	401a10 <abort@plt>
  4027d8:	adrp	x0, 415000 <ferror@plt+0x13410>
  4027dc:	ldr	x0, [x0, #4064]
  4027e0:	cbz	x0, 4027e8 <ferror@plt+0xbf8>
  4027e4:	b	401a00 <__gmon_start__@plt>
  4027e8:	ret
  4027ec:	nop
  4027f0:	adrp	x0, 416000 <ferror@plt+0x14410>
  4027f4:	add	x0, x0, #0x258
  4027f8:	adrp	x1, 416000 <ferror@plt+0x14410>
  4027fc:	add	x1, x1, #0x258
  402800:	cmp	x1, x0
  402804:	b.eq	40281c <ferror@plt+0xc2c>  // b.none
  402808:	adrp	x1, 404000 <ferror@plt+0x2410>
  40280c:	ldr	x1, [x1, #2728]
  402810:	cbz	x1, 40281c <ferror@plt+0xc2c>
  402814:	mov	x16, x1
  402818:	br	x16
  40281c:	ret
  402820:	adrp	x0, 416000 <ferror@plt+0x14410>
  402824:	add	x0, x0, #0x258
  402828:	adrp	x1, 416000 <ferror@plt+0x14410>
  40282c:	add	x1, x1, #0x258
  402830:	sub	x1, x1, x0
  402834:	lsr	x2, x1, #63
  402838:	add	x1, x2, x1, asr #3
  40283c:	cmp	xzr, x1, asr #1
  402840:	asr	x1, x1, #1
  402844:	b.eq	40285c <ferror@plt+0xc6c>  // b.none
  402848:	adrp	x2, 404000 <ferror@plt+0x2410>
  40284c:	ldr	x2, [x2, #2736]
  402850:	cbz	x2, 40285c <ferror@plt+0xc6c>
  402854:	mov	x16, x2
  402858:	br	x16
  40285c:	ret
  402860:	stp	x29, x30, [sp, #-32]!
  402864:	mov	x29, sp
  402868:	str	x19, [sp, #16]
  40286c:	adrp	x19, 416000 <ferror@plt+0x14410>
  402870:	ldrb	w0, [x19, #648]
  402874:	cbnz	w0, 402884 <ferror@plt+0xc94>
  402878:	bl	4027f0 <ferror@plt+0xc00>
  40287c:	mov	w0, #0x1                   	// #1
  402880:	strb	w0, [x19, #648]
  402884:	ldr	x19, [sp, #16]
  402888:	ldp	x29, x30, [sp], #32
  40288c:	ret
  402890:	b	402820 <ferror@plt+0xc30>
  402894:	nop
  402898:	stp	x29, x30, [sp, #-48]!
  40289c:	mov	x2, x1
  4028a0:	mov	x29, sp
  4028a4:	str	x21, [sp, #32]
  4028a8:	adrp	x21, 404000 <ferror@plt+0x2410>
  4028ac:	add	x21, x21, #0xab8
  4028b0:	stp	x19, x20, [sp, #16]
  4028b4:	mov	x19, x1
  4028b8:	mov	x20, x0
  4028bc:	mov	x1, x21
  4028c0:	bl	401ab0 <strncasecmp@plt>
  4028c4:	cbnz	w0, 4028d0 <ferror@plt+0xce0>
  4028c8:	ldrsb	w0, [x19, x21]
  4028cc:	cbz	w0, 402974 <ferror@plt+0xd84>
  4028d0:	adrp	x21, 404000 <ferror@plt+0x2410>
  4028d4:	add	x21, x21, #0xac0
  4028d8:	mov	x1, x21
  4028dc:	mov	x2, x19
  4028e0:	mov	x0, x20
  4028e4:	bl	401ab0 <strncasecmp@plt>
  4028e8:	cbnz	w0, 4028f4 <ferror@plt+0xd04>
  4028ec:	ldrsb	w0, [x19, x21]
  4028f0:	cbz	w0, 40297c <ferror@plt+0xd8c>
  4028f4:	adrp	x21, 404000 <ferror@plt+0x2410>
  4028f8:	add	x21, x21, #0xac8
  4028fc:	mov	x1, x21
  402900:	mov	x2, x19
  402904:	mov	x0, x20
  402908:	bl	401ab0 <strncasecmp@plt>
  40290c:	cbnz	w0, 402918 <ferror@plt+0xd28>
  402910:	ldrsb	w0, [x19, x21]
  402914:	cbz	w0, 402984 <ferror@plt+0xd94>
  402918:	adrp	x21, 404000 <ferror@plt+0x2410>
  40291c:	add	x21, x21, #0xad0
  402920:	mov	x1, x21
  402924:	mov	x2, x19
  402928:	mov	x0, x20
  40292c:	bl	401ab0 <strncasecmp@plt>
  402930:	cbz	w0, 402964 <ferror@plt+0xd74>
  402934:	mov	w2, #0x5                   	// #5
  402938:	adrp	x1, 404000 <ferror@plt+0x2410>
  40293c:	mov	x0, #0x0                   	// #0
  402940:	add	x1, x1, #0xad8
  402944:	bl	401b50 <dcgettext@plt>
  402948:	mov	x1, x20
  40294c:	bl	401b30 <warnx@plt>
  402950:	mov	w0, #0xffffffff            	// #-1
  402954:	ldp	x19, x20, [sp, #16]
  402958:	ldr	x21, [sp, #32]
  40295c:	ldp	x29, x30, [sp], #48
  402960:	ret
  402964:	ldrsb	w0, [x19, x21]
  402968:	cbnz	w0, 402934 <ferror@plt+0xd44>
  40296c:	mov	x0, #0x3                   	// #3
  402970:	b	402954 <ferror@plt+0xd64>
  402974:	mov	x0, #0x0                   	// #0
  402978:	b	402954 <ferror@plt+0xd64>
  40297c:	mov	x0, #0x1                   	// #1
  402980:	b	402954 <ferror@plt+0xd64>
  402984:	mov	x0, #0x2                   	// #2
  402988:	b	402954 <ferror@plt+0xd64>
  40298c:	nop
  402990:	stp	x29, x30, [sp, #-256]!
  402994:	mov	w9, #0xffffffd0            	// #-48
  402998:	mov	w8, #0xffffff80            	// #-128
  40299c:	mov	x29, sp
  4029a0:	add	x10, sp, #0xd0
  4029a4:	add	x11, sp, #0x100
  4029a8:	stp	x11, x11, [sp, #48]
  4029ac:	str	x10, [sp, #64]
  4029b0:	stp	w9, w8, [sp, #72]
  4029b4:	ldp	x10, x11, [sp, #48]
  4029b8:	stp	x10, x11, [sp, #16]
  4029bc:	ldp	x8, x9, [sp, #64]
  4029c0:	stp	x8, x9, [sp, #32]
  4029c4:	str	q0, [sp, #80]
  4029c8:	str	q1, [sp, #96]
  4029cc:	str	q2, [sp, #112]
  4029d0:	str	q3, [sp, #128]
  4029d4:	str	q4, [sp, #144]
  4029d8:	str	q5, [sp, #160]
  4029dc:	str	q6, [sp, #176]
  4029e0:	str	q7, [sp, #192]
  4029e4:	stp	x2, x3, [sp, #208]
  4029e8:	add	x2, sp, #0x10
  4029ec:	stp	x4, x5, [sp, #224]
  4029f0:	stp	x6, x7, [sp, #240]
  4029f4:	bl	401ac0 <vasprintf@plt>
  4029f8:	tbnz	w0, #31, 402a04 <ferror@plt+0xe14>
  4029fc:	ldp	x29, x30, [sp], #256
  402a00:	ret
  402a04:	adrp	x1, 404000 <ferror@plt+0x2410>
  402a08:	mov	w0, #0x1                   	// #1
  402a0c:	add	x1, x1, #0xaf0
  402a10:	bl	401bd0 <err@plt>
  402a14:	nop
  402a18:	stp	x29, x30, [sp, #-16]!
  402a1c:	adrp	x3, 404000 <ferror@plt+0x2410>
  402a20:	adrp	x1, 404000 <ferror@plt+0x2410>
  402a24:	mov	x29, sp
  402a28:	adrp	x0, 404000 <ferror@plt+0x2410>
  402a2c:	add	x3, x3, #0xff0
  402a30:	add	x1, x1, #0xb08
  402a34:	add	x0, x0, #0xb20
  402a38:	mov	w2, #0x64                  	// #100
  402a3c:	bl	401b90 <__assert_fail@plt>
  402a40:	stp	x29, x30, [sp, #-32]!
  402a44:	adrp	x0, 416000 <ferror@plt+0x14410>
  402a48:	mov	x29, sp
  402a4c:	stp	x19, x20, [sp, #16]
  402a50:	ldr	x20, [x0, #632]
  402a54:	bl	401ba0 <__errno_location@plt>
  402a58:	mov	x19, x0
  402a5c:	mov	x0, x20
  402a60:	str	wzr, [x19]
  402a64:	bl	401bf0 <ferror@plt>
  402a68:	cbz	w0, 402b08 <ferror@plt+0xf18>
  402a6c:	ldr	w0, [x19]
  402a70:	cmp	w0, #0x9
  402a74:	b.ne	402ab8 <ferror@plt+0xec8>  // b.any
  402a78:	adrp	x0, 416000 <ferror@plt+0x14410>
  402a7c:	ldr	x20, [x0, #608]
  402a80:	str	wzr, [x19]
  402a84:	mov	x0, x20
  402a88:	bl	401bf0 <ferror@plt>
  402a8c:	cbnz	w0, 402aa0 <ferror@plt+0xeb0>
  402a90:	mov	x0, x20
  402a94:	bl	401b10 <fflush@plt>
  402a98:	cbz	w0, 402ae8 <ferror@plt+0xef8>
  402a9c:	nop
  402aa0:	ldr	w0, [x19]
  402aa4:	cmp	w0, #0x9
  402aa8:	b.ne	402ae0 <ferror@plt+0xef0>  // b.any
  402aac:	ldp	x19, x20, [sp, #16]
  402ab0:	ldp	x29, x30, [sp], #32
  402ab4:	ret
  402ab8:	cmp	w0, #0x20
  402abc:	b.eq	402a78 <ferror@plt+0xe88>  // b.none
  402ac0:	adrp	x1, 404000 <ferror@plt+0x2410>
  402ac4:	mov	w2, #0x5                   	// #5
  402ac8:	add	x1, x1, #0xb48
  402acc:	cbz	w0, 402b34 <ferror@plt+0xf44>
  402ad0:	mov	x0, #0x0                   	// #0
  402ad4:	bl	401b50 <dcgettext@plt>
  402ad8:	bl	401a50 <warn@plt>
  402adc:	nop
  402ae0:	mov	w0, #0x1                   	// #1
  402ae4:	bl	4017f0 <_exit@plt>
  402ae8:	mov	x0, x20
  402aec:	bl	401900 <fileno@plt>
  402af0:	tbnz	w0, #31, 402aa0 <ferror@plt+0xeb0>
  402af4:	bl	401850 <dup@plt>
  402af8:	tbnz	w0, #31, 402aa0 <ferror@plt+0xeb0>
  402afc:	bl	4019f0 <close@plt>
  402b00:	cbz	w0, 402aac <ferror@plt+0xebc>
  402b04:	b	402aa0 <ferror@plt+0xeb0>
  402b08:	mov	x0, x20
  402b0c:	bl	401b10 <fflush@plt>
  402b10:	cbnz	w0, 402a6c <ferror@plt+0xe7c>
  402b14:	mov	x0, x20
  402b18:	bl	401900 <fileno@plt>
  402b1c:	tbnz	w0, #31, 402a6c <ferror@plt+0xe7c>
  402b20:	bl	401850 <dup@plt>
  402b24:	tbnz	w0, #31, 402a6c <ferror@plt+0xe7c>
  402b28:	bl	4019f0 <close@plt>
  402b2c:	cbz	w0, 402a78 <ferror@plt+0xe88>
  402b30:	b	402a6c <ferror@plt+0xe7c>
  402b34:	mov	x0, #0x0                   	// #0
  402b38:	bl	401b50 <dcgettext@plt>
  402b3c:	bl	401b30 <warnx@plt>
  402b40:	b	402ae0 <ferror@plt+0xef0>
  402b44:	nop
  402b48:	stp	x29, x30, [sp, #-32]!
  402b4c:	mov	x29, sp
  402b50:	stp	x19, x20, [sp, #16]
  402b54:	mov	x19, x1
  402b58:	mov	x20, x0
  402b5c:	bl	401ba0 <__errno_location@plt>
  402b60:	mov	x4, x0
  402b64:	adrp	x0, 416000 <ferror@plt+0x14410>
  402b68:	mov	w5, #0x22                  	// #34
  402b6c:	adrp	x1, 405000 <ferror@plt+0x3410>
  402b70:	mov	x3, x20
  402b74:	ldr	w0, [x0, #592]
  402b78:	mov	x2, x19
  402b7c:	str	w5, [x4]
  402b80:	add	x1, x1, #0x180
  402b84:	bl	401bd0 <err@plt>
  402b88:	adrp	x1, 416000 <ferror@plt+0x14410>
  402b8c:	str	w0, [x1, #592]
  402b90:	ret
  402b94:	nop
  402b98:	stp	x29, x30, [sp, #-128]!
  402b9c:	mov	x29, sp
  402ba0:	stp	x19, x20, [sp, #16]
  402ba4:	mov	x20, x0
  402ba8:	stp	x21, x22, [sp, #32]
  402bac:	mov	x22, x1
  402bb0:	stp	x23, x24, [sp, #48]
  402bb4:	mov	x23, x2
  402bb8:	str	xzr, [x1]
  402bbc:	bl	401ba0 <__errno_location@plt>
  402bc0:	mov	x21, x0
  402bc4:	cbz	x20, 402e60 <ferror@plt+0x1270>
  402bc8:	ldrsb	w19, [x20]
  402bcc:	cbz	w19, 402e60 <ferror@plt+0x1270>
  402bd0:	bl	401a60 <__ctype_b_loc@plt>
  402bd4:	mov	x24, x0
  402bd8:	ldr	x0, [x0]
  402bdc:	ubfiz	x1, x19, #1, #8
  402be0:	ldrh	w1, [x0, x1]
  402be4:	tbz	w1, #13, 402c00 <ferror@plt+0x1010>
  402be8:	mov	x1, x20
  402bec:	nop
  402bf0:	ldrsb	w19, [x1, #1]!
  402bf4:	ubfiz	x2, x19, #1, #8
  402bf8:	ldrh	w2, [x0, x2]
  402bfc:	tbnz	w2, #13, 402bf0 <ferror@plt+0x1000>
  402c00:	cmp	w19, #0x2d
  402c04:	b.eq	402e60 <ferror@plt+0x1270>  // b.none
  402c08:	stp	x25, x26, [sp, #64]
  402c0c:	mov	x0, x20
  402c10:	mov	w3, #0x0                   	// #0
  402c14:	stp	x27, x28, [sp, #80]
  402c18:	add	x27, sp, #0x78
  402c1c:	mov	x1, x27
  402c20:	str	wzr, [x21]
  402c24:	mov	w2, #0x0                   	// #0
  402c28:	str	xzr, [sp, #120]
  402c2c:	bl	4019a0 <__strtoul_internal@plt>
  402c30:	mov	x25, x0
  402c34:	ldr	x28, [sp, #120]
  402c38:	ldr	w0, [x21]
  402c3c:	cmp	x28, x20
  402c40:	b.eq	402e50 <ferror@plt+0x1260>  // b.none
  402c44:	cbnz	w0, 402e80 <ferror@plt+0x1290>
  402c48:	cbz	x28, 402ef4 <ferror@plt+0x1304>
  402c4c:	ldrsb	w0, [x28]
  402c50:	mov	w20, #0x0                   	// #0
  402c54:	mov	x26, #0x0                   	// #0
  402c58:	cbz	w0, 402ef4 <ferror@plt+0x1304>
  402c5c:	nop
  402c60:	ldrsb	w0, [x28, #1]
  402c64:	cmp	w0, #0x69
  402c68:	b.eq	402d14 <ferror@plt+0x1124>  // b.none
  402c6c:	and	w1, w0, #0xffffffdf
  402c70:	cmp	w1, #0x42
  402c74:	b.ne	402ee4 <ferror@plt+0x12f4>  // b.any
  402c78:	ldrsb	w0, [x28, #2]
  402c7c:	cbz	w0, 402f2c <ferror@plt+0x133c>
  402c80:	bl	4018f0 <localeconv@plt>
  402c84:	cbz	x0, 402e58 <ferror@plt+0x1268>
  402c88:	ldr	x1, [x0]
  402c8c:	cbz	x1, 402e58 <ferror@plt+0x1268>
  402c90:	mov	x0, x1
  402c94:	str	x1, [sp, #104]
  402c98:	bl	401810 <strlen@plt>
  402c9c:	mov	x19, x0
  402ca0:	cbnz	x26, 402e58 <ferror@plt+0x1268>
  402ca4:	ldrsb	w0, [x28]
  402ca8:	cbz	w0, 402e58 <ferror@plt+0x1268>
  402cac:	ldr	x1, [sp, #104]
  402cb0:	mov	x2, x19
  402cb4:	mov	x0, x1
  402cb8:	mov	x1, x28
  402cbc:	bl	401940 <strncmp@plt>
  402cc0:	cbnz	w0, 402e58 <ferror@plt+0x1268>
  402cc4:	ldrsb	w4, [x28, x19]
  402cc8:	add	x1, x28, x19
  402ccc:	cmp	w4, #0x30
  402cd0:	b.ne	402f08 <ferror@plt+0x1318>  // b.any
  402cd4:	add	w0, w20, #0x1
  402cd8:	mov	x19, x1
  402cdc:	nop
  402ce0:	sub	w3, w19, w1
  402ce4:	ldrsb	w4, [x19, #1]!
  402ce8:	add	w20, w3, w0
  402cec:	cmp	w4, #0x30
  402cf0:	b.eq	402ce0 <ferror@plt+0x10f0>  // b.none
  402cf4:	ldr	x0, [x24]
  402cf8:	ldrh	w0, [x0, w4, sxtw #1]
  402cfc:	tbnz	w0, #11, 402e94 <ferror@plt+0x12a4>
  402d00:	mov	x28, x19
  402d04:	str	x19, [sp, #120]
  402d08:	ldrsb	w0, [x28, #1]
  402d0c:	cmp	w0, #0x69
  402d10:	b.ne	402c6c <ferror@plt+0x107c>  // b.any
  402d14:	ldrsb	w0, [x28, #2]
  402d18:	and	w0, w0, #0xffffffdf
  402d1c:	cmp	w0, #0x42
  402d20:	b.ne	402c80 <ferror@plt+0x1090>  // b.any
  402d24:	ldrsb	w0, [x28, #3]
  402d28:	cbnz	w0, 402c80 <ferror@plt+0x1090>
  402d2c:	mov	x19, #0x400                 	// #1024
  402d30:	ldrsb	w27, [x28]
  402d34:	adrp	x24, 405000 <ferror@plt+0x3410>
  402d38:	add	x24, x24, #0x190
  402d3c:	mov	x0, x24
  402d40:	mov	w1, w27
  402d44:	bl	401af0 <strchr@plt>
  402d48:	cbz	x0, 402f34 <ferror@plt+0x1344>
  402d4c:	sub	x1, x0, x24
  402d50:	add	w1, w1, #0x1
  402d54:	cbz	w1, 402f50 <ferror@plt+0x1360>
  402d58:	umulh	x0, x25, x19
  402d5c:	cbnz	x0, 402f20 <ferror@plt+0x1330>
  402d60:	sub	w0, w1, #0x2
  402d64:	b	402d74 <ferror@plt+0x1184>
  402d68:	umulh	x2, x25, x19
  402d6c:	sub	w0, w0, #0x1
  402d70:	cbnz	x2, 402f20 <ferror@plt+0x1330>
  402d74:	mul	x25, x25, x19
  402d78:	cmn	w0, #0x1
  402d7c:	b.ne	402d68 <ferror@plt+0x1178>  // b.any
  402d80:	mov	w0, #0x0                   	// #0
  402d84:	cbz	x23, 402d8c <ferror@plt+0x119c>
  402d88:	str	w1, [x23]
  402d8c:	cmp	x26, #0x0
  402d90:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402d94:	b.eq	402e3c <ferror@plt+0x124c>  // b.none
  402d98:	sub	w1, w1, #0x2
  402d9c:	mov	x5, #0x1                   	// #1
  402da0:	b	402db0 <ferror@plt+0x11c0>
  402da4:	umulh	x2, x5, x19
  402da8:	sub	w1, w1, #0x1
  402dac:	cbnz	x2, 402dbc <ferror@plt+0x11cc>
  402db0:	mul	x5, x5, x19
  402db4:	cmn	w1, #0x1
  402db8:	b.ne	402da4 <ferror@plt+0x11b4>  // b.any
  402dbc:	cmp	x26, #0xa
  402dc0:	mov	x1, #0xa                   	// #10
  402dc4:	b.ls	402dd8 <ferror@plt+0x11e8>  // b.plast
  402dc8:	add	x1, x1, x1, lsl #2
  402dcc:	cmp	x26, x1, lsl #1
  402dd0:	lsl	x1, x1, #1
  402dd4:	b.hi	402dc8 <ferror@plt+0x11d8>  // b.pmore
  402dd8:	cbz	w20, 402df4 <ferror@plt+0x1204>
  402ddc:	mov	w2, #0x0                   	// #0
  402de0:	add	x1, x1, x1, lsl #2
  402de4:	add	w2, w2, #0x1
  402de8:	cmp	w20, w2
  402dec:	lsl	x1, x1, #1
  402df0:	b.ne	402de0 <ferror@plt+0x11f0>  // b.any
  402df4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402df8:	mov	x4, #0x1                   	// #1
  402dfc:	movk	x8, #0xcccd
  402e00:	umulh	x6, x26, x8
  402e04:	add	x7, x4, x4, lsl #2
  402e08:	mov	x3, x4
  402e0c:	cmp	x26, #0x9
  402e10:	lsl	x4, x7, #1
  402e14:	lsr	x2, x6, #3
  402e18:	add	x2, x2, x2, lsl #2
  402e1c:	sub	x2, x26, x2, lsl #1
  402e20:	lsr	x26, x6, #3
  402e24:	cbz	x2, 402e38 <ferror@plt+0x1248>
  402e28:	udiv	x3, x1, x3
  402e2c:	udiv	x2, x3, x2
  402e30:	udiv	x2, x5, x2
  402e34:	add	x25, x25, x2
  402e38:	b.hi	402e00 <ferror@plt+0x1210>  // b.pmore
  402e3c:	str	x25, [x22]
  402e40:	tbnz	w0, #31, 402f10 <ferror@plt+0x1320>
  402e44:	ldp	x25, x26, [sp, #64]
  402e48:	ldp	x27, x28, [sp, #80]
  402e4c:	b	402e6c <ferror@plt+0x127c>
  402e50:	cbnz	w0, 402e8c <ferror@plt+0x129c>
  402e54:	nop
  402e58:	ldp	x25, x26, [sp, #64]
  402e5c:	ldp	x27, x28, [sp, #80]
  402e60:	mov	w1, #0x16                  	// #22
  402e64:	mov	w0, #0xffffffea            	// #-22
  402e68:	str	w1, [x21]
  402e6c:	ldp	x19, x20, [sp, #16]
  402e70:	ldp	x21, x22, [sp, #32]
  402e74:	ldp	x23, x24, [sp, #48]
  402e78:	ldp	x29, x30, [sp], #128
  402e7c:	ret
  402e80:	sub	x1, x25, #0x1
  402e84:	cmn	x1, #0x3
  402e88:	b.ls	402c48 <ferror@plt+0x1058>  // b.plast
  402e8c:	neg	w0, w0
  402e90:	b	402e40 <ferror@plt+0x1250>
  402e94:	str	wzr, [x21]
  402e98:	mov	x1, x27
  402e9c:	mov	x0, x19
  402ea0:	mov	w3, #0x0                   	// #0
  402ea4:	mov	w2, #0x0                   	// #0
  402ea8:	str	xzr, [sp, #120]
  402eac:	bl	4019a0 <__strtoul_internal@plt>
  402eb0:	mov	x26, x0
  402eb4:	ldr	x28, [sp, #120]
  402eb8:	ldr	w0, [x21]
  402ebc:	cmp	x28, x19
  402ec0:	b.eq	402e50 <ferror@plt+0x1260>  // b.none
  402ec4:	cbz	w0, 402eec <ferror@plt+0x12fc>
  402ec8:	sub	x1, x26, #0x1
  402ecc:	cmn	x1, #0x3
  402ed0:	b.hi	402e8c <ferror@plt+0x129c>  // b.pmore
  402ed4:	cbz	x28, 402e58 <ferror@plt+0x1268>
  402ed8:	ldrsb	w0, [x28]
  402edc:	cbnz	w0, 402c60 <ferror@plt+0x1070>
  402ee0:	b	402e58 <ferror@plt+0x1268>
  402ee4:	cbnz	w0, 402c80 <ferror@plt+0x1090>
  402ee8:	b	402d2c <ferror@plt+0x113c>
  402eec:	cbnz	x26, 402ed4 <ferror@plt+0x12e4>
  402ef0:	b	402c60 <ferror@plt+0x1070>
  402ef4:	mov	w0, #0x0                   	// #0
  402ef8:	ldp	x27, x28, [sp, #80]
  402efc:	str	x25, [x22]
  402f00:	ldp	x25, x26, [sp, #64]
  402f04:	b	402e6c <ferror@plt+0x127c>
  402f08:	mov	x19, x1
  402f0c:	b	402cf4 <ferror@plt+0x1104>
  402f10:	neg	w1, w0
  402f14:	ldp	x25, x26, [sp, #64]
  402f18:	ldp	x27, x28, [sp, #80]
  402f1c:	b	402e68 <ferror@plt+0x1278>
  402f20:	mov	w0, #0xffffffde            	// #-34
  402f24:	cbnz	x23, 402d88 <ferror@plt+0x1198>
  402f28:	b	402d8c <ferror@plt+0x119c>
  402f2c:	mov	x19, #0x3e8                 	// #1000
  402f30:	b	402d30 <ferror@plt+0x1140>
  402f34:	adrp	x1, 405000 <ferror@plt+0x3410>
  402f38:	add	x24, x1, #0x1a0
  402f3c:	mov	x0, x24
  402f40:	mov	w1, w27
  402f44:	bl	401af0 <strchr@plt>
  402f48:	cbnz	x0, 402d4c <ferror@plt+0x115c>
  402f4c:	b	402e58 <ferror@plt+0x1268>
  402f50:	mov	w0, #0x0                   	// #0
  402f54:	cbnz	x23, 402d88 <ferror@plt+0x1198>
  402f58:	ldp	x27, x28, [sp, #80]
  402f5c:	str	x25, [x22]
  402f60:	ldp	x25, x26, [sp, #64]
  402f64:	b	402e6c <ferror@plt+0x127c>
  402f68:	mov	x2, #0x0                   	// #0
  402f6c:	b	402b98 <ferror@plt+0xfa8>
  402f70:	stp	x29, x30, [sp, #-48]!
  402f74:	mov	x29, sp
  402f78:	stp	x21, x22, [sp, #32]
  402f7c:	mov	x22, x1
  402f80:	cbz	x0, 402fe0 <ferror@plt+0x13f0>
  402f84:	mov	x21, x0
  402f88:	stp	x19, x20, [sp, #16]
  402f8c:	mov	x20, x0
  402f90:	b	402fac <ferror@plt+0x13bc>
  402f94:	bl	401a60 <__ctype_b_loc@plt>
  402f98:	ubfiz	x19, x19, #1, #8
  402f9c:	ldr	x2, [x0]
  402fa0:	ldrh	w2, [x2, x19]
  402fa4:	tbz	w2, #11, 402fb4 <ferror@plt+0x13c4>
  402fa8:	add	x20, x20, #0x1
  402fac:	ldrsb	w19, [x20]
  402fb0:	cbnz	w19, 402f94 <ferror@plt+0x13a4>
  402fb4:	cbz	x22, 402fbc <ferror@plt+0x13cc>
  402fb8:	str	x20, [x22]
  402fbc:	cmp	x20, x21
  402fc0:	b.ls	402ff8 <ferror@plt+0x1408>  // b.plast
  402fc4:	ldrsb	w1, [x20]
  402fc8:	mov	w0, #0x1                   	// #1
  402fcc:	ldp	x19, x20, [sp, #16]
  402fd0:	cbnz	w1, 402fe8 <ferror@plt+0x13f8>
  402fd4:	ldp	x21, x22, [sp, #32]
  402fd8:	ldp	x29, x30, [sp], #48
  402fdc:	ret
  402fe0:	cbz	x1, 402fe8 <ferror@plt+0x13f8>
  402fe4:	str	xzr, [x1]
  402fe8:	mov	w0, #0x0                   	// #0
  402fec:	ldp	x21, x22, [sp, #32]
  402ff0:	ldp	x29, x30, [sp], #48
  402ff4:	ret
  402ff8:	mov	w0, #0x0                   	// #0
  402ffc:	ldp	x19, x20, [sp, #16]
  403000:	b	402fec <ferror@plt+0x13fc>
  403004:	nop
  403008:	stp	x29, x30, [sp, #-48]!
  40300c:	mov	x29, sp
  403010:	stp	x21, x22, [sp, #32]
  403014:	mov	x22, x1
  403018:	cbz	x0, 403078 <ferror@plt+0x1488>
  40301c:	mov	x21, x0
  403020:	stp	x19, x20, [sp, #16]
  403024:	mov	x20, x0
  403028:	b	403044 <ferror@plt+0x1454>
  40302c:	bl	401a60 <__ctype_b_loc@plt>
  403030:	ubfiz	x19, x19, #1, #8
  403034:	ldr	x2, [x0]
  403038:	ldrh	w2, [x2, x19]
  40303c:	tbz	w2, #12, 40304c <ferror@plt+0x145c>
  403040:	add	x20, x20, #0x1
  403044:	ldrsb	w19, [x20]
  403048:	cbnz	w19, 40302c <ferror@plt+0x143c>
  40304c:	cbz	x22, 403054 <ferror@plt+0x1464>
  403050:	str	x20, [x22]
  403054:	cmp	x20, x21
  403058:	b.ls	403090 <ferror@plt+0x14a0>  // b.plast
  40305c:	ldrsb	w1, [x20]
  403060:	mov	w0, #0x1                   	// #1
  403064:	ldp	x19, x20, [sp, #16]
  403068:	cbnz	w1, 403080 <ferror@plt+0x1490>
  40306c:	ldp	x21, x22, [sp, #32]
  403070:	ldp	x29, x30, [sp], #48
  403074:	ret
  403078:	cbz	x1, 403080 <ferror@plt+0x1490>
  40307c:	str	xzr, [x1]
  403080:	mov	w0, #0x0                   	// #0
  403084:	ldp	x21, x22, [sp, #32]
  403088:	ldp	x29, x30, [sp], #48
  40308c:	ret
  403090:	mov	w0, #0x0                   	// #0
  403094:	ldp	x19, x20, [sp, #16]
  403098:	b	403084 <ferror@plt+0x1494>
  40309c:	nop
  4030a0:	stp	x29, x30, [sp, #-128]!
  4030a4:	mov	x29, sp
  4030a8:	stp	x19, x20, [sp, #16]
  4030ac:	mov	x19, x0
  4030b0:	mov	x20, x1
  4030b4:	mov	w0, #0xffffffd0            	// #-48
  4030b8:	add	x1, sp, #0x50
  4030bc:	stp	x21, x22, [sp, #32]
  4030c0:	add	x21, sp, #0x80
  4030c4:	stp	x21, x21, [sp, #48]
  4030c8:	str	x1, [sp, #64]
  4030cc:	stp	w0, wzr, [sp, #72]
  4030d0:	stp	x2, x3, [sp, #80]
  4030d4:	stp	x4, x5, [sp, #96]
  4030d8:	stp	x6, x7, [sp, #112]
  4030dc:	b	403124 <ferror@plt+0x1534>
  4030e0:	ldr	x1, [x0]
  4030e4:	add	x2, x0, #0xf
  4030e8:	and	x2, x2, #0xfffffffffffffff8
  4030ec:	str	x2, [sp, #48]
  4030f0:	cbz	x1, 403170 <ferror@plt+0x1580>
  4030f4:	add	x0, x2, #0xf
  4030f8:	and	x0, x0, #0xfffffffffffffff8
  4030fc:	str	x0, [sp, #48]
  403100:	ldr	x22, [x2]
  403104:	cbz	x22, 403170 <ferror@plt+0x1580>
  403108:	mov	x0, x19
  40310c:	bl	401a40 <strcmp@plt>
  403110:	cbz	w0, 403194 <ferror@plt+0x15a4>
  403114:	mov	x1, x22
  403118:	mov	x0, x19
  40311c:	bl	401a40 <strcmp@plt>
  403120:	cbz	w0, 403198 <ferror@plt+0x15a8>
  403124:	ldr	w3, [sp, #72]
  403128:	ldr	x0, [sp, #48]
  40312c:	tbz	w3, #31, 4030e0 <ferror@plt+0x14f0>
  403130:	add	w2, w3, #0x8
  403134:	str	w2, [sp, #72]
  403138:	cmp	w2, #0x0
  40313c:	b.gt	4030e0 <ferror@plt+0x14f0>
  403140:	ldr	x1, [x21, w3, sxtw]
  403144:	cbz	x1, 403170 <ferror@plt+0x1580>
  403148:	cbz	w2, 4031a8 <ferror@plt+0x15b8>
  40314c:	add	w3, w3, #0x10
  403150:	str	w3, [sp, #72]
  403154:	cmp	w3, #0x0
  403158:	b.le	40318c <ferror@plt+0x159c>
  40315c:	add	x3, x0, #0xf
  403160:	mov	x2, x0
  403164:	and	x0, x3, #0xfffffffffffffff8
  403168:	str	x0, [sp, #48]
  40316c:	b	403100 <ferror@plt+0x1510>
  403170:	adrp	x0, 416000 <ferror@plt+0x14410>
  403174:	adrp	x1, 405000 <ferror@plt+0x3410>
  403178:	mov	x3, x19
  40317c:	mov	x2, x20
  403180:	ldr	w0, [x0, #592]
  403184:	add	x1, x1, #0x180
  403188:	bl	401b60 <errx@plt>
  40318c:	add	x2, x21, w2, sxtw
  403190:	b	403100 <ferror@plt+0x1510>
  403194:	mov	w0, #0x1                   	// #1
  403198:	ldp	x19, x20, [sp, #16]
  40319c:	ldp	x21, x22, [sp, #32]
  4031a0:	ldp	x29, x30, [sp], #128
  4031a4:	ret
  4031a8:	mov	x2, x0
  4031ac:	b	4030f4 <ferror@plt+0x1504>
  4031b0:	cbz	x1, 4031dc <ferror@plt+0x15ec>
  4031b4:	add	x3, x0, x1
  4031b8:	sxtb	w2, w2
  4031bc:	b	4031d0 <ferror@plt+0x15e0>
  4031c0:	b.eq	4031e0 <ferror@plt+0x15f0>  // b.none
  4031c4:	add	x0, x0, #0x1
  4031c8:	cmp	x3, x0
  4031cc:	b.eq	4031dc <ferror@plt+0x15ec>  // b.none
  4031d0:	ldrsb	w1, [x0]
  4031d4:	cmp	w2, w1
  4031d8:	cbnz	w1, 4031c0 <ferror@plt+0x15d0>
  4031dc:	mov	x0, #0x0                   	// #0
  4031e0:	ret
  4031e4:	nop
  4031e8:	stp	x29, x30, [sp, #-64]!
  4031ec:	mov	x29, sp
  4031f0:	stp	x19, x20, [sp, #16]
  4031f4:	mov	x19, x0
  4031f8:	stp	x21, x22, [sp, #32]
  4031fc:	mov	x21, x1
  403200:	adrp	x22, 416000 <ferror@plt+0x14410>
  403204:	str	xzr, [sp, #56]
  403208:	bl	401ba0 <__errno_location@plt>
  40320c:	str	wzr, [x0]
  403210:	cbz	x19, 403224 <ferror@plt+0x1634>
  403214:	mov	x20, x0
  403218:	ldrsb	w0, [x19]
  40321c:	adrp	x22, 416000 <ferror@plt+0x14410>
  403220:	cbnz	w0, 40323c <ferror@plt+0x164c>
  403224:	ldr	w0, [x22, #592]
  403228:	adrp	x1, 405000 <ferror@plt+0x3410>
  40322c:	mov	x3, x19
  403230:	mov	x2, x21
  403234:	add	x1, x1, #0x180
  403238:	bl	401b60 <errx@plt>
  40323c:	add	x1, sp, #0x38
  403240:	mov	x0, x19
  403244:	mov	w3, #0x0                   	// #0
  403248:	mov	w2, #0xa                   	// #10
  40324c:	bl	4019a0 <__strtoul_internal@plt>
  403250:	ldr	w1, [x20]
  403254:	cbnz	w1, 403298 <ferror@plt+0x16a8>
  403258:	ldr	x1, [sp, #56]
  40325c:	cmp	x19, x1
  403260:	b.eq	403224 <ferror@plt+0x1634>  // b.none
  403264:	cbz	x1, 403270 <ferror@plt+0x1680>
  403268:	ldrsb	w1, [x1]
  40326c:	cbnz	w1, 403224 <ferror@plt+0x1634>
  403270:	mov	x1, #0xffffffff            	// #4294967295
  403274:	cmp	x0, x1
  403278:	b.hi	4032b8 <ferror@plt+0x16c8>  // b.pmore
  40327c:	mov	x1, #0xffff                	// #65535
  403280:	cmp	x0, x1
  403284:	b.hi	4032c4 <ferror@plt+0x16d4>  // b.pmore
  403288:	ldp	x19, x20, [sp, #16]
  40328c:	ldp	x21, x22, [sp, #32]
  403290:	ldp	x29, x30, [sp], #64
  403294:	ret
  403298:	ldr	w0, [x22, #592]
  40329c:	cmp	w1, #0x22
  4032a0:	b.ne	403224 <ferror@plt+0x1634>  // b.any
  4032a4:	adrp	x1, 405000 <ferror@plt+0x3410>
  4032a8:	mov	x3, x19
  4032ac:	mov	x2, x21
  4032b0:	add	x1, x1, #0x180
  4032b4:	bl	401bd0 <err@plt>
  4032b8:	mov	x1, x21
  4032bc:	mov	x0, x19
  4032c0:	bl	402b48 <ferror@plt+0xf58>
  4032c4:	mov	x1, x21
  4032c8:	mov	x0, x19
  4032cc:	bl	402b48 <ferror@plt+0xf58>
  4032d0:	stp	x29, x30, [sp, #-64]!
  4032d4:	mov	x29, sp
  4032d8:	stp	x19, x20, [sp, #16]
  4032dc:	mov	x19, x0
  4032e0:	stp	x21, x22, [sp, #32]
  4032e4:	mov	x21, x1
  4032e8:	adrp	x22, 416000 <ferror@plt+0x14410>
  4032ec:	str	xzr, [sp, #56]
  4032f0:	bl	401ba0 <__errno_location@plt>
  4032f4:	str	wzr, [x0]
  4032f8:	cbz	x19, 40330c <ferror@plt+0x171c>
  4032fc:	mov	x20, x0
  403300:	ldrsb	w0, [x19]
  403304:	adrp	x22, 416000 <ferror@plt+0x14410>
  403308:	cbnz	w0, 403324 <ferror@plt+0x1734>
  40330c:	ldr	w0, [x22, #592]
  403310:	adrp	x1, 405000 <ferror@plt+0x3410>
  403314:	mov	x3, x19
  403318:	mov	x2, x21
  40331c:	add	x1, x1, #0x180
  403320:	bl	401b60 <errx@plt>
  403324:	add	x1, sp, #0x38
  403328:	mov	x0, x19
  40332c:	mov	w3, #0x0                   	// #0
  403330:	mov	w2, #0x10                  	// #16
  403334:	bl	4019a0 <__strtoul_internal@plt>
  403338:	ldr	w1, [x20]
  40333c:	cbnz	w1, 403380 <ferror@plt+0x1790>
  403340:	ldr	x1, [sp, #56]
  403344:	cmp	x19, x1
  403348:	b.eq	40330c <ferror@plt+0x171c>  // b.none
  40334c:	cbz	x1, 403358 <ferror@plt+0x1768>
  403350:	ldrsb	w1, [x1]
  403354:	cbnz	w1, 40330c <ferror@plt+0x171c>
  403358:	mov	x1, #0xffffffff            	// #4294967295
  40335c:	cmp	x0, x1
  403360:	b.hi	4033a0 <ferror@plt+0x17b0>  // b.pmore
  403364:	mov	x1, #0xffff                	// #65535
  403368:	cmp	x0, x1
  40336c:	b.hi	4033ac <ferror@plt+0x17bc>  // b.pmore
  403370:	ldp	x19, x20, [sp, #16]
  403374:	ldp	x21, x22, [sp, #32]
  403378:	ldp	x29, x30, [sp], #64
  40337c:	ret
  403380:	ldr	w0, [x22, #592]
  403384:	cmp	w1, #0x22
  403388:	b.ne	40330c <ferror@plt+0x171c>  // b.any
  40338c:	adrp	x1, 405000 <ferror@plt+0x3410>
  403390:	mov	x3, x19
  403394:	mov	x2, x21
  403398:	add	x1, x1, #0x180
  40339c:	bl	401bd0 <err@plt>
  4033a0:	mov	x1, x21
  4033a4:	mov	x0, x19
  4033a8:	bl	402b48 <ferror@plt+0xf58>
  4033ac:	mov	x1, x21
  4033b0:	mov	x0, x19
  4033b4:	bl	402b48 <ferror@plt+0xf58>
  4033b8:	stp	x29, x30, [sp, #-64]!
  4033bc:	mov	x29, sp
  4033c0:	stp	x19, x20, [sp, #16]
  4033c4:	mov	x19, x0
  4033c8:	stp	x21, x22, [sp, #32]
  4033cc:	mov	x21, x1
  4033d0:	adrp	x22, 416000 <ferror@plt+0x14410>
  4033d4:	str	xzr, [sp, #56]
  4033d8:	bl	401ba0 <__errno_location@plt>
  4033dc:	str	wzr, [x0]
  4033e0:	cbz	x19, 4033f4 <ferror@plt+0x1804>
  4033e4:	mov	x20, x0
  4033e8:	ldrsb	w0, [x19]
  4033ec:	adrp	x22, 416000 <ferror@plt+0x14410>
  4033f0:	cbnz	w0, 40340c <ferror@plt+0x181c>
  4033f4:	ldr	w0, [x22, #592]
  4033f8:	adrp	x1, 405000 <ferror@plt+0x3410>
  4033fc:	mov	x3, x19
  403400:	mov	x2, x21
  403404:	add	x1, x1, #0x180
  403408:	bl	401b60 <errx@plt>
  40340c:	add	x1, sp, #0x38
  403410:	mov	x0, x19
  403414:	mov	w3, #0x0                   	// #0
  403418:	mov	w2, #0xa                   	// #10
  40341c:	bl	4019a0 <__strtoul_internal@plt>
  403420:	ldr	w1, [x20]
  403424:	cbnz	w1, 40345c <ferror@plt+0x186c>
  403428:	ldr	x1, [sp, #56]
  40342c:	cmp	x19, x1
  403430:	b.eq	4033f4 <ferror@plt+0x1804>  // b.none
  403434:	cbz	x1, 403440 <ferror@plt+0x1850>
  403438:	ldrsb	w1, [x1]
  40343c:	cbnz	w1, 4033f4 <ferror@plt+0x1804>
  403440:	mov	x1, #0xffffffff            	// #4294967295
  403444:	cmp	x0, x1
  403448:	b.hi	40347c <ferror@plt+0x188c>  // b.pmore
  40344c:	ldp	x19, x20, [sp, #16]
  403450:	ldp	x21, x22, [sp, #32]
  403454:	ldp	x29, x30, [sp], #64
  403458:	ret
  40345c:	ldr	w0, [x22, #592]
  403460:	cmp	w1, #0x22
  403464:	b.ne	4033f4 <ferror@plt+0x1804>  // b.any
  403468:	adrp	x1, 405000 <ferror@plt+0x3410>
  40346c:	mov	x3, x19
  403470:	mov	x2, x21
  403474:	add	x1, x1, #0x180
  403478:	bl	401bd0 <err@plt>
  40347c:	mov	x1, x21
  403480:	mov	x0, x19
  403484:	bl	402b48 <ferror@plt+0xf58>
  403488:	stp	x29, x30, [sp, #-64]!
  40348c:	mov	x29, sp
  403490:	stp	x19, x20, [sp, #16]
  403494:	mov	x19, x0
  403498:	stp	x21, x22, [sp, #32]
  40349c:	mov	x21, x1
  4034a0:	adrp	x22, 416000 <ferror@plt+0x14410>
  4034a4:	str	xzr, [sp, #56]
  4034a8:	bl	401ba0 <__errno_location@plt>
  4034ac:	str	wzr, [x0]
  4034b0:	cbz	x19, 4034c4 <ferror@plt+0x18d4>
  4034b4:	mov	x20, x0
  4034b8:	ldrsb	w0, [x19]
  4034bc:	adrp	x22, 416000 <ferror@plt+0x14410>
  4034c0:	cbnz	w0, 4034dc <ferror@plt+0x18ec>
  4034c4:	ldr	w0, [x22, #592]
  4034c8:	adrp	x1, 405000 <ferror@plt+0x3410>
  4034cc:	mov	x3, x19
  4034d0:	mov	x2, x21
  4034d4:	add	x1, x1, #0x180
  4034d8:	bl	401b60 <errx@plt>
  4034dc:	add	x1, sp, #0x38
  4034e0:	mov	x0, x19
  4034e4:	mov	w3, #0x0                   	// #0
  4034e8:	mov	w2, #0x10                  	// #16
  4034ec:	bl	4019a0 <__strtoul_internal@plt>
  4034f0:	ldr	w1, [x20]
  4034f4:	cbnz	w1, 40352c <ferror@plt+0x193c>
  4034f8:	ldr	x1, [sp, #56]
  4034fc:	cmp	x19, x1
  403500:	b.eq	4034c4 <ferror@plt+0x18d4>  // b.none
  403504:	cbz	x1, 403510 <ferror@plt+0x1920>
  403508:	ldrsb	w1, [x1]
  40350c:	cbnz	w1, 4034c4 <ferror@plt+0x18d4>
  403510:	mov	x1, #0xffffffff            	// #4294967295
  403514:	cmp	x0, x1
  403518:	b.hi	40354c <ferror@plt+0x195c>  // b.pmore
  40351c:	ldp	x19, x20, [sp, #16]
  403520:	ldp	x21, x22, [sp, #32]
  403524:	ldp	x29, x30, [sp], #64
  403528:	ret
  40352c:	ldr	w0, [x22, #592]
  403530:	cmp	w1, #0x22
  403534:	b.ne	4034c4 <ferror@plt+0x18d4>  // b.any
  403538:	adrp	x1, 405000 <ferror@plt+0x3410>
  40353c:	mov	x3, x19
  403540:	mov	x2, x21
  403544:	add	x1, x1, #0x180
  403548:	bl	401bd0 <err@plt>
  40354c:	mov	x1, x21
  403550:	mov	x0, x19
  403554:	bl	402b48 <ferror@plt+0xf58>
  403558:	stp	x29, x30, [sp, #-64]!
  40355c:	mov	x29, sp
  403560:	stp	x19, x20, [sp, #16]
  403564:	mov	x19, x0
  403568:	stp	x21, x22, [sp, #32]
  40356c:	mov	x21, x1
  403570:	adrp	x22, 416000 <ferror@plt+0x14410>
  403574:	str	xzr, [sp, #56]
  403578:	bl	401ba0 <__errno_location@plt>
  40357c:	str	wzr, [x0]
  403580:	cbz	x19, 403594 <ferror@plt+0x19a4>
  403584:	mov	x20, x0
  403588:	ldrsb	w0, [x19]
  40358c:	adrp	x22, 416000 <ferror@plt+0x14410>
  403590:	cbnz	w0, 4035ac <ferror@plt+0x19bc>
  403594:	ldr	w0, [x22, #592]
  403598:	adrp	x1, 405000 <ferror@plt+0x3410>
  40359c:	mov	x3, x19
  4035a0:	mov	x2, x21
  4035a4:	add	x1, x1, #0x180
  4035a8:	bl	401b60 <errx@plt>
  4035ac:	add	x1, sp, #0x38
  4035b0:	mov	x0, x19
  4035b4:	mov	w3, #0x0                   	// #0
  4035b8:	mov	w2, #0xa                   	// #10
  4035bc:	bl	401930 <__strtol_internal@plt>
  4035c0:	ldr	w1, [x20]
  4035c4:	cbnz	w1, 4035f0 <ferror@plt+0x1a00>
  4035c8:	ldr	x1, [sp, #56]
  4035cc:	cmp	x1, x19
  4035d0:	b.eq	403594 <ferror@plt+0x19a4>  // b.none
  4035d4:	cbz	x1, 4035e0 <ferror@plt+0x19f0>
  4035d8:	ldrsb	w1, [x1]
  4035dc:	cbnz	w1, 403594 <ferror@plt+0x19a4>
  4035e0:	ldp	x19, x20, [sp, #16]
  4035e4:	ldp	x21, x22, [sp, #32]
  4035e8:	ldp	x29, x30, [sp], #64
  4035ec:	ret
  4035f0:	ldr	w0, [x22, #592]
  4035f4:	cmp	w1, #0x22
  4035f8:	b.ne	403594 <ferror@plt+0x19a4>  // b.any
  4035fc:	adrp	x1, 405000 <ferror@plt+0x3410>
  403600:	mov	x3, x19
  403604:	mov	x2, x21
  403608:	add	x1, x1, #0x180
  40360c:	bl	401bd0 <err@plt>
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	mov	x29, sp
  403618:	stp	x19, x20, [sp, #16]
  40361c:	mov	x19, x1
  403620:	mov	x20, x0
  403624:	bl	403558 <ferror@plt+0x1968>
  403628:	mov	x2, #0x80000000            	// #2147483648
  40362c:	add	x2, x0, x2
  403630:	mov	x1, #0xffffffff            	// #4294967295
  403634:	cmp	x2, x1
  403638:	b.hi	403648 <ferror@plt+0x1a58>  // b.pmore
  40363c:	ldp	x19, x20, [sp, #16]
  403640:	ldp	x29, x30, [sp], #32
  403644:	ret
  403648:	bl	401ba0 <__errno_location@plt>
  40364c:	mov	x4, x0
  403650:	adrp	x0, 416000 <ferror@plt+0x14410>
  403654:	mov	w5, #0x22                  	// #34
  403658:	adrp	x1, 405000 <ferror@plt+0x3410>
  40365c:	mov	x3, x20
  403660:	ldr	w0, [x0, #592]
  403664:	mov	x2, x19
  403668:	str	w5, [x4]
  40366c:	add	x1, x1, #0x180
  403670:	bl	401bd0 <err@plt>
  403674:	nop
  403678:	stp	x29, x30, [sp, #-32]!
  40367c:	mov	x29, sp
  403680:	stp	x19, x20, [sp, #16]
  403684:	mov	x19, x1
  403688:	mov	x20, x0
  40368c:	bl	403610 <ferror@plt+0x1a20>
  403690:	add	w2, w0, #0x8, lsl #12
  403694:	mov	w1, #0xffff                	// #65535
  403698:	cmp	w2, w1
  40369c:	b.hi	4036ac <ferror@plt+0x1abc>  // b.pmore
  4036a0:	ldp	x19, x20, [sp, #16]
  4036a4:	ldp	x29, x30, [sp], #32
  4036a8:	ret
  4036ac:	bl	401ba0 <__errno_location@plt>
  4036b0:	mov	x4, x0
  4036b4:	adrp	x0, 416000 <ferror@plt+0x14410>
  4036b8:	mov	w5, #0x22                  	// #34
  4036bc:	adrp	x1, 405000 <ferror@plt+0x3410>
  4036c0:	mov	x3, x20
  4036c4:	ldr	w0, [x0, #592]
  4036c8:	mov	x2, x19
  4036cc:	str	w5, [x4]
  4036d0:	add	x1, x1, #0x180
  4036d4:	bl	401bd0 <err@plt>
  4036d8:	stp	x29, x30, [sp, #-64]!
  4036dc:	mov	x29, sp
  4036e0:	stp	x19, x20, [sp, #16]
  4036e4:	mov	x19, x0
  4036e8:	stp	x21, x22, [sp, #32]
  4036ec:	mov	x21, x1
  4036f0:	adrp	x22, 416000 <ferror@plt+0x14410>
  4036f4:	str	xzr, [sp, #56]
  4036f8:	bl	401ba0 <__errno_location@plt>
  4036fc:	str	wzr, [x0]
  403700:	cbz	x19, 403714 <ferror@plt+0x1b24>
  403704:	mov	x20, x0
  403708:	ldrsb	w0, [x19]
  40370c:	adrp	x22, 416000 <ferror@plt+0x14410>
  403710:	cbnz	w0, 40372c <ferror@plt+0x1b3c>
  403714:	ldr	w0, [x22, #592]
  403718:	adrp	x1, 405000 <ferror@plt+0x3410>
  40371c:	mov	x3, x19
  403720:	mov	x2, x21
  403724:	add	x1, x1, #0x180
  403728:	bl	401b60 <errx@plt>
  40372c:	add	x1, sp, #0x38
  403730:	mov	x0, x19
  403734:	mov	w3, #0x0                   	// #0
  403738:	mov	w2, #0xa                   	// #10
  40373c:	bl	4019a0 <__strtoul_internal@plt>
  403740:	ldr	w1, [x20]
  403744:	cbnz	w1, 403770 <ferror@plt+0x1b80>
  403748:	ldr	x1, [sp, #56]
  40374c:	cmp	x19, x1
  403750:	b.eq	403714 <ferror@plt+0x1b24>  // b.none
  403754:	cbz	x1, 403760 <ferror@plt+0x1b70>
  403758:	ldrsb	w1, [x1]
  40375c:	cbnz	w1, 403714 <ferror@plt+0x1b24>
  403760:	ldp	x19, x20, [sp, #16]
  403764:	ldp	x21, x22, [sp, #32]
  403768:	ldp	x29, x30, [sp], #64
  40376c:	ret
  403770:	ldr	w0, [x22, #592]
  403774:	cmp	w1, #0x22
  403778:	b.ne	403714 <ferror@plt+0x1b24>  // b.any
  40377c:	adrp	x1, 405000 <ferror@plt+0x3410>
  403780:	mov	x3, x19
  403784:	mov	x2, x21
  403788:	add	x1, x1, #0x180
  40378c:	bl	401bd0 <err@plt>
  403790:	stp	x29, x30, [sp, #-64]!
  403794:	mov	x29, sp
  403798:	stp	x19, x20, [sp, #16]
  40379c:	mov	x19, x0
  4037a0:	stp	x21, x22, [sp, #32]
  4037a4:	mov	x21, x1
  4037a8:	adrp	x22, 416000 <ferror@plt+0x14410>
  4037ac:	str	xzr, [sp, #56]
  4037b0:	bl	401ba0 <__errno_location@plt>
  4037b4:	str	wzr, [x0]
  4037b8:	cbz	x19, 4037cc <ferror@plt+0x1bdc>
  4037bc:	mov	x20, x0
  4037c0:	ldrsb	w0, [x19]
  4037c4:	adrp	x22, 416000 <ferror@plt+0x14410>
  4037c8:	cbnz	w0, 4037e4 <ferror@plt+0x1bf4>
  4037cc:	ldr	w0, [x22, #592]
  4037d0:	adrp	x1, 405000 <ferror@plt+0x3410>
  4037d4:	mov	x3, x19
  4037d8:	mov	x2, x21
  4037dc:	add	x1, x1, #0x180
  4037e0:	bl	401b60 <errx@plt>
  4037e4:	add	x1, sp, #0x38
  4037e8:	mov	x0, x19
  4037ec:	mov	w3, #0x0                   	// #0
  4037f0:	mov	w2, #0x10                  	// #16
  4037f4:	bl	4019a0 <__strtoul_internal@plt>
  4037f8:	ldr	w1, [x20]
  4037fc:	cbnz	w1, 403828 <ferror@plt+0x1c38>
  403800:	ldr	x1, [sp, #56]
  403804:	cmp	x19, x1
  403808:	b.eq	4037cc <ferror@plt+0x1bdc>  // b.none
  40380c:	cbz	x1, 403818 <ferror@plt+0x1c28>
  403810:	ldrsb	w1, [x1]
  403814:	cbnz	w1, 4037cc <ferror@plt+0x1bdc>
  403818:	ldp	x19, x20, [sp, #16]
  40381c:	ldp	x21, x22, [sp, #32]
  403820:	ldp	x29, x30, [sp], #64
  403824:	ret
  403828:	ldr	w0, [x22, #592]
  40382c:	cmp	w1, #0x22
  403830:	b.ne	4037cc <ferror@plt+0x1bdc>  // b.any
  403834:	adrp	x1, 405000 <ferror@plt+0x3410>
  403838:	mov	x3, x19
  40383c:	mov	x2, x21
  403840:	add	x1, x1, #0x180
  403844:	bl	401bd0 <err@plt>
  403848:	stp	x29, x30, [sp, #-64]!
  40384c:	mov	x29, sp
  403850:	stp	x19, x20, [sp, #16]
  403854:	mov	x19, x0
  403858:	stp	x21, x22, [sp, #32]
  40385c:	mov	x21, x1
  403860:	adrp	x22, 416000 <ferror@plt+0x14410>
  403864:	str	xzr, [sp, #56]
  403868:	bl	401ba0 <__errno_location@plt>
  40386c:	str	wzr, [x0]
  403870:	cbz	x19, 403884 <ferror@plt+0x1c94>
  403874:	mov	x20, x0
  403878:	ldrsb	w0, [x19]
  40387c:	adrp	x22, 416000 <ferror@plt+0x14410>
  403880:	cbnz	w0, 40389c <ferror@plt+0x1cac>
  403884:	ldr	w0, [x22, #592]
  403888:	adrp	x1, 405000 <ferror@plt+0x3410>
  40388c:	mov	x3, x19
  403890:	mov	x2, x21
  403894:	add	x1, x1, #0x180
  403898:	bl	401b60 <errx@plt>
  40389c:	mov	x0, x19
  4038a0:	add	x1, sp, #0x38
  4038a4:	bl	401880 <strtod@plt>
  4038a8:	ldr	w0, [x20]
  4038ac:	cbnz	w0, 4038d8 <ferror@plt+0x1ce8>
  4038b0:	ldr	x0, [sp, #56]
  4038b4:	cmp	x0, x19
  4038b8:	b.eq	403884 <ferror@plt+0x1c94>  // b.none
  4038bc:	cbz	x0, 4038c8 <ferror@plt+0x1cd8>
  4038c0:	ldrsb	w0, [x0]
  4038c4:	cbnz	w0, 403884 <ferror@plt+0x1c94>
  4038c8:	ldp	x19, x20, [sp, #16]
  4038cc:	ldp	x21, x22, [sp, #32]
  4038d0:	ldp	x29, x30, [sp], #64
  4038d4:	ret
  4038d8:	cmp	w0, #0x22
  4038dc:	ldr	w0, [x22, #592]
  4038e0:	b.ne	403884 <ferror@plt+0x1c94>  // b.any
  4038e4:	adrp	x1, 405000 <ferror@plt+0x3410>
  4038e8:	mov	x3, x19
  4038ec:	mov	x2, x21
  4038f0:	add	x1, x1, #0x180
  4038f4:	bl	401bd0 <err@plt>
  4038f8:	stp	x29, x30, [sp, #-64]!
  4038fc:	mov	x29, sp
  403900:	stp	x19, x20, [sp, #16]
  403904:	mov	x19, x0
  403908:	stp	x21, x22, [sp, #32]
  40390c:	mov	x21, x1
  403910:	adrp	x22, 416000 <ferror@plt+0x14410>
  403914:	str	xzr, [sp, #56]
  403918:	bl	401ba0 <__errno_location@plt>
  40391c:	str	wzr, [x0]
  403920:	cbz	x19, 403934 <ferror@plt+0x1d44>
  403924:	mov	x20, x0
  403928:	ldrsb	w0, [x19]
  40392c:	adrp	x22, 416000 <ferror@plt+0x14410>
  403930:	cbnz	w0, 40394c <ferror@plt+0x1d5c>
  403934:	ldr	w0, [x22, #592]
  403938:	adrp	x1, 405000 <ferror@plt+0x3410>
  40393c:	mov	x3, x19
  403940:	mov	x2, x21
  403944:	add	x1, x1, #0x180
  403948:	bl	401b60 <errx@plt>
  40394c:	add	x1, sp, #0x38
  403950:	mov	x0, x19
  403954:	mov	w2, #0xa                   	// #10
  403958:	bl	401a80 <strtol@plt>
  40395c:	ldr	w1, [x20]
  403960:	cbnz	w1, 40398c <ferror@plt+0x1d9c>
  403964:	ldr	x1, [sp, #56]
  403968:	cmp	x1, x19
  40396c:	b.eq	403934 <ferror@plt+0x1d44>  // b.none
  403970:	cbz	x1, 40397c <ferror@plt+0x1d8c>
  403974:	ldrsb	w1, [x1]
  403978:	cbnz	w1, 403934 <ferror@plt+0x1d44>
  40397c:	ldp	x19, x20, [sp, #16]
  403980:	ldp	x21, x22, [sp, #32]
  403984:	ldp	x29, x30, [sp], #64
  403988:	ret
  40398c:	ldr	w0, [x22, #592]
  403990:	cmp	w1, #0x22
  403994:	b.ne	403934 <ferror@plt+0x1d44>  // b.any
  403998:	adrp	x1, 405000 <ferror@plt+0x3410>
  40399c:	mov	x3, x19
  4039a0:	mov	x2, x21
  4039a4:	add	x1, x1, #0x180
  4039a8:	bl	401bd0 <err@plt>
  4039ac:	nop
  4039b0:	stp	x29, x30, [sp, #-64]!
  4039b4:	mov	x29, sp
  4039b8:	stp	x19, x20, [sp, #16]
  4039bc:	mov	x19, x0
  4039c0:	stp	x21, x22, [sp, #32]
  4039c4:	mov	x21, x1
  4039c8:	adrp	x22, 416000 <ferror@plt+0x14410>
  4039cc:	str	xzr, [sp, #56]
  4039d0:	bl	401ba0 <__errno_location@plt>
  4039d4:	str	wzr, [x0]
  4039d8:	cbz	x19, 4039ec <ferror@plt+0x1dfc>
  4039dc:	mov	x20, x0
  4039e0:	ldrsb	w0, [x19]
  4039e4:	adrp	x22, 416000 <ferror@plt+0x14410>
  4039e8:	cbnz	w0, 403a04 <ferror@plt+0x1e14>
  4039ec:	ldr	w0, [x22, #592]
  4039f0:	adrp	x1, 405000 <ferror@plt+0x3410>
  4039f4:	mov	x3, x19
  4039f8:	mov	x2, x21
  4039fc:	add	x1, x1, #0x180
  403a00:	bl	401b60 <errx@plt>
  403a04:	add	x1, sp, #0x38
  403a08:	mov	x0, x19
  403a0c:	mov	w2, #0xa                   	// #10
  403a10:	bl	401800 <strtoul@plt>
  403a14:	ldr	w1, [x20]
  403a18:	cbnz	w1, 403a44 <ferror@plt+0x1e54>
  403a1c:	ldr	x1, [sp, #56]
  403a20:	cmp	x1, x19
  403a24:	b.eq	4039ec <ferror@plt+0x1dfc>  // b.none
  403a28:	cbz	x1, 403a34 <ferror@plt+0x1e44>
  403a2c:	ldrsb	w1, [x1]
  403a30:	cbnz	w1, 4039ec <ferror@plt+0x1dfc>
  403a34:	ldp	x19, x20, [sp, #16]
  403a38:	ldp	x21, x22, [sp, #32]
  403a3c:	ldp	x29, x30, [sp], #64
  403a40:	ret
  403a44:	ldr	w0, [x22, #592]
  403a48:	cmp	w1, #0x22
  403a4c:	b.ne	4039ec <ferror@plt+0x1dfc>  // b.any
  403a50:	adrp	x1, 405000 <ferror@plt+0x3410>
  403a54:	mov	x3, x19
  403a58:	mov	x2, x21
  403a5c:	add	x1, x1, #0x180
  403a60:	bl	401bd0 <err@plt>
  403a64:	nop
  403a68:	stp	x29, x30, [sp, #-48]!
  403a6c:	mov	x29, sp
  403a70:	stp	x19, x20, [sp, #16]
  403a74:	mov	x19, x1
  403a78:	mov	x20, x0
  403a7c:	add	x1, sp, #0x28
  403a80:	bl	402f68 <ferror@plt+0x1378>
  403a84:	cbz	w0, 403abc <ferror@plt+0x1ecc>
  403a88:	bl	401ba0 <__errno_location@plt>
  403a8c:	ldr	w1, [x0]
  403a90:	adrp	x2, 416000 <ferror@plt+0x14410>
  403a94:	mov	x3, x20
  403a98:	ldr	w0, [x2, #592]
  403a9c:	mov	x2, x19
  403aa0:	cbz	w1, 403ab0 <ferror@plt+0x1ec0>
  403aa4:	adrp	x1, 405000 <ferror@plt+0x3410>
  403aa8:	add	x1, x1, #0x180
  403aac:	bl	401bd0 <err@plt>
  403ab0:	adrp	x1, 405000 <ferror@plt+0x3410>
  403ab4:	add	x1, x1, #0x180
  403ab8:	bl	401b60 <errx@plt>
  403abc:	ldp	x19, x20, [sp, #16]
  403ac0:	ldr	x0, [sp, #40]
  403ac4:	ldp	x29, x30, [sp], #48
  403ac8:	ret
  403acc:	nop
  403ad0:	stp	x29, x30, [sp, #-32]!
  403ad4:	mov	x29, sp
  403ad8:	str	x19, [sp, #16]
  403adc:	mov	x19, x1
  403ae0:	mov	x1, x2
  403ae4:	bl	403848 <ferror@plt+0x1c58>
  403ae8:	fcvtzs	d2, d0
  403aec:	mov	x0, #0x848000000000        	// #145685290680320
  403af0:	movk	x0, #0x412e, lsl #48
  403af4:	fmov	d1, x0
  403af8:	scvtf	d3, d2
  403afc:	fsub	d0, d0, d3
  403b00:	fmul	d0, d0, d1
  403b04:	fcvtzs	d0, d0
  403b08:	stp	d2, d0, [x19]
  403b0c:	ldr	x19, [sp, #16]
  403b10:	ldp	x29, x30, [sp], #32
  403b14:	ret
  403b18:	mov	w2, w0
  403b1c:	mov	x0, x1
  403b20:	and	w1, w2, #0xf000
  403b24:	add	x14, x0, #0x1
  403b28:	cmp	w1, #0x4, lsl #12
  403b2c:	add	x13, x0, #0x2
  403b30:	add	x12, x0, #0x3
  403b34:	add	x11, x0, #0x4
  403b38:	add	x10, x0, #0x5
  403b3c:	add	x9, x0, #0x6
  403b40:	add	x8, x0, #0x7
  403b44:	add	x7, x0, #0x8
  403b48:	add	x6, x0, #0x9
  403b4c:	b.eq	403cb8 <ferror@plt+0x20c8>  // b.none
  403b50:	cmp	w1, #0xa, lsl #12
  403b54:	b.eq	403bac <ferror@plt+0x1fbc>  // b.none
  403b58:	cmp	w1, #0x2, lsl #12
  403b5c:	b.eq	403cd8 <ferror@plt+0x20e8>  // b.none
  403b60:	cmp	w1, #0x6, lsl #12
  403b64:	b.eq	403cc8 <ferror@plt+0x20d8>  // b.none
  403b68:	cmp	w1, #0xc, lsl #12
  403b6c:	b.eq	403ce8 <ferror@plt+0x20f8>  // b.none
  403b70:	cmp	w1, #0x1, lsl #12
  403b74:	b.eq	403cf8 <ferror@plt+0x2108>  // b.none
  403b78:	cmp	w1, #0x8, lsl #12
  403b7c:	b.eq	403d08 <ferror@plt+0x2118>  // b.none
  403b80:	mov	x4, x6
  403b84:	mov	x6, x7
  403b88:	mov	x7, x8
  403b8c:	mov	x8, x9
  403b90:	mov	x9, x10
  403b94:	mov	x10, x11
  403b98:	mov	x11, x12
  403b9c:	mov	x12, x13
  403ba0:	mov	x13, x14
  403ba4:	mov	x14, x0
  403ba8:	b	403bb8 <ferror@plt+0x1fc8>
  403bac:	mov	x4, x0
  403bb0:	mov	w1, #0x6c                  	// #108
  403bb4:	strb	w1, [x4], #10
  403bb8:	tst	x2, #0x100
  403bbc:	mov	w5, #0x2d                  	// #45
  403bc0:	mov	w3, #0x72                  	// #114
  403bc4:	csel	w3, w3, w5, ne  // ne = any
  403bc8:	tst	x2, #0x80
  403bcc:	strb	w3, [x14]
  403bd0:	mov	w3, #0x77                  	// #119
  403bd4:	csel	w3, w3, w5, ne  // ne = any
  403bd8:	strb	w3, [x13]
  403bdc:	and	w1, w2, #0x40
  403be0:	tbz	w2, #11, 403c80 <ferror@plt+0x2090>
  403be4:	cmp	w1, #0x0
  403be8:	mov	w3, #0x53                  	// #83
  403bec:	mov	w1, #0x73                  	// #115
  403bf0:	csel	w1, w1, w3, ne  // ne = any
  403bf4:	tst	x2, #0x20
  403bf8:	strb	w1, [x12]
  403bfc:	mov	w5, #0x2d                  	// #45
  403c00:	mov	w3, #0x72                  	// #114
  403c04:	csel	w3, w3, w5, ne  // ne = any
  403c08:	tst	x2, #0x10
  403c0c:	strb	w3, [x11]
  403c10:	mov	w3, #0x77                  	// #119
  403c14:	csel	w3, w3, w5, ne  // ne = any
  403c18:	strb	w3, [x10]
  403c1c:	and	w1, w2, #0x8
  403c20:	tbz	w2, #10, 403ca8 <ferror@plt+0x20b8>
  403c24:	cmp	w1, #0x0
  403c28:	mov	w3, #0x53                  	// #83
  403c2c:	mov	w1, #0x73                  	// #115
  403c30:	csel	w1, w1, w3, ne  // ne = any
  403c34:	tst	x2, #0x4
  403c38:	strb	w1, [x9]
  403c3c:	mov	w5, #0x2d                  	// #45
  403c40:	mov	w3, #0x72                  	// #114
  403c44:	csel	w3, w3, w5, ne  // ne = any
  403c48:	tst	x2, #0x2
  403c4c:	strb	w3, [x8]
  403c50:	mov	w3, #0x77                  	// #119
  403c54:	csel	w3, w3, w5, ne  // ne = any
  403c58:	strb	w3, [x7]
  403c5c:	and	w1, w2, #0x1
  403c60:	tbz	w2, #9, 403c90 <ferror@plt+0x20a0>
  403c64:	cmp	w1, #0x0
  403c68:	mov	w2, #0x54                  	// #84
  403c6c:	mov	w1, #0x74                  	// #116
  403c70:	csel	w1, w1, w2, ne  // ne = any
  403c74:	strb	w1, [x6]
  403c78:	strb	wzr, [x4]
  403c7c:	ret
  403c80:	cmp	w1, #0x0
  403c84:	mov	w1, #0x78                  	// #120
  403c88:	csel	w1, w1, w5, ne  // ne = any
  403c8c:	b	403bf4 <ferror@plt+0x2004>
  403c90:	cmp	w1, #0x0
  403c94:	mov	w1, #0x78                  	// #120
  403c98:	csel	w1, w1, w5, ne  // ne = any
  403c9c:	strb	w1, [x6]
  403ca0:	strb	wzr, [x4]
  403ca4:	ret
  403ca8:	cmp	w1, #0x0
  403cac:	mov	w1, #0x78                  	// #120
  403cb0:	csel	w1, w1, w5, ne  // ne = any
  403cb4:	b	403c34 <ferror@plt+0x2044>
  403cb8:	mov	x4, x0
  403cbc:	mov	w1, #0x64                  	// #100
  403cc0:	strb	w1, [x4], #10
  403cc4:	b	403bb8 <ferror@plt+0x1fc8>
  403cc8:	mov	x4, x0
  403ccc:	mov	w1, #0x62                  	// #98
  403cd0:	strb	w1, [x4], #10
  403cd4:	b	403bb8 <ferror@plt+0x1fc8>
  403cd8:	mov	x4, x0
  403cdc:	mov	w1, #0x63                  	// #99
  403ce0:	strb	w1, [x4], #10
  403ce4:	b	403bb8 <ferror@plt+0x1fc8>
  403ce8:	mov	x4, x0
  403cec:	mov	w1, #0x73                  	// #115
  403cf0:	strb	w1, [x4], #10
  403cf4:	b	403bb8 <ferror@plt+0x1fc8>
  403cf8:	mov	x4, x0
  403cfc:	mov	w1, #0x70                  	// #112
  403d00:	strb	w1, [x4], #10
  403d04:	b	403bb8 <ferror@plt+0x1fc8>
  403d08:	mov	x4, x0
  403d0c:	mov	w1, #0x2d                  	// #45
  403d10:	strb	w1, [x4], #10
  403d14:	b	403bb8 <ferror@plt+0x1fc8>
  403d18:	stp	x29, x30, [sp, #-96]!
  403d1c:	mov	x29, sp
  403d20:	stp	x19, x20, [sp, #16]
  403d24:	add	x20, sp, #0x38
  403d28:	mov	x4, x20
  403d2c:	stp	x21, x22, [sp, #32]
  403d30:	tbz	w0, #1, 403d40 <ferror@plt+0x2150>
  403d34:	add	x4, x20, #0x1
  403d38:	mov	w2, #0x20                  	// #32
  403d3c:	strb	w2, [sp, #56]
  403d40:	cmp	x1, #0x3ff
  403d44:	b.ls	403e8c <ferror@plt+0x229c>  // b.plast
  403d48:	mov	x2, #0xfffff               	// #1048575
  403d4c:	cmp	x1, x2
  403d50:	b.ls	403f08 <ferror@plt+0x2318>  // b.plast
  403d54:	mov	x2, #0x3fffffff            	// #1073741823
  403d58:	cmp	x1, x2
  403d5c:	b.ls	403f14 <ferror@plt+0x2324>  // b.plast
  403d60:	mov	x2, #0xffffffffff          	// #1099511627775
  403d64:	cmp	x1, x2
  403d68:	b.ls	403f20 <ferror@plt+0x2330>  // b.plast
  403d6c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403d70:	cmp	x1, x2
  403d74:	b.ls	403f2c <ferror@plt+0x233c>  // b.plast
  403d78:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403d7c:	cmp	x1, x2
  403d80:	b.ls	403f38 <ferror@plt+0x2348>  // b.plast
  403d84:	mov	w3, #0x3c                  	// #60
  403d88:	mov	w6, #0x46                  	// #70
  403d8c:	mov	w7, #0xcccd                	// #52429
  403d90:	adrp	x8, 405000 <ferror@plt+0x3410>
  403d94:	movk	w7, #0xcccc, lsl #16
  403d98:	add	x8, x8, #0x1b8
  403d9c:	mov	x2, #0xffffffffffffffff    	// #-1
  403da0:	lsr	x22, x1, x3
  403da4:	umull	x7, w3, w7
  403da8:	lsl	x2, x2, x3
  403dac:	bic	x2, x1, x2
  403db0:	and	w5, w0, #0x1
  403db4:	mov	w3, w22
  403db8:	lsr	x7, x7, #35
  403dbc:	ldrsb	w1, [x8, w7, sxtw]
  403dc0:	strb	w1, [x4]
  403dc4:	cmp	w1, #0x42
  403dc8:	add	x1, x4, #0x1
  403dcc:	csel	w5, w5, wzr, ne  // ne = any
  403dd0:	cbz	w5, 403de0 <ferror@plt+0x21f0>
  403dd4:	add	x1, x4, #0x3
  403dd8:	mov	w5, #0x4269                	// #17001
  403ddc:	sturh	w5, [x4, #1]
  403de0:	strb	wzr, [x1]
  403de4:	cbz	x2, 403e98 <ferror@plt+0x22a8>
  403de8:	sub	w6, w6, #0x14
  403dec:	lsr	x2, x2, x6
  403df0:	tbz	w0, #2, 403ecc <ferror@plt+0x22dc>
  403df4:	add	x2, x2, #0x5
  403df8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403dfc:	movk	x0, #0xcccd
  403e00:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403e04:	movk	x4, #0x1999, lsl #48
  403e08:	umulh	x19, x2, x0
  403e0c:	lsr	x19, x19, #3
  403e10:	mul	x1, x19, x0
  403e14:	umulh	x0, x19, x0
  403e18:	ror	x1, x1, #1
  403e1c:	lsr	x0, x0, #3
  403e20:	cmp	x1, x4
  403e24:	csel	x19, x19, x0, hi  // hi = pmore
  403e28:	cbz	x19, 403e98 <ferror@plt+0x22a8>
  403e2c:	bl	4018f0 <localeconv@plt>
  403e30:	cbz	x0, 403efc <ferror@plt+0x230c>
  403e34:	ldr	x4, [x0]
  403e38:	cbz	x4, 403efc <ferror@plt+0x230c>
  403e3c:	ldrsb	w1, [x4]
  403e40:	adrp	x0, 405000 <ferror@plt+0x3410>
  403e44:	add	x0, x0, #0x1b0
  403e48:	cmp	w1, #0x0
  403e4c:	csel	x4, x0, x4, eq  // eq = none
  403e50:	mov	x6, x20
  403e54:	mov	x5, x19
  403e58:	mov	w3, w22
  403e5c:	adrp	x2, 405000 <ferror@plt+0x3410>
  403e60:	add	x2, x2, #0x1c0
  403e64:	add	x21, sp, #0x40
  403e68:	mov	x1, #0x20                  	// #32
  403e6c:	mov	x0, x21
  403e70:	bl	4018e0 <snprintf@plt>
  403e74:	mov	x0, x21
  403e78:	bl	4019c0 <strdup@plt>
  403e7c:	ldp	x19, x20, [sp, #16]
  403e80:	ldp	x21, x22, [sp, #32]
  403e84:	ldp	x29, x30, [sp], #96
  403e88:	ret
  403e8c:	mov	w3, w1
  403e90:	mov	w0, #0x42                  	// #66
  403e94:	strh	w0, [x4]
  403e98:	mov	x4, x20
  403e9c:	adrp	x2, 405000 <ferror@plt+0x3410>
  403ea0:	add	x2, x2, #0x1d0
  403ea4:	add	x21, sp, #0x40
  403ea8:	mov	x1, #0x20                  	// #32
  403eac:	mov	x0, x21
  403eb0:	bl	4018e0 <snprintf@plt>
  403eb4:	mov	x0, x21
  403eb8:	bl	4019c0 <strdup@plt>
  403ebc:	ldp	x19, x20, [sp, #16]
  403ec0:	ldp	x21, x22, [sp, #32]
  403ec4:	ldp	x29, x30, [sp], #96
  403ec8:	ret
  403ecc:	add	x2, x2, #0x32
  403ed0:	mov	x5, #0xf5c3                	// #62915
  403ed4:	movk	x5, #0x5c28, lsl #16
  403ed8:	lsr	x19, x2, #2
  403edc:	movk	x5, #0xc28f, lsl #32
  403ee0:	movk	x5, #0x28f5, lsl #48
  403ee4:	umulh	x19, x19, x5
  403ee8:	lsr	x19, x19, #2
  403eec:	cmp	x19, #0xa
  403ef0:	b.ne	403e28 <ferror@plt+0x2238>  // b.any
  403ef4:	add	w3, w22, #0x1
  403ef8:	b	403e98 <ferror@plt+0x22a8>
  403efc:	adrp	x4, 405000 <ferror@plt+0x3410>
  403f00:	add	x4, x4, #0x1b0
  403f04:	b	403e50 <ferror@plt+0x2260>
  403f08:	mov	w6, #0x14                  	// #20
  403f0c:	sub	w3, w6, #0xa
  403f10:	b	403d8c <ferror@plt+0x219c>
  403f14:	mov	w6, #0x1e                  	// #30
  403f18:	sub	w3, w6, #0xa
  403f1c:	b	403d8c <ferror@plt+0x219c>
  403f20:	mov	w6, #0x28                  	// #40
  403f24:	sub	w3, w6, #0xa
  403f28:	b	403d8c <ferror@plt+0x219c>
  403f2c:	mov	w6, #0x32                  	// #50
  403f30:	sub	w3, w6, #0xa
  403f34:	b	403d8c <ferror@plt+0x219c>
  403f38:	mov	w6, #0x3c                  	// #60
  403f3c:	sub	w3, w6, #0xa
  403f40:	b	403d8c <ferror@plt+0x219c>
  403f44:	nop
  403f48:	cbz	x0, 404044 <ferror@plt+0x2454>
  403f4c:	stp	x29, x30, [sp, #-64]!
  403f50:	mov	x29, sp
  403f54:	stp	x19, x20, [sp, #16]
  403f58:	mov	x20, x0
  403f5c:	ldrsb	w4, [x0]
  403f60:	cbz	w4, 404034 <ferror@plt+0x2444>
  403f64:	cmp	x1, #0x0
  403f68:	stp	x21, x22, [sp, #32]
  403f6c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403f70:	stp	x23, x24, [sp, #48]
  403f74:	mov	x21, x2
  403f78:	mov	x23, x1
  403f7c:	mov	x22, x3
  403f80:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403f84:	b.eq	40402c <ferror@plt+0x243c>  // b.none
  403f88:	mov	x19, #0x0                   	// #0
  403f8c:	nop
  403f90:	cmp	w4, #0x2c
  403f94:	ldrsb	w4, [x20, #1]
  403f98:	b.eq	403fc4 <ferror@plt+0x23d4>  // b.none
  403f9c:	cbz	w4, 403fcc <ferror@plt+0x23dc>
  403fa0:	add	x20, x20, #0x1
  403fa4:	cmp	x21, x19
  403fa8:	b.hi	403f90 <ferror@plt+0x23a0>  // b.pmore
  403fac:	mov	w0, #0xfffffffe            	// #-2
  403fb0:	ldp	x19, x20, [sp, #16]
  403fb4:	ldp	x21, x22, [sp, #32]
  403fb8:	ldp	x23, x24, [sp, #48]
  403fbc:	ldp	x29, x30, [sp], #64
  403fc0:	ret
  403fc4:	mov	x24, x20
  403fc8:	cbnz	w4, 403fd0 <ferror@plt+0x23e0>
  403fcc:	add	x24, x20, #0x1
  403fd0:	cmp	x0, x24
  403fd4:	b.cs	40402c <ferror@plt+0x243c>  // b.hs, b.nlast
  403fd8:	sub	x1, x24, x0
  403fdc:	blr	x22
  403fe0:	cmn	w0, #0x1
  403fe4:	b.eq	40402c <ferror@plt+0x243c>  // b.none
  403fe8:	str	w0, [x23, x19, lsl #2]
  403fec:	add	x19, x19, #0x1
  403ff0:	ldrsb	w0, [x24]
  403ff4:	cbz	w0, 404014 <ferror@plt+0x2424>
  403ff8:	mov	x0, x20
  403ffc:	ldrsb	w4, [x0, #1]!
  404000:	cbz	w4, 404014 <ferror@plt+0x2424>
  404004:	cmp	x21, x19
  404008:	b.ls	403fac <ferror@plt+0x23bc>  // b.plast
  40400c:	mov	x20, x0
  404010:	b	403f90 <ferror@plt+0x23a0>
  404014:	mov	w0, w19
  404018:	ldp	x19, x20, [sp, #16]
  40401c:	ldp	x21, x22, [sp, #32]
  404020:	ldp	x23, x24, [sp, #48]
  404024:	ldp	x29, x30, [sp], #64
  404028:	ret
  40402c:	ldp	x21, x22, [sp, #32]
  404030:	ldp	x23, x24, [sp, #48]
  404034:	mov	w0, #0xffffffff            	// #-1
  404038:	ldp	x19, x20, [sp, #16]
  40403c:	ldp	x29, x30, [sp], #64
  404040:	ret
  404044:	mov	w0, #0xffffffff            	// #-1
  404048:	ret
  40404c:	nop
  404050:	cbz	x0, 4040cc <ferror@plt+0x24dc>
  404054:	stp	x29, x30, [sp, #-32]!
  404058:	mov	x29, sp
  40405c:	str	x19, [sp, #16]
  404060:	mov	x19, x3
  404064:	mov	x3, x4
  404068:	cmp	x19, #0x0
  40406c:	ldrsb	w4, [x0]
  404070:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404074:	b.eq	4040c4 <ferror@plt+0x24d4>  // b.none
  404078:	ldr	x5, [x19]
  40407c:	cmp	x5, x2
  404080:	b.hi	4040c4 <ferror@plt+0x24d4>  // b.pmore
  404084:	cmp	w4, #0x2b
  404088:	b.eq	4040b4 <ferror@plt+0x24c4>  // b.none
  40408c:	str	xzr, [x19]
  404090:	bl	403f48 <ferror@plt+0x2358>
  404094:	cmp	w0, #0x0
  404098:	b.le	4040a8 <ferror@plt+0x24b8>
  40409c:	ldr	x1, [x19]
  4040a0:	add	x1, x1, w0, sxtw
  4040a4:	str	x1, [x19]
  4040a8:	ldr	x19, [sp, #16]
  4040ac:	ldp	x29, x30, [sp], #32
  4040b0:	ret
  4040b4:	add	x0, x0, #0x1
  4040b8:	add	x1, x1, x5, lsl #2
  4040bc:	sub	x2, x2, x5
  4040c0:	b	404090 <ferror@plt+0x24a0>
  4040c4:	mov	w0, #0xffffffff            	// #-1
  4040c8:	b	4040a8 <ferror@plt+0x24b8>
  4040cc:	mov	w0, #0xffffffff            	// #-1
  4040d0:	ret
  4040d4:	nop
  4040d8:	cmp	x2, #0x0
  4040dc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4040e0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4040e4:	b.eq	4041c0 <ferror@plt+0x25d0>  // b.none
  4040e8:	stp	x29, x30, [sp, #-64]!
  4040ec:	mov	x29, sp
  4040f0:	stp	x19, x20, [sp, #16]
  4040f4:	mov	x20, x2
  4040f8:	mov	x19, x0
  4040fc:	stp	x21, x22, [sp, #32]
  404100:	mov	w21, #0x1                   	// #1
  404104:	str	x23, [sp, #48]
  404108:	mov	x23, x1
  40410c:	ldrsb	w3, [x0]
  404110:	cbz	w3, 4041a8 <ferror@plt+0x25b8>
  404114:	nop
  404118:	cmp	w3, #0x2c
  40411c:	ldrsb	w3, [x19, #1]
  404120:	b.eq	404138 <ferror@plt+0x2548>  // b.none
  404124:	cbz	w3, 404184 <ferror@plt+0x2594>
  404128:	add	x19, x19, #0x1
  40412c:	cmp	w3, #0x2c
  404130:	ldrsb	w3, [x19, #1]
  404134:	b.ne	404124 <ferror@plt+0x2534>  // b.any
  404138:	mov	x22, x19
  40413c:	cbz	w3, 404184 <ferror@plt+0x2594>
  404140:	cmp	x0, x22
  404144:	b.cs	404190 <ferror@plt+0x25a0>  // b.hs, b.nlast
  404148:	sub	x1, x22, x0
  40414c:	blr	x20
  404150:	tbnz	w0, #31, 404194 <ferror@plt+0x25a4>
  404154:	asr	w2, w0, #3
  404158:	and	w0, w0, #0x7
  40415c:	lsl	w0, w21, w0
  404160:	ldrb	w1, [x23, w2, sxtw]
  404164:	orr	w0, w0, w1
  404168:	strb	w0, [x23, w2, sxtw]
  40416c:	ldrsb	w0, [x22]
  404170:	cbz	w0, 4041a8 <ferror@plt+0x25b8>
  404174:	ldrsb	w3, [x19, #1]!
  404178:	cbz	w3, 4041a8 <ferror@plt+0x25b8>
  40417c:	mov	x0, x19
  404180:	b	404118 <ferror@plt+0x2528>
  404184:	add	x22, x19, #0x1
  404188:	cmp	x0, x22
  40418c:	b.cc	404148 <ferror@plt+0x2558>  // b.lo, b.ul, b.last
  404190:	mov	w0, #0xffffffff            	// #-1
  404194:	ldp	x19, x20, [sp, #16]
  404198:	ldp	x21, x22, [sp, #32]
  40419c:	ldr	x23, [sp, #48]
  4041a0:	ldp	x29, x30, [sp], #64
  4041a4:	ret
  4041a8:	mov	w0, #0x0                   	// #0
  4041ac:	ldp	x19, x20, [sp, #16]
  4041b0:	ldp	x21, x22, [sp, #32]
  4041b4:	ldr	x23, [sp, #48]
  4041b8:	ldp	x29, x30, [sp], #64
  4041bc:	ret
  4041c0:	mov	w0, #0xffffffea            	// #-22
  4041c4:	ret
  4041c8:	cmp	x2, #0x0
  4041cc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4041d0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4041d4:	b.eq	404294 <ferror@plt+0x26a4>  // b.none
  4041d8:	stp	x29, x30, [sp, #-48]!
  4041dc:	mov	x29, sp
  4041e0:	stp	x19, x20, [sp, #16]
  4041e4:	mov	x19, x0
  4041e8:	stp	x21, x22, [sp, #32]
  4041ec:	mov	x21, x2
  4041f0:	mov	x22, x1
  4041f4:	ldrsb	w3, [x0]
  4041f8:	cbz	w3, 404280 <ferror@plt+0x2690>
  4041fc:	nop
  404200:	cmp	w3, #0x2c
  404204:	ldrsb	w3, [x19, #1]
  404208:	b.eq	404220 <ferror@plt+0x2630>  // b.none
  40420c:	cbz	w3, 404260 <ferror@plt+0x2670>
  404210:	add	x19, x19, #0x1
  404214:	cmp	w3, #0x2c
  404218:	ldrsb	w3, [x19, #1]
  40421c:	b.ne	40420c <ferror@plt+0x261c>  // b.any
  404220:	mov	x20, x19
  404224:	cbz	w3, 404260 <ferror@plt+0x2670>
  404228:	cmp	x0, x20
  40422c:	b.cs	40426c <ferror@plt+0x267c>  // b.hs, b.nlast
  404230:	sub	x1, x20, x0
  404234:	blr	x21
  404238:	tbnz	x0, #63, 404270 <ferror@plt+0x2680>
  40423c:	ldr	x2, [x22]
  404240:	orr	x0, x2, x0
  404244:	str	x0, [x22]
  404248:	ldrsb	w0, [x20]
  40424c:	cbz	w0, 404280 <ferror@plt+0x2690>
  404250:	ldrsb	w3, [x19, #1]!
  404254:	cbz	w3, 404280 <ferror@plt+0x2690>
  404258:	mov	x0, x19
  40425c:	b	404200 <ferror@plt+0x2610>
  404260:	add	x20, x19, #0x1
  404264:	cmp	x0, x20
  404268:	b.cc	404230 <ferror@plt+0x2640>  // b.lo, b.ul, b.last
  40426c:	mov	w0, #0xffffffff            	// #-1
  404270:	ldp	x19, x20, [sp, #16]
  404274:	ldp	x21, x22, [sp, #32]
  404278:	ldp	x29, x30, [sp], #48
  40427c:	ret
  404280:	mov	w0, #0x0                   	// #0
  404284:	ldp	x19, x20, [sp, #16]
  404288:	ldp	x21, x22, [sp, #32]
  40428c:	ldp	x29, x30, [sp], #48
  404290:	ret
  404294:	mov	w0, #0xffffffea            	// #-22
  404298:	ret
  40429c:	nop
  4042a0:	stp	x29, x30, [sp, #-80]!
  4042a4:	mov	x29, sp
  4042a8:	str	xzr, [sp, #72]
  4042ac:	cbz	x0, 404340 <ferror@plt+0x2750>
  4042b0:	stp	x19, x20, [sp, #16]
  4042b4:	mov	x19, x0
  4042b8:	mov	x20, x2
  4042bc:	stp	x21, x22, [sp, #32]
  4042c0:	mov	w21, w3
  4042c4:	stp	x23, x24, [sp, #48]
  4042c8:	mov	x23, x1
  4042cc:	str	w3, [x1]
  4042d0:	str	w3, [x2]
  4042d4:	bl	401ba0 <__errno_location@plt>
  4042d8:	str	wzr, [x0]
  4042dc:	mov	x22, x0
  4042e0:	ldrsb	w0, [x19]
  4042e4:	cmp	w0, #0x3a
  4042e8:	b.eq	40434c <ferror@plt+0x275c>  // b.none
  4042ec:	add	x24, sp, #0x48
  4042f0:	mov	x0, x19
  4042f4:	mov	x1, x24
  4042f8:	mov	w2, #0xa                   	// #10
  4042fc:	bl	401a80 <strtol@plt>
  404300:	str	w0, [x23]
  404304:	str	w0, [x20]
  404308:	ldr	w0, [x22]
  40430c:	cbnz	w0, 404384 <ferror@plt+0x2794>
  404310:	ldr	x2, [sp, #72]
  404314:	cmp	x2, #0x0
  404318:	ccmp	x2, x19, #0x4, ne  // ne = any
  40431c:	b.eq	404384 <ferror@plt+0x2794>  // b.none
  404320:	ldrsb	w3, [x2]
  404324:	cmp	w3, #0x3a
  404328:	b.eq	404398 <ferror@plt+0x27a8>  // b.none
  40432c:	cmp	w3, #0x2d
  404330:	b.eq	4043b4 <ferror@plt+0x27c4>  // b.none
  404334:	ldp	x19, x20, [sp, #16]
  404338:	ldp	x21, x22, [sp, #32]
  40433c:	ldp	x23, x24, [sp, #48]
  404340:	mov	w0, #0x0                   	// #0
  404344:	ldp	x29, x30, [sp], #80
  404348:	ret
  40434c:	add	x19, x19, #0x1
  404350:	add	x1, sp, #0x48
  404354:	mov	x0, x19
  404358:	mov	w2, #0xa                   	// #10
  40435c:	bl	401a80 <strtol@plt>
  404360:	str	w0, [x20]
  404364:	ldr	w0, [x22]
  404368:	cbnz	w0, 404384 <ferror@plt+0x2794>
  40436c:	ldr	x0, [sp, #72]
  404370:	cbz	x0, 404384 <ferror@plt+0x2794>
  404374:	ldrsb	w1, [x0]
  404378:	cmp	w1, #0x0
  40437c:	ccmp	x0, x19, #0x4, eq  // eq = none
  404380:	b.ne	404334 <ferror@plt+0x2744>  // b.any
  404384:	mov	w0, #0xffffffff            	// #-1
  404388:	ldp	x19, x20, [sp, #16]
  40438c:	ldp	x21, x22, [sp, #32]
  404390:	ldp	x23, x24, [sp, #48]
  404394:	b	404344 <ferror@plt+0x2754>
  404398:	ldrsb	w1, [x2, #1]
  40439c:	cbnz	w1, 4043b4 <ferror@plt+0x27c4>
  4043a0:	ldp	x23, x24, [sp, #48]
  4043a4:	str	w21, [x20]
  4043a8:	ldp	x19, x20, [sp, #16]
  4043ac:	ldp	x21, x22, [sp, #32]
  4043b0:	b	404344 <ferror@plt+0x2754>
  4043b4:	str	wzr, [x22]
  4043b8:	add	x19, x2, #0x1
  4043bc:	mov	x1, x24
  4043c0:	mov	x0, x19
  4043c4:	mov	w2, #0xa                   	// #10
  4043c8:	str	xzr, [sp, #72]
  4043cc:	bl	401a80 <strtol@plt>
  4043d0:	str	w0, [x20]
  4043d4:	ldr	w0, [x22]
  4043d8:	cbz	w0, 40436c <ferror@plt+0x277c>
  4043dc:	b	404384 <ferror@plt+0x2794>
  4043e0:	cmp	x1, #0x0
  4043e4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4043e8:	b.eq	404574 <ferror@plt+0x2984>  // b.none
  4043ec:	stp	x29, x30, [sp, #-48]!
  4043f0:	mov	x29, sp
  4043f4:	stp	x19, x20, [sp, #16]
  4043f8:	mov	x19, x0
  4043fc:	mov	x20, x1
  404400:	stp	x21, x22, [sp, #32]
  404404:	ldrsb	w0, [x19]
  404408:	cmp	w0, #0x2f
  40440c:	b.eq	404418 <ferror@plt+0x2828>  // b.none
  404410:	b	4044dc <ferror@plt+0x28ec>
  404414:	add	x19, x19, #0x1
  404418:	ldrsb	w0, [x19, #1]
  40441c:	cmp	w0, #0x2f
  404420:	b.eq	404414 <ferror@plt+0x2824>  // b.none
  404424:	ldrsb	w0, [x19, #1]
  404428:	mov	x21, #0x1                   	// #1
  40442c:	cmp	w0, #0x2f
  404430:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404434:	b.eq	40444c <ferror@plt+0x285c>  // b.none
  404438:	add	x21, x21, #0x1
  40443c:	ldrsb	w0, [x19, x21]
  404440:	cmp	w0, #0x2f
  404444:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404448:	b.ne	404438 <ferror@plt+0x2848>  // b.any
  40444c:	ldrsb	w0, [x20]
  404450:	cmp	w0, #0x2f
  404454:	b.eq	404460 <ferror@plt+0x2870>  // b.none
  404458:	b	4044f8 <ferror@plt+0x2908>
  40445c:	add	x20, x20, #0x1
  404460:	ldrsb	w0, [x20, #1]
  404464:	cmp	w0, #0x2f
  404468:	b.eq	40445c <ferror@plt+0x286c>  // b.none
  40446c:	ldrsb	w0, [x20, #1]
  404470:	cmp	w0, #0x2f
  404474:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404478:	b.eq	404568 <ferror@plt+0x2978>  // b.none
  40447c:	mov	x22, #0x1                   	// #1
  404480:	add	x22, x22, #0x1
  404484:	ldrsb	w0, [x20, x22]
  404488:	cmp	w0, #0x2f
  40448c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404490:	b.ne	404480 <ferror@plt+0x2890>  // b.any
  404494:	add	x0, x22, x21
  404498:	cbz	x0, 404510 <ferror@plt+0x2920>
  40449c:	cmp	x0, #0x1
  4044a0:	b.eq	404524 <ferror@plt+0x2934>  // b.none
  4044a4:	cmp	x20, #0x0
  4044a8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4044ac:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4044b0:	b.eq	404554 <ferror@plt+0x2964>  // b.none
  4044b4:	mov	x2, x21
  4044b8:	mov	x1, x20
  4044bc:	mov	x0, x19
  4044c0:	bl	401940 <strncmp@plt>
  4044c4:	cbnz	w0, 404554 <ferror@plt+0x2964>
  4044c8:	add	x19, x19, x21
  4044cc:	add	x20, x20, x22
  4044d0:	ldrsb	w0, [x19]
  4044d4:	cmp	w0, #0x2f
  4044d8:	b.eq	404418 <ferror@plt+0x2828>  // b.none
  4044dc:	cbnz	w0, 404424 <ferror@plt+0x2834>
  4044e0:	ldrsb	w0, [x20]
  4044e4:	mov	x21, #0x0                   	// #0
  4044e8:	mov	x19, #0x0                   	// #0
  4044ec:	cmp	w0, #0x2f
  4044f0:	b.eq	404460 <ferror@plt+0x2870>  // b.none
  4044f4:	nop
  4044f8:	cbnz	w0, 40446c <ferror@plt+0x287c>
  4044fc:	mov	x0, x21
  404500:	mov	x22, #0x0                   	// #0
  404504:	mov	x20, #0x0                   	// #0
  404508:	cbnz	x0, 40449c <ferror@plt+0x28ac>
  40450c:	nop
  404510:	mov	w0, #0x1                   	// #1
  404514:	ldp	x19, x20, [sp, #16]
  404518:	ldp	x21, x22, [sp, #32]
  40451c:	ldp	x29, x30, [sp], #48
  404520:	ret
  404524:	cbz	x19, 404534 <ferror@plt+0x2944>
  404528:	ldrsb	w1, [x19]
  40452c:	cmp	w1, #0x2f
  404530:	b.eq	404514 <ferror@plt+0x2924>  // b.none
  404534:	cbz	x20, 404554 <ferror@plt+0x2964>
  404538:	ldrsb	w0, [x20]
  40453c:	cmp	w0, #0x2f
  404540:	b.eq	404510 <ferror@plt+0x2920>  // b.none
  404544:	cmp	x20, #0x0
  404548:	ccmp	x21, x22, #0x0, ne  // ne = any
  40454c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404550:	b.ne	4044b4 <ferror@plt+0x28c4>  // b.any
  404554:	mov	w0, #0x0                   	// #0
  404558:	ldp	x19, x20, [sp, #16]
  40455c:	ldp	x21, x22, [sp, #32]
  404560:	ldp	x29, x30, [sp], #48
  404564:	ret
  404568:	add	x0, x21, #0x1
  40456c:	mov	x22, #0x1                   	// #1
  404570:	b	404498 <ferror@plt+0x28a8>
  404574:	mov	w0, #0x0                   	// #0
  404578:	ret
  40457c:	nop
  404580:	stp	x29, x30, [sp, #-64]!
  404584:	mov	x29, sp
  404588:	stp	x19, x20, [sp, #16]
  40458c:	mov	x19, x1
  404590:	orr	x1, x0, x1
  404594:	cbz	x1, 404614 <ferror@plt+0x2a24>
  404598:	stp	x21, x22, [sp, #32]
  40459c:	mov	x20, x0
  4045a0:	mov	x21, x2
  4045a4:	cbz	x0, 404628 <ferror@plt+0x2a38>
  4045a8:	cbz	x19, 404640 <ferror@plt+0x2a50>
  4045ac:	stp	x23, x24, [sp, #48]
  4045b0:	bl	401810 <strlen@plt>
  4045b4:	mov	x23, x0
  4045b8:	mvn	x0, x0
  4045bc:	mov	x22, #0x0                   	// #0
  4045c0:	cmp	x21, x0
  4045c4:	b.hi	4045fc <ferror@plt+0x2a0c>  // b.pmore
  4045c8:	add	x24, x21, x23
  4045cc:	add	x0, x24, #0x1
  4045d0:	bl	401910 <malloc@plt>
  4045d4:	mov	x22, x0
  4045d8:	cbz	x0, 4045fc <ferror@plt+0x2a0c>
  4045dc:	mov	x1, x20
  4045e0:	mov	x2, x23
  4045e4:	bl	4017d0 <memcpy@plt>
  4045e8:	mov	x2, x21
  4045ec:	mov	x1, x19
  4045f0:	add	x0, x22, x23
  4045f4:	bl	4017d0 <memcpy@plt>
  4045f8:	strb	wzr, [x22, x24]
  4045fc:	mov	x0, x22
  404600:	ldp	x19, x20, [sp, #16]
  404604:	ldp	x21, x22, [sp, #32]
  404608:	ldp	x23, x24, [sp, #48]
  40460c:	ldp	x29, x30, [sp], #64
  404610:	ret
  404614:	ldp	x19, x20, [sp, #16]
  404618:	adrp	x0, 404000 <ferror@plt+0x2410>
  40461c:	ldp	x29, x30, [sp], #64
  404620:	add	x0, x0, #0xbb0
  404624:	b	4019c0 <strdup@plt>
  404628:	mov	x0, x19
  40462c:	mov	x1, x2
  404630:	ldp	x19, x20, [sp, #16]
  404634:	ldp	x21, x22, [sp, #32]
  404638:	ldp	x29, x30, [sp], #64
  40463c:	b	401ad0 <strndup@plt>
  404640:	ldp	x19, x20, [sp, #16]
  404644:	ldp	x21, x22, [sp, #32]
  404648:	ldp	x29, x30, [sp], #64
  40464c:	b	4019c0 <strdup@plt>
  404650:	stp	x29, x30, [sp, #-32]!
  404654:	mov	x2, #0x0                   	// #0
  404658:	mov	x29, sp
  40465c:	stp	x19, x20, [sp, #16]
  404660:	mov	x20, x0
  404664:	mov	x19, x1
  404668:	cbz	x1, 404678 <ferror@plt+0x2a88>
  40466c:	mov	x0, x1
  404670:	bl	401810 <strlen@plt>
  404674:	mov	x2, x0
  404678:	mov	x1, x19
  40467c:	mov	x0, x20
  404680:	ldp	x19, x20, [sp, #16]
  404684:	ldp	x29, x30, [sp], #32
  404688:	b	404580 <ferror@plt+0x2990>
  40468c:	nop
  404690:	stp	x29, x30, [sp, #-288]!
  404694:	mov	w9, #0xffffffd0            	// #-48
  404698:	mov	w8, #0xffffff80            	// #-128
  40469c:	mov	x29, sp
  4046a0:	add	x10, sp, #0xf0
  4046a4:	add	x11, sp, #0x120
  4046a8:	stp	x11, x11, [sp, #80]
  4046ac:	str	x10, [sp, #96]
  4046b0:	stp	w9, w8, [sp, #104]
  4046b4:	ldp	x10, x11, [sp, #80]
  4046b8:	str	x19, [sp, #16]
  4046bc:	ldp	x8, x9, [sp, #96]
  4046c0:	mov	x19, x0
  4046c4:	add	x0, sp, #0x48
  4046c8:	stp	x10, x11, [sp, #32]
  4046cc:	stp	x8, x9, [sp, #48]
  4046d0:	str	q0, [sp, #112]
  4046d4:	str	q1, [sp, #128]
  4046d8:	str	q2, [sp, #144]
  4046dc:	str	q3, [sp, #160]
  4046e0:	str	q4, [sp, #176]
  4046e4:	str	q5, [sp, #192]
  4046e8:	str	q6, [sp, #208]
  4046ec:	str	q7, [sp, #224]
  4046f0:	stp	x2, x3, [sp, #240]
  4046f4:	add	x2, sp, #0x20
  4046f8:	stp	x4, x5, [sp, #256]
  4046fc:	stp	x6, x7, [sp, #272]
  404700:	bl	401ac0 <vasprintf@plt>
  404704:	tbnz	w0, #31, 404734 <ferror@plt+0x2b44>
  404708:	ldr	x1, [sp, #72]
  40470c:	sxtw	x2, w0
  404710:	mov	x0, x19
  404714:	bl	404580 <ferror@plt+0x2990>
  404718:	mov	x19, x0
  40471c:	ldr	x0, [sp, #72]
  404720:	bl	401a90 <free@plt>
  404724:	mov	x0, x19
  404728:	ldr	x19, [sp, #16]
  40472c:	ldp	x29, x30, [sp], #288
  404730:	ret
  404734:	mov	x19, #0x0                   	// #0
  404738:	mov	x0, x19
  40473c:	ldr	x19, [sp, #16]
  404740:	ldp	x29, x30, [sp], #288
  404744:	ret
  404748:	stp	x29, x30, [sp, #-96]!
  40474c:	mov	x29, sp
  404750:	stp	x19, x20, [sp, #16]
  404754:	ldr	x19, [x0]
  404758:	stp	x21, x22, [sp, #32]
  40475c:	stp	x23, x24, [sp, #48]
  404760:	mov	x23, x0
  404764:	ldrsb	w0, [x19]
  404768:	cbz	w0, 4048c0 <ferror@plt+0x2cd0>
  40476c:	mov	x24, x1
  404770:	mov	x22, x2
  404774:	mov	x1, x2
  404778:	mov	x0, x19
  40477c:	stp	x25, x26, [sp, #64]
  404780:	mov	w25, w3
  404784:	bl	401ae0 <strspn@plt>
  404788:	ldrsb	w20, [x19, x0]
  40478c:	add	x21, x19, x0
  404790:	cbz	w20, 40487c <ferror@plt+0x2c8c>
  404794:	cbz	w25, 404848 <ferror@plt+0x2c58>
  404798:	adrp	x0, 405000 <ferror@plt+0x3410>
  40479c:	mov	w1, w20
  4047a0:	add	x0, x0, #0x1d8
  4047a4:	bl	401af0 <strchr@plt>
  4047a8:	cbz	x0, 4048dc <ferror@plt+0x2cec>
  4047ac:	ldrsb	w1, [x21, #1]
  4047b0:	add	x25, x21, #0x1
  4047b4:	strb	w20, [sp, #88]
  4047b8:	add	x26, sp, #0x58
  4047bc:	strb	wzr, [sp, #89]
  4047c0:	mov	w19, #0x0                   	// #0
  4047c4:	cbz	w1, 404994 <ferror@plt+0x2da4>
  4047c8:	cmp	w1, #0x5c
  4047cc:	b.eq	4048a0 <ferror@plt+0x2cb0>  // b.none
  4047d0:	mov	x0, x26
  4047d4:	bl	401af0 <strchr@plt>
  4047d8:	cbnz	x0, 404980 <ferror@plt+0x2d90>
  4047dc:	add	w19, w19, #0x1
  4047e0:	sxtw	x0, w19
  4047e4:	ldrsb	w1, [x25, w19, sxtw]
  4047e8:	cbnz	w1, 4047c8 <ferror@plt+0x2bd8>
  4047ec:	add	x1, x0, #0x1
  4047f0:	add	x1, x21, x1
  4047f4:	str	x0, [x24]
  4047f8:	ldrsb	w1, [x1]
  4047fc:	cmp	w1, #0x0
  404800:	ccmp	w20, w1, #0x0, ne  // ne = any
  404804:	b.ne	40487c <ferror@plt+0x2c8c>  // b.any
  404808:	add	x0, x0, #0x2
  40480c:	add	x19, x21, x0
  404810:	ldrsb	w1, [x21, x0]
  404814:	cbz	w1, 404824 <ferror@plt+0x2c34>
  404818:	mov	x0, x22
  40481c:	bl	401af0 <strchr@plt>
  404820:	cbz	x0, 40487c <ferror@plt+0x2c8c>
  404824:	mov	x21, x25
  404828:	ldp	x25, x26, [sp, #64]
  40482c:	str	x19, [x23]
  404830:	mov	x0, x21
  404834:	ldp	x19, x20, [sp, #16]
  404838:	ldp	x21, x22, [sp, #32]
  40483c:	ldp	x23, x24, [sp, #48]
  404840:	ldp	x29, x30, [sp], #96
  404844:	ret
  404848:	mov	x1, x22
  40484c:	mov	x0, x21
  404850:	bl	401b70 <strcspn@plt>
  404854:	ldp	x25, x26, [sp, #64]
  404858:	str	x0, [x24]
  40485c:	add	x0, x21, x0
  404860:	str	x0, [x23]
  404864:	mov	x0, x21
  404868:	ldp	x19, x20, [sp, #16]
  40486c:	ldp	x21, x22, [sp, #32]
  404870:	ldp	x23, x24, [sp, #48]
  404874:	ldp	x29, x30, [sp], #96
  404878:	ret
  40487c:	ldp	x25, x26, [sp, #64]
  404880:	str	x21, [x23]
  404884:	mov	x21, #0x0                   	// #0
  404888:	mov	x0, x21
  40488c:	ldp	x19, x20, [sp, #16]
  404890:	ldp	x21, x22, [sp, #32]
  404894:	ldp	x23, x24, [sp, #48]
  404898:	ldp	x29, x30, [sp], #96
  40489c:	ret
  4048a0:	add	w0, w19, #0x1
  4048a4:	ldrsb	w0, [x25, w0, sxtw]
  4048a8:	cbz	w0, 404980 <ferror@plt+0x2d90>
  4048ac:	add	w19, w19, #0x2
  4048b0:	sxtw	x0, w19
  4048b4:	ldrsb	w1, [x25, w19, sxtw]
  4048b8:	cbnz	w1, 4047c8 <ferror@plt+0x2bd8>
  4048bc:	b	4047ec <ferror@plt+0x2bfc>
  4048c0:	mov	x21, #0x0                   	// #0
  4048c4:	mov	x0, x21
  4048c8:	ldp	x19, x20, [sp, #16]
  4048cc:	ldp	x21, x22, [sp, #32]
  4048d0:	ldp	x23, x24, [sp, #48]
  4048d4:	ldp	x29, x30, [sp], #96
  4048d8:	ret
  4048dc:	sub	x25, x21, #0x1
  4048e0:	mov	w0, #0x0                   	// #0
  4048e4:	add	w19, w0, #0x1
  4048e8:	cmp	w20, #0x5c
  4048ec:	sxtw	x19, w19
  4048f0:	sub	w26, w19, #0x1
  4048f4:	b.eq	404928 <ferror@plt+0x2d38>  // b.none
  4048f8:	mov	w1, w20
  4048fc:	mov	x0, x22
  404900:	bl	401af0 <strchr@plt>
  404904:	add	x1, x19, #0x1
  404908:	cbnz	x0, 404988 <ferror@plt+0x2d98>
  40490c:	ldrsb	w20, [x25, x1]
  404910:	add	x26, x21, x19
  404914:	cbz	w20, 404948 <ferror@plt+0x2d58>
  404918:	mov	x19, x1
  40491c:	cmp	w20, #0x5c
  404920:	sub	w26, w19, #0x1
  404924:	b.ne	4048f8 <ferror@plt+0x2d08>  // b.any
  404928:	ldrsb	w1, [x21, w19, sxtw]
  40492c:	cbz	w1, 404988 <ferror@plt+0x2d98>
  404930:	add	w0, w19, #0x1
  404934:	sxtw	x19, w0
  404938:	ldrsb	w20, [x21, w0, sxtw]
  40493c:	add	x26, x21, x19
  404940:	cbnz	w20, 4048e4 <ferror@plt+0x2cf4>
  404944:	nop
  404948:	str	x19, [x24]
  40494c:	ldrsb	w1, [x26]
  404950:	cbz	w1, 404960 <ferror@plt+0x2d70>
  404954:	mov	x0, x22
  404958:	bl	401af0 <strchr@plt>
  40495c:	cbz	x0, 40487c <ferror@plt+0x2c8c>
  404960:	str	x26, [x23]
  404964:	mov	x0, x21
  404968:	ldp	x19, x20, [sp, #16]
  40496c:	ldp	x21, x22, [sp, #32]
  404970:	ldp	x23, x24, [sp, #48]
  404974:	ldp	x25, x26, [sp, #64]
  404978:	ldp	x29, x30, [sp], #96
  40497c:	ret
  404980:	sxtw	x0, w19
  404984:	b	4047ec <ferror@plt+0x2bfc>
  404988:	sxtw	x19, w26
  40498c:	add	x26, x21, x19
  404990:	b	404948 <ferror@plt+0x2d58>
  404994:	mov	x1, x25
  404998:	mov	x0, #0x0                   	// #0
  40499c:	b	4047f4 <ferror@plt+0x2c04>
  4049a0:	stp	x29, x30, [sp, #-32]!
  4049a4:	mov	x29, sp
  4049a8:	str	x19, [sp, #16]
  4049ac:	mov	x19, x0
  4049b0:	b	4049bc <ferror@plt+0x2dcc>
  4049b4:	cmp	w0, #0xa
  4049b8:	b.eq	4049dc <ferror@plt+0x2dec>  // b.none
  4049bc:	mov	x0, x19
  4049c0:	bl	401970 <fgetc@plt>
  4049c4:	cmn	w0, #0x1
  4049c8:	b.ne	4049b4 <ferror@plt+0x2dc4>  // b.any
  4049cc:	mov	w0, #0x1                   	// #1
  4049d0:	ldr	x19, [sp, #16]
  4049d4:	ldp	x29, x30, [sp], #32
  4049d8:	ret
  4049dc:	mov	w0, #0x0                   	// #0
  4049e0:	ldr	x19, [sp, #16]
  4049e4:	ldp	x29, x30, [sp], #32
  4049e8:	ret
  4049ec:	nop
  4049f0:	stp	x29, x30, [sp, #-64]!
  4049f4:	mov	x29, sp
  4049f8:	stp	x19, x20, [sp, #16]
  4049fc:	adrp	x20, 415000 <ferror@plt+0x13410>
  404a00:	add	x20, x20, #0xde0
  404a04:	stp	x21, x22, [sp, #32]
  404a08:	adrp	x21, 415000 <ferror@plt+0x13410>
  404a0c:	add	x21, x21, #0xdd8
  404a10:	sub	x20, x20, x21
  404a14:	mov	w22, w0
  404a18:	stp	x23, x24, [sp, #48]
  404a1c:	mov	x23, x1
  404a20:	mov	x24, x2
  404a24:	bl	401798 <memcpy@plt-0x38>
  404a28:	cmp	xzr, x20, asr #3
  404a2c:	b.eq	404a58 <ferror@plt+0x2e68>  // b.none
  404a30:	asr	x20, x20, #3
  404a34:	mov	x19, #0x0                   	// #0
  404a38:	ldr	x3, [x21, x19, lsl #3]
  404a3c:	mov	x2, x24
  404a40:	add	x19, x19, #0x1
  404a44:	mov	x1, x23
  404a48:	mov	w0, w22
  404a4c:	blr	x3
  404a50:	cmp	x20, x19
  404a54:	b.ne	404a38 <ferror@plt+0x2e48>  // b.any
  404a58:	ldp	x19, x20, [sp, #16]
  404a5c:	ldp	x21, x22, [sp, #32]
  404a60:	ldp	x23, x24, [sp, #48]
  404a64:	ldp	x29, x30, [sp], #64
  404a68:	ret
  404a6c:	nop
  404a70:	ret
  404a74:	nop
  404a78:	adrp	x2, 416000 <ferror@plt+0x14410>
  404a7c:	mov	x1, #0x0                   	// #0
  404a80:	ldr	x2, [x2, #552]
  404a84:	b	4018b0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404a88 <.fini>:
  404a88:	stp	x29, x30, [sp, #-16]!
  404a8c:	mov	x29, sp
  404a90:	ldp	x29, x30, [sp], #16
  404a94:	ret
