
BSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b138  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  0800b308  0800b308  0001b308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b524  0800b524  000200d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b524  0800b524  0001b524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b52c  0800b52c  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b52c  0800b52c  0001b52c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b530  0800b530  0001b530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  0800b534  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  200000d4  0800b608  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000059c  0800b608  0002059c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018c48  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036f0  00000000  00000000  00038d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d8  00000000  00000000  0003c440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011a0  00000000  00000000  0003d718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029174  00000000  00000000  0003e8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000180e4  00000000  00000000  00067a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faf6d  00000000  00000000  0007fb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017aa7d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005740  00000000  00000000  0017aad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000d4 	.word	0x200000d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b2f0 	.word	0x0800b2f0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000d8 	.word	0x200000d8
 800020c:	0800b2f0 	.word	0x0800b2f0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_d2uiz>:
 8000bac:	004a      	lsls	r2, r1, #1
 8000bae:	d211      	bcs.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb4:	d211      	bcs.n	8000bda <__aeabi_d2uiz+0x2e>
 8000bb6:	d50d      	bpl.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc0:	d40e      	bmi.n	8000be0 <__aeabi_d2uiz+0x34>
 8000bc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bde:	d102      	bne.n	8000be6 <__aeabi_d2uiz+0x3a>
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr

08000bec <__aeabi_uldivmod>:
 8000bec:	b953      	cbnz	r3, 8000c04 <__aeabi_uldivmod+0x18>
 8000bee:	b94a      	cbnz	r2, 8000c04 <__aeabi_uldivmod+0x18>
 8000bf0:	2900      	cmp	r1, #0
 8000bf2:	bf08      	it	eq
 8000bf4:	2800      	cmpeq	r0, #0
 8000bf6:	bf1c      	itt	ne
 8000bf8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000c00:	f000 b974 	b.w	8000eec <__aeabi_idiv0>
 8000c04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c0c:	f000 f806 	bl	8000c1c <__udivmoddi4>
 8000c10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c18:	b004      	add	sp, #16
 8000c1a:	4770      	bx	lr

08000c1c <__udivmoddi4>:
 8000c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c20:	9d08      	ldr	r5, [sp, #32]
 8000c22:	4604      	mov	r4, r0
 8000c24:	468e      	mov	lr, r1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d14d      	bne.n	8000cc6 <__udivmoddi4+0xaa>
 8000c2a:	428a      	cmp	r2, r1
 8000c2c:	4694      	mov	ip, r2
 8000c2e:	d969      	bls.n	8000d04 <__udivmoddi4+0xe8>
 8000c30:	fab2 f282 	clz	r2, r2
 8000c34:	b152      	cbz	r2, 8000c4c <__udivmoddi4+0x30>
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	f1c2 0120 	rsb	r1, r2, #32
 8000c3e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c42:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c46:	ea41 0e03 	orr.w	lr, r1, r3
 8000c4a:	4094      	lsls	r4, r2
 8000c4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c50:	0c21      	lsrs	r1, r4, #16
 8000c52:	fbbe f6f8 	udiv	r6, lr, r8
 8000c56:	fa1f f78c 	uxth.w	r7, ip
 8000c5a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c62:	fb06 f107 	mul.w	r1, r6, r7
 8000c66:	4299      	cmp	r1, r3
 8000c68:	d90a      	bls.n	8000c80 <__udivmoddi4+0x64>
 8000c6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c72:	f080 811f 	bcs.w	8000eb4 <__udivmoddi4+0x298>
 8000c76:	4299      	cmp	r1, r3
 8000c78:	f240 811c 	bls.w	8000eb4 <__udivmoddi4+0x298>
 8000c7c:	3e02      	subs	r6, #2
 8000c7e:	4463      	add	r3, ip
 8000c80:	1a5b      	subs	r3, r3, r1
 8000c82:	b2a4      	uxth	r4, r4
 8000c84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c88:	fb08 3310 	mls	r3, r8, r0, r3
 8000c8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c90:	fb00 f707 	mul.w	r7, r0, r7
 8000c94:	42a7      	cmp	r7, r4
 8000c96:	d90a      	bls.n	8000cae <__udivmoddi4+0x92>
 8000c98:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca0:	f080 810a 	bcs.w	8000eb8 <__udivmoddi4+0x29c>
 8000ca4:	42a7      	cmp	r7, r4
 8000ca6:	f240 8107 	bls.w	8000eb8 <__udivmoddi4+0x29c>
 8000caa:	4464      	add	r4, ip
 8000cac:	3802      	subs	r0, #2
 8000cae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb2:	1be4      	subs	r4, r4, r7
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	b11d      	cbz	r5, 8000cc0 <__udivmoddi4+0xa4>
 8000cb8:	40d4      	lsrs	r4, r2
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d909      	bls.n	8000cde <__udivmoddi4+0xc2>
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	f000 80ef 	beq.w	8000eae <__udivmoddi4+0x292>
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd6:	4630      	mov	r0, r6
 8000cd8:	4631      	mov	r1, r6
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	fab3 f683 	clz	r6, r3
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d14a      	bne.n	8000d7c <__udivmoddi4+0x160>
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xd4>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 80f9 	bhi.w	8000ee2 <__udivmoddi4+0x2c6>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	469e      	mov	lr, r3
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e0      	beq.n	8000cc0 <__udivmoddi4+0xa4>
 8000cfe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d02:	e7dd      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000d04:	b902      	cbnz	r2, 8000d08 <__udivmoddi4+0xec>
 8000d06:	deff      	udf	#255	; 0xff
 8000d08:	fab2 f282 	clz	r2, r2
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	f040 8092 	bne.w	8000e36 <__udivmoddi4+0x21a>
 8000d12:	eba1 010c 	sub.w	r1, r1, ip
 8000d16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1a:	fa1f fe8c 	uxth.w	lr, ip
 8000d1e:	2601      	movs	r6, #1
 8000d20:	0c20      	lsrs	r0, r4, #16
 8000d22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d26:	fb07 1113 	mls	r1, r7, r3, r1
 8000d2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2e:	fb0e f003 	mul.w	r0, lr, r3
 8000d32:	4288      	cmp	r0, r1
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x12c>
 8000d36:	eb1c 0101 	adds.w	r1, ip, r1
 8000d3a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x12a>
 8000d40:	4288      	cmp	r0, r1
 8000d42:	f200 80cb 	bhi.w	8000edc <__udivmoddi4+0x2c0>
 8000d46:	4643      	mov	r3, r8
 8000d48:	1a09      	subs	r1, r1, r0
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d50:	fb07 1110 	mls	r1, r7, r0, r1
 8000d54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d58:	fb0e fe00 	mul.w	lr, lr, r0
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x156>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d68:	d202      	bcs.n	8000d70 <__udivmoddi4+0x154>
 8000d6a:	45a6      	cmp	lr, r4
 8000d6c:	f200 80bb 	bhi.w	8000ee6 <__udivmoddi4+0x2ca>
 8000d70:	4608      	mov	r0, r1
 8000d72:	eba4 040e 	sub.w	r4, r4, lr
 8000d76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d7a:	e79c      	b.n	8000cb6 <__udivmoddi4+0x9a>
 8000d7c:	f1c6 0720 	rsb	r7, r6, #32
 8000d80:	40b3      	lsls	r3, r6
 8000d82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d92:	431c      	orrs	r4, r3
 8000d94:	40f9      	lsrs	r1, r7
 8000d96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000da2:	0c20      	lsrs	r0, r4, #16
 8000da4:	fa1f fe8c 	uxth.w	lr, ip
 8000da8:	fb09 1118 	mls	r1, r9, r8, r1
 8000dac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db0:	fb08 f00e 	mul.w	r0, r8, lr
 8000db4:	4288      	cmp	r0, r1
 8000db6:	fa02 f206 	lsl.w	r2, r2, r6
 8000dba:	d90b      	bls.n	8000dd4 <__udivmoddi4+0x1b8>
 8000dbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc4:	f080 8088 	bcs.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dc8:	4288      	cmp	r0, r1
 8000dca:	f240 8085 	bls.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dce:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd2:	4461      	add	r1, ip
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ddc:	fb09 1110 	mls	r1, r9, r0, r1
 8000de0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	458e      	cmp	lr, r1
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x1e2>
 8000dec:	eb1c 0101 	adds.w	r1, ip, r1
 8000df0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df4:	d26c      	bcs.n	8000ed0 <__udivmoddi4+0x2b4>
 8000df6:	458e      	cmp	lr, r1
 8000df8:	d96a      	bls.n	8000ed0 <__udivmoddi4+0x2b4>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	4461      	add	r1, ip
 8000dfe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e02:	fba0 9402 	umull	r9, r4, r0, r2
 8000e06:	eba1 010e 	sub.w	r1, r1, lr
 8000e0a:	42a1      	cmp	r1, r4
 8000e0c:	46c8      	mov	r8, r9
 8000e0e:	46a6      	mov	lr, r4
 8000e10:	d356      	bcc.n	8000ec0 <__udivmoddi4+0x2a4>
 8000e12:	d053      	beq.n	8000ebc <__udivmoddi4+0x2a0>
 8000e14:	b15d      	cbz	r5, 8000e2e <__udivmoddi4+0x212>
 8000e16:	ebb3 0208 	subs.w	r2, r3, r8
 8000e1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000e22:	fa22 f306 	lsr.w	r3, r2, r6
 8000e26:	40f1      	lsrs	r1, r6
 8000e28:	431f      	orrs	r7, r3
 8000e2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2e:	2600      	movs	r6, #0
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	f1c2 0320 	rsb	r3, r2, #32
 8000e3a:	40d8      	lsrs	r0, r3
 8000e3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e40:	fa21 f303 	lsr.w	r3, r1, r3
 8000e44:	4091      	lsls	r1, r2
 8000e46:	4301      	orrs	r1, r0
 8000e48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4c:	fa1f fe8c 	uxth.w	lr, ip
 8000e50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e54:	fb07 3610 	mls	r6, r7, r0, r3
 8000e58:	0c0b      	lsrs	r3, r1, #16
 8000e5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e62:	429e      	cmp	r6, r3
 8000e64:	fa04 f402 	lsl.w	r4, r4, r2
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x260>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e72:	d22f      	bcs.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e74:	429e      	cmp	r6, r3
 8000e76:	d92d      	bls.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4463      	add	r3, ip
 8000e7c:	1b9b      	subs	r3, r3, r6
 8000e7e:	b289      	uxth	r1, r1
 8000e80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e84:	fb07 3316 	mls	r3, r7, r6, r3
 8000e88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x28a>
 8000e94:	eb1c 0101 	adds.w	r1, ip, r1
 8000e98:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e9c:	d216      	bcs.n	8000ecc <__udivmoddi4+0x2b0>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d914      	bls.n	8000ecc <__udivmoddi4+0x2b0>
 8000ea2:	3e02      	subs	r6, #2
 8000ea4:	4461      	add	r1, ip
 8000ea6:	1ac9      	subs	r1, r1, r3
 8000ea8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eac:	e738      	b.n	8000d20 <__udivmoddi4+0x104>
 8000eae:	462e      	mov	r6, r5
 8000eb0:	4628      	mov	r0, r5
 8000eb2:	e705      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	e6e3      	b.n	8000c80 <__udivmoddi4+0x64>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6f8      	b.n	8000cae <__udivmoddi4+0x92>
 8000ebc:	454b      	cmp	r3, r9
 8000ebe:	d2a9      	bcs.n	8000e14 <__udivmoddi4+0x1f8>
 8000ec0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec8:	3801      	subs	r0, #1
 8000eca:	e7a3      	b.n	8000e14 <__udivmoddi4+0x1f8>
 8000ecc:	4646      	mov	r6, r8
 8000ece:	e7ea      	b.n	8000ea6 <__udivmoddi4+0x28a>
 8000ed0:	4620      	mov	r0, r4
 8000ed2:	e794      	b.n	8000dfe <__udivmoddi4+0x1e2>
 8000ed4:	4640      	mov	r0, r8
 8000ed6:	e7d1      	b.n	8000e7c <__udivmoddi4+0x260>
 8000ed8:	46d0      	mov	r8, sl
 8000eda:	e77b      	b.n	8000dd4 <__udivmoddi4+0x1b8>
 8000edc:	3b02      	subs	r3, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	e732      	b.n	8000d48 <__udivmoddi4+0x12c>
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	e709      	b.n	8000cfa <__udivmoddi4+0xde>
 8000ee6:	4464      	add	r4, ip
 8000ee8:	3802      	subs	r0, #2
 8000eea:	e742      	b.n	8000d72 <__udivmoddi4+0x156>

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <ReceiverIR_init>:
 * Constructor.
 *
 * @param rxpin Pin for receive IR signal.
 */
	void ReceiverIR_init()
	{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
		init_state();
 8000ef4:	f000 f854 	bl	8000fa0 <init_state>
//		    evt.fall(this, &isr_fall);
//		    evt.rise(this, &isr_rise);
//		    evt.mode(PullUp);
//		    ticker.attach_us(this, &isr_wdt, 10 * 1000);
	}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}

08000efc <getState>:
/**
 * Get state.
 *
 * @return Current state.
 */
State getState() {
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
    LOCK();
    State s = work.state;
 8000f02:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <getState+0x1c>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	71fb      	strb	r3, [r7, #7]
    UNLOCK();
    return s;
 8000f08:	79fb      	ldrb	r3, [r7, #7]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	20000138 	.word	0x20000138

08000f1c <getData>:
 * @param buf Buffer of a data.
 * @param bitlength Bit length of the buffer.
 *
 * @return Data bit length.
 */
int getData(Format *format, uint8_t *buf, int bitlength) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
    LOCK();

    if (bitlength < data.bitcount) {
 8000f28:	4b1c      	ldr	r3, [pc, #112]	; (8000f9c <getData+0x80>)
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	da02      	bge.n	8000f38 <getData+0x1c>
        UNLOCK();
        return -1;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	e02d      	b.n	8000f94 <getData+0x78>
    }

    const int nbits = data.bitcount;
 8000f38:	4b18      	ldr	r3, [pc, #96]	; (8000f9c <getData+0x80>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	61bb      	str	r3, [r7, #24]
    const int nbytes = data.bitcount / 8 + (((data.bitcount % 8) != 0) ? 1 : 0);
 8000f3e:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <getData+0x80>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	da00      	bge.n	8000f48 <getData+0x2c>
 8000f46:	3307      	adds	r3, #7
 8000f48:	10db      	asrs	r3, r3, #3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <getData+0x80>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 0307 	and.w	r3, r3, #7
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	bf14      	ite	ne
 8000f58:	2301      	movne	r3, #1
 8000f5a:	2300      	moveq	r3, #0
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	4413      	add	r3, r2
 8000f60:	617b      	str	r3, [r7, #20]

    //*format = data.format;
    *format = NEC;
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	2201      	movs	r2, #1
 8000f66:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < nbytes; i++) {
 8000f68:	2300      	movs	r3, #0
 8000f6a:	61fb      	str	r3, [r7, #28]
 8000f6c:	e00b      	b.n	8000f86 <getData+0x6a>
        buf[i] = data.buffer[i];
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	68ba      	ldr	r2, [r7, #8]
 8000f72:	4413      	add	r3, r2
 8000f74:	4909      	ldr	r1, [pc, #36]	; (8000f9c <getData+0x80>)
 8000f76:	69fa      	ldr	r2, [r7, #28]
 8000f78:	440a      	add	r2, r1
 8000f7a:	3208      	adds	r2, #8
 8000f7c:	7812      	ldrb	r2, [r2, #0]
 8000f7e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < nbytes; i++) {
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	3301      	adds	r3, #1
 8000f84:	61fb      	str	r3, [r7, #28]
 8000f86:	69fa      	ldr	r2, [r7, #28]
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	dbef      	blt.n	8000f6e <getData+0x52>
    }

    init_state();
 8000f8e:	f000 f807 	bl	8000fa0 <init_state>

    UNLOCK();
    return nbits;
 8000f92:	69bb      	ldr	r3, [r7, #24]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3720      	adds	r7, #32
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	200000f0 	.word	0x200000f0

08000fa0 <init_state>:

void init_state(void) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
    work.c1 = -1;
 8000fa6:	4b1b      	ldr	r3, [pc, #108]	; (8001014 <init_state+0x74>)
 8000fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fac:	605a      	str	r2, [r3, #4]
    work.c2 = -1;
 8000fae:	4b19      	ldr	r3, [pc, #100]	; (8001014 <init_state+0x74>)
 8000fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb4:	609a      	str	r2, [r3, #8]
    work.c3 = -1;
 8000fb6:	4b17      	ldr	r3, [pc, #92]	; (8001014 <init_state+0x74>)
 8000fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fbc:	60da      	str	r2, [r3, #12]
    work.d1 = -1;
 8000fbe:	4b15      	ldr	r3, [pc, #84]	; (8001014 <init_state+0x74>)
 8000fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc4:	611a      	str	r2, [r3, #16]
    work.d2 = -1;
 8000fc6:	4b13      	ldr	r3, [pc, #76]	; (8001014 <init_state+0x74>)
 8000fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fcc:	615a      	str	r2, [r3, #20]
    work.state = Idle;
 8000fce:	4b11      	ldr	r3, [pc, #68]	; (8001014 <init_state+0x74>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
    data.format = UNKNOWN;
 8000fd4:	4b10      	ldr	r3, [pc, #64]	; (8001018 <init_state+0x78>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]
    data.bitcount = 0;
 8000fda:	4b0f      	ldr	r3, [pc, #60]	; (8001018 <init_state+0x78>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	605a      	str	r2, [r3, #4]
    HAL_TIM_Base_Stop_IT(&htim14);//printf("HAL_TIM_Base_Stop_IT\n");  //timer.stop();
 8000fe0:	480e      	ldr	r0, [pc, #56]	; (800101c <init_state+0x7c>)
 8000fe2:	f007 fb9b 	bl	800871c <HAL_TIM_Base_Stop_IT>
    //HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); //input interrupt stop
    IR_NEC_Tick = 0;  //timer.reset();
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	; (8001020 <init_state+0x80>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 8000fec:	2300      	movs	r3, #0
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	e008      	b.n	8001004 <init_state+0x64>
        data.buffer[i] = 0;
 8000ff2:	4a09      	ldr	r2, [pc, #36]	; (8001018 <init_state+0x78>)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	3308      	adds	r3, #8
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	3301      	adds	r3, #1
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b3f      	cmp	r3, #63	; 0x3f
 8001008:	d9f3      	bls.n	8000ff2 <init_state+0x52>
    }
}
 800100a:	bf00      	nop
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20000138 	.word	0x20000138
 8001018:	200000f0 	.word	0x200000f0
 800101c:	20000480 	.word	0x20000480
 8001020:	20000170 	.word	0x20000170
 8001024:	00000000 	.word	0x00000000

08001028 <isr_fall>:
        cnt = 0;
    }
    UNLOCK();
}

void isr_fall(void) {
 8001028:	b5b0      	push	{r4, r5, r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
    LOCK();
    //printf("111: %d\n", work.state);
    switch (work.state) {
 800102e:	4b96      	ldr	r3, [pc, #600]	; (8001288 <isr_fall+0x260>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b02      	cmp	r3, #2
 8001034:	f000 83cd 	beq.w	80017d2 <isr_fall+0x7aa>
 8001038:	2b02      	cmp	r3, #2
 800103a:	f300 83cc 	bgt.w	80017d6 <isr_fall+0x7ae>
 800103e:	2b00      	cmp	r3, #0
 8001040:	d003      	beq.n	800104a <isr_fall+0x22>
 8001042:	2b01      	cmp	r3, #1
 8001044:	f000 8224 	beq.w	8001490 <isr_fall+0x468>
            }
            break;
        case Received:
            break;
        default:
            break;
 8001048:	e3c5      	b.n	80017d6 <isr_fall+0x7ae>
            if (work.c1 < 0) {
 800104a:	4b8f      	ldr	r3, [pc, #572]	; (8001288 <isr_fall+0x260>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	2b00      	cmp	r3, #0
 8001050:	da07      	bge.n	8001062 <isr_fall+0x3a>
            	HAL_TIM_Base_Start_IT (&htim14);//printf("HAL_TIM_Base_Start_IT\n");  //timer.start();
 8001052:	488e      	ldr	r0, [pc, #568]	; (800128c <isr_fall+0x264>)
 8001054:	f007 faea 	bl	800862c <HAL_TIM_Base_Start_IT>
                work.c1 = IR_NEC_Tick;  //timer.read_us();
 8001058:	4b8d      	ldr	r3, [pc, #564]	; (8001290 <isr_fall+0x268>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a8a      	ldr	r2, [pc, #552]	; (8001288 <isr_fall+0x260>)
 800105e:	6053      	str	r3, [r2, #4]
            break;
 8001060:	e3bc      	b.n	80017dc <isr_fall+0x7b4>
			work.c3 = IR_NEC_Tick;  //timer.read_us();
 8001062:	4b8b      	ldr	r3, [pc, #556]	; (8001290 <isr_fall+0x268>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a88      	ldr	r2, [pc, #544]	; (8001288 <isr_fall+0x260>)
 8001068:	60d3      	str	r3, [r2, #12]
                int a = work.c2 - work.c1;
 800106a:	4b87      	ldr	r3, [pc, #540]	; (8001288 <isr_fall+0x260>)
 800106c:	689a      	ldr	r2, [r3, #8]
 800106e:	4b86      	ldr	r3, [pc, #536]	; (8001288 <isr_fall+0x260>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	1ad3      	subs	r3, r2, r3
 8001074:	607b      	str	r3, [r7, #4]
                int b = work.c3 - work.c2;
 8001076:	4b84      	ldr	r3, [pc, #528]	; (8001288 <isr_fall+0x260>)
 8001078:	68da      	ldr	r2, [r3, #12]
 800107a:	4b83      	ldr	r3, [pc, #524]	; (8001288 <isr_fall+0x260>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	603b      	str	r3, [r7, #0]
                if (InRange(a, TUS_NEC * 16) && InRange(b, TUS_NEC * 8)) {
 8001082:	f240 2332 	movw	r3, #562	; 0x232
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fa63 	bl	8000554 <__aeabi_i2d>
 800108e:	a37a      	add	r3, pc, #488	; (adr r3, 8001278 <isr_fall+0x250>)
 8001090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001094:	f7ff fac8 	bl	8000628 <__aeabi_dmul>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4614      	mov	r4, r2
 800109e:	461d      	mov	r5, r3
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff fa57 	bl	8000554 <__aeabi_i2d>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4620      	mov	r0, r4
 80010ac:	4629      	mov	r1, r5
 80010ae:	f7ff fd2d 	bl	8000b0c <__aeabi_dcmplt>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d056      	beq.n	8001166 <isr_fall+0x13e>
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff fa4b 	bl	8000554 <__aeabi_i2d>
 80010be:	4604      	mov	r4, r0
 80010c0:	460d      	mov	r5, r1
 80010c2:	f240 2332 	movw	r3, #562	; 0x232
 80010c6:	011b      	lsls	r3, r3, #4
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fa43 	bl	8000554 <__aeabi_i2d>
 80010ce:	a36c      	add	r3, pc, #432	; (adr r3, 8001280 <isr_fall+0x258>)
 80010d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d4:	f7ff faa8 	bl	8000628 <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4620      	mov	r0, r4
 80010de:	4629      	mov	r1, r5
 80010e0:	f7ff fd14 	bl	8000b0c <__aeabi_dcmplt>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d03d      	beq.n	8001166 <isr_fall+0x13e>
 80010ea:	f240 2332 	movw	r3, #562	; 0x232
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff fa2f 	bl	8000554 <__aeabi_i2d>
 80010f6:	a360      	add	r3, pc, #384	; (adr r3, 8001278 <isr_fall+0x250>)
 80010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fc:	f7ff fa94 	bl	8000628 <__aeabi_dmul>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4614      	mov	r4, r2
 8001106:	461d      	mov	r5, r3
 8001108:	6838      	ldr	r0, [r7, #0]
 800110a:	f7ff fa23 	bl	8000554 <__aeabi_i2d>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4620      	mov	r0, r4
 8001114:	4629      	mov	r1, r5
 8001116:	f7ff fcf9 	bl	8000b0c <__aeabi_dcmplt>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d022      	beq.n	8001166 <isr_fall+0x13e>
 8001120:	6838      	ldr	r0, [r7, #0]
 8001122:	f7ff fa17 	bl	8000554 <__aeabi_i2d>
 8001126:	4604      	mov	r4, r0
 8001128:	460d      	mov	r5, r1
 800112a:	f240 2332 	movw	r3, #562	; 0x232
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fa0f 	bl	8000554 <__aeabi_i2d>
 8001136:	a352      	add	r3, pc, #328	; (adr r3, 8001280 <isr_fall+0x258>)
 8001138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113c:	f7ff fa74 	bl	8000628 <__aeabi_dmul>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4620      	mov	r0, r4
 8001146:	4629      	mov	r1, r5
 8001148:	f7ff fce0 	bl	8000b0c <__aeabi_dcmplt>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d009      	beq.n	8001166 <isr_fall+0x13e>
                    data.format = NEC;
 8001152:	4b50      	ldr	r3, [pc, #320]	; (8001294 <isr_fall+0x26c>)
 8001154:	2201      	movs	r2, #1
 8001156:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 8001158:	4b4b      	ldr	r3, [pc, #300]	; (8001288 <isr_fall+0x260>)
 800115a:	2201      	movs	r2, #1
 800115c:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 800115e:	4b4d      	ldr	r3, [pc, #308]	; (8001294 <isr_fall+0x26c>)
 8001160:	2200      	movs	r2, #0
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	e193      	b.n	800148e <isr_fall+0x466>
                } else if (InRange(a, TUS_NEC * 16) && InRange(b, TUS_NEC * 4)) {
 8001166:	f240 2332 	movw	r3, #562	; 0x232
 800116a:	011b      	lsls	r3, r3, #4
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff f9f1 	bl	8000554 <__aeabi_i2d>
 8001172:	a341      	add	r3, pc, #260	; (adr r3, 8001278 <isr_fall+0x250>)
 8001174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001178:	f7ff fa56 	bl	8000628 <__aeabi_dmul>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	4614      	mov	r4, r2
 8001182:	461d      	mov	r5, r3
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff f9e5 	bl	8000554 <__aeabi_i2d>
 800118a:	4602      	mov	r2, r0
 800118c:	460b      	mov	r3, r1
 800118e:	4620      	mov	r0, r4
 8001190:	4629      	mov	r1, r5
 8001192:	f7ff fcbb 	bl	8000b0c <__aeabi_dcmplt>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d07d      	beq.n	8001298 <isr_fall+0x270>
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff f9d9 	bl	8000554 <__aeabi_i2d>
 80011a2:	4604      	mov	r4, r0
 80011a4:	460d      	mov	r5, r1
 80011a6:	f240 2332 	movw	r3, #562	; 0x232
 80011aa:	011b      	lsls	r3, r3, #4
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff f9d1 	bl	8000554 <__aeabi_i2d>
 80011b2:	a333      	add	r3, pc, #204	; (adr r3, 8001280 <isr_fall+0x258>)
 80011b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b8:	f7ff fa36 	bl	8000628 <__aeabi_dmul>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4620      	mov	r0, r4
 80011c2:	4629      	mov	r1, r5
 80011c4:	f7ff fca2 	bl	8000b0c <__aeabi_dcmplt>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d064      	beq.n	8001298 <isr_fall+0x270>
 80011ce:	f240 2332 	movw	r3, #562	; 0x232
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f9bd 	bl	8000554 <__aeabi_i2d>
 80011da:	a327      	add	r3, pc, #156	; (adr r3, 8001278 <isr_fall+0x250>)
 80011dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e0:	f7ff fa22 	bl	8000628 <__aeabi_dmul>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4614      	mov	r4, r2
 80011ea:	461d      	mov	r5, r3
 80011ec:	6838      	ldr	r0, [r7, #0]
 80011ee:	f7ff f9b1 	bl	8000554 <__aeabi_i2d>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	4620      	mov	r0, r4
 80011f8:	4629      	mov	r1, r5
 80011fa:	f7ff fc87 	bl	8000b0c <__aeabi_dcmplt>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d049      	beq.n	8001298 <isr_fall+0x270>
 8001204:	6838      	ldr	r0, [r7, #0]
 8001206:	f7ff f9a5 	bl	8000554 <__aeabi_i2d>
 800120a:	4604      	mov	r4, r0
 800120c:	460d      	mov	r5, r1
 800120e:	f240 2332 	movw	r3, #562	; 0x232
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff f99d 	bl	8000554 <__aeabi_i2d>
 800121a:	a319      	add	r3, pc, #100	; (adr r3, 8001280 <isr_fall+0x258>)
 800121c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001220:	f7ff fa02 	bl	8000628 <__aeabi_dmul>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	4620      	mov	r0, r4
 800122a:	4629      	mov	r1, r5
 800122c:	f7ff fc6e 	bl	8000b0c <__aeabi_dcmplt>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d030      	beq.n	8001298 <isr_fall+0x270>
                    data.format = NEC_REPEAT;
 8001236:	4b17      	ldr	r3, [pc, #92]	; (8001294 <isr_fall+0x26c>)
 8001238:	2202      	movs	r2, #2
 800123a:	701a      	strb	r2, [r3, #0]
                    work.state = Received;
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <isr_fall+0x260>)
 800123e:	2202      	movs	r2, #2
 8001240:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 8001242:	4b14      	ldr	r3, [pc, #80]	; (8001294 <isr_fall+0x26c>)
 8001244:	2200      	movs	r2, #0
 8001246:	605a      	str	r2, [r3, #4]
                    work.c1 = -1;
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <isr_fall+0x260>)
 800124a:	f04f 32ff 	mov.w	r2, #4294967295
 800124e:	605a      	str	r2, [r3, #4]
                    work.c2 = -1;
 8001250:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <isr_fall+0x260>)
 8001252:	f04f 32ff 	mov.w	r2, #4294967295
 8001256:	609a      	str	r2, [r3, #8]
                    work.c3 = -1;
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <isr_fall+0x260>)
 800125a:	f04f 32ff 	mov.w	r2, #4294967295
 800125e:	60da      	str	r2, [r3, #12]
                    work.d1 = -1;
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <isr_fall+0x260>)
 8001262:	f04f 32ff 	mov.w	r2, #4294967295
 8001266:	611a      	str	r2, [r3, #16]
                    work.d2 = -1;
 8001268:	4b07      	ldr	r3, [pc, #28]	; (8001288 <isr_fall+0x260>)
 800126a:	f04f 32ff 	mov.w	r2, #4294967295
 800126e:	615a      	str	r2, [r3, #20]
 8001270:	e10d      	b.n	800148e <isr_fall+0x466>
 8001272:	bf00      	nop
 8001274:	f3af 8000 	nop.w
 8001278:	66666666 	.word	0x66666666
 800127c:	3fe66666 	.word	0x3fe66666
 8001280:	cccccccd 	.word	0xcccccccd
 8001284:	3ff4cccc 	.word	0x3ff4cccc
 8001288:	20000138 	.word	0x20000138
 800128c:	20000480 	.word	0x20000480
 8001290:	20000170 	.word	0x20000170
 8001294:	200000f0 	.word	0x200000f0
                } else if (InRange(a, TUS_AEHA * 8) && InRange(b, TUS_AEHA * 4)) {
 8001298:	f240 13a9 	movw	r3, #425	; 0x1a9
 800129c:	00db      	lsls	r3, r3, #3
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff f958 	bl	8000554 <__aeabi_i2d>
 80012a4:	a3de      	add	r3, pc, #888	; (adr r3, 8001620 <isr_fall+0x5f8>)
 80012a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012aa:	f7ff f9bd 	bl	8000628 <__aeabi_dmul>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4614      	mov	r4, r2
 80012b4:	461d      	mov	r5, r3
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff f94c 	bl	8000554 <__aeabi_i2d>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4620      	mov	r0, r4
 80012c2:	4629      	mov	r1, r5
 80012c4:	f7ff fc22 	bl	8000b0c <__aeabi_dcmplt>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d056      	beq.n	800137c <isr_fall+0x354>
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff f940 	bl	8000554 <__aeabi_i2d>
 80012d4:	4604      	mov	r4, r0
 80012d6:	460d      	mov	r5, r1
 80012d8:	f240 13a9 	movw	r3, #425	; 0x1a9
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff f938 	bl	8000554 <__aeabi_i2d>
 80012e4:	a3d0      	add	r3, pc, #832	; (adr r3, 8001628 <isr_fall+0x600>)
 80012e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ea:	f7ff f99d 	bl	8000628 <__aeabi_dmul>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	4620      	mov	r0, r4
 80012f4:	4629      	mov	r1, r5
 80012f6:	f7ff fc09 	bl	8000b0c <__aeabi_dcmplt>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d03d      	beq.n	800137c <isr_fall+0x354>
 8001300:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff f924 	bl	8000554 <__aeabi_i2d>
 800130c:	a3c4      	add	r3, pc, #784	; (adr r3, 8001620 <isr_fall+0x5f8>)
 800130e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001312:	f7ff f989 	bl	8000628 <__aeabi_dmul>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4614      	mov	r4, r2
 800131c:	461d      	mov	r5, r3
 800131e:	6838      	ldr	r0, [r7, #0]
 8001320:	f7ff f918 	bl	8000554 <__aeabi_i2d>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4620      	mov	r0, r4
 800132a:	4629      	mov	r1, r5
 800132c:	f7ff fbee 	bl	8000b0c <__aeabi_dcmplt>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d022      	beq.n	800137c <isr_fall+0x354>
 8001336:	6838      	ldr	r0, [r7, #0]
 8001338:	f7ff f90c 	bl	8000554 <__aeabi_i2d>
 800133c:	4604      	mov	r4, r0
 800133e:	460d      	mov	r5, r1
 8001340:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f904 	bl	8000554 <__aeabi_i2d>
 800134c:	a3b6      	add	r3, pc, #728	; (adr r3, 8001628 <isr_fall+0x600>)
 800134e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001352:	f7ff f969 	bl	8000628 <__aeabi_dmul>
 8001356:	4602      	mov	r2, r0
 8001358:	460b      	mov	r3, r1
 800135a:	4620      	mov	r0, r4
 800135c:	4629      	mov	r1, r5
 800135e:	f7ff fbd5 	bl	8000b0c <__aeabi_dcmplt>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d009      	beq.n	800137c <isr_fall+0x354>
                    data.format = AEHA;
 8001368:	4bb1      	ldr	r3, [pc, #708]	; (8001630 <isr_fall+0x608>)
 800136a:	2203      	movs	r2, #3
 800136c:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 800136e:	4bb1      	ldr	r3, [pc, #708]	; (8001634 <isr_fall+0x60c>)
 8001370:	2201      	movs	r2, #1
 8001372:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 8001374:	4bae      	ldr	r3, [pc, #696]	; (8001630 <isr_fall+0x608>)
 8001376:	2200      	movs	r2, #0
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	e088      	b.n	800148e <isr_fall+0x466>
                } else if (InRange(a, TUS_AEHA * 8) && InRange(b, TUS_AEHA * 8)) {
 800137c:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001380:	00db      	lsls	r3, r3, #3
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f8e6 	bl	8000554 <__aeabi_i2d>
 8001388:	a3a5      	add	r3, pc, #660	; (adr r3, 8001620 <isr_fall+0x5f8>)
 800138a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138e:	f7ff f94b 	bl	8000628 <__aeabi_dmul>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4614      	mov	r4, r2
 8001398:	461d      	mov	r5, r3
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff f8da 	bl	8000554 <__aeabi_i2d>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4620      	mov	r0, r4
 80013a6:	4629      	mov	r1, r5
 80013a8:	f7ff fbb0 	bl	8000b0c <__aeabi_dcmplt>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d06a      	beq.n	8001488 <isr_fall+0x460>
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f7ff f8ce 	bl	8000554 <__aeabi_i2d>
 80013b8:	4604      	mov	r4, r0
 80013ba:	460d      	mov	r5, r1
 80013bc:	f240 13a9 	movw	r3, #425	; 0x1a9
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff f8c6 	bl	8000554 <__aeabi_i2d>
 80013c8:	a397      	add	r3, pc, #604	; (adr r3, 8001628 <isr_fall+0x600>)
 80013ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ce:	f7ff f92b 	bl	8000628 <__aeabi_dmul>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	4620      	mov	r0, r4
 80013d8:	4629      	mov	r1, r5
 80013da:	f7ff fb97 	bl	8000b0c <__aeabi_dcmplt>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d051      	beq.n	8001488 <isr_fall+0x460>
 80013e4:	f240 13a9 	movw	r3, #425	; 0x1a9
 80013e8:	00db      	lsls	r3, r3, #3
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff f8b2 	bl	8000554 <__aeabi_i2d>
 80013f0:	a38b      	add	r3, pc, #556	; (adr r3, 8001620 <isr_fall+0x5f8>)
 80013f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f6:	f7ff f917 	bl	8000628 <__aeabi_dmul>
 80013fa:	4602      	mov	r2, r0
 80013fc:	460b      	mov	r3, r1
 80013fe:	4614      	mov	r4, r2
 8001400:	461d      	mov	r5, r3
 8001402:	6838      	ldr	r0, [r7, #0]
 8001404:	f7ff f8a6 	bl	8000554 <__aeabi_i2d>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	4620      	mov	r0, r4
 800140e:	4629      	mov	r1, r5
 8001410:	f7ff fb7c 	bl	8000b0c <__aeabi_dcmplt>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d036      	beq.n	8001488 <isr_fall+0x460>
 800141a:	6838      	ldr	r0, [r7, #0]
 800141c:	f7ff f89a 	bl	8000554 <__aeabi_i2d>
 8001420:	4604      	mov	r4, r0
 8001422:	460d      	mov	r5, r1
 8001424:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001428:	00db      	lsls	r3, r3, #3
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff f892 	bl	8000554 <__aeabi_i2d>
 8001430:	a37d      	add	r3, pc, #500	; (adr r3, 8001628 <isr_fall+0x600>)
 8001432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001436:	f7ff f8f7 	bl	8000628 <__aeabi_dmul>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4620      	mov	r0, r4
 8001440:	4629      	mov	r1, r5
 8001442:	f7ff fb63 	bl	8000b0c <__aeabi_dcmplt>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d01d      	beq.n	8001488 <isr_fall+0x460>
                    data.format = AEHA_REPEAT;
 800144c:	4b78      	ldr	r3, [pc, #480]	; (8001630 <isr_fall+0x608>)
 800144e:	2204      	movs	r2, #4
 8001450:	701a      	strb	r2, [r3, #0]
                    work.state = Received;
 8001452:	4b78      	ldr	r3, [pc, #480]	; (8001634 <isr_fall+0x60c>)
 8001454:	2202      	movs	r2, #2
 8001456:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 8001458:	4b75      	ldr	r3, [pc, #468]	; (8001630 <isr_fall+0x608>)
 800145a:	2200      	movs	r2, #0
 800145c:	605a      	str	r2, [r3, #4]
                    work.c1 = -1;
 800145e:	4b75      	ldr	r3, [pc, #468]	; (8001634 <isr_fall+0x60c>)
 8001460:	f04f 32ff 	mov.w	r2, #4294967295
 8001464:	605a      	str	r2, [r3, #4]
                    work.c2 = -1;
 8001466:	4b73      	ldr	r3, [pc, #460]	; (8001634 <isr_fall+0x60c>)
 8001468:	f04f 32ff 	mov.w	r2, #4294967295
 800146c:	609a      	str	r2, [r3, #8]
                    work.c3 = -1;
 800146e:	4b71      	ldr	r3, [pc, #452]	; (8001634 <isr_fall+0x60c>)
 8001470:	f04f 32ff 	mov.w	r2, #4294967295
 8001474:	60da      	str	r2, [r3, #12]
                    work.d1 = -1;
 8001476:	4b6f      	ldr	r3, [pc, #444]	; (8001634 <isr_fall+0x60c>)
 8001478:	f04f 32ff 	mov.w	r2, #4294967295
 800147c:	611a      	str	r2, [r3, #16]
                    work.d2 = -1;
 800147e:	4b6d      	ldr	r3, [pc, #436]	; (8001634 <isr_fall+0x60c>)
 8001480:	f04f 32ff 	mov.w	r2, #4294967295
 8001484:	615a      	str	r2, [r3, #20]
 8001486:	e002      	b.n	800148e <isr_fall+0x466>
                    init_state();
 8001488:	f7ff fd8a 	bl	8000fa0 <init_state>
            break;
 800148c:	e1a6      	b.n	80017dc <isr_fall+0x7b4>
 800148e:	e1a5      	b.n	80017dc <isr_fall+0x7b4>
            if (NEC == data.format) {
 8001490:	4b67      	ldr	r3, [pc, #412]	; (8001630 <isr_fall+0x608>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b01      	cmp	r3, #1
 8001496:	f040 80d3 	bne.w	8001640 <isr_fall+0x618>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 800149a:	4b67      	ldr	r3, [pc, #412]	; (8001638 <isr_fall+0x610>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a65      	ldr	r2, [pc, #404]	; (8001634 <isr_fall+0x60c>)
 80014a0:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 80014a2:	4b64      	ldr	r3, [pc, #400]	; (8001634 <isr_fall+0x60c>)
 80014a4:	695a      	ldr	r2, [r3, #20]
 80014a6:	4b63      	ldr	r3, [pc, #396]	; (8001634 <isr_fall+0x60c>)
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	60bb      	str	r3, [r7, #8]
                if (InRange(a, TUS_NEC * 3)) {
 80014ae:	f240 2232 	movw	r2, #562	; 0x232
 80014b2:	4613      	mov	r3, r2
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	4413      	add	r3, r2
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff f84b 	bl	8000554 <__aeabi_i2d>
 80014be:	a358      	add	r3, pc, #352	; (adr r3, 8001620 <isr_fall+0x5f8>)
 80014c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c4:	f7ff f8b0 	bl	8000628 <__aeabi_dmul>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4614      	mov	r4, r2
 80014ce:	461d      	mov	r5, r3
 80014d0:	68b8      	ldr	r0, [r7, #8]
 80014d2:	f7ff f83f 	bl	8000554 <__aeabi_i2d>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	4620      	mov	r0, r4
 80014dc:	4629      	mov	r1, r5
 80014de:	f7ff fb15 	bl	8000b0c <__aeabi_dcmplt>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d03a      	beq.n	800155e <isr_fall+0x536>
 80014e8:	68b8      	ldr	r0, [r7, #8]
 80014ea:	f7ff f833 	bl	8000554 <__aeabi_i2d>
 80014ee:	4604      	mov	r4, r0
 80014f0:	460d      	mov	r5, r1
 80014f2:	f240 2232 	movw	r2, #562	; 0x232
 80014f6:	4613      	mov	r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	4413      	add	r3, r2
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff f829 	bl	8000554 <__aeabi_i2d>
 8001502:	a349      	add	r3, pc, #292	; (adr r3, 8001628 <isr_fall+0x600>)
 8001504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001508:	f7ff f88e 	bl	8000628 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4620      	mov	r0, r4
 8001512:	4629      	mov	r1, r5
 8001514:	f7ff fafa 	bl	8000b0c <__aeabi_dcmplt>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d01f      	beq.n	800155e <isr_fall+0x536>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 800151e:	4b44      	ldr	r3, [pc, #272]	; (8001630 <isr_fall+0x608>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	da00      	bge.n	8001528 <isr_fall+0x500>
 8001526:	3307      	adds	r3, #7
 8001528:	10db      	asrs	r3, r3, #3
 800152a:	461a      	mov	r2, r3
 800152c:	4b40      	ldr	r3, [pc, #256]	; (8001630 <isr_fall+0x608>)
 800152e:	4413      	add	r3, r2
 8001530:	7a1b      	ldrb	r3, [r3, #8]
 8001532:	b259      	sxtb	r1, r3
 8001534:	4b3e      	ldr	r3, [pc, #248]	; (8001630 <isr_fall+0x608>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	4258      	negs	r0, r3
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	f000 0007 	and.w	r0, r0, #7
 8001542:	bf58      	it	pl
 8001544:	4243      	negpl	r3, r0
 8001546:	2001      	movs	r0, #1
 8001548:	fa00 f303 	lsl.w	r3, r0, r3
 800154c:	b25b      	sxtb	r3, r3
 800154e:	430b      	orrs	r3, r1
 8001550:	b25b      	sxtb	r3, r3
 8001552:	b2d9      	uxtb	r1, r3
 8001554:	4b36      	ldr	r3, [pc, #216]	; (8001630 <isr_fall+0x608>)
 8001556:	4413      	add	r3, r2
 8001558:	460a      	mov	r2, r1
 800155a:	721a      	strb	r2, [r3, #8]
 800155c:	e052      	b.n	8001604 <isr_fall+0x5dc>
                } else if (InRange(a, TUS_NEC * 1)) {
 800155e:	f240 2332 	movw	r3, #562	; 0x232
 8001562:	4618      	mov	r0, r3
 8001564:	f7fe fff6 	bl	8000554 <__aeabi_i2d>
 8001568:	a32d      	add	r3, pc, #180	; (adr r3, 8001620 <isr_fall+0x5f8>)
 800156a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156e:	f7ff f85b 	bl	8000628 <__aeabi_dmul>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	4614      	mov	r4, r2
 8001578:	461d      	mov	r5, r3
 800157a:	68b8      	ldr	r0, [r7, #8]
 800157c:	f7fe ffea 	bl	8000554 <__aeabi_i2d>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4620      	mov	r0, r4
 8001586:	4629      	mov	r1, r5
 8001588:	f7ff fac0 	bl	8000b0c <__aeabi_dcmplt>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d038      	beq.n	8001604 <isr_fall+0x5dc>
 8001592:	68b8      	ldr	r0, [r7, #8]
 8001594:	f7fe ffde 	bl	8000554 <__aeabi_i2d>
 8001598:	4604      	mov	r4, r0
 800159a:	460d      	mov	r5, r1
 800159c:	f240 2332 	movw	r3, #562	; 0x232
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe ffd7 	bl	8000554 <__aeabi_i2d>
 80015a6:	a320      	add	r3, pc, #128	; (adr r3, 8001628 <isr_fall+0x600>)
 80015a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ac:	f7ff f83c 	bl	8000628 <__aeabi_dmul>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4620      	mov	r0, r4
 80015b6:	4629      	mov	r1, r5
 80015b8:	f7ff faa8 	bl	8000b0c <__aeabi_dcmplt>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d020      	beq.n	8001604 <isr_fall+0x5dc>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 80015c2:	4b1b      	ldr	r3, [pc, #108]	; (8001630 <isr_fall+0x608>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	da00      	bge.n	80015cc <isr_fall+0x5a4>
 80015ca:	3307      	adds	r3, #7
 80015cc:	10db      	asrs	r3, r3, #3
 80015ce:	461a      	mov	r2, r3
 80015d0:	4b17      	ldr	r3, [pc, #92]	; (8001630 <isr_fall+0x608>)
 80015d2:	4413      	add	r3, r2
 80015d4:	7a1b      	ldrb	r3, [r3, #8]
 80015d6:	b259      	sxtb	r1, r3
 80015d8:	4b15      	ldr	r3, [pc, #84]	; (8001630 <isr_fall+0x608>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	4258      	negs	r0, r3
 80015de:	f003 0307 	and.w	r3, r3, #7
 80015e2:	f000 0007 	and.w	r0, r0, #7
 80015e6:	bf58      	it	pl
 80015e8:	4243      	negpl	r3, r0
 80015ea:	2001      	movs	r0, #1
 80015ec:	fa00 f303 	lsl.w	r3, r0, r3
 80015f0:	b25b      	sxtb	r3, r3
 80015f2:	43db      	mvns	r3, r3
 80015f4:	b25b      	sxtb	r3, r3
 80015f6:	400b      	ands	r3, r1
 80015f8:	b25b      	sxtb	r3, r3
 80015fa:	b2d9      	uxtb	r1, r3
 80015fc:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <isr_fall+0x608>)
 80015fe:	4413      	add	r3, r2
 8001600:	460a      	mov	r2, r1
 8001602:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 8001604:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <isr_fall+0x608>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	3301      	adds	r3, #1
 800160a:	4a09      	ldr	r2, [pc, #36]	; (8001630 <isr_fall+0x608>)
 800160c:	6053      	str	r3, [r2, #4]
                if(data.bitcount>=31){isr_timeout_flag = 1;}
 800160e:	4b08      	ldr	r3, [pc, #32]	; (8001630 <isr_fall+0x608>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	2b1e      	cmp	r3, #30
 8001614:	f340 80e1 	ble.w	80017da <isr_fall+0x7b2>
 8001618:	4b08      	ldr	r3, [pc, #32]	; (800163c <isr_fall+0x614>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
            break;
 800161e:	e0dc      	b.n	80017da <isr_fall+0x7b2>
 8001620:	66666666 	.word	0x66666666
 8001624:	3fe66666 	.word	0x3fe66666
 8001628:	cccccccd 	.word	0xcccccccd
 800162c:	3ff4cccc 	.word	0x3ff4cccc
 8001630:	200000f0 	.word	0x200000f0
 8001634:	20000138 	.word	0x20000138
 8001638:	20000170 	.word	0x20000170
 800163c:	20000175 	.word	0x20000175
            } else if (AEHA == data.format) {
 8001640:	4b6d      	ldr	r3, [pc, #436]	; (80017f8 <isr_fall+0x7d0>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b03      	cmp	r3, #3
 8001646:	f040 80bb 	bne.w	80017c0 <isr_fall+0x798>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 800164a:	4b6c      	ldr	r3, [pc, #432]	; (80017fc <isr_fall+0x7d4>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a6c      	ldr	r2, [pc, #432]	; (8001800 <isr_fall+0x7d8>)
 8001650:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 8001652:	4b6b      	ldr	r3, [pc, #428]	; (8001800 <isr_fall+0x7d8>)
 8001654:	695a      	ldr	r2, [r3, #20]
 8001656:	4b6a      	ldr	r3, [pc, #424]	; (8001800 <isr_fall+0x7d8>)
 8001658:	691b      	ldr	r3, [r3, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	60fb      	str	r3, [r7, #12]
                if (InRange(a, TUS_AEHA * 3)) {
 800165e:	f240 12a9 	movw	r2, #425	; 0x1a9
 8001662:	4613      	mov	r3, r2
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	4413      	add	r3, r2
 8001668:	4618      	mov	r0, r3
 800166a:	f7fe ff73 	bl	8000554 <__aeabi_i2d>
 800166e:	a35e      	add	r3, pc, #376	; (adr r3, 80017e8 <isr_fall+0x7c0>)
 8001670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001674:	f7fe ffd8 	bl	8000628 <__aeabi_dmul>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	4614      	mov	r4, r2
 800167e:	461d      	mov	r5, r3
 8001680:	68f8      	ldr	r0, [r7, #12]
 8001682:	f7fe ff67 	bl	8000554 <__aeabi_i2d>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4620      	mov	r0, r4
 800168c:	4629      	mov	r1, r5
 800168e:	f7ff fa3d 	bl	8000b0c <__aeabi_dcmplt>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d03a      	beq.n	800170e <isr_fall+0x6e6>
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f7fe ff5b 	bl	8000554 <__aeabi_i2d>
 800169e:	4604      	mov	r4, r0
 80016a0:	460d      	mov	r5, r1
 80016a2:	f240 12a9 	movw	r2, #425	; 0x1a9
 80016a6:	4613      	mov	r3, r2
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	4413      	add	r3, r2
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe ff51 	bl	8000554 <__aeabi_i2d>
 80016b2:	a34f      	add	r3, pc, #316	; (adr r3, 80017f0 <isr_fall+0x7c8>)
 80016b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b8:	f7fe ffb6 	bl	8000628 <__aeabi_dmul>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	4620      	mov	r0, r4
 80016c2:	4629      	mov	r1, r5
 80016c4:	f7ff fa22 	bl	8000b0c <__aeabi_dcmplt>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d01f      	beq.n	800170e <isr_fall+0x6e6>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 80016ce:	4b4a      	ldr	r3, [pc, #296]	; (80017f8 <isr_fall+0x7d0>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	da00      	bge.n	80016d8 <isr_fall+0x6b0>
 80016d6:	3307      	adds	r3, #7
 80016d8:	10db      	asrs	r3, r3, #3
 80016da:	461a      	mov	r2, r3
 80016dc:	4b46      	ldr	r3, [pc, #280]	; (80017f8 <isr_fall+0x7d0>)
 80016de:	4413      	add	r3, r2
 80016e0:	7a1b      	ldrb	r3, [r3, #8]
 80016e2:	b259      	sxtb	r1, r3
 80016e4:	4b44      	ldr	r3, [pc, #272]	; (80017f8 <isr_fall+0x7d0>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	4258      	negs	r0, r3
 80016ea:	f003 0307 	and.w	r3, r3, #7
 80016ee:	f000 0007 	and.w	r0, r0, #7
 80016f2:	bf58      	it	pl
 80016f4:	4243      	negpl	r3, r0
 80016f6:	2001      	movs	r0, #1
 80016f8:	fa00 f303 	lsl.w	r3, r0, r3
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	430b      	orrs	r3, r1
 8001700:	b25b      	sxtb	r3, r3
 8001702:	b2d9      	uxtb	r1, r3
 8001704:	4b3c      	ldr	r3, [pc, #240]	; (80017f8 <isr_fall+0x7d0>)
 8001706:	4413      	add	r3, r2
 8001708:	460a      	mov	r2, r1
 800170a:	721a      	strb	r2, [r3, #8]
 800170c:	e052      	b.n	80017b4 <isr_fall+0x78c>
                } else if (InRange(a, TUS_AEHA * 1)) {
 800170e:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff1e 	bl	8000554 <__aeabi_i2d>
 8001718:	a333      	add	r3, pc, #204	; (adr r3, 80017e8 <isr_fall+0x7c0>)
 800171a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171e:	f7fe ff83 	bl	8000628 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4614      	mov	r4, r2
 8001728:	461d      	mov	r5, r3
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	f7fe ff12 	bl	8000554 <__aeabi_i2d>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	4620      	mov	r0, r4
 8001736:	4629      	mov	r1, r5
 8001738:	f7ff f9e8 	bl	8000b0c <__aeabi_dcmplt>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d038      	beq.n	80017b4 <isr_fall+0x78c>
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f7fe ff06 	bl	8000554 <__aeabi_i2d>
 8001748:	4604      	mov	r4, r0
 800174a:	460d      	mov	r5, r1
 800174c:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe feff 	bl	8000554 <__aeabi_i2d>
 8001756:	a326      	add	r3, pc, #152	; (adr r3, 80017f0 <isr_fall+0x7c8>)
 8001758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175c:	f7fe ff64 	bl	8000628 <__aeabi_dmul>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4620      	mov	r0, r4
 8001766:	4629      	mov	r1, r5
 8001768:	f7ff f9d0 	bl	8000b0c <__aeabi_dcmplt>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d020      	beq.n	80017b4 <isr_fall+0x78c>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 8001772:	4b21      	ldr	r3, [pc, #132]	; (80017f8 <isr_fall+0x7d0>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b00      	cmp	r3, #0
 8001778:	da00      	bge.n	800177c <isr_fall+0x754>
 800177a:	3307      	adds	r3, #7
 800177c:	10db      	asrs	r3, r3, #3
 800177e:	461a      	mov	r2, r3
 8001780:	4b1d      	ldr	r3, [pc, #116]	; (80017f8 <isr_fall+0x7d0>)
 8001782:	4413      	add	r3, r2
 8001784:	7a1b      	ldrb	r3, [r3, #8]
 8001786:	b259      	sxtb	r1, r3
 8001788:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <isr_fall+0x7d0>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	4258      	negs	r0, r3
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	f000 0007 	and.w	r0, r0, #7
 8001796:	bf58      	it	pl
 8001798:	4243      	negpl	r3, r0
 800179a:	2001      	movs	r0, #1
 800179c:	fa00 f303 	lsl.w	r3, r0, r3
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	b25b      	sxtb	r3, r3
 80017a6:	400b      	ands	r3, r1
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	b2d9      	uxtb	r1, r3
 80017ac:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <isr_fall+0x7d0>)
 80017ae:	4413      	add	r3, r2
 80017b0:	460a      	mov	r2, r1
 80017b2:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 80017b4:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <isr_fall+0x7d0>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	3301      	adds	r3, #1
 80017ba:	4a0f      	ldr	r2, [pc, #60]	; (80017f8 <isr_fall+0x7d0>)
 80017bc:	6053      	str	r3, [r2, #4]
            break;
 80017be:	e00c      	b.n	80017da <isr_fall+0x7b2>
            } else if (SONY == data.format) {
 80017c0:	4b0d      	ldr	r3, [pc, #52]	; (80017f8 <isr_fall+0x7d0>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b05      	cmp	r3, #5
 80017c6:	d108      	bne.n	80017da <isr_fall+0x7b2>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <isr_fall+0x7d4>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a0c      	ldr	r2, [pc, #48]	; (8001800 <isr_fall+0x7d8>)
 80017ce:	6113      	str	r3, [r2, #16]
            break;
 80017d0:	e003      	b.n	80017da <isr_fall+0x7b2>
            break;
 80017d2:	bf00      	nop
 80017d4:	e002      	b.n	80017dc <isr_fall+0x7b4>
            break;
 80017d6:	bf00      	nop
 80017d8:	e000      	b.n	80017dc <isr_fall+0x7b4>
            break;
 80017da:	bf00      	nop
    }
    UNLOCK();
}
 80017dc:	bf00      	nop
 80017de:	3710      	adds	r7, #16
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bdb0      	pop	{r4, r5, r7, pc}
 80017e4:	f3af 8000 	nop.w
 80017e8:	66666666 	.word	0x66666666
 80017ec:	3fe66666 	.word	0x3fe66666
 80017f0:	cccccccd 	.word	0xcccccccd
 80017f4:	3ff4cccc 	.word	0x3ff4cccc
 80017f8:	200000f0 	.word	0x200000f0
 80017fc:	20000170 	.word	0x20000170
 8001800:	20000138 	.word	0x20000138
 8001804:	00000000 	.word	0x00000000

08001808 <isr_rise>:

void isr_rise(void) {
 8001808:	b5b0      	push	{r4, r5, r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
    LOCK();
    switch (work.state) {
 800180e:	4ba4      	ldr	r3, [pc, #656]	; (8001aa0 <isr_rise+0x298>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b02      	cmp	r3, #2
 8001814:	f000 812e 	beq.w	8001a74 <isr_rise+0x26c>
 8001818:	2b02      	cmp	r3, #2
 800181a:	f300 812d 	bgt.w	8001a78 <isr_rise+0x270>
 800181e:	2b00      	cmp	r3, #0
 8001820:	d002      	beq.n	8001828 <isr_rise+0x20>
 8001822:	2b01      	cmp	r3, #1
 8001824:	d058      	beq.n	80018d8 <isr_rise+0xd0>
            }
            break;
        case Received:
            break;
        default:
            break;
 8001826:	e127      	b.n	8001a78 <isr_rise+0x270>
            if (0 <= work.c1) {
 8001828:	4b9d      	ldr	r3, [pc, #628]	; (8001aa0 <isr_rise+0x298>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	db50      	blt.n	80018d2 <isr_rise+0xca>
                work.c2 = IR_NEC_Tick;  //timer.read_us();
 8001830:	4b9c      	ldr	r3, [pc, #624]	; (8001aa4 <isr_rise+0x29c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a9a      	ldr	r2, [pc, #616]	; (8001aa0 <isr_rise+0x298>)
 8001836:	6093      	str	r3, [r2, #8]
                int a = work.c2 - work.c1;
 8001838:	4b99      	ldr	r3, [pc, #612]	; (8001aa0 <isr_rise+0x298>)
 800183a:	689a      	ldr	r2, [r3, #8]
 800183c:	4b98      	ldr	r3, [pc, #608]	; (8001aa0 <isr_rise+0x298>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	603b      	str	r3, [r7, #0]
                if (InRange(a, TUS_SONY * 4)) {
 8001844:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe fe82 	bl	8000554 <__aeabi_i2d>
 8001850:	a38f      	add	r3, pc, #572	; (adr r3, 8001a90 <isr_rise+0x288>)
 8001852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001856:	f7fe fee7 	bl	8000628 <__aeabi_dmul>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4614      	mov	r4, r2
 8001860:	461d      	mov	r5, r3
 8001862:	6838      	ldr	r0, [r7, #0]
 8001864:	f7fe fe76 	bl	8000554 <__aeabi_i2d>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	4620      	mov	r0, r4
 800186e:	4629      	mov	r1, r5
 8001870:	f7ff f94c 	bl	8000b0c <__aeabi_dcmplt>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d022      	beq.n	80018c0 <isr_rise+0xb8>
 800187a:	6838      	ldr	r0, [r7, #0]
 800187c:	f7fe fe6a 	bl	8000554 <__aeabi_i2d>
 8001880:	4604      	mov	r4, r0
 8001882:	460d      	mov	r5, r1
 8001884:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe62 	bl	8000554 <__aeabi_i2d>
 8001890:	a381      	add	r3, pc, #516	; (adr r3, 8001a98 <isr_rise+0x290>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7fe fec7 	bl	8000628 <__aeabi_dmul>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4620      	mov	r0, r4
 80018a0:	4629      	mov	r1, r5
 80018a2:	f7ff f933 	bl	8000b0c <__aeabi_dcmplt>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d009      	beq.n	80018c0 <isr_rise+0xb8>
                    data.format = SONY;
 80018ac:	4b7e      	ldr	r3, [pc, #504]	; (8001aa8 <isr_rise+0x2a0>)
 80018ae:	2205      	movs	r2, #5
 80018b0:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 80018b2:	4b7b      	ldr	r3, [pc, #492]	; (8001aa0 <isr_rise+0x298>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 80018b8:	4b7b      	ldr	r3, [pc, #492]	; (8001aa8 <isr_rise+0x2a0>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	605a      	str	r2, [r3, #4]
            break;
 80018be:	e0dd      	b.n	8001a7c <isr_rise+0x274>
                    if (a < MINIMUM_LEADER_WIDTH) {
 80018c0:	4b7a      	ldr	r3, [pc, #488]	; (8001aac <isr_rise+0x2a4>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	683a      	ldr	r2, [r7, #0]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	f280 80d8 	bge.w	8001a7c <isr_rise+0x274>
                        init_state();
 80018cc:	f7ff fb68 	bl	8000fa0 <init_state>
            break;
 80018d0:	e0d4      	b.n	8001a7c <isr_rise+0x274>
                init_state();
 80018d2:	f7ff fb65 	bl	8000fa0 <init_state>
            break;
 80018d6:	e0d1      	b.n	8001a7c <isr_rise+0x274>
            if (NEC == data.format) {
 80018d8:	4b73      	ldr	r3, [pc, #460]	; (8001aa8 <isr_rise+0x2a0>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d104      	bne.n	80018ea <isr_rise+0xe2>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 80018e0:	4b70      	ldr	r3, [pc, #448]	; (8001aa4 <isr_rise+0x29c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a6e      	ldr	r2, [pc, #440]	; (8001aa0 <isr_rise+0x298>)
 80018e6:	6113      	str	r3, [r2, #16]
            break;
 80018e8:	e0ca      	b.n	8001a80 <isr_rise+0x278>
            } else if (AEHA == data.format) {
 80018ea:	4b6f      	ldr	r3, [pc, #444]	; (8001aa8 <isr_rise+0x2a0>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b03      	cmp	r3, #3
 80018f0:	d104      	bne.n	80018fc <isr_rise+0xf4>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 80018f2:	4b6c      	ldr	r3, [pc, #432]	; (8001aa4 <isr_rise+0x29c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a6a      	ldr	r2, [pc, #424]	; (8001aa0 <isr_rise+0x298>)
 80018f8:	6113      	str	r3, [r2, #16]
            break;
 80018fa:	e0c1      	b.n	8001a80 <isr_rise+0x278>
            } else if (SONY == data.format) {
 80018fc:	4b6a      	ldr	r3, [pc, #424]	; (8001aa8 <isr_rise+0x2a0>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b05      	cmp	r3, #5
 8001902:	f040 80bd 	bne.w	8001a80 <isr_rise+0x278>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 8001906:	4b67      	ldr	r3, [pc, #412]	; (8001aa4 <isr_rise+0x29c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a65      	ldr	r2, [pc, #404]	; (8001aa0 <isr_rise+0x298>)
 800190c:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 800190e:	4b64      	ldr	r3, [pc, #400]	; (8001aa0 <isr_rise+0x298>)
 8001910:	695a      	ldr	r2, [r3, #20]
 8001912:	4b63      	ldr	r3, [pc, #396]	; (8001aa0 <isr_rise+0x298>)
 8001914:	691b      	ldr	r3, [r3, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	607b      	str	r3, [r7, #4]
                if (InRange(a, TUS_SONY * 2)) {
 800191a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fe17 	bl	8000554 <__aeabi_i2d>
 8001926:	a35a      	add	r3, pc, #360	; (adr r3, 8001a90 <isr_rise+0x288>)
 8001928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192c:	f7fe fe7c 	bl	8000628 <__aeabi_dmul>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
 8001934:	4614      	mov	r4, r2
 8001936:	461d      	mov	r5, r3
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7fe fe0b 	bl	8000554 <__aeabi_i2d>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	4620      	mov	r0, r4
 8001944:	4629      	mov	r1, r5
 8001946:	f7ff f8e1 	bl	8000b0c <__aeabi_dcmplt>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d038      	beq.n	80019c2 <isr_rise+0x1ba>
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7fe fdff 	bl	8000554 <__aeabi_i2d>
 8001956:	4604      	mov	r4, r0
 8001958:	460d      	mov	r5, r1
 800195a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	4618      	mov	r0, r3
 8001962:	f7fe fdf7 	bl	8000554 <__aeabi_i2d>
 8001966:	a34c      	add	r3, pc, #304	; (adr r3, 8001a98 <isr_rise+0x290>)
 8001968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196c:	f7fe fe5c 	bl	8000628 <__aeabi_dmul>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4620      	mov	r0, r4
 8001976:	4629      	mov	r1, r5
 8001978:	f7ff f8c8 	bl	8000b0c <__aeabi_dcmplt>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d01f      	beq.n	80019c2 <isr_rise+0x1ba>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 8001982:	4b49      	ldr	r3, [pc, #292]	; (8001aa8 <isr_rise+0x2a0>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	da00      	bge.n	800198c <isr_rise+0x184>
 800198a:	3307      	adds	r3, #7
 800198c:	10db      	asrs	r3, r3, #3
 800198e:	461a      	mov	r2, r3
 8001990:	4b45      	ldr	r3, [pc, #276]	; (8001aa8 <isr_rise+0x2a0>)
 8001992:	4413      	add	r3, r2
 8001994:	7a1b      	ldrb	r3, [r3, #8]
 8001996:	b259      	sxtb	r1, r3
 8001998:	4b43      	ldr	r3, [pc, #268]	; (8001aa8 <isr_rise+0x2a0>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	4258      	negs	r0, r3
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	f000 0007 	and.w	r0, r0, #7
 80019a6:	bf58      	it	pl
 80019a8:	4243      	negpl	r3, r0
 80019aa:	2001      	movs	r0, #1
 80019ac:	fa00 f303 	lsl.w	r3, r0, r3
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	430b      	orrs	r3, r1
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	b2d9      	uxtb	r1, r3
 80019b8:	4b3b      	ldr	r3, [pc, #236]	; (8001aa8 <isr_rise+0x2a0>)
 80019ba:	4413      	add	r3, r2
 80019bc:	460a      	mov	r2, r1
 80019be:	721a      	strb	r2, [r3, #8]
 80019c0:	e052      	b.n	8001a68 <isr_rise+0x260>
                } else if (InRange(a, TUS_SONY * 1)) {
 80019c2:	f44f 7316 	mov.w	r3, #600	; 0x258
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7fe fdc4 	bl	8000554 <__aeabi_i2d>
 80019cc:	a330      	add	r3, pc, #192	; (adr r3, 8001a90 <isr_rise+0x288>)
 80019ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d2:	f7fe fe29 	bl	8000628 <__aeabi_dmul>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4614      	mov	r4, r2
 80019dc:	461d      	mov	r5, r3
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f7fe fdb8 	bl	8000554 <__aeabi_i2d>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4620      	mov	r0, r4
 80019ea:	4629      	mov	r1, r5
 80019ec:	f7ff f88e 	bl	8000b0c <__aeabi_dcmplt>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d038      	beq.n	8001a68 <isr_rise+0x260>
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7fe fdac 	bl	8000554 <__aeabi_i2d>
 80019fc:	4604      	mov	r4, r0
 80019fe:	460d      	mov	r5, r1
 8001a00:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fda5 	bl	8000554 <__aeabi_i2d>
 8001a0a:	a323      	add	r3, pc, #140	; (adr r3, 8001a98 <isr_rise+0x290>)
 8001a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a10:	f7fe fe0a 	bl	8000628 <__aeabi_dmul>
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	4620      	mov	r0, r4
 8001a1a:	4629      	mov	r1, r5
 8001a1c:	f7ff f876 	bl	8000b0c <__aeabi_dcmplt>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d020      	beq.n	8001a68 <isr_rise+0x260>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 8001a26:	4b20      	ldr	r3, [pc, #128]	; (8001aa8 <isr_rise+0x2a0>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	da00      	bge.n	8001a30 <isr_rise+0x228>
 8001a2e:	3307      	adds	r3, #7
 8001a30:	10db      	asrs	r3, r3, #3
 8001a32:	461a      	mov	r2, r3
 8001a34:	4b1c      	ldr	r3, [pc, #112]	; (8001aa8 <isr_rise+0x2a0>)
 8001a36:	4413      	add	r3, r2
 8001a38:	7a1b      	ldrb	r3, [r3, #8]
 8001a3a:	b259      	sxtb	r1, r3
 8001a3c:	4b1a      	ldr	r3, [pc, #104]	; (8001aa8 <isr_rise+0x2a0>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	4258      	negs	r0, r3
 8001a42:	f003 0307 	and.w	r3, r3, #7
 8001a46:	f000 0007 	and.w	r0, r0, #7
 8001a4a:	bf58      	it	pl
 8001a4c:	4243      	negpl	r3, r0
 8001a4e:	2001      	movs	r0, #1
 8001a50:	fa00 f303 	lsl.w	r3, r0, r3
 8001a54:	b25b      	sxtb	r3, r3
 8001a56:	43db      	mvns	r3, r3
 8001a58:	b25b      	sxtb	r3, r3
 8001a5a:	400b      	ands	r3, r1
 8001a5c:	b25b      	sxtb	r3, r3
 8001a5e:	b2d9      	uxtb	r1, r3
 8001a60:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <isr_rise+0x2a0>)
 8001a62:	4413      	add	r3, r2
 8001a64:	460a      	mov	r2, r1
 8001a66:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 8001a68:	4b0f      	ldr	r3, [pc, #60]	; (8001aa8 <isr_rise+0x2a0>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	4a0e      	ldr	r2, [pc, #56]	; (8001aa8 <isr_rise+0x2a0>)
 8001a70:	6053      	str	r3, [r2, #4]
            break;
 8001a72:	e005      	b.n	8001a80 <isr_rise+0x278>
            break;
 8001a74:	bf00      	nop
 8001a76:	e004      	b.n	8001a82 <isr_rise+0x27a>
            break;
 8001a78:	bf00      	nop
 8001a7a:	e002      	b.n	8001a82 <isr_rise+0x27a>
            break;
 8001a7c:	bf00      	nop
 8001a7e:	e000      	b.n	8001a82 <isr_rise+0x27a>
            break;
 8001a80:	bf00      	nop
    }
    UNLOCK();
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bdb0      	pop	{r4, r5, r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	f3af 8000 	nop.w
 8001a90:	66666666 	.word	0x66666666
 8001a94:	3fe66666 	.word	0x3fe66666
 8001a98:	cccccccd 	.word	0xcccccccd
 8001a9c:	3ff4cccc 	.word	0x3ff4cccc
 8001aa0:	20000138 	.word	0x20000138
 8001aa4:	20000170 	.word	0x20000170
 8001aa8:	200000f0 	.word	0x200000f0
 8001aac:	0800b440 	.word	0x0800b440

08001ab0 <isr_timeout>:

void isr_timeout(void) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
           work.d2,
           work.state,
           data.format,
           data.bitcount);
#endif
    if (work.state == Receiving) {
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <isr_timeout+0x50>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d11f      	bne.n	8001afc <isr_timeout+0x4c>
        work.state = Received;
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <isr_timeout+0x50>)
 8001abe:	2202      	movs	r2, #2
 8001ac0:	701a      	strb	r2, [r3, #0]
        HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); //input interrupt stop
 8001ac2:	2028      	movs	r0, #40	; 0x28
 8001ac4:	f005 fa25 	bl	8006f12 <HAL_NVIC_DisableIRQ>
        isr_timeout_flag = 0;
 8001ac8:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <isr_timeout+0x54>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	701a      	strb	r2, [r3, #0]
  		isr_timeout_counter = 0;
 8001ace:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <isr_timeout+0x58>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
        work.c1 = -1;
 8001ad4:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <isr_timeout+0x50>)
 8001ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8001ada:	605a      	str	r2, [r3, #4]
        work.c2 = -1;
 8001adc:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <isr_timeout+0x50>)
 8001ade:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae2:	609a      	str	r2, [r3, #8]
        work.c3 = -1;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <isr_timeout+0x50>)
 8001ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8001aea:	60da      	str	r2, [r3, #12]
        work.d1 = -1;
 8001aec:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <isr_timeout+0x50>)
 8001aee:	f04f 32ff 	mov.w	r2, #4294967295
 8001af2:	611a      	str	r2, [r3, #16]
        work.d2 = -1;
 8001af4:	4b02      	ldr	r3, [pc, #8]	; (8001b00 <isr_timeout+0x50>)
 8001af6:	f04f 32ff 	mov.w	r2, #4294967295
 8001afa:	615a      	str	r2, [r3, #20]
        //printf("what!!!!!");
    }
    UNLOCK();
}
 8001afc:	bf00      	nop
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000138 	.word	0x20000138
 8001b04:	20000175 	.word	0x20000175
 8001b08:	20000174 	.word	0x20000174

08001b0c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b10:	f3bf 8f4f 	dsb	sy
}
 8001b14:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <__NVIC_SystemReset+0x24>)
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001b1e:	4904      	ldr	r1, [pc, #16]	; (8001b30 <__NVIC_SystemReset+0x24>)
 8001b20:	4b04      	ldr	r3, [pc, #16]	; (8001b34 <__NVIC_SystemReset+0x28>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b26:	f3bf 8f4f 	dsb	sy
}
 8001b2a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001b2c:	bf00      	nop
 8001b2e:	e7fd      	b.n	8001b2c <__NVIC_SystemReset+0x20>
 8001b30:	e000ed00 	.word	0xe000ed00
 8001b34:	05fa0004 	.word	0x05fa0004

08001b38 <HAL_TIM_PeriodElapsedCallback>:

uint8_t inhome=0;
int ir_count_idle = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)//sequence timer. generate per 1ms
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM5)//uss timer, 100khz
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a39      	ldr	r2, [pc, #228]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d104      	bne.n	8001b54 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
	  us_Tick++;
 8001b4a:	4b39      	ldr	r3, [pc, #228]	; (8001c30 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	4a37      	ldr	r2, [pc, #220]	; (8001c30 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b52:	6013      	str	r3, [r2, #0]
//	  if(us_Tick>0xffff0000){us_Tick=0;}

  }

  if(htim->Instance == TIM6)//system timer, 100hz
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a36      	ldr	r2, [pc, #216]	; (8001c34 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d127      	bne.n	8001bae <HAL_TIM_PeriodElapsedCallback+0x76>
  {
	  gTick++;
 8001b5e:	4b36      	ldr	r3, [pc, #216]	; (8001c38 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	3301      	adds	r3, #1
 8001b64:	4a34      	ldr	r2, [pc, #208]	; (8001c38 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b66:	6013      	str	r3, [r2, #0]
	  if((gTick%10) == 0){Tick_100ms++;}
 8001b68:	4b33      	ldr	r3, [pc, #204]	; (8001c38 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b6a:	6819      	ldr	r1, [r3, #0]
 8001b6c:	4b33      	ldr	r3, [pc, #204]	; (8001c3c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001b6e:	fba3 2301 	umull	r2, r3, r3, r1
 8001b72:	08da      	lsrs	r2, r3, #3
 8001b74:	4613      	mov	r3, r2
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4413      	add	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	1aca      	subs	r2, r1, r3
 8001b7e:	2a00      	cmp	r2, #0
 8001b80:	d104      	bne.n	8001b8c <HAL_TIM_PeriodElapsedCallback+0x54>
 8001b82:	4b2f      	ldr	r3, [pc, #188]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	3301      	adds	r3, #1
 8001b88:	4a2d      	ldr	r2, [pc, #180]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001b8a:	6013      	str	r3, [r2, #0]
	  if((gTick%50) == 0){Tick_500ms++;}
 8001b8c:	4b2a      	ldr	r3, [pc, #168]	; (8001c38 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	4b2c      	ldr	r3, [pc, #176]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001b92:	fba3 1302 	umull	r1, r3, r3, r2
 8001b96:	091b      	lsrs	r3, r3, #4
 8001b98:	2132      	movs	r1, #50	; 0x32
 8001b9a:	fb01 f303 	mul.w	r3, r1, r3
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d104      	bne.n	8001bae <HAL_TIM_PeriodElapsedCallback+0x76>
 8001ba4:	4b28      	ldr	r3, [pc, #160]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	4a27      	ldr	r2, [pc, #156]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001bac:	6013      	str	r3, [r2, #0]

  }

  if(htim->Instance == TIM7)//uss timer, 1khz
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a26      	ldr	r2, [pc, #152]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d10c      	bne.n	8001bd2 <HAL_TIM_PeriodElapsedCallback+0x9a>
  {
	  USS_tick++;
 8001bb8:	4b25      	ldr	r3, [pc, #148]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	4a24      	ldr	r2, [pc, #144]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bc0:	6013      	str	r3, [r2, #0]
	  if(USS_tick>0xffff0000){USS_tick=0;}
 8001bc2:	4b23      	ldr	r3, [pc, #140]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001bca:	d902      	bls.n	8001bd2 <HAL_TIM_PeriodElapsedCallback+0x9a>
 8001bcc:	4b20      	ldr	r3, [pc, #128]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
  }

  if(htim->Instance == TIM9)//uss timer, 1779hz
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a1f      	ldr	r2, [pc, #124]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d118      	bne.n	8001c0e <HAL_TIM_PeriodElapsedCallback+0xd6>
  {
	  if(TIR_setData_flag){tick();}
 8001bdc:	4b1e      	ldr	r3, [pc, #120]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <HAL_TIM_PeriodElapsedCallback+0xb0>
 8001be4:	f001 f93a 	bl	8002e5c <tick>
	  if(isr_timeout_flag){isr_timeout_counter++;}
 8001be8:	4b1c      	ldr	r3, [pc, #112]	; (8001c5c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d005      	beq.n	8001bfc <HAL_TIM_PeriodElapsedCallback+0xc4>
 8001bf0:	4b1b      	ldr	r3, [pc, #108]	; (8001c60 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4b19      	ldr	r3, [pc, #100]	; (8001c60 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001bfa:	701a      	strb	r2, [r3, #0]

	  if(isr_timeout_counter>1)//횟수 수정할 것
 8001bfc:	4b18      	ldr	r3, [pc, #96]	; (8001c60 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d904      	bls.n	8001c0e <HAL_TIM_PeriodElapsedCallback+0xd6>
	  {
		  isr_timeout_counter = 0;
 8001c04:	4b16      	ldr	r3, [pc, #88]	; (8001c60 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
		  isr_timeout();
 8001c0a:	f7ff ff51 	bl	8001ab0 <isr_timeout>
	  }
  }

  if(htim->Instance == TIM14)//IR NEC timer, 1Mhz
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a14      	ldr	r2, [pc, #80]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d104      	bne.n	8001c22 <HAL_TIM_PeriodElapsedCallback+0xea>
  {
	  IR_NEC_Tick+=4;
 8001c18:	4b13      	ldr	r3, [pc, #76]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001c20:	6013      	str	r3, [r2, #0]
  }
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40000c00 	.word	0x40000c00
 8001c30:	20000150 	.word	0x20000150
 8001c34:	40001000 	.word	0x40001000
 8001c38:	20000154 	.word	0x20000154
 8001c3c:	cccccccd 	.word	0xcccccccd
 8001c40:	2000015c 	.word	0x2000015c
 8001c44:	51eb851f 	.word	0x51eb851f
 8001c48:	20000160 	.word	0x20000160
 8001c4c:	40001400 	.word	0x40001400
 8001c50:	20000584 	.word	0x20000584
 8001c54:	40014000 	.word	0x40014000
 8001c58:	2000016c 	.word	0x2000016c
 8001c5c:	20000175 	.word	0x20000175
 8001c60:	20000174 	.word	0x20000174
 8001c64:	40002000 	.word	0x40002000
 8001c68:	20000170 	.word	0x20000170

08001c6c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == USS_Data1_Pin) {
 8001c76:	88fb      	ldrh	r3, [r7, #6]
 8001c78:	2b40      	cmp	r3, #64	; 0x40
 8001c7a:	d107      	bne.n	8001c8c <HAL_GPIO_EXTI_Callback+0x20>
    	USS_end[0] = us_Tick;
 8001c7c:	4b28      	ldr	r3, [pc, #160]	; (8001d20 <HAL_GPIO_EXTI_Callback+0xb4>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	461a      	mov	r2, r3
 8001c82:	4b28      	ldr	r3, [pc, #160]	; (8001d24 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001c84:	601a      	str	r2, [r3, #0]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001c86:	4828      	ldr	r0, [pc, #160]	; (8001d28 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001c88:	f006 fd48 	bl	800871c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data2_Pin) {
 8001c8c:	88fb      	ldrh	r3, [r7, #6]
 8001c8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c92:	d107      	bne.n	8001ca4 <HAL_GPIO_EXTI_Callback+0x38>
    	USS_end[1] = us_Tick;
 8001c94:	4b22      	ldr	r3, [pc, #136]	; (8001d20 <HAL_GPIO_EXTI_Callback+0xb4>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4b22      	ldr	r3, [pc, #136]	; (8001d24 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001c9c:	605a      	str	r2, [r3, #4]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001c9e:	4822      	ldr	r0, [pc, #136]	; (8001d28 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001ca0:	f006 fd3c 	bl	800871c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data3_Pin) {
 8001ca4:	88fb      	ldrh	r3, [r7, #6]
 8001ca6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001caa:	d102      	bne.n	8001cb2 <HAL_GPIO_EXTI_Callback+0x46>
    	//USS_end[2] = us_Tick;
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001cac:	481e      	ldr	r0, [pc, #120]	; (8001d28 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001cae:	f006 fd35 	bl	800871c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data4_Pin) {
 8001cb2:	88fb      	ldrh	r3, [r7, #6]
 8001cb4:	2b04      	cmp	r3, #4
 8001cb6:	d107      	bne.n	8001cc8 <HAL_GPIO_EXTI_Callback+0x5c>
    	USS_end[3] = us_Tick;
 8001cb8:	4b19      	ldr	r3, [pc, #100]	; (8001d20 <HAL_GPIO_EXTI_Callback+0xb4>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	4b19      	ldr	r3, [pc, #100]	; (8001d24 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001cc0:	60da      	str	r2, [r3, #12]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001cc2:	4819      	ldr	r0, [pc, #100]	; (8001d28 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001cc4:	f006 fd2a 	bl	800871c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data5_Pin) {
 8001cc8:	88fb      	ldrh	r3, [r7, #6]
 8001cca:	2b80      	cmp	r3, #128	; 0x80
 8001ccc:	d107      	bne.n	8001cde <HAL_GPIO_EXTI_Callback+0x72>
    	USS_end[4] = us_Tick;
 8001cce:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <HAL_GPIO_EXTI_Callback+0xb4>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4b13      	ldr	r3, [pc, #76]	; (8001d24 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001cd6:	611a      	str	r2, [r3, #16]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001cd8:	4813      	ldr	r0, [pc, #76]	; (8001d28 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001cda:	f006 fd1f 	bl	800871c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data6_Pin) {
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ce4:	d102      	bne.n	8001cec <HAL_GPIO_EXTI_Callback+0x80>
    	//USS_end[5] = us_Tick;
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001ce6:	4810      	ldr	r0, [pc, #64]	; (8001d28 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001ce8:	f006 fd18 	bl	800871c <HAL_TIM_Base_Stop_IT>
    }



    if(GPIO_Pin == evt_rxpin_Pin){ //check interrupt for specific pin
 8001cec:	88fb      	ldrh	r3, [r7, #6]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d111      	bne.n	8001d16 <HAL_GPIO_EXTI_Callback+0xaa>
            if(HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){	isr_rise(); }//high edge
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	480d      	ldr	r0, [pc, #52]	; (8001d2c <HAL_GPIO_EXTI_Callback+0xc0>)
 8001cf6:	f005 fad3 	bl	80072a0 <HAL_GPIO_ReadPin>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <HAL_GPIO_EXTI_Callback+0x98>
 8001d00:	f7ff fd82 	bl	8001808 <isr_rise>
             if(!HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){ isr_fall();}//low edge
 8001d04:	2101      	movs	r1, #1
 8001d06:	4809      	ldr	r0, [pc, #36]	; (8001d2c <HAL_GPIO_EXTI_Callback+0xc0>)
 8001d08:	f005 faca 	bl	80072a0 <HAL_GPIO_ReadPin>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_GPIO_EXTI_Callback+0xaa>
 8001d12:	f7ff f989 	bl	8001028 <isr_fall>
        }
}
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000150 	.word	0x20000150
 8001d24:	2000056c 	.word	0x2000056c
 8001d28:	20000350 	.word	0x20000350
 8001d2c:	40021000 	.word	0x40021000

08001d30 <startTTS>:


void startTTS()
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
    char packit[8];
    int index=0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]

    packit[index++]= 0;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	1c5a      	adds	r2, r3, #1
 8001d3e:	60fa      	str	r2, [r7, #12]
 8001d40:	3310      	adds	r3, #16
 8001d42:	443b      	add	r3, r7
 8001d44:	2200      	movs	r2, #0
 8001d46:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0; // temporarily designated
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1c5a      	adds	r2, r3, #1
 8001d4e:	60fa      	str	r2, [r7, #12]
 8001d50:	3310      	adds	r3, #16
 8001d52:	443b      	add	r3, r7
 8001d54:	2200      	movs	r2, #0
 8001d56:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	1c5a      	adds	r2, r3, #1
 8001d5e:	60fa      	str	r2, [r7, #12]
 8001d60:	3310      	adds	r3, #16
 8001d62:	443b      	add	r3, r7
 8001d64:	2200      	movs	r2, #0
 8001d66:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	1c5a      	adds	r2, r3, #1
 8001d6e:	60fa      	str	r2, [r7, #12]
 8001d70:	3310      	adds	r3, #16
 8001d72:	443b      	add	r3, r7
 8001d74:	2200      	movs	r2, #0
 8001d76:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	1c5a      	adds	r2, r3, #1
 8001d7e:	60fa      	str	r2, [r7, #12]
 8001d80:	3310      	adds	r3, #16
 8001d82:	443b      	add	r3, r7
 8001d84:	2200      	movs	r2, #0
 8001d86:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	1c5a      	adds	r2, r3, #1
 8001d8e:	60fa      	str	r2, [r7, #12]
 8001d90:	3310      	adds	r3, #16
 8001d92:	443b      	add	r3, r7
 8001d94:	2200      	movs	r2, #0
 8001d96:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 1;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	60fa      	str	r2, [r7, #12]
 8001da0:	3310      	adds	r3, #16
 8001da2:	443b      	add	r3, r7
 8001da4:	2201      	movs	r2, #1
 8001da6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	1c5a      	adds	r2, r3, #1
 8001dae:	60fa      	str	r2, [r7, #12]
 8001db0:	3310      	adds	r3, #16
 8001db2:	443b      	add	r3, r7
 8001db4:	2200      	movs	r2, #0
 8001db6:	f803 2c0c 	strb.w	r2, [r3, #-12]

//    if(!can->send8BytePackit(CANID8,packit))
//        can->reset();
    sendCan(5001, packit, 8, 1);
 8001dba:	1d39      	adds	r1, r7, #4
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	2208      	movs	r2, #8
 8001dc0:	f241 3089 	movw	r0, #5001	; 0x1389
 8001dc4:	f001 faee 	bl	80033a4 <sendCan>
}
 8001dc8:	bf00      	nop
 8001dca:	3710      	adds	r7, #16
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <endTTS>:

void endTTS()
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
    char packit[8];
    int index=0;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60fb      	str	r3, [r7, #12]

    packit[index++]= 0;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	1c5a      	adds	r2, r3, #1
 8001dde:	60fa      	str	r2, [r7, #12]
 8001de0:	3310      	adds	r3, #16
 8001de2:	443b      	add	r3, r7
 8001de4:	2200      	movs	r2, #0
 8001de6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0; // temporarily designated
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	60fa      	str	r2, [r7, #12]
 8001df0:	3310      	adds	r3, #16
 8001df2:	443b      	add	r3, r7
 8001df4:	2200      	movs	r2, #0
 8001df6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1c5a      	adds	r2, r3, #1
 8001dfe:	60fa      	str	r2, [r7, #12]
 8001e00:	3310      	adds	r3, #16
 8001e02:	443b      	add	r3, r7
 8001e04:	2200      	movs	r2, #0
 8001e06:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	60fa      	str	r2, [r7, #12]
 8001e10:	3310      	adds	r3, #16
 8001e12:	443b      	add	r3, r7
 8001e14:	2200      	movs	r2, #0
 8001e16:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	1c5a      	adds	r2, r3, #1
 8001e1e:	60fa      	str	r2, [r7, #12]
 8001e20:	3310      	adds	r3, #16
 8001e22:	443b      	add	r3, r7
 8001e24:	2200      	movs	r2, #0
 8001e26:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	1c5a      	adds	r2, r3, #1
 8001e2e:	60fa      	str	r2, [r7, #12]
 8001e30:	3310      	adds	r3, #16
 8001e32:	443b      	add	r3, r7
 8001e34:	2200      	movs	r2, #0
 8001e36:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 9;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1c5a      	adds	r2, r3, #1
 8001e3e:	60fa      	str	r2, [r7, #12]
 8001e40:	3310      	adds	r3, #16
 8001e42:	443b      	add	r3, r7
 8001e44:	2209      	movs	r2, #9
 8001e46:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	1c5a      	adds	r2, r3, #1
 8001e4e:	60fa      	str	r2, [r7, #12]
 8001e50:	3310      	adds	r3, #16
 8001e52:	443b      	add	r3, r7
 8001e54:	2200      	movs	r2, #0
 8001e56:	f803 2c0c 	strb.w	r2, [r3, #-12]

//    if(!can->send8BytePackit(CANID8,packit))
//        can->reset();
    sendCan(5001, packit, 8, 1);
 8001e5a:	1d39      	adds	r1, r7, #4
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	2208      	movs	r2, #8
 8001e60:	f241 3089 	movw	r0, #5001	; 0x1389
 8001e64:	f001 fa9e 	bl	80033a4 <sendCan>
}
 8001e68:	bf00      	nop
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <parsePmm>:

void parsePmm(uint8_t *msg)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x / air,uv,relay state/ Battery */
    battery = msg[7];
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3307      	adds	r3, #7
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	4b12      	ldr	r3, [pc, #72]	; (8001ecc <parsePmm+0x5c>)
 8001e82:	601a      	str	r2, [r3, #0]
    sensor_state->air_purifier = (msg[6]&128)>>7;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3306      	adds	r3, #6
 8001e88:	781a      	ldrb	r2, [r3, #0]
 8001e8a:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <parsePmm+0x60>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	09d2      	lsrs	r2, r2, #7
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	74da      	strb	r2, [r3, #19]
    sensor_state->uv = (msg[6]&64)>>6;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3306      	adds	r3, #6
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	119b      	asrs	r3, r3, #6
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	4b0c      	ldr	r3, [pc, #48]	; (8001ed0 <parsePmm+0x60>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f002 0201 	and.w	r2, r2, #1
 8001ea6:	b2d2      	uxtb	r2, r2
 8001ea8:	749a      	strb	r2, [r3, #18]
    sensor_state->relay = (msg[6]&32)>>5;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3306      	adds	r3, #6
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	115b      	asrs	r3, r3, #5
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <parsePmm+0x60>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f002 0201 	and.w	r2, r2, #1
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	745a      	strb	r2, [r3, #17]
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	200001a4 	.word	0x200001a4
 8001ed0:	200001a0 	.word	0x200001a0

08001ed4 <parseTop>:


void parseTop(uint8_t *msg)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x /touch sensor/PIR */
    for(int i=0; i<6; i++)
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	e012      	b.n	8001f08 <parseTop+0x34>
        pir[i] = (msg[7]>>i)&1; // back is 0
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	3307      	adds	r3, #7
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	fa42 f303 	asr.w	r3, r2, r3
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	b2d9      	uxtb	r1, r3
 8001ef8:	4a0a      	ldr	r2, [pc, #40]	; (8001f24 <parseTop+0x50>)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	4413      	add	r3, r2
 8001efe:	460a      	mov	r2, r1
 8001f00:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<6; i++)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	3301      	adds	r3, #1
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2b05      	cmp	r3, #5
 8001f0c:	dde9      	ble.n	8001ee2 <parseTop+0xe>
    touch = msg[6];
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	799a      	ldrb	r2, [r3, #6]
 8001f12:	4b05      	ldr	r3, [pc, #20]	; (8001f28 <parseTop+0x54>)
 8001f14:	701a      	strb	r2, [r3, #0]
}
 8001f16:	bf00      	nop
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	20000198 	.word	0x20000198
 8001f28:	20000195 	.word	0x20000195

08001f2c <parseState>:


void parseState(uint8_t *msg)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / charging relay / air,uv on off / speaker / robot state */
    robot_state = msg[7];
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3307      	adds	r3, #7
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <parseState+0x78>)
 8001f3e:	601a      	str	r2, [r3, #0]
    air_sw = (msg[5] & 128)>>7;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3305      	adds	r3, #5
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	09db      	lsrs	r3, r3, #7
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	4b17      	ldr	r3, [pc, #92]	; (8001fa8 <parseState+0x7c>)
 8001f4c:	701a      	strb	r2, [r3, #0]
    uv_sw = (msg[5] & 64)>>6;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	3305      	adds	r3, #5
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	119b      	asrs	r3, r3, #6
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	b2da      	uxtb	r2, r3
 8001f5e:	4b13      	ldr	r3, [pc, #76]	; (8001fac <parseState+0x80>)
 8001f60:	701a      	strb	r2, [r3, #0]
    charge_relay_sw = (msg[4] & 128)>>7;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	3304      	adds	r3, #4
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	09db      	lsrs	r3, r3, #7
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	4b10      	ldr	r3, [pc, #64]	; (8001fb0 <parseState+0x84>)
 8001f6e:	701a      	strb	r2, [r3, #0]
    charger_sw = (msg[4] & 64)>>6;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3304      	adds	r3, #4
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	119b      	asrs	r3, r3, #6
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <parseState+0x88>)
 8001f82:	701a      	strb	r2, [r3, #0]
    check_docking_sig = (msg[4] & 32)>>5;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	3304      	adds	r3, #4
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	115b      	asrs	r3, r3, #5
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <parseState+0x8c>)
 8001f96:	701a      	strb	r2, [r3, #0]
    //fan_duty = msg[3] / 100.0;
    //controlFan(air_sw);
}
 8001f98:	bf00      	nop
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	2000018c 	.word	0x2000018c
 8001fa8:	20000190 	.word	0x20000190
 8001fac:	20000191 	.word	0x20000191
 8001fb0:	20000192 	.word	0x20000192
 8001fb4:	20000193 	.word	0x20000193
 8001fb8:	20000194 	.word	0x20000194

08001fbc <controlMotor>:

void controlMotor()
{
 8001fbc:	b598      	push	{r3, r4, r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
    static int count = 0;
    printf("motor_sw=%d, motor_break=%d\n", motor_sw, motor_break);
 8001fc0:	4b41      	ldr	r3, [pc, #260]	; (80020c8 <controlMotor+0x10c>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4b41      	ldr	r3, [pc, #260]	; (80020cc <controlMotor+0x110>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	4840      	ldr	r0, [pc, #256]	; (80020d0 <controlMotor+0x114>)
 8001fce:	f008 f98b 	bl	800a2e8 <iprintf>
    if(motor_sw)
 8001fd2:	4b3d      	ldr	r3, [pc, #244]	; (80020c8 <controlMotor+0x10c>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d06c      	beq.n	80020b4 <controlMotor+0xf8>
    {
        if(motor_disable_flag)
 8001fda:	4b3e      	ldr	r3, [pc, #248]	; (80020d4 <controlMotor+0x118>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d007      	beq.n	8001ff2 <controlMotor+0x36>
        {printf("enable\n");
 8001fe2:	483d      	ldr	r0, [pc, #244]	; (80020d8 <controlMotor+0x11c>)
 8001fe4:	f008 fa06 	bl	800a3f4 <puts>
            enable();
 8001fe8:	f002 fb5e 	bl	80046a8 <enable>
            motor_disable_flag = 0;
 8001fec:	4b39      	ldr	r3, [pc, #228]	; (80020d4 <controlMotor+0x118>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
        }
        if(motor_break == 1)
 8001ff2:	4b36      	ldr	r3, [pc, #216]	; (80020cc <controlMotor+0x110>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d121      	bne.n	800203e <controlMotor+0x82>
        {
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 8001ffa:	4b38      	ldr	r3, [pc, #224]	; (80020dc <controlMotor+0x120>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002002:	4610      	mov	r0, r2
 8002004:	4619      	mov	r1, r3
 8002006:	f7fe fda9 	bl	8000b5c <__aeabi_d2iz>
 800200a:	4603      	mov	r3, r0
 800200c:	b21c      	sxth	r4, r3
 800200e:	4b33      	ldr	r3, [pc, #204]	; (80020dc <controlMotor+0x120>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002016:	4610      	mov	r0, r2
 8002018:	4619      	mov	r1, r3
 800201a:	f7fe fd9f 	bl	8000b5c <__aeabi_d2iz>
 800201e:	4603      	mov	r3, r0
 8002020:	b21b      	sxth	r3, r3
 8002022:	4619      	mov	r1, r3
 8002024:	4620      	mov	r0, r4
 8002026:	f002 fcdf 	bl	80049e8 <control>
            motor_break = 2;
 800202a:	4b28      	ldr	r3, [pc, #160]	; (80020cc <controlMotor+0x110>)
 800202c:	2202      	movs	r2, #2
 800202e:	601a      	str	r2, [r3, #0]
            count = 0;
 8002030:	4b2b      	ldr	r3, [pc, #172]	; (80020e0 <controlMotor+0x124>)
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
            printf("motor_break==1\n");
 8002036:	482b      	ldr	r0, [pc, #172]	; (80020e4 <controlMotor+0x128>)
 8002038:	f008 f9dc 	bl	800a3f4 <puts>
    {
        disable();
        motor_disable_flag = 1;
        printf("disable==1\n");
    }
}
 800203c:	e042      	b.n	80020c4 <controlMotor+0x108>
        else if(motor_break == 2)
 800203e:	4b23      	ldr	r3, [pc, #140]	; (80020cc <controlMotor+0x110>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d127      	bne.n	8002096 <controlMotor+0xda>
            count++;
 8002046:	4b26      	ldr	r3, [pc, #152]	; (80020e0 <controlMotor+0x124>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	3301      	adds	r3, #1
 800204c:	4a24      	ldr	r2, [pc, #144]	; (80020e0 <controlMotor+0x124>)
 800204e:	6013      	str	r3, [r2, #0]
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 8002050:	4b22      	ldr	r3, [pc, #136]	; (80020dc <controlMotor+0x120>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002058:	4610      	mov	r0, r2
 800205a:	4619      	mov	r1, r3
 800205c:	f7fe fd7e 	bl	8000b5c <__aeabi_d2iz>
 8002060:	4603      	mov	r3, r0
 8002062:	b21c      	sxth	r4, r3
 8002064:	4b1d      	ldr	r3, [pc, #116]	; (80020dc <controlMotor+0x120>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800206c:	4610      	mov	r0, r2
 800206e:	4619      	mov	r1, r3
 8002070:	f7fe fd74 	bl	8000b5c <__aeabi_d2iz>
 8002074:	4603      	mov	r3, r0
 8002076:	b21b      	sxth	r3, r3
 8002078:	4619      	mov	r1, r3
 800207a:	4620      	mov	r0, r4
 800207c:	f002 fcb4 	bl	80049e8 <control>
            if(count == 20)
 8002080:	4b17      	ldr	r3, [pc, #92]	; (80020e0 <controlMotor+0x124>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2b14      	cmp	r3, #20
 8002086:	d102      	bne.n	800208e <controlMotor+0xd2>
                motor_break = 3;
 8002088:	4b10      	ldr	r3, [pc, #64]	; (80020cc <controlMotor+0x110>)
 800208a:	2203      	movs	r2, #3
 800208c:	601a      	str	r2, [r3, #0]
            printf("motor_break==2\n");
 800208e:	4816      	ldr	r0, [pc, #88]	; (80020e8 <controlMotor+0x12c>)
 8002090:	f008 f9b0 	bl	800a3f4 <puts>
}
 8002094:	e016      	b.n	80020c4 <controlMotor+0x108>
        else if(motor_break == 3)
 8002096:	4b0d      	ldr	r3, [pc, #52]	; (80020cc <controlMotor+0x110>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2b03      	cmp	r3, #3
 800209c:	d112      	bne.n	80020c4 <controlMotor+0x108>
        	printf("motor_break==3\n");
 800209e:	4813      	ldr	r0, [pc, #76]	; (80020ec <controlMotor+0x130>)
 80020a0:	f008 f9a8 	bl	800a3f4 <puts>
            control(0,0);
 80020a4:	2100      	movs	r1, #0
 80020a6:	2000      	movs	r0, #0
 80020a8:	f002 fc9e 	bl	80049e8 <control>
            count = 0;
 80020ac:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <controlMotor+0x124>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
}
 80020b2:	e007      	b.n	80020c4 <controlMotor+0x108>
        disable();
 80020b4:	f002 fb5c 	bl	8004770 <disable>
        motor_disable_flag = 1;
 80020b8:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <controlMotor+0x118>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	601a      	str	r2, [r3, #0]
        printf("disable==1\n");
 80020be:	480c      	ldr	r0, [pc, #48]	; (80020f0 <controlMotor+0x134>)
 80020c0:	f008 f998 	bl	800a3f4 <puts>
}
 80020c4:	bf00      	nop
 80020c6:	bd98      	pop	{r3, r4, r7, pc}
 80020c8:	20000000 	.word	0x20000000
 80020cc:	20000184 	.word	0x20000184
 80020d0:	0800b308 	.word	0x0800b308
 80020d4:	20000188 	.word	0x20000188
 80020d8:	0800b328 	.word	0x0800b328
 80020dc:	200001b0 	.word	0x200001b0
 80020e0:	200001c4 	.word	0x200001c4
 80020e4:	0800b330 	.word	0x0800b330
 80020e8:	0800b340 	.word	0x0800b340
 80020ec:	0800b350 	.word	0x0800b350
 80020f0:	0800b360 	.word	0x0800b360
 80020f4:	00000000 	.word	0x00000000

080020f8 <toRPM>:


int toRPM()
{
 80020f8:	b5b0      	push	{r4, r5, r7, lr}
 80020fa:	af00      	add	r7, sp, #0
    motor->cmd_motor_rpm_right = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v + (WHEEL_DISTANCE/2)*motor->cmd_w);
 80020fc:	4b28      	ldr	r3, [pc, #160]	; (80021a0 <toRPM+0xa8>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002104:	4b26      	ldr	r3, [pc, #152]	; (80021a0 <toRPM+0xa8>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800210c:	a320      	add	r3, pc, #128	; (adr r3, 8002190 <toRPM+0x98>)
 800210e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002112:	f7fe fa89 	bl	8000628 <__aeabi_dmul>
 8002116:	4602      	mov	r2, r0
 8002118:	460b      	mov	r3, r1
 800211a:	4620      	mov	r0, r4
 800211c:	4629      	mov	r1, r5
 800211e:	f7fe f8cd 	bl	80002bc <__adddf3>
 8002122:	4602      	mov	r2, r0
 8002124:	460b      	mov	r3, r1
 8002126:	4610      	mov	r0, r2
 8002128:	4619      	mov	r1, r3
 800212a:	4b1d      	ldr	r3, [pc, #116]	; (80021a0 <toRPM+0xa8>)
 800212c:	681c      	ldr	r4, [r3, #0]
 800212e:	a31a      	add	r3, pc, #104	; (adr r3, 8002198 <toRPM+0xa0>)
 8002130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002134:	f7fe fa78 	bl	8000628 <__aeabi_dmul>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	e9c4 2302 	strd	r2, r3, [r4, #8]
    motor->cmd_motor_rpm_left = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v - (WHEEL_DISTANCE/2)*motor->cmd_w);
 8002140:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <toRPM+0xa8>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002148:	4b15      	ldr	r3, [pc, #84]	; (80021a0 <toRPM+0xa8>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002150:	a30f      	add	r3, pc, #60	; (adr r3, 8002190 <toRPM+0x98>)
 8002152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002156:	f7fe fa67 	bl	8000628 <__aeabi_dmul>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	4620      	mov	r0, r4
 8002160:	4629      	mov	r1, r5
 8002162:	f7fe f8a9 	bl	80002b8 <__aeabi_dsub>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	4610      	mov	r0, r2
 800216c:	4619      	mov	r1, r3
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <toRPM+0xa8>)
 8002170:	681c      	ldr	r4, [r3, #0]
 8002172:	a309      	add	r3, pc, #36	; (adr r3, 8002198 <toRPM+0xa0>)
 8002174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002178:	f7fe fa56 	bl	8000628 <__aeabi_dmul>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	e9c4 2300 	strd	r2, r3, [r4]
    return 0;
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	bdb0      	pop	{r4, r5, r7, pc}
 800218a:	bf00      	nop
 800218c:	f3af 8000 	nop.w
 8002190:	0e560419 	.word	0x0e560419
 8002194:	3fcdb22d 	.word	0x3fcdb22d
 8002198:	31bcaa49 	.word	0x31bcaa49
 800219c:	40625d31 	.word	0x40625d31
 80021a0:	200001b0 	.word	0x200001b0

080021a4 <parseCmdvel>:

void parseCmdvel(uint8_t *msg)
{
 80021a4:	b590      	push	{r4, r7, lr}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
    /*cmd_v lower/cmd_v upper/cmd_w lower/cmd_w upper/ x / x / x / x */
    int16_t temp;
    temp = ((int16_t)msg[0]|(int16_t)msg[1]<<8);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	b21a      	sxth	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	3301      	adds	r3, #1
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	b21b      	sxth	r3, r3
 80021bc:	4313      	orrs	r3, r2
 80021be:	81fb      	strh	r3, [r7, #14]
    motor->cmd_v = (double)temp/SIGNIFICANT_FIGURES;
 80021c0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7fe f9c5 	bl	8000554 <__aeabi_i2d>
 80021ca:	4b19      	ldr	r3, [pc, #100]	; (8002230 <parseCmdvel+0x8c>)
 80021cc:	681c      	ldr	r4, [r3, #0]
 80021ce:	f04f 0200 	mov.w	r2, #0
 80021d2:	4b18      	ldr	r3, [pc, #96]	; (8002234 <parseCmdvel+0x90>)
 80021d4:	f7fe fb52 	bl	800087c <__aeabi_ddiv>
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	e9c4 2308 	strd	r2, r3, [r4, #32]
    temp = ((int16_t)msg[2]|(int16_t)msg[3]<<8);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3302      	adds	r3, #2
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	b21a      	sxth	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3303      	adds	r3, #3
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	021b      	lsls	r3, r3, #8
 80021f0:	b21b      	sxth	r3, r3
 80021f2:	4313      	orrs	r3, r2
 80021f4:	81fb      	strh	r3, [r7, #14]
    motor->cmd_w = (double)temp/SIGNIFICANT_FIGURES;
 80021f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7fe f9aa 	bl	8000554 <__aeabi_i2d>
 8002200:	4b0b      	ldr	r3, [pc, #44]	; (8002230 <parseCmdvel+0x8c>)
 8002202:	681c      	ldr	r4, [r3, #0]
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <parseCmdvel+0x90>)
 800220a:	f7fe fb37 	bl	800087c <__aeabi_ddiv>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
    motor_sw = msg[4];
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	791a      	ldrb	r2, [r3, #4]
 800221a:	4b07      	ldr	r3, [pc, #28]	; (8002238 <parseCmdvel+0x94>)
 800221c:	701a      	strb	r2, [r3, #0]
    toRPM();
 800221e:	f7ff ff6b 	bl	80020f8 <toRPM>
    motor_break = 1;
 8002222:	4b06      	ldr	r3, [pc, #24]	; (800223c <parseCmdvel+0x98>)
 8002224:	2201      	movs	r2, #1
 8002226:	601a      	str	r2, [r3, #0]
}
 8002228:	bf00      	nop
 800222a:	3714      	adds	r7, #20
 800222c:	46bd      	mov	sp, r7
 800222e:	bd90      	pop	{r4, r7, pc}
 8002230:	200001b0 	.word	0x200001b0
 8002234:	40590000 	.word	0x40590000
 8002238:	20000000 	.word	0x20000000
 800223c:	20000184 	.word	0x20000184

08002240 <sendEnc>:



void sendEnc(int id)
{
 8002240:	b590      	push	{r4, r7, lr}
 8002242:	b087      	sub	sp, #28
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
    /*enc_v lower/enc_v upper/enc_w lower/enc_w upper/Undefined/Undefined/Undefined/Undefined*/
    char packit[8];
    int index=0;
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]

    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES)) & 0xff;
 800224c:	4b5f      	ldr	r3, [pc, #380]	; (80023cc <sendEnc+0x18c>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002254:	f04f 0200 	mov.w	r2, #0
 8002258:	4b5d      	ldr	r3, [pc, #372]	; (80023d0 <sendEnc+0x190>)
 800225a:	f7fe f9e5 	bl	8000628 <__aeabi_dmul>
 800225e:	4602      	mov	r2, r0
 8002260:	460b      	mov	r3, r1
 8002262:	4610      	mov	r0, r2
 8002264:	4619      	mov	r1, r3
 8002266:	f7fe fc79 	bl	8000b5c <__aeabi_d2iz>
 800226a:	4603      	mov	r3, r0
 800226c:	b219      	sxth	r1, r3
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	1c5a      	adds	r2, r3, #1
 8002272:	617a      	str	r2, [r7, #20]
 8002274:	b2ca      	uxtb	r2, r1
 8002276:	3318      	adds	r3, #24
 8002278:	443b      	add	r3, r7
 800227a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES))>>8 & 0xff;
 800227e:	4b53      	ldr	r3, [pc, #332]	; (80023cc <sendEnc+0x18c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	4b51      	ldr	r3, [pc, #324]	; (80023d0 <sendEnc+0x190>)
 800228c:	f7fe f9cc 	bl	8000628 <__aeabi_dmul>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	4610      	mov	r0, r2
 8002296:	4619      	mov	r1, r3
 8002298:	f7fe fc60 	bl	8000b5c <__aeabi_d2iz>
 800229c:	4603      	mov	r3, r0
 800229e:	b21b      	sxth	r3, r3
 80022a0:	121b      	asrs	r3, r3, #8
 80022a2:	b219      	sxth	r1, r3
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	617a      	str	r2, [r7, #20]
 80022aa:	b2ca      	uxtb	r2, r1
 80022ac:	3318      	adds	r3, #24
 80022ae:	443b      	add	r3, r7
 80022b0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES)) & 0xff;
 80022b4:	4b45      	ldr	r3, [pc, #276]	; (80023cc <sendEnc+0x18c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80022bc:	f04f 0200 	mov.w	r2, #0
 80022c0:	4b43      	ldr	r3, [pc, #268]	; (80023d0 <sendEnc+0x190>)
 80022c2:	f7fe f9b1 	bl	8000628 <__aeabi_dmul>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	4610      	mov	r0, r2
 80022cc:	4619      	mov	r1, r3
 80022ce:	f7fe fc45 	bl	8000b5c <__aeabi_d2iz>
 80022d2:	4603      	mov	r3, r0
 80022d4:	b219      	sxth	r1, r3
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	617a      	str	r2, [r7, #20]
 80022dc:	b2ca      	uxtb	r2, r1
 80022de:	3318      	adds	r3, #24
 80022e0:	443b      	add	r3, r7
 80022e2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES))>>8 & 0xff;
 80022e6:	4b39      	ldr	r3, [pc, #228]	; (80023cc <sendEnc+0x18c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	4b37      	ldr	r3, [pc, #220]	; (80023d0 <sendEnc+0x190>)
 80022f4:	f7fe f998 	bl	8000628 <__aeabi_dmul>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	4610      	mov	r0, r2
 80022fe:	4619      	mov	r1, r3
 8002300:	f7fe fc2c 	bl	8000b5c <__aeabi_d2iz>
 8002304:	4603      	mov	r3, r0
 8002306:	b21b      	sxth	r3, r3
 8002308:	121b      	asrs	r3, r3, #8
 800230a:	b219      	sxth	r1, r3
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	617a      	str	r2, [r7, #20]
 8002312:	b2ca      	uxtb	r2, r1
 8002314:	3318      	adds	r3, #24
 8002316:	443b      	add	r3, r7
 8002318:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= (sensor_state->motor[1]<<1) | sensor_state->motor[0];
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <sendEnc+0x194>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	7c1b      	ldrb	r3, [r3, #16]
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	b25a      	sxtb	r2, r3
 8002326:	4b2b      	ldr	r3, [pc, #172]	; (80023d4 <sendEnc+0x194>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	7bdb      	ldrb	r3, [r3, #15]
 800232c:	b25b      	sxtb	r3, r3
 800232e:	4313      	orrs	r3, r2
 8002330:	b259      	sxtb	r1, r3
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	1c5a      	adds	r2, r3, #1
 8002336:	617a      	str	r2, [r7, #20]
 8002338:	b2ca      	uxtb	r2, r1
 800233a:	3318      	adds	r3, #24
 800233c:	443b      	add	r3, r7
 800233e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->RCURR * 100;
 8002342:	4b22      	ldr	r3, [pc, #136]	; (80023cc <sendEnc+0x18c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800234a:	f04f 0200 	mov.w	r2, #0
 800234e:	4b20      	ldr	r3, [pc, #128]	; (80023d0 <sendEnc+0x190>)
 8002350:	f7fe f96a 	bl	8000628 <__aeabi_dmul>
 8002354:	4602      	mov	r2, r0
 8002356:	460b      	mov	r3, r1
 8002358:	4610      	mov	r0, r2
 800235a:	4619      	mov	r1, r3
 800235c:	697c      	ldr	r4, [r7, #20]
 800235e:	1c63      	adds	r3, r4, #1
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	f7fe fc23 	bl	8000bac <__aeabi_d2uiz>
 8002366:	4603      	mov	r3, r0
 8002368:	b2da      	uxtb	r2, r3
 800236a:	f104 0318 	add.w	r3, r4, #24
 800236e:	443b      	add	r3, r7
 8002370:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->LCURR * 100;
 8002374:	4b15      	ldr	r3, [pc, #84]	; (80023cc <sendEnc+0x18c>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800237c:	f04f 0200 	mov.w	r2, #0
 8002380:	4b13      	ldr	r3, [pc, #76]	; (80023d0 <sendEnc+0x190>)
 8002382:	f7fe f951 	bl	8000628 <__aeabi_dmul>
 8002386:	4602      	mov	r2, r0
 8002388:	460b      	mov	r3, r1
 800238a:	4610      	mov	r0, r2
 800238c:	4619      	mov	r1, r3
 800238e:	697c      	ldr	r4, [r7, #20]
 8002390:	1c63      	adds	r3, r4, #1
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	f7fe fc0a 	bl	8000bac <__aeabi_d2uiz>
 8002398:	4603      	mov	r3, r0
 800239a:	b2da      	uxtb	r2, r3
 800239c:	f104 0318 	add.w	r3, r4, #24
 80023a0:	443b      	add	r3, r7
 80023a2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]=0;
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	1c5a      	adds	r2, r3, #1
 80023aa:	617a      	str	r2, [r7, #20]
 80023ac:	3318      	adds	r3, #24
 80023ae:	443b      	add	r3, r7
 80023b0:	2200      	movs	r2, #0
 80023b2:	f803 2c0c 	strb.w	r2, [r3, #-12]

    sendCan(id, packit, 8, 1);//test
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f107 010c 	add.w	r1, r7, #12
 80023bc:	2301      	movs	r3, #1
 80023be:	2208      	movs	r2, #8
 80023c0:	f000 fff0 	bl	80033a4 <sendCan>
}
 80023c4:	bf00      	nop
 80023c6:	371c      	adds	r7, #28
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd90      	pop	{r4, r7, pc}
 80023cc:	200001b0 	.word	0x200001b0
 80023d0:	40590000 	.word	0x40590000
 80023d4:	200001a0 	.word	0x200001a0

080023d8 <toVW>:


int toVW(void)
{
 80023d8:	b598      	push	{r3, r4, r7, lr}
 80023da:	af00      	add	r7, sp, #0

    motor->real_motor_rpm_left=(double)motor->LRPM;
 80023dc:	4b2c      	ldr	r3, [pc, #176]	; (8002490 <toVW+0xb8>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 80023e4:	4a2a      	ldr	r2, [pc, #168]	; (8002490 <toVW+0xb8>)
 80023e6:	6814      	ldr	r4, [r2, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe f8b3 	bl	8000554 <__aeabi_i2d>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	e9c4 2304 	strd	r2, r3, [r4, #16]
    motor->real_motor_rpm_right=(double)motor->RRPM;
 80023f6:	4b26      	ldr	r3, [pc, #152]	; (8002490 <toVW+0xb8>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80023fe:	4a24      	ldr	r2, [pc, #144]	; (8002490 <toVW+0xb8>)
 8002400:	6814      	ldr	r4, [r2, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f7fe f8a6 	bl	8000554 <__aeabi_i2d>
 8002408:	4602      	mov	r2, r0
 800240a:	460b      	mov	r3, r1
 800240c:	e9c4 2306 	strd	r2, r3, [r4, #24]

    motor->real_v = (motor->real_motor_rpm_left+motor->real_motor_rpm_right)*(Math_PI*WHEEL_RADIUS/60);
 8002410:	4b1f      	ldr	r3, [pc, #124]	; (8002490 <toVW+0xb8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002418:	4b1d      	ldr	r3, [pc, #116]	; (8002490 <toVW+0xb8>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002420:	f7fd ff4c 	bl	80002bc <__adddf3>
 8002424:	4602      	mov	r2, r0
 8002426:	460b      	mov	r3, r1
 8002428:	4610      	mov	r0, r2
 800242a:	4619      	mov	r1, r3
 800242c:	4b18      	ldr	r3, [pc, #96]	; (8002490 <toVW+0xb8>)
 800242e:	681c      	ldr	r4, [r3, #0]
 8002430:	a313      	add	r3, pc, #76	; (adr r3, 8002480 <toVW+0xa8>)
 8002432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002436:	f7fe f8f7 	bl	8000628 <__aeabi_dmul>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
    motor->real_w = (motor->real_motor_rpm_right-motor->real_motor_rpm_left)*((Math_PI*WHEEL_RADIUS)/(30*WHEEL_DISTANCE));
 8002442:	4b13      	ldr	r3, [pc, #76]	; (8002490 <toVW+0xb8>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800244a:	4b11      	ldr	r3, [pc, #68]	; (8002490 <toVW+0xb8>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002452:	f7fd ff31 	bl	80002b8 <__aeabi_dsub>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	4610      	mov	r0, r2
 800245c:	4619      	mov	r1, r3
 800245e:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <toVW+0xb8>)
 8002460:	681c      	ldr	r4, [r3, #0]
 8002462:	a309      	add	r3, pc, #36	; (adr r3, 8002488 <toVW+0xb0>)
 8002464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002468:	f7fe f8de 	bl	8000628 <__aeabi_dmul>
 800246c:	4602      	mov	r2, r0
 800246e:	460b      	mov	r3, r1
 8002470:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
    return 0;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	bd98      	pop	{r3, r4, r7, pc}
 800247a:	bf00      	nop
 800247c:	f3af 8000 	nop.w
 8002480:	306c65e9 	.word	0x306c65e9
 8002484:	3f6be16e 	.word	0x3f6be16e
 8002488:	5313b470 	.word	0x5313b470
 800248c:	3f8e0b32 	.word	0x3f8e0b32
 8002490:	200001b0 	.word	0x200001b0

08002494 <parseEnc>:


void parseEnc(uint8_t *msg)
{
 8002494:	b590      	push	{r4, r7, lr}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
    /*PID(216)/Motor1 status/Motor1 rpm lower/Motor1 rpm upper/Motor2 status/Motor2 rpm lower/Motor2 rpm upper/temperature(deg)*/
    if(msg[0]==PID_PNT_MONITOR)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	2bd8      	cmp	r3, #216	; 0xd8
 80024a2:	d136      	bne.n	8002512 <parseEnc+0x7e>
    {

        motor->LRPM=((int16_t)msg[2] | ((int16_t)msg[3]<<8));
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3302      	adds	r3, #2
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	b219      	sxth	r1, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	3303      	adds	r3, #3
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	021b      	lsls	r3, r3, #8
 80024b4:	b21a      	sxth	r2, r3
 80024b6:	4b34      	ldr	r3, [pc, #208]	; (8002588 <parseEnc+0xf4>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	b212      	sxth	r2, r2
 80024be:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        motor->RRPM=((int16_t)msg[5] | ((int16_t)msg[6]<<8));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3305      	adds	r3, #5
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	b219      	sxth	r1, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	3306      	adds	r3, #6
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	021b      	lsls	r3, r3, #8
 80024d2:	b21a      	sxth	r2, r3
 80024d4:	4b2c      	ldr	r3, [pc, #176]	; (8002588 <parseEnc+0xf4>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	430a      	orrs	r2, r1
 80024da:	b212      	sxth	r2, r2
 80024dc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
        motor->LRPM=-1*(motor->LRPM);
 80024e0:	4b29      	ldr	r3, [pc, #164]	; (8002588 <parseEnc+0xf4>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	425b      	negs	r3, r3
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	4b26      	ldr	r3, [pc, #152]	; (8002588 <parseEnc+0xf4>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	b212      	sxth	r2, r2
 80024f4:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        sensor_state->motor[0] = msg[1];
 80024f8:	4b24      	ldr	r3, [pc, #144]	; (800258c <parseEnc+0xf8>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	7852      	ldrb	r2, [r2, #1]
 8002500:	73da      	strb	r2, [r3, #15]
        sensor_state->motor[1] = msg[4];
 8002502:	4b22      	ldr	r3, [pc, #136]	; (800258c <parseEnc+0xf8>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	7912      	ldrb	r2, [r2, #4]
 800250a:	741a      	strb	r2, [r3, #16]

        toVW();
 800250c:	f7ff ff64 	bl	80023d8 <toVW>
    }
    else if(msg[0]==PID_MAIN_DATA2)
    {
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
    }
}
 8002510:	e036      	b.n	8002580 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2bc1      	cmp	r3, #193	; 0xc1
 8002518:	d117      	bne.n	800254a <parseEnc+0xb6>
        motor->RCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3304      	adds	r3, #4
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3305      	adds	r3, #5
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	021b      	lsls	r3, r3, #8
 800252a:	4313      	orrs	r3, r2
 800252c:	4618      	mov	r0, r3
 800252e:	f7fe f811 	bl	8000554 <__aeabi_i2d>
 8002532:	4b15      	ldr	r3, [pc, #84]	; (8002588 <parseEnc+0xf4>)
 8002534:	681c      	ldr	r4, [r3, #0]
 8002536:	f04f 0200 	mov.w	r2, #0
 800253a:	4b15      	ldr	r3, [pc, #84]	; (8002590 <parseEnc+0xfc>)
 800253c:	f7fe f99e 	bl	800087c <__aeabi_ddiv>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
}
 8002548:	e01a      	b.n	8002580 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA2)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	2bc8      	cmp	r3, #200	; 0xc8
 8002550:	d116      	bne.n	8002580 <parseEnc+0xec>
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	3304      	adds	r3, #4
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	461a      	mov	r2, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3305      	adds	r3, #5
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	021b      	lsls	r3, r3, #8
 8002562:	4313      	orrs	r3, r2
 8002564:	4618      	mov	r0, r3
 8002566:	f7fd fff5 	bl	8000554 <__aeabi_i2d>
 800256a:	4b07      	ldr	r3, [pc, #28]	; (8002588 <parseEnc+0xf4>)
 800256c:	681c      	ldr	r4, [r3, #0]
 800256e:	f04f 0200 	mov.w	r2, #0
 8002572:	4b07      	ldr	r3, [pc, #28]	; (8002590 <parseEnc+0xfc>)
 8002574:	f7fe f982 	bl	800087c <__aeabi_ddiv>
 8002578:	4602      	mov	r2, r0
 800257a:	460b      	mov	r3, r1
 800257c:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	bd90      	pop	{r4, r7, pc}
 8002588:	200001b0 	.word	0x200001b0
 800258c:	200001a0 	.word	0x200001a0
 8002590:	40240000 	.word	0x40240000

08002594 <parseEnc114>:

void parseEnc114(uint8_t *msg)
{
 8002594:	b590      	push	{r4, r7, lr}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
        int16_t rrpm,lrpm;
        lrpm = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3304      	adds	r3, #4
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	b21a      	sxth	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3305      	adds	r3, #5
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	021b      	lsls	r3, r3, #8
 80025ac:	b21b      	sxth	r3, r3
 80025ae:	4313      	orrs	r3, r2
 80025b0:	81fb      	strh	r3, [r7, #14]
        rrpm = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3306      	adds	r3, #6
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	b21a      	sxth	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3307      	adds	r3, #7
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	021b      	lsls	r3, r3, #8
 80025c2:	b21b      	sxth	r3, r3
 80025c4:	4313      	orrs	r3, r2
 80025c6:	81bb      	strh	r3, [r7, #12]

        motor->LRPM = (-lrpm) / 10.0;
 80025c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80025cc:	425b      	negs	r3, r3
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fd ffc0 	bl	8000554 <__aeabi_i2d>
 80025d4:	f04f 0200 	mov.w	r2, #0
 80025d8:	4b15      	ldr	r3, [pc, #84]	; (8002630 <parseEnc114+0x9c>)
 80025da:	f7fe f94f 	bl	800087c <__aeabi_ddiv>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4914      	ldr	r1, [pc, #80]	; (8002634 <parseEnc114+0xa0>)
 80025e4:	680c      	ldr	r4, [r1, #0]
 80025e6:	4610      	mov	r0, r2
 80025e8:	4619      	mov	r1, r3
 80025ea:	f7fe fab7 	bl	8000b5c <__aeabi_d2iz>
 80025ee:	4603      	mov	r3, r0
 80025f0:	b21b      	sxth	r3, r3
 80025f2:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42
        motor->RRPM = (rrpm) / 10.0;
 80025f6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fd ffaa 	bl	8000554 <__aeabi_i2d>
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	4b0a      	ldr	r3, [pc, #40]	; (8002630 <parseEnc114+0x9c>)
 8002606:	f7fe f939 	bl	800087c <__aeabi_ddiv>
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
 800260e:	4909      	ldr	r1, [pc, #36]	; (8002634 <parseEnc114+0xa0>)
 8002610:	680c      	ldr	r4, [r1, #0]
 8002612:	4610      	mov	r0, r2
 8002614:	4619      	mov	r1, r3
 8002616:	f7fe faa1 	bl	8000b5c <__aeabi_d2iz>
 800261a:	4603      	mov	r3, r0
 800261c:	b21b      	sxth	r3, r3
 800261e:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40

        toVW();
 8002622:	f7ff fed9 	bl	80023d8 <toVW>
}
 8002626:	bf00      	nop
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bd90      	pop	{r4, r7, pc}
 800262e:	bf00      	nop
 8002630:	40240000 	.word	0x40240000
 8002634:	200001b0 	.word	0x200001b0

08002638 <parseState114>:

void parseState114(uint8_t *msg)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
    sensor_state->motor[0] = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3304      	adds	r3, #4
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	b25a      	sxtb	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3305      	adds	r3, #5
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	021b      	lsls	r3, r3, #8
 8002650:	b25b      	sxtb	r3, r3
 8002652:	4313      	orrs	r3, r2
 8002654:	b25a      	sxtb	r2, r3
 8002656:	4b12      	ldr	r3, [pc, #72]	; (80026a0 <parseState114+0x68>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	b2d2      	uxtb	r2, r2
 800265c:	73da      	strb	r2, [r3, #15]
    sensor_state->motor[1] = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3306      	adds	r3, #6
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	b25a      	sxtb	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	3307      	adds	r3, #7
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	021b      	lsls	r3, r3, #8
 800266e:	b25b      	sxtb	r3, r3
 8002670:	4313      	orrs	r3, r2
 8002672:	b25a      	sxtb	r2, r3
 8002674:	4b0a      	ldr	r3, [pc, #40]	; (80026a0 <parseState114+0x68>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	741a      	strb	r2, [r3, #16]
    if(!(sensor_state->motor[0] == 0x00 && sensor_state->motor[1] == 0x00))
 800267c:	4b08      	ldr	r3, [pc, #32]	; (80026a0 <parseState114+0x68>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	7bdb      	ldrb	r3, [r3, #15]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d104      	bne.n	8002690 <parseState114+0x58>
 8002686:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <parseState114+0x68>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	7c1b      	ldrb	r3, [r3, #16]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d003      	beq.n	8002698 <parseState114+0x60>
    {
        reset();
 8002690:	f002 f8c0 	bl	8004814 <reset>
        startMotor();
 8002694:	f001 fffe 	bl	8004694 <startMotor>
    }
}
 8002698:	bf00      	nop
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	200001a0 	.word	0x200001a0

080026a4 <stateReady>:


int stateReady()//이거 전에 ir통신을 받아야 겠는데?
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
	for(inhome_check_cnt=0;inhome_check_cnt<73;inhome_check_cnt++)
 80026a8:	4b23      	ldr	r3, [pc, #140]	; (8002738 <stateReady+0x94>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	e036      	b.n	800271e <stateReady+0x7a>
	{
		    //check_msg = charging->checkIRdata();
		if(check_msg == 1)
 80026b0:	4b22      	ldr	r3, [pc, #136]	; (800273c <stateReady+0x98>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d102      	bne.n	80026be <stateReady+0x1a>
		{
			start_docking_flag = 1;
 80026b8:	4b21      	ldr	r3, [pc, #132]	; (8002740 <stateReady+0x9c>)
 80026ba:	2201      	movs	r2, #1
 80026bc:	701a      	strb	r2, [r3, #0]
		}

		if(ir_count++ >= 2)
 80026be:	4b21      	ldr	r3, [pc, #132]	; (8002744 <stateReady+0xa0>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	1c5a      	adds	r2, r3, #1
 80026c4:	491f      	ldr	r1, [pc, #124]	; (8002744 <stateReady+0xa0>)
 80026c6:	600a      	str	r2, [r1, #0]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	dd05      	ble.n	80026d8 <stateReady+0x34>
		{
			sendIRdata(robot_standby);
 80026cc:	481e      	ldr	r0, [pc, #120]	; (8002748 <stateReady+0xa4>)
 80026ce:	f000 fec7 	bl	8003460 <sendIRdata>
			ir_count = 0;
 80026d2:	4b1c      	ldr	r3, [pc, #112]	; (8002744 <stateReady+0xa0>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
			//HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);//이걸로 수신시작할 것
		}

		if(start_docking_flag)
 80026d8:	4b19      	ldr	r3, [pc, #100]	; (8002740 <stateReady+0x9c>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d00c      	beq.n	80026fa <stateReady+0x56>
		{
		   startTTS();
 80026e0:	f7ff fb26 	bl	8001d30 <startTTS>
		   //State_set(IDLE);
		   ready_flag = 1;
 80026e4:	4b19      	ldr	r3, [pc, #100]	; (800274c <stateReady+0xa8>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	701a      	strb	r2, [r3, #0]
		   start_docking_flag = 0;
 80026ea:	4b15      	ldr	r3, [pc, #84]	; (8002740 <stateReady+0x9c>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	701a      	strb	r2, [r3, #0]
		   //mutex.lock();
		   check_msg = 0;
 80026f0:	4b12      	ldr	r3, [pc, #72]	; (800273c <stateReady+0x98>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
		   return 1;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e01c      	b.n	8002734 <stateReady+0x90>
//			inhome_check_cnt = 0;
//			endTTS();
//			//ThisThread::sleep_for(50);
//			NVIC_SystemReset();
//		}
		HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);
 80026fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026fe:	4814      	ldr	r0, [pc, #80]	; (8002750 <stateReady+0xac>)
 8002700:	f004 fdff 	bl	8007302 <HAL_GPIO_TogglePin>
		check_msg = checkIRdata();
 8002704:	f000 fec2 	bl	800348c <checkIRdata>
 8002708:	4603      	mov	r3, r0
 800270a:	4a0c      	ldr	r2, [pc, #48]	; (800273c <stateReady+0x98>)
 800270c:	6013      	str	r3, [r2, #0]
		HAL_Delay(100);
 800270e:	2064      	movs	r0, #100	; 0x64
 8002710:	f002 ffec 	bl	80056ec <HAL_Delay>
	for(inhome_check_cnt=0;inhome_check_cnt<73;inhome_check_cnt++)
 8002714:	4b08      	ldr	r3, [pc, #32]	; (8002738 <stateReady+0x94>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	3301      	adds	r3, #1
 800271a:	4a07      	ldr	r2, [pc, #28]	; (8002738 <stateReady+0x94>)
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	4b06      	ldr	r3, [pc, #24]	; (8002738 <stateReady+0x94>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b48      	cmp	r3, #72	; 0x48
 8002724:	ddc4      	ble.n	80026b0 <stateReady+0xc>
	}
	endTTS();
 8002726:	f7ff fb53 	bl	8001dd0 <endTTS>
	HAL_Delay(100);
 800272a:	2064      	movs	r0, #100	; 0x64
 800272c:	f002 ffde 	bl	80056ec <HAL_Delay>
	//ThisThread::sleep_for(50);
	NVIC_SystemReset();
 8002730:	f7ff f9ec 	bl	8001b0c <__NVIC_SystemReset>
    //inhome_check_cnt++;
}
 8002734:	4618      	mov	r0, r3
 8002736:	bd80      	pop	{r7, pc}
 8002738:	200001b8 	.word	0x200001b8
 800273c:	200001ac 	.word	0x200001ac
 8002740:	200001a9 	.word	0x200001a9
 8002744:	200001b4 	.word	0x200001b4
 8002748:	20000004 	.word	0x20000004
 800274c:	200001a8 	.word	0x200001a8
 8002750:	40020400 	.word	0x40020400

08002754 <stateThread>:

void stateThread()
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0

	printf("stateThread, robot_state: %d\n", robot_state);
 8002758:	4b48      	ldr	r3, [pc, #288]	; (800287c <stateThread+0x128>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4619      	mov	r1, r3
 800275e:	4848      	ldr	r0, [pc, #288]	; (8002880 <stateThread+0x12c>)
 8002760:	f007 fdc2 	bl	800a2e8 <iprintf>
        switch(robot_state)
 8002764:	4b45      	ldr	r3, [pc, #276]	; (800287c <stateThread+0x128>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2b0c      	cmp	r3, #12
 800276a:	f200 8085 	bhi.w	8002878 <stateThread+0x124>
 800276e:	a201      	add	r2, pc, #4	; (adr r2, 8002774 <stateThread+0x20>)
 8002770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002774:	080027a9 	.word	0x080027a9
 8002778:	080027af 	.word	0x080027af
 800277c:	080027c1 	.word	0x080027c1
 8002780:	080027e1 	.word	0x080027e1
 8002784:	080027f3 	.word	0x080027f3
 8002788:	08002805 	.word	0x08002805
 800278c:	08002811 	.word	0x08002811
 8002790:	08002823 	.word	0x08002823
 8002794:	08002849 	.word	0x08002849
 8002798:	08002879 	.word	0x08002879
 800279c:	08002855 	.word	0x08002855
 80027a0:	08002861 	.word	0x08002861
 80027a4:	0800286d 	.word	0x0800286d
        {
            case INIT:
                turnOff();
 80027a8:	f000 ff36 	bl	8003618 <turnOff>
                break;
 80027ac:	e064      	b.n	8002878 <stateThread+0x124>

            case DOCKING:
                turnOn(white);
 80027ae:	4b35      	ldr	r3, [pc, #212]	; (8002884 <stateThread+0x130>)
 80027b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027b4:	f000 fef4 	bl	80035a0 <turnOn>
                inhome = 0;
 80027b8:	4b33      	ldr	r3, [pc, #204]	; (8002888 <stateThread+0x134>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]
                break;
 80027be:	e05b      	b.n	8002878 <stateThread+0x124>

            case CHARGING:
                if(battery>95)
 80027c0:	4b32      	ldr	r3, [pc, #200]	; (800288c <stateThread+0x138>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2b5f      	cmp	r3, #95	; 0x5f
 80027c6:	dd05      	ble.n	80027d4 <stateThread+0x80>
                {
                    turnOn(green);
 80027c8:	4b31      	ldr	r3, [pc, #196]	; (8002890 <stateThread+0x13c>)
 80027ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027ce:	f000 fee7 	bl	80035a0 <turnOn>
                }
                else
                {
                    turnOn(yellow);
                }
                break;
 80027d2:	e051      	b.n	8002878 <stateThread+0x124>
                    turnOn(yellow);
 80027d4:	4b2f      	ldr	r3, [pc, #188]	; (8002894 <stateThread+0x140>)
 80027d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027da:	f000 fee1 	bl	80035a0 <turnOn>
                break;
 80027de:	e04b      	b.n	8002878 <stateThread+0x124>

            case WORKING:
                turnOn(white);
 80027e0:	4b28      	ldr	r3, [pc, #160]	; (8002884 <stateThread+0x130>)
 80027e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027e6:	f000 fedb 	bl	80035a0 <turnOn>
                inhome = 0;
 80027ea:	4b27      	ldr	r3, [pc, #156]	; (8002888 <stateThread+0x134>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]
                break;
 80027f0:	e042      	b.n	8002878 <stateThread+0x124>

            case STOP:
                turnOn(purple);
 80027f2:	4b29      	ldr	r3, [pc, #164]	; (8002898 <stateThread+0x144>)
 80027f4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027f8:	f000 fed2 	bl	80035a0 <turnOn>
                inhome = 0;
 80027fc:	4b22      	ldr	r3, [pc, #136]	; (8002888 <stateThread+0x134>)
 80027fe:	2200      	movs	r2, #0
 8002800:	701a      	strb	r2, [r3, #0]
                break;
 8002802:	e039      	b.n	8002878 <stateThread+0x124>

            case W_STOP:
                turnOn(purple);
 8002804:	4b24      	ldr	r3, [pc, #144]	; (8002898 <stateThread+0x144>)
 8002806:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800280a:	f000 fec9 	bl	80035a0 <turnOn>
                break;
 800280e:	e033      	b.n	8002878 <stateThread+0x124>

            case EMERGENCY:
                turnOn(red);
 8002810:	4b22      	ldr	r3, [pc, #136]	; (800289c <stateThread+0x148>)
 8002812:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002816:	f000 fec3 	bl	80035a0 <turnOn>
                inhome = 0;
 800281a:	4b1b      	ldr	r3, [pc, #108]	; (8002888 <stateThread+0x134>)
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
                break;
 8002820:	e02a      	b.n	8002878 <stateThread+0x124>

            case MANUAL:
                if(touch)
 8002822:	4b1f      	ldr	r3, [pc, #124]	; (80028a0 <stateThread+0x14c>)
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d005      	beq.n	8002836 <stateThread+0xe2>
                    turnOn(blue);
 800282a:	4b1e      	ldr	r3, [pc, #120]	; (80028a4 <stateThread+0x150>)
 800282c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002830:	f000 feb6 	bl	80035a0 <turnOn>
 8002834:	e004      	b.n	8002840 <stateThread+0xec>
                else
                    turnOn(skyblue);
 8002836:	4b1c      	ldr	r3, [pc, #112]	; (80028a8 <stateThread+0x154>)
 8002838:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800283c:	f000 feb0 	bl	80035a0 <turnOn>
                inhome = 0;
 8002840:	4b11      	ldr	r3, [pc, #68]	; (8002888 <stateThread+0x134>)
 8002842:	2200      	movs	r2, #0
 8002844:	701a      	strb	r2, [r3, #0]
                break;
 8002846:	e017      	b.n	8002878 <stateThread+0x124>

            case WALL_FOLLOWING:
                turnOn(white);
 8002848:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <stateThread+0x130>)
 800284a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800284e:	f000 fea7 	bl	80035a0 <turnOn>
                break;
 8002852:	e011      	b.n	8002878 <stateThread+0x124>
            case 10: //debug
                turnOn(blue);
 8002854:	4b13      	ldr	r3, [pc, #76]	; (80028a4 <stateThread+0x150>)
 8002856:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800285a:	f000 fea1 	bl	80035a0 <turnOn>
                break;
 800285e:	e00b      	b.n	8002878 <stateThread+0x124>

			case 11: //for operation test
				turnOn(red);
 8002860:	4b0e      	ldr	r3, [pc, #56]	; (800289c <stateThread+0x148>)
 8002862:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002866:	f000 fe9b 	bl	80035a0 <turnOn>
				break;
 800286a:	e005      	b.n	8002878 <stateThread+0x124>

			case 12: //for operation test
				turnOn(green);
 800286c:	4b08      	ldr	r3, [pc, #32]	; (8002890 <stateThread+0x13c>)
 800286e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002872:	f000 fe95 	bl	80035a0 <turnOn>
				break;
 8002876:	bf00      	nop
//        mutex.lock();
//        check_msg = charging->checkIRdata();
//        mutex.unlock();
//        ThisThread::sleep_for(131);

}
 8002878:	bf00      	nop
 800287a:	bd80      	pop	{r7, pc}
 800287c:	2000018c 	.word	0x2000018c
 8002880:	0800b36c 	.word	0x0800b36c
 8002884:	2000004c 	.word	0x2000004c
 8002888:	200001bc 	.word	0x200001bc
 800288c:	200001a4 	.word	0x200001a4
 8002890:	20000010 	.word	0x20000010
 8002894:	20000028 	.word	0x20000028
 8002898:	20000040 	.word	0x20000040
 800289c:	20000034 	.word	0x20000034
 80028a0:	20000195 	.word	0x20000195
 80028a4:	20000058 	.word	0x20000058
 80028a8:	2000001c 	.word	0x2000001c

080028ac <stateIdle>:


void stateIdle()
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
    //int check_msg = 0;
    //check_msg = charging->checkIRdata();

    if(robot_state == CHARGING)
 80028b0:	4b10      	ldr	r3, [pc, #64]	; (80028f4 <stateIdle+0x48>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d10d      	bne.n	80028d4 <stateIdle+0x28>
    {
        if(ir_count_idle++ >= 2)
 80028b8:	4b0f      	ldr	r3, [pc, #60]	; (80028f8 <stateIdle+0x4c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	1c5a      	adds	r2, r3, #1
 80028be:	490e      	ldr	r1, [pc, #56]	; (80028f8 <stateIdle+0x4c>)
 80028c0:	600a      	str	r2, [r1, #0]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	dd09      	ble.n	80028da <stateIdle+0x2e>
        {
            if(charger_sw == 1)
 80028c6:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <stateIdle+0x50>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2b01      	cmp	r3, #1

            if(battery>=95)
            {
                //sendIRdata(battery_full);
            }
            ir_count_idle = 0;
 80028cc:	4b0a      	ldr	r3, [pc, #40]	; (80028f8 <stateIdle+0x4c>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	e002      	b.n	80028da <stateIdle+0x2e>
        }
    }
    else
    {
        check_msg = 0;
 80028d4:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <stateIdle+0x54>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
    }

    if(check_msg == 2)
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <stateIdle+0x54>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d102      	bne.n	80028e8 <stateIdle+0x3c>
    {
        inhome = 1;
 80028e2:	4b08      	ldr	r3, [pc, #32]	; (8002904 <stateIdle+0x58>)
 80028e4:	2201      	movs	r2, #1
 80028e6:	701a      	strb	r2, [r3, #0]

    }

}
 80028e8:	bf00      	nop
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	2000018c 	.word	0x2000018c
 80028f8:	200001c0 	.word	0x200001c0
 80028fc:	20000193 	.word	0x20000193
 8002900:	200001ac 	.word	0x200001ac
 8002904:	200001bc 	.word	0x200001bc

08002908 <spinonce>:


void spinonce(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b08e      	sub	sp, #56	; 0x38
 800290c:	af00      	add	r7, sp, #0

	uint8_t canbuf[8]={10, 20, 30, 40, 50, 60, 70, 80};
 800290e:	4aa4      	ldr	r2, [pc, #656]	; (8002ba0 <spinonce+0x298>)
 8002910:	f107 0310 	add.w	r3, r7, #16
 8002914:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002918:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t buf[8];
    int index = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	637b      	str	r3, [r7, #52]	; 0x34

    uint32_t CanId = 0;
 8002920:	2300      	movs	r3, #0
 8002922:	633b      	str	r3, [r7, #48]	; 0x30
    uint16_t FDval[4]={0,};
 8002924:	463b      	mov	r3, r7
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	605a      	str	r2, [r3, #4]
	//CanInit(0x100,0x1104);//filter id, mask
    CanInit(0,0);//filter id, mask
 800292c:	2100      	movs	r1, #0
 800292e:	2000      	movs	r0, #0
 8002930:	f000 fcec 	bl	800330c <CanInit>


    HAL_Delay(4000);//must set more 4s
 8002934:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8002938:	f002 fed8 	bl	80056ec <HAL_Delay>

    //ready_flag = 1;
    start_docking_flag = 0;
 800293c:	4b99      	ldr	r3, [pc, #612]	; (8002ba4 <spinonce+0x29c>)
 800293e:	2200      	movs	r2, #0
 8002940:	701a      	strb	r2, [r3, #0]
    check_msg = 0;
 8002942:	4b99      	ldr	r3, [pc, #612]	; (8002ba8 <spinonce+0x2a0>)
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]

    Format format = NEC;
 8002948:	2301      	movs	r3, #1
 800294a:	76fb      	strb	r3, [r7, #27]

    settingMotor();
 800294c:	f002 f980 	bl	8004c50 <settingMotor>
    startMotor();
 8002950:	f001 fea0 	bl	8004694 <startMotor>

	TransmitterIR_init();
 8002954:	f000 f9e6 	bl	8002d24 <TransmitterIR_init>
    ReceiverIR_init();
 8002958:	f7fe faca 	bl	8000ef0 <ReceiverIR_init>
#if debugging
    stateReady();
 800295c:	f7ff fea2 	bl	80026a4 <stateReady>
#endif
    HAL_Delay(10000);
 8002960:	f242 7010 	movw	r0, #10000	; 0x2710
 8002964:	f002 fec2 	bl	80056ec <HAL_Delay>

	while(1)
	{


		if(Tick_100ms>FDsen_seq+10) {		//for monitor iteration.
 8002968:	4b90      	ldr	r3, [pc, #576]	; (8002bac <spinonce+0x2a4>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f103 020a 	add.w	r2, r3, #10
 8002970:	4b8f      	ldr	r3, [pc, #572]	; (8002bb0 <spinonce+0x2a8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d221      	bcs.n	80029bc <spinonce+0xb4>
			FDsen_seq = Tick_100ms;
 8002978:	4b8d      	ldr	r3, [pc, #564]	; (8002bb0 <spinonce+0x2a8>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a8b      	ldr	r2, [pc, #556]	; (8002bac <spinonce+0x2a4>)
 800297e:	6013      	str	r3, [r2, #0]

		    for(int i=0;i<4;i++){
 8002980:	2300      	movs	r3, #0
 8002982:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002984:	e014      	b.n	80029b0 <spinonce+0xa8>
		    	HAL_ADC_Start(&hadc1);
 8002986:	488b      	ldr	r0, [pc, #556]	; (8002bb4 <spinonce+0x2ac>)
 8002988:	f002 ff18 	bl	80057bc <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc1, 100);
 800298c:	2164      	movs	r1, #100	; 0x64
 800298e:	4889      	ldr	r0, [pc, #548]	; (8002bb4 <spinonce+0x2ac>)
 8002990:	f003 f816 	bl	80059c0 <HAL_ADC_PollForConversion>
				FDval[i] = HAL_ADC_GetValue(&hadc1);
 8002994:	4887      	ldr	r0, [pc, #540]	; (8002bb4 <spinonce+0x2ac>)
 8002996:	f003 f89e 	bl	8005ad6 <HAL_ADC_GetValue>
 800299a:	4603      	mov	r3, r0
 800299c:	b29a      	uxth	r2, r3
 800299e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	3338      	adds	r3, #56	; 0x38
 80029a4:	443b      	add	r3, r7
 80029a6:	f823 2c38 	strh.w	r2, [r3, #-56]
		    for(int i=0;i<4;i++){
 80029aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ac:	3301      	adds	r3, #1
 80029ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029b2:	2b03      	cmp	r3, #3
 80029b4:	dde7      	ble.n	8002986 <spinonce+0x7e>
		    }
		    HAL_ADC_Stop(&hadc1);
 80029b6:	487f      	ldr	r0, [pc, #508]	; (8002bb4 <spinonce+0x2ac>)
 80029b8:	f002 ffce 	bl	8005958 <HAL_ADC_Stop>
		  //HAL_Delay(100);


			}

		if(Tick_100ms>toggle_seq+5) {		//for monitor iteration.
 80029bc:	4b7e      	ldr	r3, [pc, #504]	; (8002bb8 <spinonce+0x2b0>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	1d5a      	adds	r2, r3, #5
 80029c2:	4b7b      	ldr	r3, [pc, #492]	; (8002bb0 <spinonce+0x2a8>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d20b      	bcs.n	80029e2 <spinonce+0xda>
    		toggle_seq = Tick_100ms;
 80029ca:	4b79      	ldr	r3, [pc, #484]	; (8002bb0 <spinonce+0x2a8>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a7a      	ldr	r2, [pc, #488]	; (8002bb8 <spinonce+0x2b0>)
 80029d0:	6013      	str	r3, [r2, #0]
    		HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
 80029d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80029d6:	4879      	ldr	r0, [pc, #484]	; (8002bbc <spinonce+0x2b4>)
 80029d8:	f004 fc93 	bl	8007302 <HAL_GPIO_TogglePin>
    		printf("redtest\n");
 80029dc:	4878      	ldr	r0, [pc, #480]	; (8002bc0 <spinonce+0x2b8>)
 80029de:	f007 fd09 	bl	800a3f4 <puts>
    	}

    	if(gTick>controlmotor_seq+4) {		//about controlmotor do it!!!!!
 80029e2:	4b78      	ldr	r3, [pc, #480]	; (8002bc4 <spinonce+0x2bc>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	1d1a      	adds	r2, r3, #4
 80029e8:	4b77      	ldr	r3, [pc, #476]	; (8002bc8 <spinonce+0x2c0>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d20f      	bcs.n	8002a10 <spinonce+0x108>
    		controlmotor_seq = gTick;
 80029f0:	4b75      	ldr	r3, [pc, #468]	; (8002bc8 <spinonce+0x2c0>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a73      	ldr	r2, [pc, #460]	; (8002bc4 <spinonce+0x2bc>)
 80029f6:	6013      	str	r3, [r2, #0]
    		//printf("hihi");
    		controlMotor();
 80029f8:	f7ff fae0 	bl	8001fbc <controlMotor>
            sendEnc(CANID3);
 80029fc:	f240 70d1 	movw	r0, #2001	; 0x7d1
 8002a00:	f7ff fc1e 	bl	8002240 <sendEnc>
            printf("controlmotor_seq%d\n", gTick);
 8002a04:	4b70      	ldr	r3, [pc, #448]	; (8002bc8 <spinonce+0x2c0>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4870      	ldr	r0, [pc, #448]	; (8002bcc <spinonce+0x2c4>)
 8002a0c:	f007 fc6c 	bl	800a2e8 <iprintf>
    	}
    	if(gTick>reqmotor_seq+3) {		//REQ MOTOR
 8002a10:	4b6f      	ldr	r3, [pc, #444]	; (8002bd0 <spinonce+0x2c8>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	1cda      	adds	r2, r3, #3
 8002a16:	4b6c      	ldr	r3, [pc, #432]	; (8002bc8 <spinonce+0x2c0>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d20e      	bcs.n	8002a3c <spinonce+0x134>
    		reqmotor_seq = gTick;
 8002a1e:	4b6a      	ldr	r3, [pc, #424]	; (8002bc8 <spinonce+0x2c0>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a6b      	ldr	r2, [pc, #428]	; (8002bd0 <spinonce+0x2c8>)
 8002a24:	6013      	str	r3, [r2, #0]

    		if((reqmotor_seq%8) == 0){reqEnc();}
 8002a26:	4b6a      	ldr	r3, [pc, #424]	; (8002bd0 <spinonce+0x2c8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0307 	and.w	r3, r3, #7
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d102      	bne.n	8002a38 <spinonce+0x130>
 8002a32:	f001 ff3f 	bl	80048b4 <reqEnc>
 8002a36:	e001      	b.n	8002a3c <spinonce+0x134>
    		else{reqState();}
 8002a38:	f001 ff89 	bl	800494e <reqState>
    	}
		if(Tick_100ms>toggle_seq+9) {
 8002a3c:	4b5e      	ldr	r3, [pc, #376]	; (8002bb8 <spinonce+0x2b0>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f103 0209 	add.w	r2, r3, #9
 8002a44:	4b5a      	ldr	r3, [pc, #360]	; (8002bb0 <spinonce+0x2a8>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d207      	bcs.n	8002a5c <spinonce+0x154>
    		toggle_seq = Tick_100ms;
 8002a4c:	4b58      	ldr	r3, [pc, #352]	; (8002bb0 <spinonce+0x2a8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a59      	ldr	r2, [pc, #356]	; (8002bb8 <spinonce+0x2b0>)
 8002a52:	6013      	str	r3, [r2, #0]
        	stateIdle();
 8002a54:	f7ff ff2a 	bl	80028ac <stateIdle>
    		stateThread();
 8002a58:	f7ff fe7c 	bl	8002754 <stateThread>
    	}


		if((Tick_100ms>sendsensor_seq+2)){
 8002a5c:	4b5d      	ldr	r3, [pc, #372]	; (8002bd4 <spinonce+0x2cc>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	1c9a      	adds	r2, r3, #2
 8002a62:	4b53      	ldr	r3, [pc, #332]	; (8002bb0 <spinonce+0x2a8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d273      	bcs.n	8002b52 <spinonce+0x24a>
			sendsensor_seq = Tick_100ms;
 8002a6a:	4b51      	ldr	r3, [pc, #324]	; (8002bb0 <spinonce+0x2a8>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a59      	ldr	r2, [pc, #356]	; (8002bd4 <spinonce+0x2cc>)
 8002a70:	6013      	str	r3, [r2, #0]
//			pre_usTick = us_Tick;
//			while(us_Tick < pre_usTick+30){;}//wait 150us
//			HAL_GPIO_WritePin(USS_Trigger1_GPIO_Port, USS_Trigger1_Pin, RESET);

			//////////////////////////////////////////////
			if(sendsensor_seq%2==1){for(int i=1;i<7;i+=2){buf[i] = USSn_DataRead(i);}}
 8002a72:	4b58      	ldr	r3, [pc, #352]	; (8002bd4 <spinonce+0x2cc>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d014      	beq.n	8002aa8 <spinonce+0x1a0>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a82:	e00d      	b.n	8002aa0 <spinonce+0x198>
 8002a84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a86:	f002 fccb 	bl	8005420 <USSn_DataRead>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	b2d9      	uxtb	r1, r3
 8002a8e:	f107 0208 	add.w	r2, r7, #8
 8002a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a94:	4413      	add	r3, r2
 8002a96:	460a      	mov	r2, r1
 8002a98:	701a      	strb	r2, [r3, #0]
 8002a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a9c:	3302      	adds	r3, #2
 8002a9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa2:	2b06      	cmp	r3, #6
 8002aa4:	ddee      	ble.n	8002a84 <spinonce+0x17c>
 8002aa6:	e013      	b.n	8002ad0 <spinonce+0x1c8>
			else {for(int i=2;i<7;i+=2){buf[i] = USSn_DataRead(i);}}
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	627b      	str	r3, [r7, #36]	; 0x24
 8002aac:	e00d      	b.n	8002aca <spinonce+0x1c2>
 8002aae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ab0:	f002 fcb6 	bl	8005420 <USSn_DataRead>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	b2d9      	uxtb	r1, r3
 8002ab8:	f107 0208 	add.w	r2, r7, #8
 8002abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002abe:	4413      	add	r3, r2
 8002ac0:	460a      	mov	r2, r1
 8002ac2:	701a      	strb	r2, [r3, #0]
 8002ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac6:	3302      	adds	r3, #2
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	2b06      	cmp	r3, #6
 8002ace:	ddee      	ble.n	8002aae <spinonce+0x1a6>
//			buf[index++] = 0;
//			buf[index++] = 0;
//			buf[index++] = 0;
//			buf[index++] = 0;
//			buf[index++] = 0;
			buf[6] = inhome << 1;
 8002ad0:	4b41      	ldr	r3, [pc, #260]	; (8002bd8 <spinonce+0x2d0>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	73bb      	strb	r3, [r7, #14]

			for(int i=0; i<4;i++){
 8002ada:	2300      	movs	r3, #0
 8002adc:	623b      	str	r3, [r7, #32]
 8002ade:	e02b      	b.n	8002b38 <spinonce+0x230>
				if(FDval[i]>50){buf[index] |= 1<<i+4;}
 8002ae0:	6a3b      	ldr	r3, [r7, #32]
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	3338      	adds	r3, #56	; 0x38
 8002ae6:	443b      	add	r3, r7
 8002ae8:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 8002aec:	2b32      	cmp	r3, #50	; 0x32
 8002aee:	d915      	bls.n	8002b1c <spinonce+0x214>
 8002af0:	f107 0208 	add.w	r2, r7, #8
 8002af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002af6:	4413      	add	r3, r2
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	b25a      	sxtb	r2, r3
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	3304      	adds	r3, #4
 8002b00:	2101      	movs	r1, #1
 8002b02:	fa01 f303 	lsl.w	r3, r1, r3
 8002b06:	b25b      	sxtb	r3, r3
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	b25b      	sxtb	r3, r3
 8002b0c:	b2d9      	uxtb	r1, r3
 8002b0e:	f107 0208 	add.w	r2, r7, #8
 8002b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b14:	4413      	add	r3, r2
 8002b16:	460a      	mov	r2, r1
 8002b18:	701a      	strb	r2, [r3, #0]
 8002b1a:	e00a      	b.n	8002b32 <spinonce+0x22a>
				else {buf[index] |= 0<<i+4;}
 8002b1c:	f107 0208 	add.w	r2, r7, #8
 8002b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b22:	4413      	add	r3, r2
 8002b24:	7819      	ldrb	r1, [r3, #0]
 8002b26:	f107 0208 	add.w	r2, r7, #8
 8002b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b2c:	4413      	add	r3, r2
 8002b2e:	460a      	mov	r2, r1
 8002b30:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<4;i++){
 8002b32:	6a3b      	ldr	r3, [r7, #32]
 8002b34:	3301      	adds	r3, #1
 8002b36:	623b      	str	r3, [r7, #32]
 8002b38:	6a3b      	ldr	r3, [r7, #32]
 8002b3a:	2b03      	cmp	r3, #3
 8002b3c:	ddd0      	ble.n	8002ae0 <spinonce+0x1d8>
			}
			//buf[index] = 0;
			sendCan(CANID4, buf, 8, 1);//test
 8002b3e:	f107 0108 	add.w	r1, r7, #8
 8002b42:	2301      	movs	r3, #1
 8002b44:	2208      	movs	r2, #8
 8002b46:	f240 70d2 	movw	r0, #2002	; 0x7d2
 8002b4a:	f000 fc2b 	bl	80033a4 <sendCan>
			index = 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	637b      	str	r3, [r7, #52]	; 0x34

		}

		if(FLAG_RxCplt>0){
 8002b52:	4b22      	ldr	r3, [pc, #136]	; (8002bdc <spinonce+0x2d4>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f43f af06 	beq.w	8002968 <spinonce+0x60>
    		for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[i];}
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61fb      	str	r3, [r7, #28]
 8002b60:	e00c      	b.n	8002b7c <spinonce+0x274>
 8002b62:	4a1f      	ldr	r2, [pc, #124]	; (8002be0 <spinonce+0x2d8>)
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	4413      	add	r3, r2
 8002b68:	7819      	ldrb	r1, [r3, #0]
 8002b6a:	f107 0210 	add.w	r2, r7, #16
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	4413      	add	r3, r2
 8002b72:	460a      	mov	r2, r1
 8002b74:	701a      	strb	r2, [r3, #0]
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	61fb      	str	r3, [r7, #28]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	2b07      	cmp	r3, #7
 8002b80:	ddef      	ble.n	8002b62 <spinonce+0x25a>
    		FLAG_RxCplt--;
 8002b82:	4b16      	ldr	r3, [pc, #88]	; (8002bdc <spinonce+0x2d4>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	4a14      	ldr	r2, [pc, #80]	; (8002bdc <spinonce+0x2d4>)
 8002b8a:	6013      	str	r3, [r2, #0]
			if(g_tCan_Rx_Header.StdId>g_tCan_Rx_Header.ExtId){CanId = g_tCan_Rx_Header.StdId;}
 8002b8c:	4b15      	ldr	r3, [pc, #84]	; (8002be4 <spinonce+0x2dc>)
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	4b14      	ldr	r3, [pc, #80]	; (8002be4 <spinonce+0x2dc>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d927      	bls.n	8002be8 <spinonce+0x2e0>
 8002b98:	4b12      	ldr	r3, [pc, #72]	; (8002be4 <spinonce+0x2dc>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	633b      	str	r3, [r7, #48]	; 0x30
 8002b9e:	e026      	b.n	8002bee <spinonce+0x2e6>
 8002ba0:	0800b3cc 	.word	0x0800b3cc
 8002ba4:	200001a9 	.word	0x200001a9
 8002ba8:	200001ac 	.word	0x200001ac
 8002bac:	20000168 	.word	0x20000168
 8002bb0:	2000015c 	.word	0x2000015c
 8002bb4:	20000294 	.word	0x20000294
 8002bb8:	20000164 	.word	0x20000164
 8002bbc:	40020400 	.word	0x40020400
 8002bc0:	0800b38c 	.word	0x0800b38c
 8002bc4:	2000017c 	.word	0x2000017c
 8002bc8:	20000154 	.word	0x20000154
 8002bcc:	0800b394 	.word	0x0800b394
 8002bd0:	20000180 	.word	0x20000180
 8002bd4:	20000178 	.word	0x20000178
 8002bd8:	200001bc 	.word	0x200001bc
 8002bdc:	20000224 	.word	0x20000224
 8002be0:	20000228 	.word	0x20000228
 8002be4:	20000230 	.word	0x20000230
			else {CanId = g_tCan_Rx_Header.ExtId;}
 8002be8:	4b49      	ldr	r3, [pc, #292]	; (8002d10 <spinonce+0x408>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	633b      	str	r3, [r7, #48]	; 0x30
			if(CanId==1001){printf("canid1001 ready: %d\n", ready_flag);}
 8002bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf0:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d105      	bne.n	8002c04 <spinonce+0x2fc>
 8002bf8:	4b46      	ldr	r3, [pc, #280]	; (8002d14 <spinonce+0x40c>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4846      	ldr	r0, [pc, #280]	; (8002d18 <spinonce+0x410>)
 8002c00:	f007 fb72 	bl	800a2e8 <iprintf>
			if(ready_flag)
 8002c04:	4b43      	ldr	r3, [pc, #268]	; (8002d14 <spinonce+0x40c>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d075      	beq.n	8002cf8 <spinonce+0x3f0>
			{
				switch(CanId)
 8002c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c0e:	4a43      	ldr	r2, [pc, #268]	; (8002d1c <spinonce+0x414>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d051      	beq.n	8002cb8 <spinonce+0x3b0>
 8002c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c16:	4a41      	ldr	r2, [pc, #260]	; (8002d1c <spinonce+0x414>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d870      	bhi.n	8002cfe <spinonce+0x3f6>
 8002c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c1e:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d042      	beq.n	8002cac <spinonce+0x3a4>
 8002c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c28:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d866      	bhi.n	8002cfe <spinonce+0x3f6>
 8002c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c32:	f640 32b9 	movw	r2, #3001	; 0xbb9
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d032      	beq.n	8002ca0 <spinonce+0x398>
 8002c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c3c:	f640 32b9 	movw	r2, #3001	; 0xbb9
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d85c      	bhi.n	8002cfe <spinonce+0x3f6>
 8002c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c46:	f240 7201 	movw	r2, #1793	; 0x701
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d051      	beq.n	8002cf2 <spinonce+0x3ea>
 8002c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c50:	f240 7201 	movw	r2, #1793	; 0x701
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d852      	bhi.n	8002cfe <spinonce+0x3f6>
 8002c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c5a:	f240 5281 	movw	r2, #1409	; 0x581
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d030      	beq.n	8002cc4 <spinonce+0x3bc>
 8002c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c64:	f240 5281 	movw	r2, #1409	; 0x581
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d848      	bhi.n	8002cfe <spinonce+0x3f6>
 8002c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c6e:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d005      	beq.n	8002c82 <spinonce+0x37a>
 8002c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c78:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d009      	beq.n	8002c94 <spinonce+0x38c>
 8002c80:	e03d      	b.n	8002cfe <spinonce+0x3f6>
				{
				case CANID1:
					parseCmdvel(canbuf);
 8002c82:	f107 0310 	add.w	r3, r7, #16
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff fa8c 	bl	80021a4 <parseCmdvel>
					printf("parseCmdvel\n");
 8002c8c:	4824      	ldr	r0, [pc, #144]	; (8002d20 <spinonce+0x418>)
 8002c8e:	f007 fbb1 	bl	800a3f4 <puts>
					break;
 8002c92:	e034      	b.n	8002cfe <spinonce+0x3f6>

				case CANID2:
					parseState(canbuf);
 8002c94:	f107 0310 	add.w	r3, r7, #16
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff f947 	bl	8001f2c <parseState>
					break;
 8002c9e:	e02e      	b.n	8002cfe <spinonce+0x3f6>

				case CANID5:
					parseTop(canbuf);
 8002ca0:	f107 0310 	add.w	r3, r7, #16
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff f915 	bl	8001ed4 <parseTop>
					break;
 8002caa:	e028      	b.n	8002cfe <spinonce+0x3f6>

				case CANID6:
					parsePmm(canbuf);
 8002cac:	f107 0310 	add.w	r3, r7, #16
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff f8dd 	bl	8001e70 <parsePmm>
					break;
 8002cb6:	e022      	b.n	8002cfe <spinonce+0x3f6>

				case CANID7:
					parseEnc(canbuf);
 8002cb8:	f107 0310 	add.w	r3, r7, #16
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fbe9 	bl	8002494 <parseEnc>
					break;
 8002cc2:	e01c      	b.n	8002cfe <spinonce+0x3f6>

				case MOTOR114_RES_ID:

					if(canbuf[1] == 0x6c && canbuf[2] == 0x60)
 8002cc4:	7c7b      	ldrb	r3, [r7, #17]
 8002cc6:	2b6c      	cmp	r3, #108	; 0x6c
 8002cc8:	d107      	bne.n	8002cda <spinonce+0x3d2>
 8002cca:	7cbb      	ldrb	r3, [r7, #18]
 8002ccc:	2b60      	cmp	r3, #96	; 0x60
 8002cce:	d104      	bne.n	8002cda <spinonce+0x3d2>
						parseEnc114(canbuf);
 8002cd0:	f107 0310 	add.w	r3, r7, #16
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff fc5d 	bl	8002594 <parseEnc114>
					if(canbuf[1] == 0x3f && canbuf[2] == 0x60)
 8002cda:	7c7b      	ldrb	r3, [r7, #17]
 8002cdc:	2b3f      	cmp	r3, #63	; 0x3f
 8002cde:	d10d      	bne.n	8002cfc <spinonce+0x3f4>
 8002ce0:	7cbb      	ldrb	r3, [r7, #18]
 8002ce2:	2b60      	cmp	r3, #96	; 0x60
 8002ce4:	d10a      	bne.n	8002cfc <spinonce+0x3f4>
						parseState114(canbuf);
 8002ce6:	f107 0310 	add.w	r3, r7, #16
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff fca4 	bl	8002638 <parseState114>
					break;
 8002cf0:	e004      	b.n	8002cfc <spinonce+0x3f4>

				case MOTOR114_START_ID:
					startMotor();
 8002cf2:	f001 fccf 	bl	8004694 <startMotor>
					break;
 8002cf6:	e002      	b.n	8002cfe <spinonce+0x3f6>
				}
			}
 8002cf8:	bf00      	nop
 8002cfa:	e000      	b.n	8002cfe <spinonce+0x3f6>
					break;
 8002cfc:	bf00      	nop


			g_tCan_Rx_Header.StdId=0;
 8002cfe:	4b04      	ldr	r3, [pc, #16]	; (8002d10 <spinonce+0x408>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
			g_tCan_Rx_Header.ExtId=0;
 8002d04:	4b02      	ldr	r3, [pc, #8]	; (8002d10 <spinonce+0x408>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	605a      	str	r2, [r3, #4]
			CanId = 0;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	633b      	str	r3, [r7, #48]	; 0x30
		if(Tick_100ms>FDsen_seq+10) {		//for monitor iteration.
 8002d0e:	e62b      	b.n	8002968 <spinonce+0x60>
 8002d10:	20000230 	.word	0x20000230
 8002d14:	200001a8 	.word	0x200001a8
 8002d18:	0800b3a8 	.word	0x0800b3a8
 8002d1c:	00b8b701 	.word	0x00b8b701
 8002d20:	0800b3c0 	.word	0x0800b3c0

08002d24 <TransmitterIR_init>:
 *
 * @return Current state.
 */

void TransmitterIR_init()
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0




	IRDUTY0;
 8002d28:	4b0e      	ldr	r3, [pc, #56]	; (8002d64 <TransmitterIR_init+0x40>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	635a      	str	r2, [r3, #52]	; 0x34
	//IRDUTY50;

	TIR_work.state = TIR_Idle;
 8002d30:	4b0d      	ldr	r3, [pc, #52]	; (8002d68 <TransmitterIR_init+0x44>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	701a      	strb	r2, [r3, #0]
	TIR_work.bitcount = 0;
 8002d36:	4b0c      	ldr	r3, [pc, #48]	; (8002d68 <TransmitterIR_init+0x44>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	605a      	str	r2, [r3, #4]
	TIR_work.leader = 0;
 8002d3c:	4b0a      	ldr	r3, [pc, #40]	; (8002d68 <TransmitterIR_init+0x44>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	609a      	str	r2, [r3, #8]
	TIR_work.data = 0;
 8002d42:	4b09      	ldr	r3, [pc, #36]	; (8002d68 <TransmitterIR_init+0x44>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	60da      	str	r2, [r3, #12]
	TIR_work.trailer = 0;
 8002d48:	4b07      	ldr	r3, [pc, #28]	; (8002d68 <TransmitterIR_init+0x44>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	611a      	str	r2, [r3, #16]

	TIR_data.format = UNKNOWN;
 8002d4e:	4b07      	ldr	r3, [pc, #28]	; (8002d6c <TransmitterIR_init+0x48>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	701a      	strb	r2, [r3, #0]
	TIR_data.bitlength = 0;
 8002d54:	4b05      	ldr	r3, [pc, #20]	; (8002d6c <TransmitterIR_init+0x48>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	605a      	str	r2, [r3, #4]




}
 8002d5a:	bf00      	nop
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	20000304 	.word	0x20000304
 8002d68:	20000210 	.word	0x20000210
 8002d6c:	200001c8 	.word	0x200001c8

08002d70 <TIR_getState>:

TIR_State TIR_getState(void) {
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
    LOCK();
    TIR_State s = TIR_work.state;
 8002d76:	4b05      	ldr	r3, [pc, #20]	; (8002d8c <TIR_getState+0x1c>)
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	71fb      	strb	r3, [r7, #7]
    UNLOCK();
    return s;
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	20000210 	.word	0x20000210

08002d90 <setData>:
 * @param buf Buffer of a data.
 * @param bitlength Bit length of the data.
 *
 * @return Data bit length.
 */
int setData(Format format, uint8_t *buf, int bitlength) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
 8002d9c:	73fb      	strb	r3, [r7, #15]
    LOCK();
    if (TIR_work.state != TIR_Idle) {
 8002d9e:	4b2b      	ldr	r3, [pc, #172]	; (8002e4c <setData+0xbc>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d002      	beq.n	8002dac <setData+0x1c>
        UNLOCK();
        return -1;
 8002da6:	f04f 33ff 	mov.w	r3, #4294967295
 8002daa:	e04a      	b.n	8002e42 <setData+0xb2>
    }

    TIR_work.state = Leader;
 8002dac:	4b27      	ldr	r3, [pc, #156]	; (8002e4c <setData+0xbc>)
 8002dae:	2201      	movs	r2, #1
 8002db0:	701a      	strb	r2, [r3, #0]
    TIR_work.bitcount = 0;
 8002db2:	4b26      	ldr	r3, [pc, #152]	; (8002e4c <setData+0xbc>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	605a      	str	r2, [r3, #4]
    TIR_work.leader = 0;
 8002db8:	4b24      	ldr	r3, [pc, #144]	; (8002e4c <setData+0xbc>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	609a      	str	r2, [r3, #8]
    TIR_work.data = 0;
 8002dbe:	4b23      	ldr	r3, [pc, #140]	; (8002e4c <setData+0xbc>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	60da      	str	r2, [r3, #12]
    TIR_work.trailer = 0;
 8002dc4:	4b21      	ldr	r3, [pc, #132]	; (8002e4c <setData+0xbc>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	611a      	str	r2, [r3, #16]

    TIR_data.format = format;
 8002dca:	4a21      	ldr	r2, [pc, #132]	; (8002e50 <setData+0xc0>)
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
 8002dce:	7013      	strb	r3, [r2, #0]
    TIR_data.bitlength = bitlength;
 8002dd0:	4a1f      	ldr	r2, [pc, #124]	; (8002e50 <setData+0xc0>)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6053      	str	r3, [r2, #4]
    const int n = bitlength / 8 + (((bitlength % 8) != 0) ? 1 : 0);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	da00      	bge.n	8002dde <setData+0x4e>
 8002ddc:	3307      	adds	r3, #7
 8002dde:	10db      	asrs	r3, r3, #3
 8002de0:	461a      	mov	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	bf14      	ite	ne
 8002dec:	2301      	movne	r3, #1
 8002dee:	2300      	moveq	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	4413      	add	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < n; i++) {
 8002df6:	2300      	movs	r3, #0
 8002df8:	617b      	str	r3, [r7, #20]
 8002dfa:	e00c      	b.n	8002e16 <setData+0x86>
        TIR_data.buffer[i] = buf[i];
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	4413      	add	r3, r2
 8002e02:	7819      	ldrb	r1, [r3, #0]
 8002e04:	4a12      	ldr	r2, [pc, #72]	; (8002e50 <setData+0xc0>)
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	4413      	add	r3, r2
 8002e0a:	3308      	adds	r3, #8
 8002e0c:	460a      	mov	r2, r1
 8002e0e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < n; i++) {
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	3301      	adds	r3, #1
 8002e14:	617b      	str	r3, [r7, #20]
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	dbee      	blt.n	8002dfc <setData+0x6c>
    }

    switch (format) {
 8002e1e:	7bfb      	ldrb	r3, [r7, #15]
 8002e20:	2b05      	cmp	r3, #5
 8002e22:	d00c      	beq.n	8002e3e <setData+0xae>
 8002e24:	2b05      	cmp	r3, #5
 8002e26:	dc0b      	bgt.n	8002e40 <setData+0xb0>
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d001      	beq.n	8002e30 <setData+0xa0>
 8002e2c:	2b03      	cmp	r3, #3

            break;
        case AEHA:
//            ticker.detach();
//            ticker.attach_us(callback(this, &tick), TUS_AEHA);
            break;
 8002e2e:	e007      	b.n	8002e40 <setData+0xb0>
        		HAL_TIM_Base_Start_IT (&htim9);//uss timer, 1779hz
 8002e30:	4808      	ldr	r0, [pc, #32]	; (8002e54 <setData+0xc4>)
 8002e32:	f005 fbfb 	bl	800862c <HAL_TIM_Base_Start_IT>
        		TIR_setData_flag = 1;
 8002e36:	4b08      	ldr	r3, [pc, #32]	; (8002e58 <setData+0xc8>)
 8002e38:	2201      	movs	r2, #1
 8002e3a:	701a      	strb	r2, [r3, #0]
            break;
 8002e3c:	e000      	b.n	8002e40 <setData+0xb0>
        case SONY:
//            ticker.detach();
//            ticker.attach_us(callback(this, &tick), TUS_SONY);
            break;
 8002e3e:	bf00      	nop
    }

    UNLOCK();
    return bitlength;
 8002e40:	687b      	ldr	r3, [r7, #4]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000210 	.word	0x20000210
 8002e50:	200001c8 	.word	0x200001c8
 8002e54:	20000434 	.word	0x20000434
 8002e58:	2000016c 	.word	0x2000016c

08002e5c <tick>:

void tick(void) {
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
    LOCK();
    switch (TIR_work.state) {
 8002e60:	4b80      	ldr	r3, [pc, #512]	; (8003064 <tick+0x208>)
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	2b03      	cmp	r3, #3
 8002e66:	f200 8247 	bhi.w	80032f8 <tick+0x49c>
 8002e6a:	a201      	add	r2, pc, #4	; (adr r2, 8002e70 <tick+0x14>)
 8002e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e70:	08002e81 	.word	0x08002e81
 8002e74:	08002e9b 	.word	0x08002e9b
 8002e78:	08002f81 	.word	0x08002f81
 8002e7c:	080031e7 	.word	0x080031e7
        case TIR_Idle:
            TIR_work.bitcount = 0;
 8002e80:	4b78      	ldr	r3, [pc, #480]	; (8003064 <tick+0x208>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	605a      	str	r2, [r3, #4]
            TIR_work.leader = 0;
 8002e86:	4b77      	ldr	r3, [pc, #476]	; (8003064 <tick+0x208>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	609a      	str	r2, [r3, #8]
            TIR_work.data = 0;
 8002e8c:	4b75      	ldr	r3, [pc, #468]	; (8003064 <tick+0x208>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	60da      	str	r2, [r3, #12]
            TIR_work.trailer = 0;
 8002e92:	4b74      	ldr	r3, [pc, #464]	; (8003064 <tick+0x208>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	611a      	str	r2, [r3, #16]
            break;
 8002e98:	e235      	b.n	8003306 <tick+0x4aa>
        case Leader:
            if (TIR_data.format == NEC) {
 8002e9a:	4b73      	ldr	r3, [pc, #460]	; (8003068 <tick+0x20c>)
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d121      	bne.n	8002ee6 <tick+0x8a>
                /*
                 * NEC.
                 */
                static const int LEADER_NEC_HEAD = 16;
                static const int LEADER_NEC_TAIL = 8;
                if (TIR_work.leader < LEADER_NEC_HEAD) {
 8002ea2:	4b70      	ldr	r3, [pc, #448]	; (8003064 <tick+0x208>)
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	4b71      	ldr	r3, [pc, #452]	; (800306c <tick+0x210>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	da04      	bge.n	8002eb8 <tick+0x5c>
                    IRDUTY50;
 8002eae:	4b70      	ldr	r3, [pc, #448]	; (8003070 <tick+0x214>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2234      	movs	r2, #52	; 0x34
 8002eb4:	635a      	str	r2, [r3, #52]	; 0x34
 8002eb6:	e003      	b.n	8002ec0 <tick+0x64>
                } else {
                    IRDUTY0;
 8002eb8:	4b6d      	ldr	r3, [pc, #436]	; (8003070 <tick+0x214>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.leader++;
 8002ec0:	4b68      	ldr	r3, [pc, #416]	; (8003064 <tick+0x208>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	4a67      	ldr	r2, [pc, #412]	; (8003064 <tick+0x208>)
 8002ec8:	6093      	str	r3, [r2, #8]
                if ((LEADER_NEC_HEAD + LEADER_NEC_TAIL) <= TIR_work.leader) {
 8002eca:	4b68      	ldr	r3, [pc, #416]	; (800306c <tick+0x210>)
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	4b69      	ldr	r3, [pc, #420]	; (8003074 <tick+0x218>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	441a      	add	r2, r3
 8002ed4:	4b63      	ldr	r3, [pc, #396]	; (8003064 <tick+0x208>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	f300 820f 	bgt.w	80032fc <tick+0x4a0>
                    TIR_work.state = Data;
 8002ede:	4b61      	ldr	r3, [pc, #388]	; (8003064 <tick+0x208>)
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	701a      	strb	r2, [r3, #0]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
                    TIR_work.state = Data;
                }
            } else {
            }
            break;
 8002ee4:	e20a      	b.n	80032fc <tick+0x4a0>
            } else if (TIR_data.format == AEHA) {
 8002ee6:	4b60      	ldr	r3, [pc, #384]	; (8003068 <tick+0x20c>)
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	2b03      	cmp	r3, #3
 8002eec:	d121      	bne.n	8002f32 <tick+0xd6>
                if (TIR_work.leader < LEADER_AEHA_HEAD) {
 8002eee:	4b5d      	ldr	r3, [pc, #372]	; (8003064 <tick+0x208>)
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	4b61      	ldr	r3, [pc, #388]	; (8003078 <tick+0x21c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	da04      	bge.n	8002f04 <tick+0xa8>
                    IRDUTY50;
 8002efa:	4b5d      	ldr	r3, [pc, #372]	; (8003070 <tick+0x214>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2234      	movs	r2, #52	; 0x34
 8002f00:	635a      	str	r2, [r3, #52]	; 0x34
 8002f02:	e003      	b.n	8002f0c <tick+0xb0>
                    IRDUTY0;
 8002f04:	4b5a      	ldr	r3, [pc, #360]	; (8003070 <tick+0x214>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 8002f0c:	4b55      	ldr	r3, [pc, #340]	; (8003064 <tick+0x208>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	3301      	adds	r3, #1
 8002f12:	4a54      	ldr	r2, [pc, #336]	; (8003064 <tick+0x208>)
 8002f14:	6093      	str	r3, [r2, #8]
                if ((LEADER_AEHA_HEAD + LEADER_AEHA_TAIL) <= TIR_work.leader) {
 8002f16:	4b58      	ldr	r3, [pc, #352]	; (8003078 <tick+0x21c>)
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	4b58      	ldr	r3, [pc, #352]	; (800307c <tick+0x220>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	441a      	add	r2, r3
 8002f20:	4b50      	ldr	r3, [pc, #320]	; (8003064 <tick+0x208>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	f300 81e9 	bgt.w	80032fc <tick+0x4a0>
                    TIR_work.state = Data;
 8002f2a:	4b4e      	ldr	r3, [pc, #312]	; (8003064 <tick+0x208>)
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	701a      	strb	r2, [r3, #0]
            break;
 8002f30:	e1e4      	b.n	80032fc <tick+0x4a0>
            } else if (TIR_data.format == SONY) {
 8002f32:	4b4d      	ldr	r3, [pc, #308]	; (8003068 <tick+0x20c>)
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	2b05      	cmp	r3, #5
 8002f38:	f040 81e0 	bne.w	80032fc <tick+0x4a0>
                if (TIR_work.leader < LEADER_SONY_HEAD) {
 8002f3c:	4b49      	ldr	r3, [pc, #292]	; (8003064 <tick+0x208>)
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	4b4f      	ldr	r3, [pc, #316]	; (8003080 <tick+0x224>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	da04      	bge.n	8002f52 <tick+0xf6>
                    IRDUTY50;
 8002f48:	4b49      	ldr	r3, [pc, #292]	; (8003070 <tick+0x214>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2234      	movs	r2, #52	; 0x34
 8002f4e:	635a      	str	r2, [r3, #52]	; 0x34
 8002f50:	e003      	b.n	8002f5a <tick+0xfe>
                    IRDUTY0;
 8002f52:	4b47      	ldr	r3, [pc, #284]	; (8003070 <tick+0x214>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2200      	movs	r2, #0
 8002f58:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 8002f5a:	4b42      	ldr	r3, [pc, #264]	; (8003064 <tick+0x208>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	4a40      	ldr	r2, [pc, #256]	; (8003064 <tick+0x208>)
 8002f62:	6093      	str	r3, [r2, #8]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
 8002f64:	4b46      	ldr	r3, [pc, #280]	; (8003080 <tick+0x224>)
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	4b46      	ldr	r3, [pc, #280]	; (8003084 <tick+0x228>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	441a      	add	r2, r3
 8002f6e:	4b3d      	ldr	r3, [pc, #244]	; (8003064 <tick+0x208>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	f300 81c2 	bgt.w	80032fc <tick+0x4a0>
                    TIR_work.state = Data;
 8002f78:	4b3a      	ldr	r3, [pc, #232]	; (8003064 <tick+0x208>)
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	701a      	strb	r2, [r3, #0]
            break;
 8002f7e:	e1bd      	b.n	80032fc <tick+0x4a0>
        case Data:
            if (TIR_data.format == NEC) {
 8002f80:	4b39      	ldr	r3, [pc, #228]	; (8003068 <tick+0x20c>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d15b      	bne.n	8003040 <tick+0x1e4>
                /*
                 * NEC.
                 */
                if (TIR_work.data == 0) {
 8002f88:	4b36      	ldr	r3, [pc, #216]	; (8003064 <tick+0x208>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d109      	bne.n	8002fa4 <tick+0x148>
                    IRDUTY50;
 8002f90:	4b37      	ldr	r3, [pc, #220]	; (8003070 <tick+0x214>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2234      	movs	r2, #52	; 0x34
 8002f96:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8002f98:	4b32      	ldr	r3, [pc, #200]	; (8003064 <tick+0x208>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	4a31      	ldr	r2, [pc, #196]	; (8003064 <tick+0x208>)
 8002fa0:	60d3      	str	r3, [r2, #12]
 8002fa2:	e042      	b.n	800302a <tick+0x1ce>
                } else {
                    IRDUTY0;
 8002fa4:	4b32      	ldr	r3, [pc, #200]	; (8003070 <tick+0x214>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8002fac:	4b2d      	ldr	r3, [pc, #180]	; (8003064 <tick+0x208>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	da00      	bge.n	8002fb6 <tick+0x15a>
 8002fb4:	3307      	adds	r3, #7
 8002fb6:	10db      	asrs	r3, r3, #3
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4b2b      	ldr	r3, [pc, #172]	; (8003068 <tick+0x20c>)
 8002fbc:	4413      	add	r3, r2
 8002fbe:	7a1b      	ldrb	r3, [r3, #8]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4b28      	ldr	r3, [pc, #160]	; (8003064 <tick+0x208>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	425a      	negs	r2, r3
 8002fc8:	f003 0307 	and.w	r3, r3, #7
 8002fcc:	f002 0207 	and.w	r2, r2, #7
 8002fd0:	bf58      	it	pl
 8002fd2:	4253      	negpl	r3, r2
 8002fd4:	fa41 f303 	asr.w	r3, r1, r3
 8002fd8:	f003 0301 	and.w	r3, r3, #1
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d012      	beq.n	8003006 <tick+0x1aa>
                        if (3 <= TIR_work.data) {
 8002fe0:	4b20      	ldr	r3, [pc, #128]	; (8003064 <tick+0x208>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	dd08      	ble.n	8002ffa <tick+0x19e>
                            TIR_work.bitcount++;
 8002fe8:	4b1e      	ldr	r3, [pc, #120]	; (8003064 <tick+0x208>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	3301      	adds	r3, #1
 8002fee:	4a1d      	ldr	r2, [pc, #116]	; (8003064 <tick+0x208>)
 8002ff0:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002ff2:	4b1c      	ldr	r3, [pc, #112]	; (8003064 <tick+0x208>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	60da      	str	r2, [r3, #12]
 8002ff8:	e017      	b.n	800302a <tick+0x1ce>
                        } else {
                            TIR_work.data++;
 8002ffa:	4b1a      	ldr	r3, [pc, #104]	; (8003064 <tick+0x208>)
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	3301      	adds	r3, #1
 8003000:	4a18      	ldr	r2, [pc, #96]	; (8003064 <tick+0x208>)
 8003002:	60d3      	str	r3, [r2, #12]
 8003004:	e011      	b.n	800302a <tick+0x1ce>
                        }
                    } else {
                        if (1 <= TIR_work.data) {
 8003006:	4b17      	ldr	r3, [pc, #92]	; (8003064 <tick+0x208>)
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	2b00      	cmp	r3, #0
 800300c:	dd08      	ble.n	8003020 <tick+0x1c4>
                            TIR_work.bitcount++;
 800300e:	4b15      	ldr	r3, [pc, #84]	; (8003064 <tick+0x208>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	3301      	adds	r3, #1
 8003014:	4a13      	ldr	r2, [pc, #76]	; (8003064 <tick+0x208>)
 8003016:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8003018:	4b12      	ldr	r3, [pc, #72]	; (8003064 <tick+0x208>)
 800301a:	2200      	movs	r2, #0
 800301c:	60da      	str	r2, [r3, #12]
 800301e:	e004      	b.n	800302a <tick+0x1ce>
                        } else {
                            TIR_work.data++;
 8003020:	4b10      	ldr	r3, [pc, #64]	; (8003064 <tick+0x208>)
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	3301      	adds	r3, #1
 8003026:	4a0f      	ldr	r2, [pc, #60]	; (8003064 <tick+0x208>)
 8003028:	60d3      	str	r3, [r2, #12]
                        }
                    }
                }
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 800302a:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <tick+0x20c>)
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	4b0d      	ldr	r3, [pc, #52]	; (8003064 <tick+0x208>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	429a      	cmp	r2, r3
 8003034:	f300 8164 	bgt.w	8003300 <tick+0x4a4>
                    TIR_work.state = Trailer;
 8003038:	4b0a      	ldr	r3, [pc, #40]	; (8003064 <tick+0x208>)
 800303a:	2203      	movs	r2, #3
 800303c:	701a      	strb	r2, [r3, #0]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
                    TIR_work.state = Trailer;
                }
            } else {
            }
            break;
 800303e:	e15f      	b.n	8003300 <tick+0x4a4>
            } else if (TIR_data.format == AEHA) {
 8003040:	4b09      	ldr	r3, [pc, #36]	; (8003068 <tick+0x20c>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	2b03      	cmp	r3, #3
 8003046:	d16d      	bne.n	8003124 <tick+0x2c8>
                if (TIR_work.data == 0) {
 8003048:	4b06      	ldr	r3, [pc, #24]	; (8003064 <tick+0x208>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d11b      	bne.n	8003088 <tick+0x22c>
                    IRDUTY50;
 8003050:	4b07      	ldr	r3, [pc, #28]	; (8003070 <tick+0x214>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2234      	movs	r2, #52	; 0x34
 8003056:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8003058:	4b02      	ldr	r3, [pc, #8]	; (8003064 <tick+0x208>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	3301      	adds	r3, #1
 800305e:	4a01      	ldr	r2, [pc, #4]	; (8003064 <tick+0x208>)
 8003060:	60d3      	str	r3, [r2, #12]
 8003062:	e054      	b.n	800310e <tick+0x2b2>
 8003064:	20000210 	.word	0x20000210
 8003068:	200001c8 	.word	0x200001c8
 800306c:	0800b444 	.word	0x0800b444
 8003070:	20000304 	.word	0x20000304
 8003074:	0800b448 	.word	0x0800b448
 8003078:	0800b44c 	.word	0x0800b44c
 800307c:	0800b450 	.word	0x0800b450
 8003080:	0800b454 	.word	0x0800b454
 8003084:	0800b458 	.word	0x0800b458
                    IRDUTY0;
 8003088:	4b91      	ldr	r3, [pc, #580]	; (80032d0 <tick+0x474>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2200      	movs	r2, #0
 800308e:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8003090:	4b90      	ldr	r3, [pc, #576]	; (80032d4 <tick+0x478>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	2b00      	cmp	r3, #0
 8003096:	da00      	bge.n	800309a <tick+0x23e>
 8003098:	3307      	adds	r3, #7
 800309a:	10db      	asrs	r3, r3, #3
 800309c:	461a      	mov	r2, r3
 800309e:	4b8e      	ldr	r3, [pc, #568]	; (80032d8 <tick+0x47c>)
 80030a0:	4413      	add	r3, r2
 80030a2:	7a1b      	ldrb	r3, [r3, #8]
 80030a4:	4619      	mov	r1, r3
 80030a6:	4b8b      	ldr	r3, [pc, #556]	; (80032d4 <tick+0x478>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	425a      	negs	r2, r3
 80030ac:	f003 0307 	and.w	r3, r3, #7
 80030b0:	f002 0207 	and.w	r2, r2, #7
 80030b4:	bf58      	it	pl
 80030b6:	4253      	negpl	r3, r2
 80030b8:	fa41 f303 	asr.w	r3, r1, r3
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d012      	beq.n	80030ea <tick+0x28e>
                        if (3 <= TIR_work.data) {
 80030c4:	4b83      	ldr	r3, [pc, #524]	; (80032d4 <tick+0x478>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	dd08      	ble.n	80030de <tick+0x282>
                            TIR_work.bitcount++;
 80030cc:	4b81      	ldr	r3, [pc, #516]	; (80032d4 <tick+0x478>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	3301      	adds	r3, #1
 80030d2:	4a80      	ldr	r2, [pc, #512]	; (80032d4 <tick+0x478>)
 80030d4:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 80030d6:	4b7f      	ldr	r3, [pc, #508]	; (80032d4 <tick+0x478>)
 80030d8:	2200      	movs	r2, #0
 80030da:	60da      	str	r2, [r3, #12]
 80030dc:	e017      	b.n	800310e <tick+0x2b2>
                            TIR_work.data++;
 80030de:	4b7d      	ldr	r3, [pc, #500]	; (80032d4 <tick+0x478>)
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	3301      	adds	r3, #1
 80030e4:	4a7b      	ldr	r2, [pc, #492]	; (80032d4 <tick+0x478>)
 80030e6:	60d3      	str	r3, [r2, #12]
 80030e8:	e011      	b.n	800310e <tick+0x2b2>
                        if (1 <= TIR_work.data) {
 80030ea:	4b7a      	ldr	r3, [pc, #488]	; (80032d4 <tick+0x478>)
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	dd08      	ble.n	8003104 <tick+0x2a8>
                            TIR_work.bitcount++;
 80030f2:	4b78      	ldr	r3, [pc, #480]	; (80032d4 <tick+0x478>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	3301      	adds	r3, #1
 80030f8:	4a76      	ldr	r2, [pc, #472]	; (80032d4 <tick+0x478>)
 80030fa:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 80030fc:	4b75      	ldr	r3, [pc, #468]	; (80032d4 <tick+0x478>)
 80030fe:	2200      	movs	r2, #0
 8003100:	60da      	str	r2, [r3, #12]
 8003102:	e004      	b.n	800310e <tick+0x2b2>
                            TIR_work.data++;
 8003104:	4b73      	ldr	r3, [pc, #460]	; (80032d4 <tick+0x478>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	3301      	adds	r3, #1
 800310a:	4a72      	ldr	r2, [pc, #456]	; (80032d4 <tick+0x478>)
 800310c:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 800310e:	4b72      	ldr	r3, [pc, #456]	; (80032d8 <tick+0x47c>)
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	4b70      	ldr	r3, [pc, #448]	; (80032d4 <tick+0x478>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	429a      	cmp	r2, r3
 8003118:	f300 80f2 	bgt.w	8003300 <tick+0x4a4>
                    TIR_work.state = Trailer;
 800311c:	4b6d      	ldr	r3, [pc, #436]	; (80032d4 <tick+0x478>)
 800311e:	2203      	movs	r2, #3
 8003120:	701a      	strb	r2, [r3, #0]
            break;
 8003122:	e0ed      	b.n	8003300 <tick+0x4a4>
            } else if (TIR_data.format == SONY) {
 8003124:	4b6c      	ldr	r3, [pc, #432]	; (80032d8 <tick+0x47c>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b05      	cmp	r3, #5
 800312a:	f040 80e9 	bne.w	8003300 <tick+0x4a4>
                if (TIR_work.data == 0) {
 800312e:	4b69      	ldr	r3, [pc, #420]	; (80032d4 <tick+0x478>)
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d109      	bne.n	800314a <tick+0x2ee>
                    IRDUTY0;
 8003136:	4b66      	ldr	r3, [pc, #408]	; (80032d0 <tick+0x474>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2200      	movs	r2, #0
 800313c:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 800313e:	4b65      	ldr	r3, [pc, #404]	; (80032d4 <tick+0x478>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	3301      	adds	r3, #1
 8003144:	4a63      	ldr	r2, [pc, #396]	; (80032d4 <tick+0x478>)
 8003146:	60d3      	str	r3, [r2, #12]
 8003148:	e042      	b.n	80031d0 <tick+0x374>
                    IRDUTY50;
 800314a:	4b61      	ldr	r3, [pc, #388]	; (80032d0 <tick+0x474>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2234      	movs	r2, #52	; 0x34
 8003150:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8003152:	4b60      	ldr	r3, [pc, #384]	; (80032d4 <tick+0x478>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	da00      	bge.n	800315c <tick+0x300>
 800315a:	3307      	adds	r3, #7
 800315c:	10db      	asrs	r3, r3, #3
 800315e:	461a      	mov	r2, r3
 8003160:	4b5d      	ldr	r3, [pc, #372]	; (80032d8 <tick+0x47c>)
 8003162:	4413      	add	r3, r2
 8003164:	7a1b      	ldrb	r3, [r3, #8]
 8003166:	4619      	mov	r1, r3
 8003168:	4b5a      	ldr	r3, [pc, #360]	; (80032d4 <tick+0x478>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	425a      	negs	r2, r3
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	f002 0207 	and.w	r2, r2, #7
 8003176:	bf58      	it	pl
 8003178:	4253      	negpl	r3, r2
 800317a:	fa41 f303 	asr.w	r3, r1, r3
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d012      	beq.n	80031ac <tick+0x350>
                        if (2 <= TIR_work.data) {
 8003186:	4b53      	ldr	r3, [pc, #332]	; (80032d4 <tick+0x478>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	2b01      	cmp	r3, #1
 800318c:	dd08      	ble.n	80031a0 <tick+0x344>
                            TIR_work.bitcount++;
 800318e:	4b51      	ldr	r3, [pc, #324]	; (80032d4 <tick+0x478>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	3301      	adds	r3, #1
 8003194:	4a4f      	ldr	r2, [pc, #316]	; (80032d4 <tick+0x478>)
 8003196:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8003198:	4b4e      	ldr	r3, [pc, #312]	; (80032d4 <tick+0x478>)
 800319a:	2200      	movs	r2, #0
 800319c:	60da      	str	r2, [r3, #12]
 800319e:	e017      	b.n	80031d0 <tick+0x374>
                            TIR_work.data++;
 80031a0:	4b4c      	ldr	r3, [pc, #304]	; (80032d4 <tick+0x478>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	3301      	adds	r3, #1
 80031a6:	4a4b      	ldr	r2, [pc, #300]	; (80032d4 <tick+0x478>)
 80031a8:	60d3      	str	r3, [r2, #12]
 80031aa:	e011      	b.n	80031d0 <tick+0x374>
                        if (1 <= TIR_work.data) {
 80031ac:	4b49      	ldr	r3, [pc, #292]	; (80032d4 <tick+0x478>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	dd08      	ble.n	80031c6 <tick+0x36a>
                            TIR_work.bitcount++;
 80031b4:	4b47      	ldr	r3, [pc, #284]	; (80032d4 <tick+0x478>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	3301      	adds	r3, #1
 80031ba:	4a46      	ldr	r2, [pc, #280]	; (80032d4 <tick+0x478>)
 80031bc:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 80031be:	4b45      	ldr	r3, [pc, #276]	; (80032d4 <tick+0x478>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	60da      	str	r2, [r3, #12]
 80031c4:	e004      	b.n	80031d0 <tick+0x374>
                            TIR_work.data++;
 80031c6:	4b43      	ldr	r3, [pc, #268]	; (80032d4 <tick+0x478>)
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	3301      	adds	r3, #1
 80031cc:	4a41      	ldr	r2, [pc, #260]	; (80032d4 <tick+0x478>)
 80031ce:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 80031d0:	4b41      	ldr	r3, [pc, #260]	; (80032d8 <tick+0x47c>)
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	4b3f      	ldr	r3, [pc, #252]	; (80032d4 <tick+0x478>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	429a      	cmp	r2, r3
 80031da:	f300 8091 	bgt.w	8003300 <tick+0x4a4>
                    TIR_work.state = Trailer;
 80031de:	4b3d      	ldr	r3, [pc, #244]	; (80032d4 <tick+0x478>)
 80031e0:	2203      	movs	r2, #3
 80031e2:	701a      	strb	r2, [r3, #0]
            break;
 80031e4:	e08c      	b.n	8003300 <tick+0x4a4>
        case Trailer:
            if (TIR_data.format == NEC) {
 80031e6:	4b3c      	ldr	r3, [pc, #240]	; (80032d8 <tick+0x47c>)
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d126      	bne.n	800323c <tick+0x3e0>
                /*
                 * NEC.
                 */
                static const int TRAILER_NEC_HEAD = 1;
                static const int TRAILER_NEC_TAIL = 2;
                if (TIR_work.trailer < TRAILER_NEC_HEAD) {
 80031ee:	4b39      	ldr	r3, [pc, #228]	; (80032d4 <tick+0x478>)
 80031f0:	691a      	ldr	r2, [r3, #16]
 80031f2:	4b3a      	ldr	r3, [pc, #232]	; (80032dc <tick+0x480>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	da04      	bge.n	8003204 <tick+0x3a8>
                    IRDUTY50;
 80031fa:	4b35      	ldr	r3, [pc, #212]	; (80032d0 <tick+0x474>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2234      	movs	r2, #52	; 0x34
 8003200:	635a      	str	r2, [r3, #52]	; 0x34
 8003202:	e003      	b.n	800320c <tick+0x3b0>
                } else {
                    IRDUTY0;
 8003204:	4b32      	ldr	r3, [pc, #200]	; (80032d0 <tick+0x474>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2200      	movs	r2, #0
 800320a:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.trailer++;
 800320c:	4b31      	ldr	r3, [pc, #196]	; (80032d4 <tick+0x478>)
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	3301      	adds	r3, #1
 8003212:	4a30      	ldr	r2, [pc, #192]	; (80032d4 <tick+0x478>)
 8003214:	6113      	str	r3, [r2, #16]
                if ((TRAILER_NEC_HEAD + TRAILER_NEC_TAIL) <= TIR_work.trailer) {
 8003216:	4b31      	ldr	r3, [pc, #196]	; (80032dc <tick+0x480>)
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	4b31      	ldr	r3, [pc, #196]	; (80032e0 <tick+0x484>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	441a      	add	r2, r3
 8003220:	4b2c      	ldr	r3, [pc, #176]	; (80032d4 <tick+0x478>)
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	429a      	cmp	r2, r3
 8003226:	dc6d      	bgt.n	8003304 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 8003228:	4b2a      	ldr	r3, [pc, #168]	; (80032d4 <tick+0x478>)
 800322a:	2200      	movs	r2, #0
 800322c:	701a      	strb	r2, [r3, #0]
                    //ticker.detach();
                    HAL_TIM_Base_Stop_IT (&htim9);//uss timer, 1779hz
 800322e:	482d      	ldr	r0, [pc, #180]	; (80032e4 <tick+0x488>)
 8003230:	f005 fa74 	bl	800871c <HAL_TIM_Base_Stop_IT>
                    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);//이걸로 수신시작할 것
 8003234:	2028      	movs	r0, #40	; 0x28
 8003236:	f003 fe5e 	bl	8006ef6 <HAL_NVIC_EnableIRQ>
                    TIR_work.state = TIR_Idle;
                    //ticker.detach();
                }
            } else {
            }
            break;
 800323a:	e063      	b.n	8003304 <tick+0x4a8>
            } else if (TIR_data.format == AEHA) {
 800323c:	4b26      	ldr	r3, [pc, #152]	; (80032d8 <tick+0x47c>)
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	2b03      	cmp	r3, #3
 8003242:	d120      	bne.n	8003286 <tick+0x42a>
                if (TIR_work.trailer < TRAILER_AEHA_HEAD) {
 8003244:	4b23      	ldr	r3, [pc, #140]	; (80032d4 <tick+0x478>)
 8003246:	691a      	ldr	r2, [r3, #16]
 8003248:	4b27      	ldr	r3, [pc, #156]	; (80032e8 <tick+0x48c>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	429a      	cmp	r2, r3
 800324e:	da04      	bge.n	800325a <tick+0x3fe>
                    IRDUTY50;
 8003250:	4b1f      	ldr	r3, [pc, #124]	; (80032d0 <tick+0x474>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2234      	movs	r2, #52	; 0x34
 8003256:	635a      	str	r2, [r3, #52]	; 0x34
 8003258:	e003      	b.n	8003262 <tick+0x406>
                    IRDUTY0;
 800325a:	4b1d      	ldr	r3, [pc, #116]	; (80032d0 <tick+0x474>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2200      	movs	r2, #0
 8003260:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 8003262:	4b1c      	ldr	r3, [pc, #112]	; (80032d4 <tick+0x478>)
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	3301      	adds	r3, #1
 8003268:	4a1a      	ldr	r2, [pc, #104]	; (80032d4 <tick+0x478>)
 800326a:	6113      	str	r3, [r2, #16]
                if ((TRAILER_AEHA_HEAD + TRAILER_AEHA_TAIL) <= TIR_work.trailer) {
 800326c:	4b1e      	ldr	r3, [pc, #120]	; (80032e8 <tick+0x48c>)
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	4b1e      	ldr	r3, [pc, #120]	; (80032ec <tick+0x490>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	441a      	add	r2, r3
 8003276:	4b17      	ldr	r3, [pc, #92]	; (80032d4 <tick+0x478>)
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	429a      	cmp	r2, r3
 800327c:	dc42      	bgt.n	8003304 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 800327e:	4b15      	ldr	r3, [pc, #84]	; (80032d4 <tick+0x478>)
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]
            break;
 8003284:	e03e      	b.n	8003304 <tick+0x4a8>
            } else if (TIR_data.format == SONY) {
 8003286:	4b14      	ldr	r3, [pc, #80]	; (80032d8 <tick+0x47c>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b05      	cmp	r3, #5
 800328c:	d13a      	bne.n	8003304 <tick+0x4a8>
                if (TIR_work.trailer < TRAILER_SONY_HEAD) {
 800328e:	4b11      	ldr	r3, [pc, #68]	; (80032d4 <tick+0x478>)
 8003290:	691a      	ldr	r2, [r3, #16]
 8003292:	4b17      	ldr	r3, [pc, #92]	; (80032f0 <tick+0x494>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	da04      	bge.n	80032a4 <tick+0x448>
                    IRDUTY50;
 800329a:	4b0d      	ldr	r3, [pc, #52]	; (80032d0 <tick+0x474>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2234      	movs	r2, #52	; 0x34
 80032a0:	635a      	str	r2, [r3, #52]	; 0x34
 80032a2:	e003      	b.n	80032ac <tick+0x450>
                    IRDUTY0;
 80032a4:	4b0a      	ldr	r3, [pc, #40]	; (80032d0 <tick+0x474>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2200      	movs	r2, #0
 80032aa:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 80032ac:	4b09      	ldr	r3, [pc, #36]	; (80032d4 <tick+0x478>)
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	3301      	adds	r3, #1
 80032b2:	4a08      	ldr	r2, [pc, #32]	; (80032d4 <tick+0x478>)
 80032b4:	6113      	str	r3, [r2, #16]
                if ((TRAILER_SONY_HEAD + TRAILER_SONY_TAIL) <= TIR_work.trailer) {
 80032b6:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <tick+0x494>)
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	4b0e      	ldr	r3, [pc, #56]	; (80032f4 <tick+0x498>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	441a      	add	r2, r3
 80032c0:	4b04      	ldr	r3, [pc, #16]	; (80032d4 <tick+0x478>)
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	dc1d      	bgt.n	8003304 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 80032c8:	4b02      	ldr	r3, [pc, #8]	; (80032d4 <tick+0x478>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	701a      	strb	r2, [r3, #0]
            break;
 80032ce:	e019      	b.n	8003304 <tick+0x4a8>
 80032d0:	20000304 	.word	0x20000304
 80032d4:	20000210 	.word	0x20000210
 80032d8:	200001c8 	.word	0x200001c8
 80032dc:	0800b45c 	.word	0x0800b45c
 80032e0:	0800b460 	.word	0x0800b460
 80032e4:	20000434 	.word	0x20000434
 80032e8:	0800b464 	.word	0x0800b464
 80032ec:	0800b468 	.word	0x0800b468
 80032f0:	0800b46c 	.word	0x0800b46c
 80032f4:	0800b470 	.word	0x0800b470
        default:
            break;
 80032f8:	bf00      	nop
 80032fa:	e004      	b.n	8003306 <tick+0x4aa>
            break;
 80032fc:	bf00      	nop
 80032fe:	e002      	b.n	8003306 <tick+0x4aa>
            break;
 8003300:	bf00      	nop
 8003302:	e000      	b.n	8003306 <tick+0x4aa>
            break;
 8003304:	bf00      	nop
    }
    UNLOCK();
}
 8003306:	bf00      	nop
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop

0800330c <CanInit>:
CAN_RxHeaderTypeDef 	g_tCan_Rx_Header;

CAN_FilterTypeDef       sFilterConfig;

void CanInit(uint32_t id, uint32_t mask)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 8003316:	4b21      	ldr	r3, [pc, #132]	; (800339c <CanInit+0x90>)
 8003318:	2200      	movs	r2, #0
 800331a:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800331c:	4b1f      	ldr	r3, [pc, #124]	; (800339c <CanInit+0x90>)
 800331e:	2200      	movs	r2, #0
 8003320:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8003322:	4b1e      	ldr	r3, [pc, #120]	; (800339c <CanInit+0x90>)
 8003324:	2201      	movs	r2, #1
 8003326:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id & 0xFFFF0000) >> 16;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	0c1b      	lsrs	r3, r3, #16
 800332c:	4a1b      	ldr	r2, [pc, #108]	; (800339c <CanInit+0x90>)
 800332e:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = id  & 0x0000FFF8;
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8003336:	4013      	ands	r3, r2
 8003338:	4a18      	ldr	r2, [pc, #96]	; (800339c <CanInit+0x90>)
 800333a:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask & 0xFFFF0000) >> 16;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	0c1b      	lsrs	r3, r3, #16
 8003340:	4a16      	ldr	r2, [pc, #88]	; (800339c <CanInit+0x90>)
 8003342:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = mask  & 0x0000FFF8;
 8003344:	683a      	ldr	r2, [r7, #0]
 8003346:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800334a:	4013      	ands	r3, r2
 800334c:	4a13      	ldr	r2, [pc, #76]	; (800339c <CanInit+0x90>)
 800334e:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8003350:	4b12      	ldr	r3, [pc, #72]	; (800339c <CanInit+0x90>)
 8003352:	2200      	movs	r2, #0
 8003354:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 8003356:	4b11      	ldr	r3, [pc, #68]	; (800339c <CanInit+0x90>)
 8003358:	2201      	movs	r2, #1
 800335a:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 800335c:	4b0f      	ldr	r3, [pc, #60]	; (800339c <CanInit+0x90>)
 800335e:	2200      	movs	r2, #0
 8003360:	625a      	str	r2, [r3, #36]	; 0x24
	#endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 8003362:	480f      	ldr	r0, [pc, #60]	; (80033a0 <CanInit+0x94>)
 8003364:	f002 fff0 	bl	8006348 <HAL_CAN_Start>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <CanInit+0x66>
 800336e:	f000 fdd7 	bl	8003f20 <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 8003372:	2102      	movs	r1, #2
 8003374:	480a      	ldr	r0, [pc, #40]	; (80033a0 <CanInit+0x94>)
 8003376:	f003 fa4d 	bl	8006814 <HAL_CAN_ActivateNotification>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d000      	beq.n	8003382 <CanInit+0x76>
 8003380:	e7fe      	b.n	8003380 <CanInit+0x74>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8003382:	4906      	ldr	r1, [pc, #24]	; (800339c <CanInit+0x90>)
 8003384:	4806      	ldr	r0, [pc, #24]	; (80033a0 <CanInit+0x94>)
 8003386:	f002 feff 	bl	8006188 <HAL_CAN_ConfigFilter>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <CanInit+0x88>
    {
		/* Filter configuration Error */
		Error_Handler();
 8003390:	f000 fdc6 	bl	8003f20 <Error_Handler>
    }
}
 8003394:	bf00      	nop
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	2000024c 	.word	0x2000024c
 80033a0:	200002dc 	.word	0x200002dc

080033a4 <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b08c      	sub	sp, #48	; 0x30
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	4611      	mov	r1, r2
 80033b0:	461a      	mov	r2, r3
 80033b2:	460b      	mov	r3, r1
 80033b4:	71fb      	strb	r3, [r7, #7]
 80033b6:	4613      	mov	r3, r2
 80033b8:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 80033c2:	2300      	movs	r3, #0
 80033c4:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 80033c6:	79bb      	ldrb	r3, [r7, #6]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <sendCan+0x2c>
 80033cc:	2304      	movs	r3, #4
 80033ce:	e000      	b.n	80033d2 <sendCan+0x2e>
 80033d0:	2300      	movs	r3, #0
 80033d2:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = ENABLE;
 80033d8:	2301      	movs	r3, #1
 80033da:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 80033de:	480e      	ldr	r0, [pc, #56]	; (8003418 <sendCan+0x74>)
 80033e0:	f003 f8d1 	bl	8006586 <HAL_CAN_GetTxMailboxesFreeLevel>
 80033e4:	4603      	mov	r3, r0
 80033e6:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d010      	beq.n	8003410 <sendCan+0x6c>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 80033ee:	f107 0310 	add.w	r3, r7, #16
 80033f2:	f107 0114 	add.w	r1, r7, #20
 80033f6:	68ba      	ldr	r2, [r7, #8]
 80033f8:	4807      	ldr	r0, [pc, #28]	; (8003418 <sendCan+0x74>)
 80033fa:	f002 ffe9 	bl	80063d0 <HAL_CAN_AddTxMessage>
 80033fe:	4603      	mov	r3, r0
 8003400:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 8003402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003404:	2b00      	cmp	r3, #0
 8003406:	d000      	beq.n	800340a <sendCan+0x66>
 8003408:	e7fe      	b.n	8003408 <sendCan+0x64>
        printf("cansend\n");
 800340a:	4804      	ldr	r0, [pc, #16]	; (800341c <sendCan+0x78>)
 800340c:	f006 fff2 	bl	800a3f4 <puts>
    }
}
 8003410:	bf00      	nop
 8003412:	3730      	adds	r7, #48	; 0x30
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	200002dc 	.word	0x200002dc
 800341c:	0800b3d4 	.word	0x0800b3d4

08003420 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Get RX message */

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 8003428:	4b09      	ldr	r3, [pc, #36]	; (8003450 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800342a:	4a0a      	ldr	r2, [pc, #40]	; (8003454 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800342c:	2100      	movs	r1, #0
 800342e:	480a      	ldr	r0, [pc, #40]	; (8003458 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8003430:	f003 f8de 	bl	80065f0 <HAL_CAN_GetRxMessage>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d000      	beq.n	800343c <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 800343a:	e7fe      	b.n	800343a <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	FLAG_RxCplt++;
 800343c:	4b07      	ldr	r3, [pc, #28]	; (800345c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	3301      	adds	r3, #1
 8003442:	4a06      	ldr	r2, [pc, #24]	; (800345c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8003444:	6013      	str	r3, [r2, #0]

}
 8003446:	bf00      	nop
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	20000228 	.word	0x20000228
 8003454:	20000230 	.word	0x20000230
 8003458:	200002dc 	.word	0x200002dc
 800345c:	20000224 	.word	0x20000224

08003460 <sendIRdata>:
    uint8_t charger_on[4] = {0xCA, 0x35, 0x9E, 0x61};//
    uint8_t charger_off[4] = {0xCA, 0x35, 0x9F, 0x60};//
    uint8_t battery_full[4] = {0xCA, 0x35, 0xAA, 0x55};

void sendIRdata(uint8_t send_data[])
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
    if(TIR_getState() == Idle)
 8003468:	f7ff fc82 	bl	8002d70 <TIR_getState>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d107      	bne.n	8003482 <sendIRdata+0x22>
    {
        //ir_rx->evt.disable_irq();
    	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);//초음파랑 꼬여있음...풀것...
 8003472:	2028      	movs	r0, #40	; 0x28
 8003474:	f003 fd4d 	bl	8006f12 <HAL_NVIC_DisableIRQ>
        setData(NEC, send_data, 32);
 8003478:	2220      	movs	r2, #32
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	2001      	movs	r0, #1
 800347e:	f7ff fc87 	bl	8002d90 <setData>
        //ir_rx->evt.enable_irq();
    }
}
 8003482:	bf00      	nop
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
	...

0800348c <checkIRdata>:

int checkIRdata()
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0
    int bitcount = 0;
 8003492:	2300      	movs	r3, #0
 8003494:	607b      	str	r3, [r7, #4]
    int check_count = 0;
 8003496:	2300      	movs	r3, #0
 8003498:	603b      	str	r3, [r7, #0]
    int start_docking_count = 0;
 800349a:	2300      	movs	r3, #0
 800349c:	617b      	str	r3, [r7, #20]
    int finish_docking_count = 0;
 800349e:	2300      	movs	r3, #0
 80034a0:	613b      	str	r3, [r7, #16]

    if(getState() == Received)
 80034a2:	f7fd fd2b 	bl	8000efc <getState>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d115      	bne.n	80034d8 <checkIRdata+0x4c>
    {
        for(int i = 0; i < 32; i++)
 80034ac:	2300      	movs	r3, #0
 80034ae:	60fb      	str	r3, [r7, #12]
 80034b0:	e007      	b.n	80034c2 <checkIRdata+0x36>
        {
            recv_buf[i] = '0';
 80034b2:	4a33      	ldr	r2, [pc, #204]	; (8003580 <checkIRdata+0xf4>)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	4413      	add	r3, r2
 80034b8:	2230      	movs	r2, #48	; 0x30
 80034ba:	701a      	strb	r2, [r3, #0]
        for(int i = 0; i < 32; i++)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	3301      	adds	r3, #1
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2b1f      	cmp	r3, #31
 80034c6:	ddf4      	ble.n	80034b2 <checkIRdata+0x26>
        }
        bitcount = getData(NEC, recv_buf, sizeof(recv_buf)*8);
 80034c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80034cc:	492c      	ldr	r1, [pc, #176]	; (8003580 <checkIRdata+0xf4>)
 80034ce:	2001      	movs	r0, #1
 80034d0:	f7fd fd24 	bl	8000f1c <getData>
 80034d4:	6078      	str	r0, [r7, #4]
 80034d6:	e009      	b.n	80034ec <checkIRdata+0x60>
    }
    else if(getState() != Received)
 80034d8:	f7fd fd10 	bl	8000efc <getState>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d004      	beq.n	80034ec <checkIRdata+0x60>
    {
    	printf("getState() != Received\n");
 80034e2:	4828      	ldr	r0, [pc, #160]	; (8003584 <checkIRdata+0xf8>)
 80034e4:	f006 ff86 	bl	800a3f4 <puts>
        return 0;
 80034e8:	2300      	movs	r3, #0
 80034ea:	e044      	b.n	8003576 <checkIRdata+0xea>
    }

    for(int i = 0; i<4; i++)
 80034ec:	2300      	movs	r3, #0
 80034ee:	60bb      	str	r3, [r7, #8]
 80034f0:	e030      	b.n	8003554 <checkIRdata+0xc8>
    {
    	printf("\nhi11: ");
 80034f2:	4825      	ldr	r0, [pc, #148]	; (8003588 <checkIRdata+0xfc>)
 80034f4:	f006 fef8 	bl	800a2e8 <iprintf>
        if(recv_buf[i] == start_docking[i]) {start_docking_count++;}
 80034f8:	4a21      	ldr	r2, [pc, #132]	; (8003580 <checkIRdata+0xf4>)
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	4413      	add	r3, r2
 80034fe:	781a      	ldrb	r2, [r3, #0]
 8003500:	4922      	ldr	r1, [pc, #136]	; (800358c <checkIRdata+0x100>)
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	440b      	add	r3, r1
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	429a      	cmp	r2, r3
 800350a:	d102      	bne.n	8003512 <checkIRdata+0x86>
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	3301      	adds	r3, #1
 8003510:	617b      	str	r3, [r7, #20]
        if(recv_buf[i] == finish_docking[i]) {finish_docking_count++;}
 8003512:	4a1b      	ldr	r2, [pc, #108]	; (8003580 <checkIRdata+0xf4>)
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	4413      	add	r3, r2
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	491d      	ldr	r1, [pc, #116]	; (8003590 <checkIRdata+0x104>)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	440b      	add	r3, r1
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	429a      	cmp	r2, r3
 8003524:	d102      	bne.n	800352c <checkIRdata+0xa0>
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	3301      	adds	r3, #1
 800352a:	613b      	str	r3, [r7, #16]
        printf("%x : %x\n", recv_buf[i], start_docking[i]);
 800352c:	4a14      	ldr	r2, [pc, #80]	; (8003580 <checkIRdata+0xf4>)
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	4413      	add	r3, r2
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	4619      	mov	r1, r3
 8003536:	4a15      	ldr	r2, [pc, #84]	; (800358c <checkIRdata+0x100>)
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	4413      	add	r3, r2
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	461a      	mov	r2, r3
 8003540:	4814      	ldr	r0, [pc, #80]	; (8003594 <checkIRdata+0x108>)
 8003542:	f006 fed1 	bl	800a2e8 <iprintf>
        printf("!!start_docking_count: %d\n", start_docking_count);
 8003546:	6979      	ldr	r1, [r7, #20]
 8003548:	4813      	ldr	r0, [pc, #76]	; (8003598 <checkIRdata+0x10c>)
 800354a:	f006 fecd 	bl	800a2e8 <iprintf>
    for(int i = 0; i<4; i++)
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	3301      	adds	r3, #1
 8003552:	60bb      	str	r3, [r7, #8]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	2b03      	cmp	r3, #3
 8003558:	ddcb      	ble.n	80034f2 <checkIRdata+0x66>
    }


    if(start_docking_count == 4)
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	2b04      	cmp	r3, #4
 800355e:	d101      	bne.n	8003564 <checkIRdata+0xd8>
    {
        return 1;
 8003560:	2301      	movs	r3, #1
 8003562:	e008      	b.n	8003576 <checkIRdata+0xea>
    }
    else if(finish_docking_count == 4)
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	2b04      	cmp	r3, #4
 8003568:	d101      	bne.n	800356e <checkIRdata+0xe2>
    {
        return 2;
 800356a:	2302      	movs	r3, #2
 800356c:	e003      	b.n	8003576 <checkIRdata+0xea>
    }

    printf("hihihihi22222\n");
 800356e:	480b      	ldr	r0, [pc, #44]	; (800359c <checkIRdata+0x110>)
 8003570:	f006 ff40 	bl	800a3f4 <puts>
        return 0;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3718      	adds	r7, #24
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20000274 	.word	0x20000274
 8003584:	0800b3dc 	.word	0x0800b3dc
 8003588:	0800b3f4 	.word	0x0800b3f4
 800358c:	20000008 	.word	0x20000008
 8003590:	2000000c 	.word	0x2000000c
 8003594:	0800b3fc 	.word	0x0800b3fc
 8003598:	0800b408 	.word	0x0800b408
 800359c:	0800b424 	.word	0x0800b424

080035a0 <turnOn>:
RGB purple = {1.0,0.0,1.0};    //for DOCKING 1
RGB white = {1.0,1.0,1.0};      //for manual 7
RGB blue = {0.0,0.0,1.0};

void turnOn(RGB rgb)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	1d3b      	adds	r3, r7, #4
 80035a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if(rgb.red == 1) {HAL_GPIO_WritePin(Rsig_GPIO_Port, Rsig_Pin, SET);}
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d106      	bne.n	80035c0 <turnOn+0x20>
 80035b2:	2201      	movs	r2, #1
 80035b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035b8:	4816      	ldr	r0, [pc, #88]	; (8003614 <turnOn+0x74>)
 80035ba:	f003 fe89 	bl	80072d0 <HAL_GPIO_WritePin>
 80035be:	e005      	b.n	80035cc <turnOn+0x2c>
    else {HAL_GPIO_WritePin(Rsig_GPIO_Port, Rsig_Pin, RESET);}
 80035c0:	2200      	movs	r2, #0
 80035c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035c6:	4813      	ldr	r0, [pc, #76]	; (8003614 <turnOn+0x74>)
 80035c8:	f003 fe82 	bl	80072d0 <HAL_GPIO_WritePin>
    if(rgb.green == 1) {HAL_GPIO_WritePin(Rsig_GPIO_Port, Gsig_Pin, SET);}
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d106      	bne.n	80035e0 <turnOn+0x40>
 80035d2:	2201      	movs	r2, #1
 80035d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035d8:	480e      	ldr	r0, [pc, #56]	; (8003614 <turnOn+0x74>)
 80035da:	f003 fe79 	bl	80072d0 <HAL_GPIO_WritePin>
 80035de:	e005      	b.n	80035ec <turnOn+0x4c>
    else {HAL_GPIO_WritePin(Rsig_GPIO_Port, Gsig_Pin, RESET);}
 80035e0:	2200      	movs	r2, #0
 80035e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035e6:	480b      	ldr	r0, [pc, #44]	; (8003614 <turnOn+0x74>)
 80035e8:	f003 fe72 	bl	80072d0 <HAL_GPIO_WritePin>
    if(rgb.blue == 1) {HAL_GPIO_WritePin(Rsig_GPIO_Port, Bsig_Pin, SET);}
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d106      	bne.n	8003600 <turnOn+0x60>
 80035f2:	2201      	movs	r2, #1
 80035f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80035f8:	4806      	ldr	r0, [pc, #24]	; (8003614 <turnOn+0x74>)
 80035fa:	f003 fe69 	bl	80072d0 <HAL_GPIO_WritePin>
    else {HAL_GPIO_WritePin(Rsig_GPIO_Port, Bsig_Pin, RESET);}
}
 80035fe:	e005      	b.n	800360c <turnOn+0x6c>
    else {HAL_GPIO_WritePin(Rsig_GPIO_Port, Bsig_Pin, RESET);}
 8003600:	2200      	movs	r2, #0
 8003602:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003606:	4803      	ldr	r0, [pc, #12]	; (8003614 <turnOn+0x74>)
 8003608:	f003 fe62 	bl	80072d0 <HAL_GPIO_WritePin>
}
 800360c:	bf00      	nop
 800360e:	3710      	adds	r7, #16
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40020c00 	.word	0x40020c00

08003618 <turnOff>:

void turnOff()
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Rsig_GPIO_Port, Rsig_Pin, RESET);
 800361c:	2200      	movs	r2, #0
 800361e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003622:	4808      	ldr	r0, [pc, #32]	; (8003644 <turnOff+0x2c>)
 8003624:	f003 fe54 	bl	80072d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Rsig_GPIO_Port, Gsig_Pin, RESET);
 8003628:	2200      	movs	r2, #0
 800362a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800362e:	4805      	ldr	r0, [pc, #20]	; (8003644 <turnOff+0x2c>)
 8003630:	f003 fe4e 	bl	80072d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Rsig_GPIO_Port, Bsig_Pin, RESET);
 8003634:	2200      	movs	r2, #0
 8003636:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800363a:	4802      	ldr	r0, [pc, #8]	; (8003644 <turnOff+0x2c>)
 800363c:	f003 fe48 	bl	80072d0 <HAL_GPIO_WritePin>
}
 8003640:	bf00      	nop
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40020c00 	.word	0x40020c00

08003648 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003650:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003654:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d013      	beq.n	8003688 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003660:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003664:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003668:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00b      	beq.n	8003688 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003670:	e000      	b.n	8003674 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003672:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003674:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d0f9      	beq.n	8003672 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800367e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	b2d2      	uxtb	r2, r2
 8003686:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003688:	687b      	ldr	r3, [r7, #4]
}
 800368a:	4618      	mov	r0, r3
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <_write>:
//	return (len);
//}


int _write(int file, char *ptr, int len)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b086      	sub	sp, #24
 800369a:	af00      	add	r7, sp, #0
 800369c:	60f8      	str	r0, [r7, #12]
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i++)
 80036a2:	2300      	movs	r3, #0
 80036a4:	617b      	str	r3, [r7, #20]
 80036a6:	e009      	b.n	80036bc <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	1c5a      	adds	r2, r3, #1
 80036ac:	60ba      	str	r2, [r7, #8]
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7ff ffc9 	bl	8003648 <ITM_SendChar>
	for(int i = 0; i < len; i++)
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	3301      	adds	r3, #1
 80036ba:	617b      	str	r3, [r7, #20]
 80036bc:	697a      	ldr	r2, [r7, #20]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	dbf1      	blt.n	80036a8 <_write+0x12>
	}
	return len;
 80036c4:	687b      	ldr	r3, [r7, #4]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
	...

080036d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036d4:	f001 ffad 	bl	8005632 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036d8:	f000 f83c 	bl	8003754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036dc:	f000 fb18 	bl	8003d10 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80036e0:	f000 fae6 	bl	8003cb0 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 80036e4:	f000 f922 	bl	800392c <MX_CAN1_Init>
  MX_TIM2_Init();
 80036e8:	f000 f956 	bl	8003998 <MX_TIM2_Init>
  MX_TIM6_Init();
 80036ec:	f000 fa18 	bl	8003b20 <MX_TIM6_Init>
  MX_TIM7_Init();
 80036f0:	f000 fa4c 	bl	8003b8c <MX_TIM7_Init>
  MX_TIM5_Init();
 80036f4:	f000 f9c6 	bl	8003a84 <MX_TIM5_Init>
  MX_TIM14_Init();
 80036f8:	f000 fab8 	bl	8003c6c <MX_TIM14_Init>
  MX_TIM9_Init();
 80036fc:	f000 fa7c 	bl	8003bf8 <MX_TIM9_Init>
  MX_ADC1_Init();
 8003700:	f000 f894 	bl	800382c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);//direct set
 8003704:	2200      	movs	r2, #0
 8003706:	2100      	movs	r1, #0
 8003708:	2008      	movs	r0, #8
 800370a:	f003 fbd8 	bl	8006ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);//direct set
 800370e:	2008      	movs	r0, #8
 8003710:	f003 fbf1 	bl	8006ef6 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);//direct set
 8003714:	2200      	movs	r2, #0
 8003716:	2100      	movs	r1, #0
 8003718:	2006      	movs	r0, #6
 800371a:	f003 fbd0 	bl	8006ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);//direct set
 800371e:	2006      	movs	r0, #6
 8003720:	f003 fbe9 	bl	8006ef6 <HAL_NVIC_EnableIRQ>

  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);//38khz ir transmit pwm
 8003724:	2100      	movs	r1, #0
 8003726:	4808      	ldr	r0, [pc, #32]	; (8003748 <main+0x78>)
 8003728:	f005 f888 	bl	800883c <HAL_TIM_PWM_Start_IT>
  htim2.Instance->CCR1 = 52;
 800372c:	4b06      	ldr	r3, [pc, #24]	; (8003748 <main+0x78>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2234      	movs	r2, #52	; 0x34
 8003732:	635a      	str	r2, [r3, #52]	; 0x34

  //HAL_TIM_Base_Start_IT (&htim3);//system timer
  //HAL_TIM_Base_Start_IT (&htim5);//uss timer, 200khz
  HAL_TIM_Base_Start_IT (&htim6);//system timer, 100hz
 8003734:	4805      	ldr	r0, [pc, #20]	; (800374c <main+0x7c>)
 8003736:	f004 ff79 	bl	800862c <HAL_TIM_Base_Start_IT>
  //HAL_TIM_Base_Start_IT (&htim7);//uss timer, 1khz
  HAL_TIM_Base_Start_IT (&htim9);//uss timer, 1779hz
 800373a:	4805      	ldr	r0, [pc, #20]	; (8003750 <main+0x80>)
 800373c:	f004 ff76 	bl	800862c <HAL_TIM_Base_Start_IT>
//	  printf("%d %d %d %d\n", adcval[0], adcval[1], adcval[2], adcval[3]);
	  //HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
//	  if(testflag == 1){HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);testflag=0;}
	  //printf("SystemCoreClock is %d Hz\r\n", SystemCoreClock);
	  //HAL_Delay(200);
	  spinonce();
 8003740:	f7ff f8e2 	bl	8002908 <spinonce>
 8003744:	e7fc      	b.n	8003740 <main+0x70>
 8003746:	bf00      	nop
 8003748:	20000304 	.word	0x20000304
 800374c:	2000039c 	.word	0x2000039c
 8003750:	20000434 	.word	0x20000434

08003754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b094      	sub	sp, #80	; 0x50
 8003758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800375a:	f107 0320 	add.w	r3, r7, #32
 800375e:	2230      	movs	r2, #48	; 0x30
 8003760:	2100      	movs	r1, #0
 8003762:	4618      	mov	r0, r3
 8003764:	f006 fdb8 	bl	800a2d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003768:	f107 030c 	add.w	r3, r7, #12
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	609a      	str	r2, [r3, #8]
 8003774:	60da      	str	r2, [r3, #12]
 8003776:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003778:	4b2a      	ldr	r3, [pc, #168]	; (8003824 <SystemClock_Config+0xd0>)
 800377a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377c:	4a29      	ldr	r2, [pc, #164]	; (8003824 <SystemClock_Config+0xd0>)
 800377e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003782:	6413      	str	r3, [r2, #64]	; 0x40
 8003784:	4b27      	ldr	r3, [pc, #156]	; (8003824 <SystemClock_Config+0xd0>)
 8003786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003790:	4b25      	ldr	r3, [pc, #148]	; (8003828 <SystemClock_Config+0xd4>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a24      	ldr	r2, [pc, #144]	; (8003828 <SystemClock_Config+0xd4>)
 8003796:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800379a:	6013      	str	r3, [r2, #0]
 800379c:	4b22      	ldr	r3, [pc, #136]	; (8003828 <SystemClock_Config+0xd4>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80037a4:	607b      	str	r3, [r7, #4]
 80037a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80037a8:	2301      	movs	r3, #1
 80037aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80037ac:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80037b2:	2302      	movs	r3, #2
 80037b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80037b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80037ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80037bc:	2304      	movs	r3, #4
 80037be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80037c0:	23d8      	movs	r3, #216	; 0xd8
 80037c2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80037c4:	2302      	movs	r3, #2
 80037c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80037c8:	2302      	movs	r3, #2
 80037ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80037cc:	f107 0320 	add.w	r3, r7, #32
 80037d0:	4618      	mov	r0, r3
 80037d2:	f003 fe19 	bl	8007408 <HAL_RCC_OscConfig>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80037dc:	f000 fba0 	bl	8003f20 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80037e0:	f003 fdc2 	bl	8007368 <HAL_PWREx_EnableOverDrive>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80037ea:	f000 fb99 	bl	8003f20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037ee:	230f      	movs	r3, #15
 80037f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80037f2:	2302      	movs	r3, #2
 80037f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80037f6:	2300      	movs	r3, #0
 80037f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80037fa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80037fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003800:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003804:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003806:	f107 030c 	add.w	r3, r7, #12
 800380a:	2107      	movs	r1, #7
 800380c:	4618      	mov	r0, r3
 800380e:	f004 f89f 	bl	8007950 <HAL_RCC_ClockConfig>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003818:	f000 fb82 	bl	8003f20 <Error_Handler>
  }
}
 800381c:	bf00      	nop
 800381e:	3750      	adds	r7, #80	; 0x50
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40023800 	.word	0x40023800
 8003828:	40007000 	.word	0x40007000

0800382c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003832:	463b      	mov	r3, r7
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]
 8003838:	605a      	str	r2, [r3, #4]
 800383a:	609a      	str	r2, [r3, #8]
 800383c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800383e:	4b38      	ldr	r3, [pc, #224]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003840:	4a38      	ldr	r2, [pc, #224]	; (8003924 <MX_ADC1_Init+0xf8>)
 8003842:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003844:	4b36      	ldr	r3, [pc, #216]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003846:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800384a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800384c:	4b34      	ldr	r3, [pc, #208]	; (8003920 <MX_ADC1_Init+0xf4>)
 800384e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003852:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003854:	4b32      	ldr	r3, [pc, #200]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003856:	2201      	movs	r2, #1
 8003858:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800385a:	4b31      	ldr	r3, [pc, #196]	; (8003920 <MX_ADC1_Init+0xf4>)
 800385c:	2200      	movs	r2, #0
 800385e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8003860:	4b2f      	ldr	r3, [pc, #188]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8003868:	4b2d      	ldr	r3, [pc, #180]	; (8003920 <MX_ADC1_Init+0xf4>)
 800386a:	2201      	movs	r2, #1
 800386c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800386e:	4b2c      	ldr	r3, [pc, #176]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003870:	2200      	movs	r2, #0
 8003872:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003874:	4b2a      	ldr	r3, [pc, #168]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003876:	4a2c      	ldr	r2, [pc, #176]	; (8003928 <MX_ADC1_Init+0xfc>)
 8003878:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800387a:	4b29      	ldr	r3, [pc, #164]	; (8003920 <MX_ADC1_Init+0xf4>)
 800387c:	2200      	movs	r2, #0
 800387e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8003880:	4b27      	ldr	r3, [pc, #156]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003882:	2204      	movs	r2, #4
 8003884:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003886:	4b26      	ldr	r3, [pc, #152]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800388e:	4b24      	ldr	r3, [pc, #144]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003890:	2201      	movs	r2, #1
 8003892:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003894:	4822      	ldr	r0, [pc, #136]	; (8003920 <MX_ADC1_Init+0xf4>)
 8003896:	f001 ff4d 	bl	8005734 <HAL_ADC_Init>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <MX_ADC1_Init+0x78>
  {
    Error_Handler();
 80038a0:	f000 fb3e 	bl	8003f20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80038a4:	2301      	movs	r3, #1
 80038a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80038a8:	2301      	movs	r3, #1
 80038aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80038ac:	2301      	movs	r3, #1
 80038ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80038b0:	463b      	mov	r3, r7
 80038b2:	4619      	mov	r1, r3
 80038b4:	481a      	ldr	r0, [pc, #104]	; (8003920 <MX_ADC1_Init+0xf4>)
 80038b6:	f002 f91b 	bl	8005af0 <HAL_ADC_ConfigChannel>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d001      	beq.n	80038c4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80038c0:	f000 fb2e 	bl	8003f20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80038c4:	2302      	movs	r3, #2
 80038c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80038c8:	2302      	movs	r3, #2
 80038ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80038cc:	463b      	mov	r3, r7
 80038ce:	4619      	mov	r1, r3
 80038d0:	4813      	ldr	r0, [pc, #76]	; (8003920 <MX_ADC1_Init+0xf4>)
 80038d2:	f002 f90d 	bl	8005af0 <HAL_ADC_ConfigChannel>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80038dc:	f000 fb20 	bl	8003f20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80038e0:	2303      	movs	r3, #3
 80038e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80038e4:	2303      	movs	r3, #3
 80038e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80038e8:	463b      	mov	r3, r7
 80038ea:	4619      	mov	r1, r3
 80038ec:	480c      	ldr	r0, [pc, #48]	; (8003920 <MX_ADC1_Init+0xf4>)
 80038ee:	f002 f8ff 	bl	8005af0 <HAL_ADC_ConfigChannel>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 80038f8:	f000 fb12 	bl	8003f20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80038fc:	2304      	movs	r3, #4
 80038fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003900:	2304      	movs	r3, #4
 8003902:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003904:	463b      	mov	r3, r7
 8003906:	4619      	mov	r1, r3
 8003908:	4805      	ldr	r0, [pc, #20]	; (8003920 <MX_ADC1_Init+0xf4>)
 800390a:	f002 f8f1 	bl	8005af0 <HAL_ADC_ConfigChannel>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8003914:	f000 fb04 	bl	8003f20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003918:	bf00      	nop
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	20000294 	.word	0x20000294
 8003924:	40012000 	.word	0x40012000
 8003928:	0f000001 	.word	0x0f000001

0800392c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003930:	4b17      	ldr	r3, [pc, #92]	; (8003990 <MX_CAN1_Init+0x64>)
 8003932:	4a18      	ldr	r2, [pc, #96]	; (8003994 <MX_CAN1_Init+0x68>)
 8003934:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 27;
 8003936:	4b16      	ldr	r3, [pc, #88]	; (8003990 <MX_CAN1_Init+0x64>)
 8003938:	221b      	movs	r2, #27
 800393a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800393c:	4b14      	ldr	r3, [pc, #80]	; (8003990 <MX_CAN1_Init+0x64>)
 800393e:	2200      	movs	r2, #0
 8003940:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003942:	4b13      	ldr	r3, [pc, #76]	; (8003990 <MX_CAN1_Init+0x64>)
 8003944:	2200      	movs	r2, #0
 8003946:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8003948:	4b11      	ldr	r3, [pc, #68]	; (8003990 <MX_CAN1_Init+0x64>)
 800394a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800394e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003950:	4b0f      	ldr	r3, [pc, #60]	; (8003990 <MX_CAN1_Init+0x64>)
 8003952:	2200      	movs	r2, #0
 8003954:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003956:	4b0e      	ldr	r3, [pc, #56]	; (8003990 <MX_CAN1_Init+0x64>)
 8003958:	2200      	movs	r2, #0
 800395a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800395c:	4b0c      	ldr	r3, [pc, #48]	; (8003990 <MX_CAN1_Init+0x64>)
 800395e:	2201      	movs	r2, #1
 8003960:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003962:	4b0b      	ldr	r3, [pc, #44]	; (8003990 <MX_CAN1_Init+0x64>)
 8003964:	2200      	movs	r2, #0
 8003966:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8003968:	4b09      	ldr	r3, [pc, #36]	; (8003990 <MX_CAN1_Init+0x64>)
 800396a:	2201      	movs	r2, #1
 800396c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800396e:	4b08      	ldr	r3, [pc, #32]	; (8003990 <MX_CAN1_Init+0x64>)
 8003970:	2200      	movs	r2, #0
 8003972:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003974:	4b06      	ldr	r3, [pc, #24]	; (8003990 <MX_CAN1_Init+0x64>)
 8003976:	2200      	movs	r2, #0
 8003978:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800397a:	4805      	ldr	r0, [pc, #20]	; (8003990 <MX_CAN1_Init+0x64>)
 800397c:	f002 fb08 	bl	8005f90 <HAL_CAN_Init>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8003986:	f000 facb 	bl	8003f20 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800398a:	bf00      	nop
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	200002dc 	.word	0x200002dc
 8003994:	40006400 	.word	0x40006400

08003998 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b08e      	sub	sp, #56	; 0x38
 800399c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800399e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039a2:	2200      	movs	r2, #0
 80039a4:	601a      	str	r2, [r3, #0]
 80039a6:	605a      	str	r2, [r3, #4]
 80039a8:	609a      	str	r2, [r3, #8]
 80039aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039ac:	f107 031c 	add.w	r3, r7, #28
 80039b0:	2200      	movs	r2, #0
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	605a      	str	r2, [r3, #4]
 80039b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039b8:	463b      	mov	r3, r7
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	605a      	str	r2, [r3, #4]
 80039c0:	609a      	str	r2, [r3, #8]
 80039c2:	60da      	str	r2, [r3, #12]
 80039c4:	611a      	str	r2, [r3, #16]
 80039c6:	615a      	str	r2, [r3, #20]
 80039c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80039ca:	4b2d      	ldr	r3, [pc, #180]	; (8003a80 <MX_TIM2_Init+0xe8>)
 80039cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80039d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 27-1;
 80039d2:	4b2b      	ldr	r3, [pc, #172]	; (8003a80 <MX_TIM2_Init+0xe8>)
 80039d4:	221a      	movs	r2, #26
 80039d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039d8:	4b29      	ldr	r3, [pc, #164]	; (8003a80 <MX_TIM2_Init+0xe8>)
 80039da:	2200      	movs	r2, #0
 80039dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 105-1;
 80039de:	4b28      	ldr	r3, [pc, #160]	; (8003a80 <MX_TIM2_Init+0xe8>)
 80039e0:	2268      	movs	r2, #104	; 0x68
 80039e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039e4:	4b26      	ldr	r3, [pc, #152]	; (8003a80 <MX_TIM2_Init+0xe8>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ea:	4b25      	ldr	r3, [pc, #148]	; (8003a80 <MX_TIM2_Init+0xe8>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80039f0:	4823      	ldr	r0, [pc, #140]	; (8003a80 <MX_TIM2_Init+0xe8>)
 80039f2:	f004 fdc3 	bl	800857c <HAL_TIM_Base_Init>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80039fc:	f000 fa90 	bl	8003f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a04:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	481c      	ldr	r0, [pc, #112]	; (8003a80 <MX_TIM2_Init+0xe8>)
 8003a0e:	f005 fa91 	bl	8008f34 <HAL_TIM_ConfigClockSource>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003a18:	f000 fa82 	bl	8003f20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a1c:	4818      	ldr	r0, [pc, #96]	; (8003a80 <MX_TIM2_Init+0xe8>)
 8003a1e:	f004 feac 	bl	800877a <HAL_TIM_PWM_Init>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003a28:	f000 fa7a 	bl	8003f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a30:	2300      	movs	r3, #0
 8003a32:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a34:	f107 031c 	add.w	r3, r7, #28
 8003a38:	4619      	mov	r1, r3
 8003a3a:	4811      	ldr	r0, [pc, #68]	; (8003a80 <MX_TIM2_Init+0xe8>)
 8003a3c:	f005 ff2a 	bl	8009894 <HAL_TIMEx_MasterConfigSynchronization>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003a46:	f000 fa6b 	bl	8003f20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a4a:	2360      	movs	r3, #96	; 0x60
 8003a4c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 52-1;
 8003a4e:	2333      	movs	r3, #51	; 0x33
 8003a50:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a52:	2300      	movs	r3, #0
 8003a54:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a56:	2300      	movs	r3, #0
 8003a58:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a5a:	463b      	mov	r3, r7
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	4619      	mov	r1, r3
 8003a60:	4807      	ldr	r0, [pc, #28]	; (8003a80 <MX_TIM2_Init+0xe8>)
 8003a62:	f005 f953 	bl	8008d0c <HAL_TIM_PWM_ConfigChannel>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003a6c:	f000 fa58 	bl	8003f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003a70:	4803      	ldr	r0, [pc, #12]	; (8003a80 <MX_TIM2_Init+0xe8>)
 8003a72:	f001 fa75 	bl	8004f60 <HAL_TIM_MspPostInit>

}
 8003a76:	bf00      	nop
 8003a78:	3738      	adds	r7, #56	; 0x38
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	20000304 	.word	0x20000304

08003a84 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b088      	sub	sp, #32
 8003a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a8a:	f107 0310 	add.w	r3, r7, #16
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	605a      	str	r2, [r3, #4]
 8003a94:	609a      	str	r2, [r3, #8]
 8003a96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a98:	1d3b      	adds	r3, r7, #4
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	601a      	str	r2, [r3, #0]
 8003a9e:	605a      	str	r2, [r3, #4]
 8003aa0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003aa2:	4b1d      	ldr	r3, [pc, #116]	; (8003b18 <MX_TIM5_Init+0x94>)
 8003aa4:	4a1d      	ldr	r2, [pc, #116]	; (8003b1c <MX_TIM5_Init+0x98>)
 8003aa6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 9-1;
 8003aa8:	4b1b      	ldr	r3, [pc, #108]	; (8003b18 <MX_TIM5_Init+0x94>)
 8003aaa:	2208      	movs	r2, #8
 8003aac:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aae:	4b1a      	ldr	r3, [pc, #104]	; (8003b18 <MX_TIM5_Init+0x94>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 60-1;
 8003ab4:	4b18      	ldr	r3, [pc, #96]	; (8003b18 <MX_TIM5_Init+0x94>)
 8003ab6:	223b      	movs	r2, #59	; 0x3b
 8003ab8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003aba:	4b17      	ldr	r3, [pc, #92]	; (8003b18 <MX_TIM5_Init+0x94>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ac0:	4b15      	ldr	r3, [pc, #84]	; (8003b18 <MX_TIM5_Init+0x94>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003ac6:	4814      	ldr	r0, [pc, #80]	; (8003b18 <MX_TIM5_Init+0x94>)
 8003ac8:	f004 fd58 	bl	800857c <HAL_TIM_Base_Init>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003ad2:	f000 fa25 	bl	8003f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ad6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ada:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003adc:	f107 0310 	add.w	r3, r7, #16
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	480d      	ldr	r0, [pc, #52]	; (8003b18 <MX_TIM5_Init+0x94>)
 8003ae4:	f005 fa26 	bl	8008f34 <HAL_TIM_ConfigClockSource>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003aee:	f000 fa17 	bl	8003f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003af2:	2300      	movs	r3, #0
 8003af4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003af6:	2300      	movs	r3, #0
 8003af8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003afa:	1d3b      	adds	r3, r7, #4
 8003afc:	4619      	mov	r1, r3
 8003afe:	4806      	ldr	r0, [pc, #24]	; (8003b18 <MX_TIM5_Init+0x94>)
 8003b00:	f005 fec8 	bl	8009894 <HAL_TIMEx_MasterConfigSynchronization>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8003b0a:	f000 fa09 	bl	8003f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003b0e:	bf00      	nop
 8003b10:	3720      	adds	r7, #32
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20000350 	.word	0x20000350
 8003b1c:	40000c00 	.word	0x40000c00

08003b20 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b26:	1d3b      	adds	r3, r7, #4
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	605a      	str	r2, [r3, #4]
 8003b2e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003b30:	4b14      	ldr	r3, [pc, #80]	; (8003b84 <MX_TIM6_Init+0x64>)
 8003b32:	4a15      	ldr	r2, [pc, #84]	; (8003b88 <MX_TIM6_Init+0x68>)
 8003b34:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 108-1;
 8003b36:	4b13      	ldr	r3, [pc, #76]	; (8003b84 <MX_TIM6_Init+0x64>)
 8003b38:	226b      	movs	r2, #107	; 0x6b
 8003b3a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b3c:	4b11      	ldr	r3, [pc, #68]	; (8003b84 <MX_TIM6_Init+0x64>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8003b42:	4b10      	ldr	r3, [pc, #64]	; (8003b84 <MX_TIM6_Init+0x64>)
 8003b44:	f242 720f 	movw	r2, #9999	; 0x270f
 8003b48:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b4a:	4b0e      	ldr	r3, [pc, #56]	; (8003b84 <MX_TIM6_Init+0x64>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003b50:	480c      	ldr	r0, [pc, #48]	; (8003b84 <MX_TIM6_Init+0x64>)
 8003b52:	f004 fd13 	bl	800857c <HAL_TIM_Base_Init>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003b5c:	f000 f9e0 	bl	8003f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b60:	2300      	movs	r3, #0
 8003b62:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b64:	2300      	movs	r3, #0
 8003b66:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003b68:	1d3b      	adds	r3, r7, #4
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	4805      	ldr	r0, [pc, #20]	; (8003b84 <MX_TIM6_Init+0x64>)
 8003b6e:	f005 fe91 	bl	8009894 <HAL_TIMEx_MasterConfigSynchronization>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003b78:	f000 f9d2 	bl	8003f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003b7c:	bf00      	nop
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	2000039c 	.word	0x2000039c
 8003b88:	40001000 	.word	0x40001000

08003b8c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b92:	1d3b      	adds	r3, r7, #4
 8003b94:	2200      	movs	r2, #0
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	605a      	str	r2, [r3, #4]
 8003b9a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003b9c:	4b14      	ldr	r3, [pc, #80]	; (8003bf0 <MX_TIM7_Init+0x64>)
 8003b9e:	4a15      	ldr	r2, [pc, #84]	; (8003bf4 <MX_TIM7_Init+0x68>)
 8003ba0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 108-1;
 8003ba2:	4b13      	ldr	r3, [pc, #76]	; (8003bf0 <MX_TIM7_Init+0x64>)
 8003ba4:	226b      	movs	r2, #107	; 0x6b
 8003ba6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ba8:	4b11      	ldr	r3, [pc, #68]	; (8003bf0 <MX_TIM7_Init+0x64>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8003bae:	4b10      	ldr	r3, [pc, #64]	; (8003bf0 <MX_TIM7_Init+0x64>)
 8003bb0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003bb4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bb6:	4b0e      	ldr	r3, [pc, #56]	; (8003bf0 <MX_TIM7_Init+0x64>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003bbc:	480c      	ldr	r0, [pc, #48]	; (8003bf0 <MX_TIM7_Init+0x64>)
 8003bbe:	f004 fcdd 	bl	800857c <HAL_TIM_Base_Init>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003bc8:	f000 f9aa 	bl	8003f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003bd4:	1d3b      	adds	r3, r7, #4
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	4805      	ldr	r0, [pc, #20]	; (8003bf0 <MX_TIM7_Init+0x64>)
 8003bda:	f005 fe5b 	bl	8009894 <HAL_TIMEx_MasterConfigSynchronization>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d001      	beq.n	8003be8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003be4:	f000 f99c 	bl	8003f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003be8:	bf00      	nop
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	200003e8 	.word	0x200003e8
 8003bf4:	40001400 	.word	0x40001400

08003bf8 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bfe:	463b      	mov	r3, r7
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]
 8003c04:	605a      	str	r2, [r3, #4]
 8003c06:	609a      	str	r2, [r3, #8]
 8003c08:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003c0a:	4b16      	ldr	r3, [pc, #88]	; (8003c64 <MX_TIM9_Init+0x6c>)
 8003c0c:	4a16      	ldr	r2, [pc, #88]	; (8003c68 <MX_TIM9_Init+0x70>)
 8003c0e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 216-1;
 8003c10:	4b14      	ldr	r3, [pc, #80]	; (8003c64 <MX_TIM9_Init+0x6c>)
 8003c12:	22d7      	movs	r2, #215	; 0xd7
 8003c14:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c16:	4b13      	ldr	r3, [pc, #76]	; (8003c64 <MX_TIM9_Init+0x6c>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 562-1;
 8003c1c:	4b11      	ldr	r3, [pc, #68]	; (8003c64 <MX_TIM9_Init+0x6c>)
 8003c1e:	f240 2231 	movw	r2, #561	; 0x231
 8003c22:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c24:	4b0f      	ldr	r3, [pc, #60]	; (8003c64 <MX_TIM9_Init+0x6c>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c2a:	4b0e      	ldr	r3, [pc, #56]	; (8003c64 <MX_TIM9_Init+0x6c>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003c30:	480c      	ldr	r0, [pc, #48]	; (8003c64 <MX_TIM9_Init+0x6c>)
 8003c32:	f004 fca3 	bl	800857c <HAL_TIM_Base_Init>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8003c3c:	f000 f970 	bl	8003f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c44:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003c46:	463b      	mov	r3, r7
 8003c48:	4619      	mov	r1, r3
 8003c4a:	4806      	ldr	r0, [pc, #24]	; (8003c64 <MX_TIM9_Init+0x6c>)
 8003c4c:	f005 f972 	bl	8008f34 <HAL_TIM_ConfigClockSource>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8003c56:	f000 f963 	bl	8003f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8003c5a:	bf00      	nop
 8003c5c:	3710      	adds	r7, #16
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	20000434 	.word	0x20000434
 8003c68:	40014000 	.word	0x40014000

08003c6c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003c70:	4b0d      	ldr	r3, [pc, #52]	; (8003ca8 <MX_TIM14_Init+0x3c>)
 8003c72:	4a0e      	ldr	r2, [pc, #56]	; (8003cac <MX_TIM14_Init+0x40>)
 8003c74:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 108-1;
 8003c76:	4b0c      	ldr	r3, [pc, #48]	; (8003ca8 <MX_TIM14_Init+0x3c>)
 8003c78:	226b      	movs	r2, #107	; 0x6b
 8003c7a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c7c:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <MX_TIM14_Init+0x3c>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 4-1;
 8003c82:	4b09      	ldr	r3, [pc, #36]	; (8003ca8 <MX_TIM14_Init+0x3c>)
 8003c84:	2203      	movs	r2, #3
 8003c86:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c88:	4b07      	ldr	r3, [pc, #28]	; (8003ca8 <MX_TIM14_Init+0x3c>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c8e:	4b06      	ldr	r3, [pc, #24]	; (8003ca8 <MX_TIM14_Init+0x3c>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003c94:	4804      	ldr	r0, [pc, #16]	; (8003ca8 <MX_TIM14_Init+0x3c>)
 8003c96:	f004 fc71 	bl	800857c <HAL_TIM_Base_Init>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8003ca0:	f000 f93e 	bl	8003f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003ca4:	bf00      	nop
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	20000480 	.word	0x20000480
 8003cac:	40002000 	.word	0x40002000

08003cb0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003cb4:	4b14      	ldr	r3, [pc, #80]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003cb6:	4a15      	ldr	r2, [pc, #84]	; (8003d0c <MX_USART1_UART_Init+0x5c>)
 8003cb8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003cba:	4b13      	ldr	r3, [pc, #76]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003cbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003cc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003cc2:	4b11      	ldr	r3, [pc, #68]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003cc8:	4b0f      	ldr	r3, [pc, #60]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003cce:	4b0e      	ldr	r3, [pc, #56]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003cd4:	4b0c      	ldr	r3, [pc, #48]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003cd6:	220c      	movs	r2, #12
 8003cd8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cda:	4b0b      	ldr	r3, [pc, #44]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ce0:	4b09      	ldr	r3, [pc, #36]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ce6:	4b08      	ldr	r3, [pc, #32]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003cec:	4b06      	ldr	r3, [pc, #24]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003cf2:	4805      	ldr	r0, [pc, #20]	; (8003d08 <MX_USART1_UART_Init+0x58>)
 8003cf4:	f005 fe7a 	bl	80099ec <HAL_UART_Init>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d001      	beq.n	8003d02 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003cfe:	f000 f90f 	bl	8003f20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003d02:	bf00      	nop
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	200004cc 	.word	0x200004cc
 8003d0c:	40011000 	.word	0x40011000

08003d10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b08c      	sub	sp, #48	; 0x30
 8003d14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d16:	f107 031c 	add.w	r3, r7, #28
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	601a      	str	r2, [r3, #0]
 8003d1e:	605a      	str	r2, [r3, #4]
 8003d20:	609a      	str	r2, [r3, #8]
 8003d22:	60da      	str	r2, [r3, #12]
 8003d24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d26:	4b78      	ldr	r3, [pc, #480]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2a:	4a77      	ldr	r2, [pc, #476]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d2c:	f043 0320 	orr.w	r3, r3, #32
 8003d30:	6313      	str	r3, [r2, #48]	; 0x30
 8003d32:	4b75      	ldr	r3, [pc, #468]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d36:	f003 0320 	and.w	r3, r3, #32
 8003d3a:	61bb      	str	r3, [r7, #24]
 8003d3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003d3e:	4b72      	ldr	r3, [pc, #456]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d42:	4a71      	ldr	r2, [pc, #452]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d48:	6313      	str	r3, [r2, #48]	; 0x30
 8003d4a:	4b6f      	ldr	r3, [pc, #444]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d56:	4b6c      	ldr	r3, [pc, #432]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5a:	4a6b      	ldr	r2, [pc, #428]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d5c:	f043 0301 	orr.w	r3, r3, #1
 8003d60:	6313      	str	r3, [r2, #48]	; 0x30
 8003d62:	4b69      	ldr	r3, [pc, #420]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	613b      	str	r3, [r7, #16]
 8003d6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d6e:	4b66      	ldr	r3, [pc, #408]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d72:	4a65      	ldr	r2, [pc, #404]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d74:	f043 0302 	orr.w	r3, r3, #2
 8003d78:	6313      	str	r3, [r2, #48]	; 0x30
 8003d7a:	4b63      	ldr	r3, [pc, #396]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	60fb      	str	r3, [r7, #12]
 8003d84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d86:	4b60      	ldr	r3, [pc, #384]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8a:	4a5f      	ldr	r2, [pc, #380]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d8c:	f043 0308 	orr.w	r3, r3, #8
 8003d90:	6313      	str	r3, [r2, #48]	; 0x30
 8003d92:	4b5d      	ldr	r3, [pc, #372]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	60bb      	str	r3, [r7, #8]
 8003d9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d9e:	4b5a      	ldr	r3, [pc, #360]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da2:	4a59      	ldr	r2, [pc, #356]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003da4:	f043 0304 	orr.w	r3, r3, #4
 8003da8:	6313      	str	r3, [r2, #48]	; 0x30
 8003daa:	4b57      	ldr	r3, [pc, #348]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dae:	f003 0304 	and.w	r3, r3, #4
 8003db2:	607b      	str	r3, [r7, #4]
 8003db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003db6:	4b54      	ldr	r3, [pc, #336]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	4a53      	ldr	r2, [pc, #332]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003dbc:	f043 0310 	orr.w	r3, r3, #16
 8003dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8003dc2:	4b51      	ldr	r3, [pc, #324]	; (8003f08 <MX_GPIO_Init+0x1f8>)
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	f003 0310 	and.w	r3, r3, #16
 8003dca:	603b      	str	r3, [r7, #0]
 8003dcc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USS_Trigger6_GPIO_Port, USS_Trigger6_Pin, GPIO_PIN_RESET);
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2180      	movs	r1, #128	; 0x80
 8003dd2:	484e      	ldr	r0, [pc, #312]	; (8003f0c <MX_GPIO_Init+0x1fc>)
 8003dd4:	f003 fa7c 	bl	80072d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, REDtest_Pin|BLUEtest_Pin, GPIO_PIN_RESET);
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f44f 4182 	mov.w	r1, #16640	; 0x4100
 8003dde:	484c      	ldr	r0, [pc, #304]	; (8003f10 <MX_GPIO_Init+0x200>)
 8003de0:	f003 fa76 	bl	80072d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USS_Trigger2_Pin|Rsig_Pin|Gsig_Pin|Bsig_Pin
 8003de4:	2200      	movs	r2, #0
 8003de6:	f247 1120 	movw	r1, #28960	; 0x7120
 8003dea:	484a      	ldr	r0, [pc, #296]	; (8003f14 <MX_GPIO_Init+0x204>)
 8003dec:	f003 fa70 	bl	80072d0 <HAL_GPIO_WritePin>
                          |USS_Trigger1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, USS_Trigger5_Pin|USS_Trigger3_Pin|USS_Trigger4_Pin, GPIO_PIN_RESET);
 8003df0:	2200      	movs	r2, #0
 8003df2:	f44f 51a2 	mov.w	r1, #5184	; 0x1440
 8003df6:	4848      	ldr	r0, [pc, #288]	; (8003f18 <MX_GPIO_Init+0x208>)
 8003df8:	f003 fa6a 	bl	80072d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USS_Trigger6_Pin */
  GPIO_InitStruct.Pin = USS_Trigger6_Pin;
 8003dfc:	2380      	movs	r3, #128	; 0x80
 8003dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e00:	2301      	movs	r3, #1
 8003e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e04:	2300      	movs	r3, #0
 8003e06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USS_Trigger6_GPIO_Port, &GPIO_InitStruct);
 8003e0c:	f107 031c 	add.w	r3, r7, #28
 8003e10:	4619      	mov	r1, r3
 8003e12:	483e      	ldr	r0, [pc, #248]	; (8003f0c <MX_GPIO_Init+0x1fc>)
 8003e14:	f003 f898 	bl	8006f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : USS_Data6_Pin */
  GPIO_InitStruct.Pin = USS_Data6_Pin;
 8003e18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003e1e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003e22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e24:	2301      	movs	r3, #1
 8003e26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USS_Data6_GPIO_Port, &GPIO_InitStruct);
 8003e28:	f107 031c 	add.w	r3, r7, #28
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	4838      	ldr	r0, [pc, #224]	; (8003f10 <MX_GPIO_Init+0x200>)
 8003e30:	f003 f88a 	bl	8006f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : REDtest_Pin BLUEtest_Pin */
  GPIO_InitStruct.Pin = REDtest_Pin|BLUEtest_Pin;
 8003e34:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 8003e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e42:	2300      	movs	r3, #0
 8003e44:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e46:	f107 031c 	add.w	r3, r7, #28
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	4830      	ldr	r0, [pc, #192]	; (8003f10 <MX_GPIO_Init+0x200>)
 8003e4e:	f003 f87b 	bl	8006f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Trigger2_Pin Rsig_Pin Gsig_Pin Bsig_Pin
                           USS_Trigger1_Pin */
  GPIO_InitStruct.Pin = USS_Trigger2_Pin|Rsig_Pin|Gsig_Pin|Bsig_Pin
 8003e52:	f247 1320 	movw	r3, #28960	; 0x7120
 8003e56:	61fb      	str	r3, [r7, #28]
                          |USS_Trigger1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e60:	2300      	movs	r3, #0
 8003e62:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e64:	f107 031c 	add.w	r3, r7, #28
 8003e68:	4619      	mov	r1, r3
 8003e6a:	482a      	ldr	r0, [pc, #168]	; (8003f14 <MX_GPIO_Init+0x204>)
 8003e6c:	f003 f86c 	bl	8006f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Data2_Pin USS_Data4_Pin USS_Data1_Pin */
  GPIO_InitStruct.Pin = USS_Data2_Pin|USS_Data4_Pin|USS_Data1_Pin;
 8003e70:	f44f 7311 	mov.w	r3, #580	; 0x244
 8003e74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003e76:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003e7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e80:	f107 031c 	add.w	r3, r7, #28
 8003e84:	4619      	mov	r1, r3
 8003e86:	4823      	ldr	r0, [pc, #140]	; (8003f14 <MX_GPIO_Init+0x204>)
 8003e88:	f003 f85e 	bl	8006f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Trigger5_Pin USS_Trigger3_Pin USS_Trigger4_Pin */
  GPIO_InitStruct.Pin = USS_Trigger5_Pin|USS_Trigger3_Pin|USS_Trigger4_Pin;
 8003e8c:	f44f 53a2 	mov.w	r3, #5184	; 0x1440
 8003e90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e92:	2301      	movs	r3, #1
 8003e94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e96:	2300      	movs	r3, #0
 8003e98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e9e:	f107 031c 	add.w	r3, r7, #28
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	481c      	ldr	r0, [pc, #112]	; (8003f18 <MX_GPIO_Init+0x208>)
 8003ea6:	f003 f84f 	bl	8006f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Data5_Pin USS_Data3_Pin */
  GPIO_InitStruct.Pin = USS_Data5_Pin|USS_Data3_Pin;
 8003eaa:	f44f 6308 	mov.w	r3, #2176	; 0x880
 8003eae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003eb0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003eba:	f107 031c 	add.w	r3, r7, #28
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	4815      	ldr	r0, [pc, #84]	; (8003f18 <MX_GPIO_Init+0x208>)
 8003ec2:	f003 f841 	bl	8006f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : evt_rxpin_Pin */
  GPIO_InitStruct.Pin = evt_rxpin_Pin;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003eca:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003ece:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(evt_rxpin_GPIO_Port, &GPIO_InitStruct);
 8003ed4:	f107 031c 	add.w	r3, r7, #28
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4810      	ldr	r0, [pc, #64]	; (8003f1c <MX_GPIO_Init+0x20c>)
 8003edc:	f003 f834 	bl	8006f48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	2017      	movs	r0, #23
 8003ee6:	f002 ffea 	bl	8006ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003eea:	2017      	movs	r0, #23
 8003eec:	f003 f803 	bl	8006ef6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	2028      	movs	r0, #40	; 0x28
 8003ef6:	f002 ffe2 	bl	8006ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003efa:	2028      	movs	r0, #40	; 0x28
 8003efc:	f002 fffb 	bl	8006ef6 <HAL_NVIC_EnableIRQ>

}
 8003f00:	bf00      	nop
 8003f02:	3730      	adds	r7, #48	; 0x30
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40023800 	.word	0x40023800
 8003f0c:	40021400 	.word	0x40021400
 8003f10:	40020400 	.word	0x40020400
 8003f14:	40020c00 	.word	0x40020c00
 8003f18:	40020800 	.word	0x40020800
 8003f1c:	40021000 	.word	0x40021000

08003f20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003f24:	b672      	cpsid	i
}
 8003f26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003f28:	e7fe      	b.n	8003f28 <Error_Handler+0x8>

08003f2a <velocityMode>:

#include "motor_driver_114.h"
#include "define.h"

void velocityMode()
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b084      	sub	sp, #16
 8003f2e:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003f30:	2300      	movs	r3, #0
 8003f32:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2f;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	1c5a      	adds	r2, r3, #1
 8003f38:	60fa      	str	r2, [r7, #12]
 8003f3a:	3310      	adds	r3, #16
 8003f3c:	443b      	add	r3, r7
 8003f3e:	222f      	movs	r2, #47	; 0x2f
 8003f40:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	1c5a      	adds	r2, r3, #1
 8003f48:	60fa      	str	r2, [r7, #12]
 8003f4a:	3310      	adds	r3, #16
 8003f4c:	443b      	add	r3, r7
 8003f4e:	2260      	movs	r2, #96	; 0x60
 8003f50:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	1c5a      	adds	r2, r3, #1
 8003f58:	60fa      	str	r2, [r7, #12]
 8003f5a:	3310      	adds	r3, #16
 8003f5c:	443b      	add	r3, r7
 8003f5e:	2260      	movs	r2, #96	; 0x60
 8003f60:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	1c5a      	adds	r2, r3, #1
 8003f68:	60fa      	str	r2, [r7, #12]
 8003f6a:	3310      	adds	r3, #16
 8003f6c:	443b      	add	r3, r7
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	1c5a      	adds	r2, r3, #1
 8003f78:	60fa      	str	r2, [r7, #12]
 8003f7a:	3310      	adds	r3, #16
 8003f7c:	443b      	add	r3, r7
 8003f7e:	2203      	movs	r2, #3
 8003f80:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	1c5a      	adds	r2, r3, #1
 8003f88:	60fa      	str	r2, [r7, #12]
 8003f8a:	3310      	adds	r3, #16
 8003f8c:	443b      	add	r3, r7
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	60fa      	str	r2, [r7, #12]
 8003f9a:	3310      	adds	r3, #16
 8003f9c:	443b      	add	r3, r7
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003fa4:	1d3a      	adds	r2, r7, #4
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	4413      	add	r3, r2
 8003faa:	2200      	movs	r2, #0
 8003fac:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003fae:	1d39      	adds	r1, r7, #4
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	2208      	movs	r2, #8
 8003fb4:	f240 6001 	movw	r0, #1537	; 0x601
 8003fb8:	f7ff f9f4 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8003fbc:	2064      	movs	r0, #100	; 0x64
 8003fbe:	f001 fb95 	bl	80056ec <HAL_Delay>
}
 8003fc2:	bf00      	nop
 8003fc4:	3710      	adds	r7, #16
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <synchronousMode>:

void synchronousMode()
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b084      	sub	sp, #16
 8003fce:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	1c5a      	adds	r2, r3, #1
 8003fd8:	60fa      	str	r2, [r7, #12]
 8003fda:	3310      	adds	r3, #16
 8003fdc:	443b      	add	r3, r7
 8003fde:	222b      	movs	r2, #43	; 0x2b
 8003fe0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x0f;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	1c5a      	adds	r2, r3, #1
 8003fe8:	60fa      	str	r2, [r7, #12]
 8003fea:	3310      	adds	r3, #16
 8003fec:	443b      	add	r3, r7
 8003fee:	220f      	movs	r2, #15
 8003ff0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	1c5a      	adds	r2, r3, #1
 8003ff8:	60fa      	str	r2, [r7, #12]
 8003ffa:	3310      	adds	r3, #16
 8003ffc:	443b      	add	r3, r7
 8003ffe:	2220      	movs	r2, #32
 8004000:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	60fa      	str	r2, [r7, #12]
 800400a:	3310      	adds	r3, #16
 800400c:	443b      	add	r3, r7
 800400e:	2200      	movs	r2, #0
 8004010:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	60fa      	str	r2, [r7, #12]
 800401a:	3310      	adds	r3, #16
 800401c:	443b      	add	r3, r7
 800401e:	2201      	movs	r2, #1
 8004020:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	1c5a      	adds	r2, r3, #1
 8004028:	60fa      	str	r2, [r7, #12]
 800402a:	3310      	adds	r3, #16
 800402c:	443b      	add	r3, r7
 800402e:	2200      	movs	r2, #0
 8004030:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	1c5a      	adds	r2, r3, #1
 8004038:	60fa      	str	r2, [r7, #12]
 800403a:	3310      	adds	r3, #16
 800403c:	443b      	add	r3, r7
 800403e:	2200      	movs	r2, #0
 8004040:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8004044:	1d3a      	adds	r2, r7, #4
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	4413      	add	r3, r2
 800404a:	2200      	movs	r2, #0
 800404c:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800404e:	1d39      	adds	r1, r7, #4
 8004050:	2300      	movs	r3, #0
 8004052:	2208      	movs	r2, #8
 8004054:	f240 6001 	movw	r0, #1537	; 0x601
 8004058:	f7ff f9a4 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 800405c:	2064      	movs	r0, #100	; 0x64
 800405e:	f001 fb45 	bl	80056ec <HAL_Delay>
}
 8004062:	bf00      	nop
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <settingEnc>:

void settingEnc(int16_t enc)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b086      	sub	sp, #24
 800406e:	af00      	add	r7, sp, #0
 8004070:	4603      	mov	r3, r0
 8004072:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8004074:	2300      	movs	r3, #0
 8004076:	617b      	str	r3, [r7, #20]
 8004078:	e055      	b.n	8004126 <settingEnc+0xbc>
    {
        int index = 0;
 800407a:	2300      	movs	r3, #0
 800407c:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	613a      	str	r2, [r7, #16]
 8004084:	3318      	adds	r3, #24
 8004086:	443b      	add	r3, r7
 8004088:	222b      	movs	r2, #43	; 0x2b
 800408a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0e;
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	613a      	str	r2, [r7, #16]
 8004094:	3318      	adds	r3, #24
 8004096:	443b      	add	r3, r7
 8004098:	220e      	movs	r2, #14
 800409a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1c5a      	adds	r2, r3, #1
 80040a2:	613a      	str	r2, [r7, #16]
 80040a4:	3318      	adds	r3, #24
 80040a6:	443b      	add	r3, r7
 80040a8:	2220      	movs	r2, #32
 80040aa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	b2da      	uxtb	r2, r3
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1c59      	adds	r1, r3, #1
 80040b6:	6139      	str	r1, [r7, #16]
 80040b8:	3201      	adds	r2, #1
 80040ba:	b2d2      	uxtb	r2, r2
 80040bc:	3318      	adds	r3, #24
 80040be:	443b      	add	r3, r7
 80040c0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc & 0xff);
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	613a      	str	r2, [r7, #16]
 80040ca:	88fa      	ldrh	r2, [r7, #6]
 80040cc:	b2d2      	uxtb	r2, r2
 80040ce:	3318      	adds	r3, #24
 80040d0:	443b      	add	r3, r7
 80040d2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc>>8) & 0xff;
 80040d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040da:	121b      	asrs	r3, r3, #8
 80040dc:	b219      	sxth	r1, r3
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1c5a      	adds	r2, r3, #1
 80040e2:	613a      	str	r2, [r7, #16]
 80040e4:	b2ca      	uxtb	r2, r1
 80040e6:	3318      	adds	r3, #24
 80040e8:	443b      	add	r3, r7
 80040ea:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	613a      	str	r2, [r7, #16]
 80040f4:	3318      	adds	r3, #24
 80040f6:	443b      	add	r3, r7
 80040f8:	2200      	movs	r2, #0
 80040fa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80040fe:	f107 0208 	add.w	r2, r7, #8
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	4413      	add	r3, r2
 8004106:	2200      	movs	r2, #0
 8004108:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800410a:	f107 0108 	add.w	r1, r7, #8
 800410e:	2300      	movs	r3, #0
 8004110:	2208      	movs	r2, #8
 8004112:	f240 6001 	movw	r0, #1537	; 0x601
 8004116:	f7ff f945 	bl	80033a4 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800411a:	2064      	movs	r0, #100	; 0x64
 800411c:	f001 fae6 	bl	80056ec <HAL_Delay>
    for(int i=0;i<2;i++)
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	3301      	adds	r3, #1
 8004124:	617b      	str	r3, [r7, #20]
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	2b01      	cmp	r3, #1
 800412a:	dda6      	ble.n	800407a <settingEnc+0x10>
    }
}
 800412c:	bf00      	nop
 800412e:	bf00      	nop
 8004130:	3718      	adds	r7, #24
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <settingPole>:

void settingPole(int16_t pole)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b086      	sub	sp, #24
 800413a:	af00      	add	r7, sp, #0
 800413c:	4603      	mov	r3, r0
 800413e:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8004140:	2300      	movs	r3, #0
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	e055      	b.n	80041f2 <settingPole+0xbc>
    {
        int index = 0;
 8004146:	2300      	movs	r3, #0
 8004148:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	1c5a      	adds	r2, r3, #1
 800414e:	613a      	str	r2, [r7, #16]
 8004150:	3318      	adds	r3, #24
 8004152:	443b      	add	r3, r7
 8004154:	222b      	movs	r2, #43	; 0x2b
 8004156:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0c;
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1c5a      	adds	r2, r3, #1
 800415e:	613a      	str	r2, [r7, #16]
 8004160:	3318      	adds	r3, #24
 8004162:	443b      	add	r3, r7
 8004164:	220c      	movs	r2, #12
 8004166:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1c5a      	adds	r2, r3, #1
 800416e:	613a      	str	r2, [r7, #16]
 8004170:	3318      	adds	r3, #24
 8004172:	443b      	add	r3, r7
 8004174:	2220      	movs	r2, #32
 8004176:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	b2da      	uxtb	r2, r3
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1c59      	adds	r1, r3, #1
 8004182:	6139      	str	r1, [r7, #16]
 8004184:	3201      	adds	r2, #1
 8004186:	b2d2      	uxtb	r2, r2
 8004188:	3318      	adds	r3, #24
 800418a:	443b      	add	r3, r7
 800418c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole & 0xff);
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	1c5a      	adds	r2, r3, #1
 8004194:	613a      	str	r2, [r7, #16]
 8004196:	88fa      	ldrh	r2, [r7, #6]
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	3318      	adds	r3, #24
 800419c:	443b      	add	r3, r7
 800419e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole>>8) & 0xff;
 80041a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041a6:	121b      	asrs	r3, r3, #8
 80041a8:	b219      	sxth	r1, r3
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	613a      	str	r2, [r7, #16]
 80041b0:	b2ca      	uxtb	r2, r1
 80041b2:	3318      	adds	r3, #24
 80041b4:	443b      	add	r3, r7
 80041b6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	613a      	str	r2, [r7, #16]
 80041c0:	3318      	adds	r3, #24
 80041c2:	443b      	add	r3, r7
 80041c4:	2200      	movs	r2, #0
 80041c6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80041ca:	f107 0208 	add.w	r2, r7, #8
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	4413      	add	r3, r2
 80041d2:	2200      	movs	r2, #0
 80041d4:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80041d6:	f107 0108 	add.w	r1, r7, #8
 80041da:	2300      	movs	r3, #0
 80041dc:	2208      	movs	r2, #8
 80041de:	f240 6001 	movw	r0, #1537	; 0x601
 80041e2:	f7ff f8df 	bl	80033a4 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80041e6:	2064      	movs	r0, #100	; 0x64
 80041e8:	f001 fa80 	bl	80056ec <HAL_Delay>
    for(int i=0;i<2;i++)
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	3301      	adds	r3, #1
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	dda6      	ble.n	8004146 <settingPole+0x10>
    }
}
 80041f8:	bf00      	nop
 80041fa:	bf00      	nop
 80041fc:	3718      	adds	r7, #24
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <settingBreak>:

void settingBreak(uint8_t enable)
{
 8004202:	b580      	push	{r7, lr}
 8004204:	b086      	sub	sp, #24
 8004206:	af00      	add	r7, sp, #0
 8004208:	4603      	mov	r3, r0
 800420a:	71fb      	strb	r3, [r7, #7]
    char buf[8];
    int index = 0;
 800420c:	2300      	movs	r3, #0
 800420e:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	1c5a      	adds	r2, r3, #1
 8004214:	617a      	str	r2, [r7, #20]
 8004216:	3318      	adds	r3, #24
 8004218:	443b      	add	r3, r7
 800421a:	222b      	movs	r2, #43	; 0x2b
 800421c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x07;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	1c5a      	adds	r2, r3, #1
 8004224:	617a      	str	r2, [r7, #20]
 8004226:	3318      	adds	r3, #24
 8004228:	443b      	add	r3, r7
 800422a:	2207      	movs	r2, #7
 800422c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	1c5a      	adds	r2, r3, #1
 8004234:	617a      	str	r2, [r7, #20]
 8004236:	3318      	adds	r3, #24
 8004238:	443b      	add	r3, r7
 800423a:	2220      	movs	r2, #32
 800423c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	1c5a      	adds	r2, r3, #1
 8004244:	617a      	str	r2, [r7, #20]
 8004246:	3318      	adds	r3, #24
 8004248:	443b      	add	r3, r7
 800424a:	2200      	movs	r2, #0
 800424c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (char)enable;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	1c5a      	adds	r2, r3, #1
 8004254:	617a      	str	r2, [r7, #20]
 8004256:	3318      	adds	r3, #24
 8004258:	443b      	add	r3, r7
 800425a:	79fa      	ldrb	r2, [r7, #7]
 800425c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	617a      	str	r2, [r7, #20]
 8004266:	3318      	adds	r3, #24
 8004268:	443b      	add	r3, r7
 800426a:	2200      	movs	r2, #0
 800426c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	1c5a      	adds	r2, r3, #1
 8004274:	617a      	str	r2, [r7, #20]
 8004276:	3318      	adds	r3, #24
 8004278:	443b      	add	r3, r7
 800427a:	2200      	movs	r2, #0
 800427c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8004280:	f107 020c 	add.w	r2, r7, #12
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	4413      	add	r3, r2
 8004288:	2200      	movs	r2, #0
 800428a:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800428c:	f107 010c 	add.w	r1, r7, #12
 8004290:	2300      	movs	r3, #0
 8004292:	2208      	movs	r2, #8
 8004294:	f240 6001 	movw	r0, #1537	; 0x601
 8004298:	f7ff f884 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 800429c:	2064      	movs	r0, #100	; 0x64
 800429e:	f001 fa25 	bl	80056ec <HAL_Delay>
}
 80042a2:	bf00      	nop
 80042a4:	3718      	adds	r7, #24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <settingMaxRPM>:

void settingMaxRPM(int16_t rpm)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b086      	sub	sp, #24
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	4603      	mov	r3, r0
 80042b2:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 80042b4:	2300      	movs	r3, #0
 80042b6:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	1c5a      	adds	r2, r3, #1
 80042bc:	617a      	str	r2, [r7, #20]
 80042be:	3318      	adds	r3, #24
 80042c0:	443b      	add	r3, r7
 80042c2:	222b      	movs	r2, #43	; 0x2b
 80042c4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x08;
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	617a      	str	r2, [r7, #20]
 80042ce:	3318      	adds	r3, #24
 80042d0:	443b      	add	r3, r7
 80042d2:	2208      	movs	r2, #8
 80042d4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	617a      	str	r2, [r7, #20]
 80042de:	3318      	adds	r3, #24
 80042e0:	443b      	add	r3, r7
 80042e2:	2220      	movs	r2, #32
 80042e4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	1c5a      	adds	r2, r3, #1
 80042ec:	617a      	str	r2, [r7, #20]
 80042ee:	3318      	adds	r3, #24
 80042f0:	443b      	add	r3, r7
 80042f2:	2200      	movs	r2, #0
 80042f4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm & 0xff);
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	1c5a      	adds	r2, r3, #1
 80042fc:	617a      	str	r2, [r7, #20]
 80042fe:	88fa      	ldrh	r2, [r7, #6]
 8004300:	b2d2      	uxtb	r2, r2
 8004302:	3318      	adds	r3, #24
 8004304:	443b      	add	r3, r7
 8004306:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm>>8) & 0xff;
 800430a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800430e:	121b      	asrs	r3, r3, #8
 8004310:	b219      	sxth	r1, r3
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	617a      	str	r2, [r7, #20]
 8004318:	b2ca      	uxtb	r2, r1
 800431a:	3318      	adds	r3, #24
 800431c:	443b      	add	r3, r7
 800431e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	1c5a      	adds	r2, r3, #1
 8004326:	617a      	str	r2, [r7, #20]
 8004328:	3318      	adds	r3, #24
 800432a:	443b      	add	r3, r7
 800432c:	2200      	movs	r2, #0
 800432e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8004332:	f107 020c 	add.w	r2, r7, #12
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	4413      	add	r3, r2
 800433a:	2200      	movs	r2, #0
 800433c:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800433e:	f107 010c 	add.w	r1, r7, #12
 8004342:	2300      	movs	r3, #0
 8004344:	2208      	movs	r2, #8
 8004346:	f240 6001 	movw	r0, #1537	; 0x601
 800434a:	f7ff f82b 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 800434e:	2064      	movs	r0, #100	; 0x64
 8004350:	f001 f9cc 	bl	80056ec <HAL_Delay>
}
 8004354:	bf00      	nop
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <settingRatedCurrent>:

void settingRatedCurrent(double curr)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 8004366:	2300      	movs	r3, #0
 8004368:	617b      	str	r3, [r7, #20]
 800436a:	e05e      	b.n	800442a <settingRatedCurrent+0xce>
    {
        int index = 0;
 800436c:	2300      	movs	r3, #0
 800436e:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1c5a      	adds	r2, r3, #1
 8004374:	613a      	str	r2, [r7, #16]
 8004376:	3318      	adds	r3, #24
 8004378:	443b      	add	r3, r7
 800437a:	222b      	movs	r2, #43	; 0x2b
 800437c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x14;
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1c5a      	adds	r2, r3, #1
 8004384:	613a      	str	r2, [r7, #16]
 8004386:	3318      	adds	r3, #24
 8004388:	443b      	add	r3, r7
 800438a:	2214      	movs	r2, #20
 800438c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1c5a      	adds	r2, r3, #1
 8004394:	613a      	str	r2, [r7, #16]
 8004396:	3318      	adds	r3, #24
 8004398:	443b      	add	r3, r7
 800439a:	2220      	movs	r2, #32
 800439c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	b2da      	uxtb	r2, r3
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	1c59      	adds	r1, r3, #1
 80043a8:	6139      	str	r1, [r7, #16]
 80043aa:	3201      	adds	r2, #1
 80043ac:	b2d2      	uxtb	r2, r2
 80043ae:	3318      	adds	r3, #24
 80043b0:	443b      	add	r3, r7
 80043b2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 80043b6:	f04f 0200 	mov.w	r2, #0
 80043ba:	4b20      	ldr	r3, [pc, #128]	; (800443c <settingRatedCurrent+0xe0>)
 80043bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80043c0:	f7fc f932 	bl	8000628 <__aeabi_dmul>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	4610      	mov	r0, r2
 80043ca:	4619      	mov	r1, r3
 80043cc:	f7fc fbc6 	bl	8000b5c <__aeabi_d2iz>
 80043d0:	4601      	mov	r1, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1c5a      	adds	r2, r3, #1
 80043d6:	613a      	str	r2, [r7, #16]
 80043d8:	b2ca      	uxtb	r2, r1
 80043da:	3318      	adds	r3, #24
 80043dc:	443b      	add	r3, r7
 80043de:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1c5a      	adds	r2, r3, #1
 80043e6:	613a      	str	r2, [r7, #16]
 80043e8:	3318      	adds	r3, #24
 80043ea:	443b      	add	r3, r7
 80043ec:	2200      	movs	r2, #0
 80043ee:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	613a      	str	r2, [r7, #16]
 80043f8:	3318      	adds	r3, #24
 80043fa:	443b      	add	r3, r7
 80043fc:	2200      	movs	r2, #0
 80043fe:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004402:	f107 0208 	add.w	r2, r7, #8
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	4413      	add	r3, r2
 800440a:	2200      	movs	r2, #0
 800440c:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800440e:	f107 0108 	add.w	r1, r7, #8
 8004412:	2300      	movs	r3, #0
 8004414:	2208      	movs	r2, #8
 8004416:	f240 6001 	movw	r0, #1537	; 0x601
 800441a:	f7fe ffc3 	bl	80033a4 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800441e:	2064      	movs	r0, #100	; 0x64
 8004420:	f001 f964 	bl	80056ec <HAL_Delay>
    for(int i=0;i<2;i++)
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	3301      	adds	r3, #1
 8004428:	617b      	str	r3, [r7, #20]
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2b01      	cmp	r3, #1
 800442e:	dd9d      	ble.n	800436c <settingRatedCurrent+0x10>
    }
}
 8004430:	bf00      	nop
 8004432:	bf00      	nop
 8004434:	3718      	adds	r7, #24
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	40240000 	.word	0x40240000

08004440 <settingMaxCurrent>:

void settingMaxCurrent(double curr)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af00      	add	r7, sp, #0
 8004446:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 800444a:	2300      	movs	r3, #0
 800444c:	617b      	str	r3, [r7, #20]
 800444e:	e05e      	b.n	800450e <settingMaxCurrent+0xce>
    {
        int index = 0;
 8004450:	2300      	movs	r3, #0
 8004452:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	613a      	str	r2, [r7, #16]
 800445a:	3318      	adds	r3, #24
 800445c:	443b      	add	r3, r7
 800445e:	222b      	movs	r2, #43	; 0x2b
 8004460:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x15;
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1c5a      	adds	r2, r3, #1
 8004468:	613a      	str	r2, [r7, #16]
 800446a:	3318      	adds	r3, #24
 800446c:	443b      	add	r3, r7
 800446e:	2215      	movs	r2, #21
 8004470:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	1c5a      	adds	r2, r3, #1
 8004478:	613a      	str	r2, [r7, #16]
 800447a:	3318      	adds	r3, #24
 800447c:	443b      	add	r3, r7
 800447e:	2220      	movs	r2, #32
 8004480:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	b2da      	uxtb	r2, r3
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	1c59      	adds	r1, r3, #1
 800448c:	6139      	str	r1, [r7, #16]
 800448e:	3201      	adds	r2, #1
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	3318      	adds	r3, #24
 8004494:	443b      	add	r3, r7
 8004496:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 800449a:	f04f 0200 	mov.w	r2, #0
 800449e:	4b20      	ldr	r3, [pc, #128]	; (8004520 <settingMaxCurrent+0xe0>)
 80044a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80044a4:	f7fc f8c0 	bl	8000628 <__aeabi_dmul>
 80044a8:	4602      	mov	r2, r0
 80044aa:	460b      	mov	r3, r1
 80044ac:	4610      	mov	r0, r2
 80044ae:	4619      	mov	r1, r3
 80044b0:	f7fc fb54 	bl	8000b5c <__aeabi_d2iz>
 80044b4:	4601      	mov	r1, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	613a      	str	r2, [r7, #16]
 80044bc:	b2ca      	uxtb	r2, r1
 80044be:	3318      	adds	r3, #24
 80044c0:	443b      	add	r3, r7
 80044c2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	613a      	str	r2, [r7, #16]
 80044cc:	3318      	adds	r3, #24
 80044ce:	443b      	add	r3, r7
 80044d0:	2200      	movs	r2, #0
 80044d2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1c5a      	adds	r2, r3, #1
 80044da:	613a      	str	r2, [r7, #16]
 80044dc:	3318      	adds	r3, #24
 80044de:	443b      	add	r3, r7
 80044e0:	2200      	movs	r2, #0
 80044e2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80044e6:	f107 0208 	add.w	r2, r7, #8
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	4413      	add	r3, r2
 80044ee:	2200      	movs	r2, #0
 80044f0:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80044f2:	f107 0108 	add.w	r1, r7, #8
 80044f6:	2300      	movs	r3, #0
 80044f8:	2208      	movs	r2, #8
 80044fa:	f240 6001 	movw	r0, #1537	; 0x601
 80044fe:	f7fe ff51 	bl	80033a4 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8004502:	2064      	movs	r0, #100	; 0x64
 8004504:	f001 f8f2 	bl	80056ec <HAL_Delay>
    for(int i=0;i<2;i++)
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	3301      	adds	r3, #1
 800450c:	617b      	str	r3, [r7, #20]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	2b01      	cmp	r3, #1
 8004512:	dd9d      	ble.n	8004450 <settingMaxCurrent+0x10>
    }
}
 8004514:	bf00      	nop
 8004516:	bf00      	nop
 8004518:	3718      	adds	r7, #24
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	40240000 	.word	0x40240000

08004524 <settingHallOffset>:

void settingHallOffset(int16_t degree)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	4603      	mov	r3, r0
 800452c:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 800452e:	2300      	movs	r3, #0
 8004530:	617b      	str	r3, [r7, #20]
 8004532:	e055      	b.n	80045e0 <settingHallOffset+0xbc>
    {
        int index = 0;
 8004534:	2300      	movs	r3, #0
 8004536:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1c5a      	adds	r2, r3, #1
 800453c:	613a      	str	r2, [r7, #16]
 800453e:	3318      	adds	r3, #24
 8004540:	443b      	add	r3, r7
 8004542:	222b      	movs	r2, #43	; 0x2b
 8004544:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x11;
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	1c5a      	adds	r2, r3, #1
 800454c:	613a      	str	r2, [r7, #16]
 800454e:	3318      	adds	r3, #24
 8004550:	443b      	add	r3, r7
 8004552:	2211      	movs	r2, #17
 8004554:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	1c5a      	adds	r2, r3, #1
 800455c:	613a      	str	r2, [r7, #16]
 800455e:	3318      	adds	r3, #24
 8004560:	443b      	add	r3, r7
 8004562:	2220      	movs	r2, #32
 8004564:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	b2da      	uxtb	r2, r3
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1c59      	adds	r1, r3, #1
 8004570:	6139      	str	r1, [r7, #16]
 8004572:	3201      	adds	r2, #1
 8004574:	b2d2      	uxtb	r2, r2
 8004576:	3318      	adds	r3, #24
 8004578:	443b      	add	r3, r7
 800457a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree & 0xff);
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	613a      	str	r2, [r7, #16]
 8004584:	88fa      	ldrh	r2, [r7, #6]
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	3318      	adds	r3, #24
 800458a:	443b      	add	r3, r7
 800458c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree>>8) & 0xff;
 8004590:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004594:	121b      	asrs	r3, r3, #8
 8004596:	b219      	sxth	r1, r3
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	1c5a      	adds	r2, r3, #1
 800459c:	613a      	str	r2, [r7, #16]
 800459e:	b2ca      	uxtb	r2, r1
 80045a0:	3318      	adds	r3, #24
 80045a2:	443b      	add	r3, r7
 80045a4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1c5a      	adds	r2, r3, #1
 80045ac:	613a      	str	r2, [r7, #16]
 80045ae:	3318      	adds	r3, #24
 80045b0:	443b      	add	r3, r7
 80045b2:	2200      	movs	r2, #0
 80045b4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80045b8:	f107 0208 	add.w	r2, r7, #8
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	4413      	add	r3, r2
 80045c0:	2200      	movs	r2, #0
 80045c2:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80045c4:	f107 0108 	add.w	r1, r7, #8
 80045c8:	2300      	movs	r3, #0
 80045ca:	2208      	movs	r2, #8
 80045cc:	f240 6001 	movw	r0, #1537	; 0x601
 80045d0:	f7fe fee8 	bl	80033a4 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80045d4:	2064      	movs	r0, #100	; 0x64
 80045d6:	f001 f889 	bl	80056ec <HAL_Delay>
    for(int i=0;i<2;i++)
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	3301      	adds	r3, #1
 80045de:	617b      	str	r3, [r7, #20]
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	dda6      	ble.n	8004534 <settingHallOffset+0x10>
    }
}
 80045e6:	bf00      	nop
 80045e8:	bf00      	nop
 80045ea:	3718      	adds	r7, #24
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <save>:

void save()
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80045f6:	2300      	movs	r3, #0
 80045f8:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	60fa      	str	r2, [r7, #12]
 8004600:	3310      	adds	r3, #16
 8004602:	443b      	add	r3, r7
 8004604:	222b      	movs	r2, #43	; 0x2b
 8004606:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x10;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	1c5a      	adds	r2, r3, #1
 800460e:	60fa      	str	r2, [r7, #12]
 8004610:	3310      	adds	r3, #16
 8004612:	443b      	add	r3, r7
 8004614:	2210      	movs	r2, #16
 8004616:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	1c5a      	adds	r2, r3, #1
 800461e:	60fa      	str	r2, [r7, #12]
 8004620:	3310      	adds	r3, #16
 8004622:	443b      	add	r3, r7
 8004624:	2220      	movs	r2, #32
 8004626:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	60fa      	str	r2, [r7, #12]
 8004630:	3310      	adds	r3, #16
 8004632:	443b      	add	r3, r7
 8004634:	2200      	movs	r2, #0
 8004636:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	1c5a      	adds	r2, r3, #1
 800463e:	60fa      	str	r2, [r7, #12]
 8004640:	3310      	adds	r3, #16
 8004642:	443b      	add	r3, r7
 8004644:	2201      	movs	r2, #1
 8004646:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	1c5a      	adds	r2, r3, #1
 800464e:	60fa      	str	r2, [r7, #12]
 8004650:	3310      	adds	r3, #16
 8004652:	443b      	add	r3, r7
 8004654:	2200      	movs	r2, #0
 8004656:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	60fa      	str	r2, [r7, #12]
 8004660:	3310      	adds	r3, #16
 8004662:	443b      	add	r3, r7
 8004664:	2200      	movs	r2, #0
 8004666:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800466a:	1d3a      	adds	r2, r7, #4
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4413      	add	r3, r2
 8004670:	2200      	movs	r2, #0
 8004672:	701a      	strb	r2, [r3, #0]
    index = 0;
 8004674:	2300      	movs	r3, #0
 8004676:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004678:	1d39      	adds	r1, r7, #4
 800467a:	2300      	movs	r3, #0
 800467c:	2208      	movs	r2, #8
 800467e:	f240 6001 	movw	r0, #1537	; 0x601
 8004682:	f7fe fe8f 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8004686:	2064      	movs	r0, #100	; 0x64
 8004688:	f001 f830 	bl	80056ec <HAL_Delay>
}
 800468c:	bf00      	nop
 800468e:	3710      	adds	r7, #16
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <startMotor>:



void startMotor()
{
 8004694:	b580      	push	{r7, lr}
 8004696:	af00      	add	r7, sp, #0
    enable();
 8004698:	f000 f806 	bl	80046a8 <enable>
    velocityMode();
 800469c:	f7ff fc45 	bl	8003f2a <velocityMode>
    synchronousMode();
 80046a0:	f7ff fc93 	bl	8003fca <synchronousMode>
}
 80046a4:	bf00      	nop
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <enable>:

void enable()
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
    char buf[8];
    char seq[4] = {0x00,0x06,0x07,0x0f};
 80046ae:	4b2f      	ldr	r3, [pc, #188]	; (800476c <enable+0xc4>)
 80046b0:	607b      	str	r3, [r7, #4]
    for(int i =0;i<4;i++)
 80046b2:	2300      	movs	r3, #0
 80046b4:	617b      	str	r3, [r7, #20]
 80046b6:	e050      	b.n	800475a <enable+0xb2>
    {
        int index = 0;
 80046b8:	2300      	movs	r3, #0
 80046ba:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	1c5a      	adds	r2, r3, #1
 80046c0:	613a      	str	r2, [r7, #16]
 80046c2:	3318      	adds	r3, #24
 80046c4:	443b      	add	r3, r7
 80046c6:	222b      	movs	r2, #43	; 0x2b
 80046c8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x40;
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	1c5a      	adds	r2, r3, #1
 80046d0:	613a      	str	r2, [r7, #16]
 80046d2:	3318      	adds	r3, #24
 80046d4:	443b      	add	r3, r7
 80046d6:	2240      	movs	r2, #64	; 0x40
 80046d8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x60;
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1c5a      	adds	r2, r3, #1
 80046e0:	613a      	str	r2, [r7, #16]
 80046e2:	3318      	adds	r3, #24
 80046e4:	443b      	add	r3, r7
 80046e6:	2260      	movs	r2, #96	; 0x60
 80046e8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	1c5a      	adds	r2, r3, #1
 80046f0:	613a      	str	r2, [r7, #16]
 80046f2:	3318      	adds	r3, #24
 80046f4:	443b      	add	r3, r7
 80046f6:	2200      	movs	r2, #0
 80046f8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = seq[i];
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	1c5a      	adds	r2, r3, #1
 8004700:	613a      	str	r2, [r7, #16]
 8004702:	1d39      	adds	r1, r7, #4
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	440a      	add	r2, r1
 8004708:	7812      	ldrb	r2, [r2, #0]
 800470a:	3318      	adds	r3, #24
 800470c:	443b      	add	r3, r7
 800470e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1c5a      	adds	r2, r3, #1
 8004716:	613a      	str	r2, [r7, #16]
 8004718:	3318      	adds	r3, #24
 800471a:	443b      	add	r3, r7
 800471c:	2200      	movs	r2, #0
 800471e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1c5a      	adds	r2, r3, #1
 8004726:	613a      	str	r2, [r7, #16]
 8004728:	3318      	adds	r3, #24
 800472a:	443b      	add	r3, r7
 800472c:	2200      	movs	r2, #0
 800472e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004732:	f107 0208 	add.w	r2, r7, #8
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	4413      	add	r3, r2
 800473a:	2200      	movs	r2, #0
 800473c:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800473e:	f107 0108 	add.w	r1, r7, #8
 8004742:	2300      	movs	r3, #0
 8004744:	2208      	movs	r2, #8
 8004746:	f240 6001 	movw	r0, #1537	; 0x601
 800474a:	f7fe fe2b 	bl	80033a4 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800474e:	2064      	movs	r0, #100	; 0x64
 8004750:	f000 ffcc 	bl	80056ec <HAL_Delay>
    for(int i =0;i<4;i++)
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	3301      	adds	r3, #1
 8004758:	617b      	str	r3, [r7, #20]
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	2b03      	cmp	r3, #3
 800475e:	ddab      	ble.n	80046b8 <enable+0x10>
    }
}
 8004760:	bf00      	nop
 8004762:	bf00      	nop
 8004764:	3718      	adds	r7, #24
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	0f070600 	.word	0x0f070600

08004770 <disable>:

void disable()
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8004776:	2300      	movs	r3, #0
 8004778:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	1c5a      	adds	r2, r3, #1
 800477e:	60fa      	str	r2, [r7, #12]
 8004780:	3310      	adds	r3, #16
 8004782:	443b      	add	r3, r7
 8004784:	222b      	movs	r2, #43	; 0x2b
 8004786:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	1c5a      	adds	r2, r3, #1
 800478e:	60fa      	str	r2, [r7, #12]
 8004790:	3310      	adds	r3, #16
 8004792:	443b      	add	r3, r7
 8004794:	2240      	movs	r2, #64	; 0x40
 8004796:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	60fa      	str	r2, [r7, #12]
 80047a0:	3310      	adds	r3, #16
 80047a2:	443b      	add	r3, r7
 80047a4:	2260      	movs	r2, #96	; 0x60
 80047a6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	1c5a      	adds	r2, r3, #1
 80047ae:	60fa      	str	r2, [r7, #12]
 80047b0:	3310      	adds	r3, #16
 80047b2:	443b      	add	r3, r7
 80047b4:	2200      	movs	r2, #0
 80047b6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	60fa      	str	r2, [r7, #12]
 80047c0:	3310      	adds	r3, #16
 80047c2:	443b      	add	r3, r7
 80047c4:	2200      	movs	r2, #0
 80047c6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	1c5a      	adds	r2, r3, #1
 80047ce:	60fa      	str	r2, [r7, #12]
 80047d0:	3310      	adds	r3, #16
 80047d2:	443b      	add	r3, r7
 80047d4:	2200      	movs	r2, #0
 80047d6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	1c5a      	adds	r2, r3, #1
 80047de:	60fa      	str	r2, [r7, #12]
 80047e0:	3310      	adds	r3, #16
 80047e2:	443b      	add	r3, r7
 80047e4:	2200      	movs	r2, #0
 80047e6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80047ea:	1d3a      	adds	r2, r7, #4
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4413      	add	r3, r2
 80047f0:	2200      	movs	r2, #0
 80047f2:	701a      	strb	r2, [r3, #0]
    index = 0;
 80047f4:	2300      	movs	r3, #0
 80047f6:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80047f8:	1d39      	adds	r1, r7, #4
 80047fa:	2300      	movs	r3, #0
 80047fc:	2208      	movs	r2, #8
 80047fe:	f240 6001 	movw	r0, #1537	; 0x601
 8004802:	f7fe fdcf 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8004806:	2064      	movs	r0, #100	; 0x64
 8004808:	f000 ff70 	bl	80056ec <HAL_Delay>
}
 800480c:	bf00      	nop
 800480e:	3710      	adds	r7, #16
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <reset>:

void reset()
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 800481a:	2300      	movs	r3, #0
 800481c:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	1c5a      	adds	r2, r3, #1
 8004822:	60fa      	str	r2, [r7, #12]
 8004824:	3310      	adds	r3, #16
 8004826:	443b      	add	r3, r7
 8004828:	222b      	movs	r2, #43	; 0x2b
 800482a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	1c5a      	adds	r2, r3, #1
 8004832:	60fa      	str	r2, [r7, #12]
 8004834:	3310      	adds	r3, #16
 8004836:	443b      	add	r3, r7
 8004838:	2240      	movs	r2, #64	; 0x40
 800483a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	1c5a      	adds	r2, r3, #1
 8004842:	60fa      	str	r2, [r7, #12]
 8004844:	3310      	adds	r3, #16
 8004846:	443b      	add	r3, r7
 8004848:	2260      	movs	r2, #96	; 0x60
 800484a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	1c5a      	adds	r2, r3, #1
 8004852:	60fa      	str	r2, [r7, #12]
 8004854:	3310      	adds	r3, #16
 8004856:	443b      	add	r3, r7
 8004858:	2200      	movs	r2, #0
 800485a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x80;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	60fa      	str	r2, [r7, #12]
 8004864:	3310      	adds	r3, #16
 8004866:	443b      	add	r3, r7
 8004868:	2280      	movs	r2, #128	; 0x80
 800486a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	1c5a      	adds	r2, r3, #1
 8004872:	60fa      	str	r2, [r7, #12]
 8004874:	3310      	adds	r3, #16
 8004876:	443b      	add	r3, r7
 8004878:	2200      	movs	r2, #0
 800487a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	1c5a      	adds	r2, r3, #1
 8004882:	60fa      	str	r2, [r7, #12]
 8004884:	3310      	adds	r3, #16
 8004886:	443b      	add	r3, r7
 8004888:	2200      	movs	r2, #0
 800488a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800488e:	1d3a      	adds	r2, r7, #4
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4413      	add	r3, r2
 8004894:	2200      	movs	r2, #0
 8004896:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004898:	1d39      	adds	r1, r7, #4
 800489a:	2300      	movs	r3, #0
 800489c:	2208      	movs	r2, #8
 800489e:	f240 6001 	movw	r0, #1537	; 0x601
 80048a2:	f7fe fd7f 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80048a6:	2064      	movs	r0, #100	; 0x64
 80048a8:	f000 ff20 	bl	80056ec <HAL_Delay>
}
 80048ac:	bf00      	nop
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <reqEnc>:

void reqEnc()
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80048ba:	2300      	movs	r3, #0
 80048bc:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	1c5a      	adds	r2, r3, #1
 80048c2:	60fa      	str	r2, [r7, #12]
 80048c4:	3310      	adds	r3, #16
 80048c6:	443b      	add	r3, r7
 80048c8:	2240      	movs	r2, #64	; 0x40
 80048ca:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x6c;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	1c5a      	adds	r2, r3, #1
 80048d2:	60fa      	str	r2, [r7, #12]
 80048d4:	3310      	adds	r3, #16
 80048d6:	443b      	add	r3, r7
 80048d8:	226c      	movs	r2, #108	; 0x6c
 80048da:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	1c5a      	adds	r2, r3, #1
 80048e2:	60fa      	str	r2, [r7, #12]
 80048e4:	3310      	adds	r3, #16
 80048e6:	443b      	add	r3, r7
 80048e8:	2260      	movs	r2, #96	; 0x60
 80048ea:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	1c5a      	adds	r2, r3, #1
 80048f2:	60fa      	str	r2, [r7, #12]
 80048f4:	3310      	adds	r3, #16
 80048f6:	443b      	add	r3, r7
 80048f8:	2203      	movs	r2, #3
 80048fa:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	60fa      	str	r2, [r7, #12]
 8004904:	3310      	adds	r3, #16
 8004906:	443b      	add	r3, r7
 8004908:	2200      	movs	r2, #0
 800490a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	1c5a      	adds	r2, r3, #1
 8004912:	60fa      	str	r2, [r7, #12]
 8004914:	3310      	adds	r3, #16
 8004916:	443b      	add	r3, r7
 8004918:	2200      	movs	r2, #0
 800491a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	1c5a      	adds	r2, r3, #1
 8004922:	60fa      	str	r2, [r7, #12]
 8004924:	3310      	adds	r3, #16
 8004926:	443b      	add	r3, r7
 8004928:	2200      	movs	r2, #0
 800492a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800492e:	1d3a      	adds	r2, r7, #4
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	4413      	add	r3, r2
 8004934:	2200      	movs	r2, #0
 8004936:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004938:	1d39      	adds	r1, r7, #4
 800493a:	2300      	movs	r3, #0
 800493c:	2208      	movs	r2, #8
 800493e:	f240 6001 	movw	r0, #1537	; 0x601
 8004942:	f7fe fd2f 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 8004946:	bf00      	nop
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <reqState>:

void reqState()
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b084      	sub	sp, #16
 8004952:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8004954:	2300      	movs	r3, #0
 8004956:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	1c5a      	adds	r2, r3, #1
 800495c:	60fa      	str	r2, [r7, #12]
 800495e:	3310      	adds	r3, #16
 8004960:	443b      	add	r3, r7
 8004962:	2240      	movs	r2, #64	; 0x40
 8004964:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x3f;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	1c5a      	adds	r2, r3, #1
 800496c:	60fa      	str	r2, [r7, #12]
 800496e:	3310      	adds	r3, #16
 8004970:	443b      	add	r3, r7
 8004972:	223f      	movs	r2, #63	; 0x3f
 8004974:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	60fa      	str	r2, [r7, #12]
 800497e:	3310      	adds	r3, #16
 8004980:	443b      	add	r3, r7
 8004982:	2260      	movs	r2, #96	; 0x60
 8004984:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	60fa      	str	r2, [r7, #12]
 800498e:	3310      	adds	r3, #16
 8004990:	443b      	add	r3, r7
 8004992:	2200      	movs	r2, #0
 8004994:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	1c5a      	adds	r2, r3, #1
 800499c:	60fa      	str	r2, [r7, #12]
 800499e:	3310      	adds	r3, #16
 80049a0:	443b      	add	r3, r7
 80049a2:	2200      	movs	r2, #0
 80049a4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	1c5a      	adds	r2, r3, #1
 80049ac:	60fa      	str	r2, [r7, #12]
 80049ae:	3310      	adds	r3, #16
 80049b0:	443b      	add	r3, r7
 80049b2:	2200      	movs	r2, #0
 80049b4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	1c5a      	adds	r2, r3, #1
 80049bc:	60fa      	str	r2, [r7, #12]
 80049be:	3310      	adds	r3, #16
 80049c0:	443b      	add	r3, r7
 80049c2:	2200      	movs	r2, #0
 80049c4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80049c8:	1d3a      	adds	r2, r7, #4
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	4413      	add	r3, r2
 80049ce:	2200      	movs	r2, #0
 80049d0:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80049d2:	1d39      	adds	r1, r7, #4
 80049d4:	2300      	movs	r3, #0
 80049d6:	2208      	movs	r2, #8
 80049d8:	f240 6001 	movw	r0, #1537	; 0x601
 80049dc:	f7fe fce2 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 80049e0:	bf00      	nop
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <control>:

void control(int16_t lrpm,int16_t rrpm)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	4603      	mov	r3, r0
 80049f0:	460a      	mov	r2, r1
 80049f2:	80fb      	strh	r3, [r7, #6]
 80049f4:	4613      	mov	r3, r2
 80049f6:	80bb      	strh	r3, [r7, #4]
    lrpm = -1*lrpm;
 80049f8:	88fb      	ldrh	r3, [r7, #6]
 80049fa:	425b      	negs	r3, r3
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 8004a00:	2300      	movs	r3, #0
 8004a02:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x23;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	1c5a      	adds	r2, r3, #1
 8004a08:	617a      	str	r2, [r7, #20]
 8004a0a:	3318      	adds	r3, #24
 8004a0c:	443b      	add	r3, r7
 8004a0e:	2223      	movs	r2, #35	; 0x23
 8004a10:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0xff;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	1c5a      	adds	r2, r3, #1
 8004a18:	617a      	str	r2, [r7, #20]
 8004a1a:	3318      	adds	r3, #24
 8004a1c:	443b      	add	r3, r7
 8004a1e:	22ff      	movs	r2, #255	; 0xff
 8004a20:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	1c5a      	adds	r2, r3, #1
 8004a28:	617a      	str	r2, [r7, #20]
 8004a2a:	3318      	adds	r3, #24
 8004a2c:	443b      	add	r3, r7
 8004a2e:	2260      	movs	r2, #96	; 0x60
 8004a30:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	1c5a      	adds	r2, r3, #1
 8004a38:	617a      	str	r2, [r7, #20]
 8004a3a:	3318      	adds	r3, #24
 8004a3c:	443b      	add	r3, r7
 8004a3e:	2203      	movs	r2, #3
 8004a40:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm & 0xff);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	1c5a      	adds	r2, r3, #1
 8004a48:	617a      	str	r2, [r7, #20]
 8004a4a:	88fa      	ldrh	r2, [r7, #6]
 8004a4c:	b2d2      	uxtb	r2, r2
 8004a4e:	3318      	adds	r3, #24
 8004a50:	443b      	add	r3, r7
 8004a52:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm>>8) & 0xff;
 8004a56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a5a:	121b      	asrs	r3, r3, #8
 8004a5c:	b219      	sxth	r1, r3
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	1c5a      	adds	r2, r3, #1
 8004a62:	617a      	str	r2, [r7, #20]
 8004a64:	b2ca      	uxtb	r2, r1
 8004a66:	3318      	adds	r3, #24
 8004a68:	443b      	add	r3, r7
 8004a6a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = rrpm & 0xff;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	1c5a      	adds	r2, r3, #1
 8004a72:	617a      	str	r2, [r7, #20]
 8004a74:	88ba      	ldrh	r2, [r7, #4]
 8004a76:	b2d2      	uxtb	r2, r2
 8004a78:	3318      	adds	r3, #24
 8004a7a:	443b      	add	r3, r7
 8004a7c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = (rrpm>>8) & 0xff;
 8004a80:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004a84:	121b      	asrs	r3, r3, #8
 8004a86:	b21b      	sxth	r3, r3
 8004a88:	b2d9      	uxtb	r1, r3
 8004a8a:	f107 020c 	add.w	r2, r7, #12
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	4413      	add	r3, r2
 8004a92:	460a      	mov	r2, r1
 8004a94:	701a      	strb	r2, [r3, #0]
    printf("hihi swv\n");
 8004a96:	4807      	ldr	r0, [pc, #28]	; (8004ab4 <control+0xcc>)
 8004a98:	f005 fcac 	bl	800a3f4 <puts>
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004a9c:	f107 010c 	add.w	r1, r7, #12
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	2208      	movs	r2, #8
 8004aa4:	f240 6001 	movw	r0, #1537	; 0x601
 8004aa8:	f7fe fc7c 	bl	80033a4 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 8004aac:	bf00      	nop
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	0800b434 	.word	0x0800b434

08004ab8 <settingKP>:

void settingKP(int16_t kp)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	4603      	mov	r3, r0
 8004ac0:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	617b      	str	r3, [r7, #20]
 8004ac6:	e055      	b.n	8004b74 <settingKP+0xbc>
    {
        int index = 0;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1d;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	613a      	str	r2, [r7, #16]
 8004ad2:	3318      	adds	r3, #24
 8004ad4:	443b      	add	r3, r7
 8004ad6:	221d      	movs	r2, #29
 8004ad8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	1c5a      	adds	r2, r3, #1
 8004ae0:	613a      	str	r2, [r7, #16]
 8004ae2:	3318      	adds	r3, #24
 8004ae4:	443b      	add	r3, r7
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	1c5a      	adds	r2, r3, #1
 8004af0:	613a      	str	r2, [r7, #16]
 8004af2:	3318      	adds	r3, #24
 8004af4:	443b      	add	r3, r7
 8004af6:	2220      	movs	r2, #32
 8004af8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	b2da      	uxtb	r2, r3
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1c59      	adds	r1, r3, #1
 8004b04:	6139      	str	r1, [r7, #16]
 8004b06:	3201      	adds	r2, #1
 8004b08:	b2d2      	uxtb	r2, r2
 8004b0a:	3318      	adds	r3, #24
 8004b0c:	443b      	add	r3, r7
 8004b0e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp & 0xff);
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	1c5a      	adds	r2, r3, #1
 8004b16:	613a      	str	r2, [r7, #16]
 8004b18:	88fa      	ldrh	r2, [r7, #6]
 8004b1a:	b2d2      	uxtb	r2, r2
 8004b1c:	3318      	adds	r3, #24
 8004b1e:	443b      	add	r3, r7
 8004b20:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp>>8) & 0xff;
 8004b24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b28:	121b      	asrs	r3, r3, #8
 8004b2a:	b219      	sxth	r1, r3
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	1c5a      	adds	r2, r3, #1
 8004b30:	613a      	str	r2, [r7, #16]
 8004b32:	b2ca      	uxtb	r2, r1
 8004b34:	3318      	adds	r3, #24
 8004b36:	443b      	add	r3, r7
 8004b38:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	1c5a      	adds	r2, r3, #1
 8004b40:	613a      	str	r2, [r7, #16]
 8004b42:	3318      	adds	r3, #24
 8004b44:	443b      	add	r3, r7
 8004b46:	2200      	movs	r2, #0
 8004b48:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004b4c:	f107 0208 	add.w	r2, r7, #8
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	4413      	add	r3, r2
 8004b54:	2200      	movs	r2, #0
 8004b56:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004b58:	f107 0108 	add.w	r1, r7, #8
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	2208      	movs	r2, #8
 8004b60:	f240 6001 	movw	r0, #1537	; 0x601
 8004b64:	f7fe fc1e 	bl	80033a4 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(1c0);
        HAL_Delay(100);
 8004b68:	2064      	movs	r0, #100	; 0x64
 8004b6a:	f000 fdbf 	bl	80056ec <HAL_Delay>
    for(int i=0;i<2;i++)
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	3301      	adds	r3, #1
 8004b72:	617b      	str	r3, [r7, #20]
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	dda6      	ble.n	8004ac8 <settingKP+0x10>
    }
}
 8004b7a:	bf00      	nop
 8004b7c:	bf00      	nop
 8004b7e:	3718      	adds	r7, #24
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <settingKI>:

void settingKI(int16_t ki)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8004b8e:	2300      	movs	r3, #0
 8004b90:	617b      	str	r3, [r7, #20]
 8004b92:	e055      	b.n	8004c40 <settingKI+0xbc>
    {
        int index = 0;
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1e;
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	1c5a      	adds	r2, r3, #1
 8004b9c:	613a      	str	r2, [r7, #16]
 8004b9e:	3318      	adds	r3, #24
 8004ba0:	443b      	add	r3, r7
 8004ba2:	221e      	movs	r2, #30
 8004ba4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	613a      	str	r2, [r7, #16]
 8004bae:	3318      	adds	r3, #24
 8004bb0:	443b      	add	r3, r7
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	613a      	str	r2, [r7, #16]
 8004bbe:	3318      	adds	r3, #24
 8004bc0:	443b      	add	r3, r7
 8004bc2:	2220      	movs	r2, #32
 8004bc4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	b2da      	uxtb	r2, r3
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	1c59      	adds	r1, r3, #1
 8004bd0:	6139      	str	r1, [r7, #16]
 8004bd2:	3201      	adds	r2, #1
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	3318      	adds	r3, #24
 8004bd8:	443b      	add	r3, r7
 8004bda:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki & 0xff);
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1c5a      	adds	r2, r3, #1
 8004be2:	613a      	str	r2, [r7, #16]
 8004be4:	88fa      	ldrh	r2, [r7, #6]
 8004be6:	b2d2      	uxtb	r2, r2
 8004be8:	3318      	adds	r3, #24
 8004bea:	443b      	add	r3, r7
 8004bec:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki>>8) & 0xff;
 8004bf0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004bf4:	121b      	asrs	r3, r3, #8
 8004bf6:	b219      	sxth	r1, r3
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1c5a      	adds	r2, r3, #1
 8004bfc:	613a      	str	r2, [r7, #16]
 8004bfe:	b2ca      	uxtb	r2, r1
 8004c00:	3318      	adds	r3, #24
 8004c02:	443b      	add	r3, r7
 8004c04:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	1c5a      	adds	r2, r3, #1
 8004c0c:	613a      	str	r2, [r7, #16]
 8004c0e:	3318      	adds	r3, #24
 8004c10:	443b      	add	r3, r7
 8004c12:	2200      	movs	r2, #0
 8004c14:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004c18:	f107 0208 	add.w	r2, r7, #8
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	4413      	add	r3, r2
 8004c20:	2200      	movs	r2, #0
 8004c22:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004c24:	f107 0108 	add.w	r1, r7, #8
 8004c28:	2300      	movs	r3, #0
 8004c2a:	2208      	movs	r2, #8
 8004c2c:	f240 6001 	movw	r0, #1537	; 0x601
 8004c30:	f7fe fbb8 	bl	80033a4 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8004c34:	2064      	movs	r0, #100	; 0x64
 8004c36:	f000 fd59 	bl	80056ec <HAL_Delay>
    for(int i=0;i<2;i++)
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	dda6      	ble.n	8004b94 <settingKI+0x10>
    }
}
 8004c46:	bf00      	nop
 8004c48:	bf00      	nop
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <settingMotor>:
void settingMotor()
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	af00      	add	r7, sp, #0
    settingEnc(ENC_RESOLUTION);
 8004c54:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c58:	f7ff fa07 	bl	800406a <settingEnc>
    settingPole(POLE_PAIR);
 8004c5c:	200a      	movs	r0, #10
 8004c5e:	f7ff fa6a 	bl	8004136 <settingPole>
    settingBreak(BREAK_OPTION);
 8004c62:	2001      	movs	r0, #1
 8004c64:	f7ff facd 	bl	8004202 <settingBreak>
    settingMaxRPM(MAX_RPM);
 8004c68:	20c8      	movs	r0, #200	; 0xc8
 8004c6a:	f7ff fb1e 	bl	80042aa <settingMaxRPM>
    settingRatedCurrent(RATED_CURRENT);
 8004c6e:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8004ca0 <settingMotor+0x50>
 8004c72:	f7ff fb73 	bl	800435c <settingRatedCurrent>
    settingMaxCurrent(MAX_CURRENT);
 8004c76:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8004ca8 <settingMotor+0x58>
 8004c7a:	f7ff fbe1 	bl	8004440 <settingMaxCurrent>
    settingHallOffset(HALL_OFFSET);
 8004c7e:	20f0      	movs	r0, #240	; 0xf0
 8004c80:	f7ff fc50 	bl	8004524 <settingHallOffset>
    settingKP(KP_GAIN);
 8004c84:	f240 2026 	movw	r0, #550	; 0x226
 8004c88:	f7ff ff16 	bl	8004ab8 <settingKP>
    settingKI(KI_GAIN);
 8004c8c:	206e      	movs	r0, #110	; 0x6e
 8004c8e:	f7ff ff79 	bl	8004b84 <settingKI>
    save();
 8004c92:	f7ff fcad 	bl	80045f0 <save>
}
 8004c96:	bf00      	nop
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	f3af 8000 	nop.w
 8004ca0:	00000000 	.word	0x00000000
 8004ca4:	40200000 	.word	0x40200000
 8004ca8:	00000000 	.word	0x00000000
 8004cac:	40300000 	.word	0x40300000

08004cb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004cb6:	4b0f      	ldr	r3, [pc, #60]	; (8004cf4 <HAL_MspInit+0x44>)
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cba:	4a0e      	ldr	r2, [pc, #56]	; (8004cf4 <HAL_MspInit+0x44>)
 8004cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8004cc2:	4b0c      	ldr	r3, [pc, #48]	; (8004cf4 <HAL_MspInit+0x44>)
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cca:	607b      	str	r3, [r7, #4]
 8004ccc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cce:	4b09      	ldr	r3, [pc, #36]	; (8004cf4 <HAL_MspInit+0x44>)
 8004cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cd2:	4a08      	ldr	r2, [pc, #32]	; (8004cf4 <HAL_MspInit+0x44>)
 8004cd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cd8:	6453      	str	r3, [r2, #68]	; 0x44
 8004cda:	4b06      	ldr	r3, [pc, #24]	; (8004cf4 <HAL_MspInit+0x44>)
 8004cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ce2:	603b      	str	r3, [r7, #0]
 8004ce4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	40023800 	.word	0x40023800

08004cf8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b08a      	sub	sp, #40	; 0x28
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d00:	f107 0314 	add.w	r3, r7, #20
 8004d04:	2200      	movs	r2, #0
 8004d06:	601a      	str	r2, [r3, #0]
 8004d08:	605a      	str	r2, [r3, #4]
 8004d0a:	609a      	str	r2, [r3, #8]
 8004d0c:	60da      	str	r2, [r3, #12]
 8004d0e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a15      	ldr	r2, [pc, #84]	; (8004d6c <HAL_ADC_MspInit+0x74>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d123      	bne.n	8004d62 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004d1a:	4b15      	ldr	r3, [pc, #84]	; (8004d70 <HAL_ADC_MspInit+0x78>)
 8004d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d1e:	4a14      	ldr	r2, [pc, #80]	; (8004d70 <HAL_ADC_MspInit+0x78>)
 8004d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d24:	6453      	str	r3, [r2, #68]	; 0x44
 8004d26:	4b12      	ldr	r3, [pc, #72]	; (8004d70 <HAL_ADC_MspInit+0x78>)
 8004d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d2e:	613b      	str	r3, [r7, #16]
 8004d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d32:	4b0f      	ldr	r3, [pc, #60]	; (8004d70 <HAL_ADC_MspInit+0x78>)
 8004d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d36:	4a0e      	ldr	r2, [pc, #56]	; (8004d70 <HAL_ADC_MspInit+0x78>)
 8004d38:	f043 0301 	orr.w	r3, r3, #1
 8004d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d3e:	4b0c      	ldr	r3, [pc, #48]	; (8004d70 <HAL_ADC_MspInit+0x78>)
 8004d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	60fb      	str	r3, [r7, #12]
 8004d48:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8004d4a:	231e      	movs	r3, #30
 8004d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d52:	2300      	movs	r3, #0
 8004d54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d56:	f107 0314 	add.w	r3, r7, #20
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	4805      	ldr	r0, [pc, #20]	; (8004d74 <HAL_ADC_MspInit+0x7c>)
 8004d5e:	f002 f8f3 	bl	8006f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004d62:	bf00      	nop
 8004d64:	3728      	adds	r7, #40	; 0x28
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	40012000 	.word	0x40012000
 8004d70:	40023800 	.word	0x40023800
 8004d74:	40020000 	.word	0x40020000

08004d78 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08a      	sub	sp, #40	; 0x28
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d80:	f107 0314 	add.w	r3, r7, #20
 8004d84:	2200      	movs	r2, #0
 8004d86:	601a      	str	r2, [r3, #0]
 8004d88:	605a      	str	r2, [r3, #4]
 8004d8a:	609a      	str	r2, [r3, #8]
 8004d8c:	60da      	str	r2, [r3, #12]
 8004d8e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a1b      	ldr	r2, [pc, #108]	; (8004e04 <HAL_CAN_MspInit+0x8c>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d12f      	bne.n	8004dfa <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004d9a:	4b1b      	ldr	r3, [pc, #108]	; (8004e08 <HAL_CAN_MspInit+0x90>)
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9e:	4a1a      	ldr	r2, [pc, #104]	; (8004e08 <HAL_CAN_MspInit+0x90>)
 8004da0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004da4:	6413      	str	r3, [r2, #64]	; 0x40
 8004da6:	4b18      	ldr	r3, [pc, #96]	; (8004e08 <HAL_CAN_MspInit+0x90>)
 8004da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dae:	613b      	str	r3, [r7, #16]
 8004db0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004db2:	4b15      	ldr	r3, [pc, #84]	; (8004e08 <HAL_CAN_MspInit+0x90>)
 8004db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db6:	4a14      	ldr	r2, [pc, #80]	; (8004e08 <HAL_CAN_MspInit+0x90>)
 8004db8:	f043 0308 	orr.w	r3, r3, #8
 8004dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8004dbe:	4b12      	ldr	r3, [pc, #72]	; (8004e08 <HAL_CAN_MspInit+0x90>)
 8004dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc2:	f003 0308 	and.w	r3, r3, #8
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dce:	2302      	movs	r3, #2
 8004dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004dda:	2309      	movs	r3, #9
 8004ddc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004dde:	f107 0314 	add.w	r3, r7, #20
 8004de2:	4619      	mov	r1, r3
 8004de4:	4809      	ldr	r0, [pc, #36]	; (8004e0c <HAL_CAN_MspInit+0x94>)
 8004de6:	f002 f8af 	bl	8006f48 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004dea:	2200      	movs	r2, #0
 8004dec:	2100      	movs	r1, #0
 8004dee:	2014      	movs	r0, #20
 8004df0:	f002 f865 	bl	8006ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004df4:	2014      	movs	r0, #20
 8004df6:	f002 f87e 	bl	8006ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004dfa:	bf00      	nop
 8004dfc:	3728      	adds	r7, #40	; 0x28
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	40006400 	.word	0x40006400
 8004e08:	40023800 	.word	0x40023800
 8004e0c:	40020c00 	.word	0x40020c00

08004e10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b088      	sub	sp, #32
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e20:	d10c      	bne.n	8004e3c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e22:	4b49      	ldr	r3, [pc, #292]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e26:	4a48      	ldr	r2, [pc, #288]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004e28:	f043 0301 	orr.w	r3, r3, #1
 8004e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8004e2e:	4b46      	ldr	r3, [pc, #280]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	61fb      	str	r3, [r7, #28]
 8004e38:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8004e3a:	e080      	b.n	8004f3e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a42      	ldr	r2, [pc, #264]	; (8004f4c <HAL_TIM_Base_MspInit+0x13c>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d114      	bne.n	8004e70 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004e46:	4b40      	ldr	r3, [pc, #256]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4a:	4a3f      	ldr	r2, [pc, #252]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004e4c:	f043 0308 	orr.w	r3, r3, #8
 8004e50:	6413      	str	r3, [r2, #64]	; 0x40
 8004e52:	4b3d      	ldr	r3, [pc, #244]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	61bb      	str	r3, [r7, #24]
 8004e5c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2100      	movs	r1, #0
 8004e62:	2032      	movs	r0, #50	; 0x32
 8004e64:	f002 f82b 	bl	8006ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004e68:	2032      	movs	r0, #50	; 0x32
 8004e6a:	f002 f844 	bl	8006ef6 <HAL_NVIC_EnableIRQ>
}
 8004e6e:	e066      	b.n	8004f3e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM6)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a36      	ldr	r2, [pc, #216]	; (8004f50 <HAL_TIM_Base_MspInit+0x140>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d114      	bne.n	8004ea4 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004e7a:	4b33      	ldr	r3, [pc, #204]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7e:	4a32      	ldr	r2, [pc, #200]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004e80:	f043 0310 	orr.w	r3, r3, #16
 8004e84:	6413      	str	r3, [r2, #64]	; 0x40
 8004e86:	4b30      	ldr	r3, [pc, #192]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8a:	f003 0310 	and.w	r3, r3, #16
 8004e8e:	617b      	str	r3, [r7, #20]
 8004e90:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004e92:	2200      	movs	r2, #0
 8004e94:	2100      	movs	r1, #0
 8004e96:	2036      	movs	r0, #54	; 0x36
 8004e98:	f002 f811 	bl	8006ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004e9c:	2036      	movs	r0, #54	; 0x36
 8004e9e:	f002 f82a 	bl	8006ef6 <HAL_NVIC_EnableIRQ>
}
 8004ea2:	e04c      	b.n	8004f3e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a2a      	ldr	r2, [pc, #168]	; (8004f54 <HAL_TIM_Base_MspInit+0x144>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d114      	bne.n	8004ed8 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004eae:	4b26      	ldr	r3, [pc, #152]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb2:	4a25      	ldr	r2, [pc, #148]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004eb4:	f043 0320 	orr.w	r3, r3, #32
 8004eb8:	6413      	str	r3, [r2, #64]	; 0x40
 8004eba:	4b23      	ldr	r3, [pc, #140]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	613b      	str	r3, [r7, #16]
 8004ec4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	2100      	movs	r1, #0
 8004eca:	2037      	movs	r0, #55	; 0x37
 8004ecc:	f001 fff7 	bl	8006ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004ed0:	2037      	movs	r0, #55	; 0x37
 8004ed2:	f002 f810 	bl	8006ef6 <HAL_NVIC_EnableIRQ>
}
 8004ed6:	e032      	b.n	8004f3e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM9)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a1e      	ldr	r2, [pc, #120]	; (8004f58 <HAL_TIM_Base_MspInit+0x148>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d114      	bne.n	8004f0c <HAL_TIM_Base_MspInit+0xfc>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004ee2:	4b19      	ldr	r3, [pc, #100]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee6:	4a18      	ldr	r2, [pc, #96]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eec:	6453      	str	r3, [r2, #68]	; 0x44
 8004eee:	4b16      	ldr	r3, [pc, #88]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ef6:	60fb      	str	r3, [r7, #12]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004efa:	2200      	movs	r2, #0
 8004efc:	2100      	movs	r1, #0
 8004efe:	2018      	movs	r0, #24
 8004f00:	f001 ffdd 	bl	8006ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004f04:	2018      	movs	r0, #24
 8004f06:	f001 fff6 	bl	8006ef6 <HAL_NVIC_EnableIRQ>
}
 8004f0a:	e018      	b.n	8004f3e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM14)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a12      	ldr	r2, [pc, #72]	; (8004f5c <HAL_TIM_Base_MspInit+0x14c>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d113      	bne.n	8004f3e <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004f16:	4b0c      	ldr	r3, [pc, #48]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1a:	4a0b      	ldr	r2, [pc, #44]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f20:	6413      	str	r3, [r2, #64]	; 0x40
 8004f22:	4b09      	ldr	r3, [pc, #36]	; (8004f48 <HAL_TIM_Base_MspInit+0x138>)
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f2a:	60bb      	str	r3, [r7, #8]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8004f2e:	2200      	movs	r2, #0
 8004f30:	2100      	movs	r1, #0
 8004f32:	202d      	movs	r0, #45	; 0x2d
 8004f34:	f001 ffc3 	bl	8006ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004f38:	202d      	movs	r0, #45	; 0x2d
 8004f3a:	f001 ffdc 	bl	8006ef6 <HAL_NVIC_EnableIRQ>
}
 8004f3e:	bf00      	nop
 8004f40:	3720      	adds	r7, #32
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	40023800 	.word	0x40023800
 8004f4c:	40000c00 	.word	0x40000c00
 8004f50:	40001000 	.word	0x40001000
 8004f54:	40001400 	.word	0x40001400
 8004f58:	40014000 	.word	0x40014000
 8004f5c:	40002000 	.word	0x40002000

08004f60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b088      	sub	sp, #32
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f68:	f107 030c 	add.w	r3, r7, #12
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	601a      	str	r2, [r3, #0]
 8004f70:	605a      	str	r2, [r3, #4]
 8004f72:	609a      	str	r2, [r3, #8]
 8004f74:	60da      	str	r2, [r3, #12]
 8004f76:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f80:	d11b      	bne.n	8004fba <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f82:	4b10      	ldr	r3, [pc, #64]	; (8004fc4 <HAL_TIM_MspPostInit+0x64>)
 8004f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f86:	4a0f      	ldr	r2, [pc, #60]	; (8004fc4 <HAL_TIM_MspPostInit+0x64>)
 8004f88:	f043 0301 	orr.w	r3, r3, #1
 8004f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f8e:	4b0d      	ldr	r3, [pc, #52]	; (8004fc4 <HAL_TIM_MspPostInit+0x64>)
 8004f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	60bb      	str	r3, [r7, #8]
 8004f98:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004f9a:	2320      	movs	r3, #32
 8004f9c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004faa:	2301      	movs	r3, #1
 8004fac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fae:	f107 030c 	add.w	r3, r7, #12
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	4804      	ldr	r0, [pc, #16]	; (8004fc8 <HAL_TIM_MspPostInit+0x68>)
 8004fb6:	f001 ffc7 	bl	8006f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004fba:	bf00      	nop
 8004fbc:	3720      	adds	r7, #32
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	40023800 	.word	0x40023800
 8004fc8:	40020000 	.word	0x40020000

08004fcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b0aa      	sub	sp, #168	; 0xa8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fd4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	605a      	str	r2, [r3, #4]
 8004fde:	609a      	str	r2, [r3, #8]
 8004fe0:	60da      	str	r2, [r3, #12]
 8004fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004fe4:	f107 0310 	add.w	r3, r7, #16
 8004fe8:	2284      	movs	r2, #132	; 0x84
 8004fea:	2100      	movs	r1, #0
 8004fec:	4618      	mov	r0, r3
 8004fee:	f005 f973 	bl	800a2d8 <memset>
  if(huart->Instance==USART1)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a21      	ldr	r2, [pc, #132]	; (800507c <HAL_UART_MspInit+0xb0>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d13a      	bne.n	8005072 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004ffc:	2340      	movs	r3, #64	; 0x40
 8004ffe:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005000:	2300      	movs	r3, #0
 8005002:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005004:	f107 0310 	add.w	r3, r7, #16
 8005008:	4618      	mov	r0, r3
 800500a:	f002 fec7 	bl	8007d9c <HAL_RCCEx_PeriphCLKConfig>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005014:	f7fe ff84 	bl	8003f20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005018:	4b19      	ldr	r3, [pc, #100]	; (8005080 <HAL_UART_MspInit+0xb4>)
 800501a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800501c:	4a18      	ldr	r2, [pc, #96]	; (8005080 <HAL_UART_MspInit+0xb4>)
 800501e:	f043 0310 	orr.w	r3, r3, #16
 8005022:	6453      	str	r3, [r2, #68]	; 0x44
 8005024:	4b16      	ldr	r3, [pc, #88]	; (8005080 <HAL_UART_MspInit+0xb4>)
 8005026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005028:	f003 0310 	and.w	r3, r3, #16
 800502c:	60fb      	str	r3, [r7, #12]
 800502e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005030:	4b13      	ldr	r3, [pc, #76]	; (8005080 <HAL_UART_MspInit+0xb4>)
 8005032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005034:	4a12      	ldr	r2, [pc, #72]	; (8005080 <HAL_UART_MspInit+0xb4>)
 8005036:	f043 0302 	orr.w	r3, r3, #2
 800503a:	6313      	str	r3, [r2, #48]	; 0x30
 800503c:	4b10      	ldr	r3, [pc, #64]	; (8005080 <HAL_UART_MspInit+0xb4>)
 800503e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	60bb      	str	r3, [r7, #8]
 8005046:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005048:	23c0      	movs	r3, #192	; 0xc0
 800504a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800504e:	2302      	movs	r3, #2
 8005050:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005054:	2300      	movs	r3, #0
 8005056:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800505a:	2303      	movs	r3, #3
 800505c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005060:	2307      	movs	r3, #7
 8005062:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005066:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800506a:	4619      	mov	r1, r3
 800506c:	4805      	ldr	r0, [pc, #20]	; (8005084 <HAL_UART_MspInit+0xb8>)
 800506e:	f001 ff6b 	bl	8006f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005072:	bf00      	nop
 8005074:	37a8      	adds	r7, #168	; 0xa8
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	40011000 	.word	0x40011000
 8005080:	40023800 	.word	0x40023800
 8005084:	40020400 	.word	0x40020400

08005088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800508c:	e7fe      	b.n	800508c <NMI_Handler+0x4>

0800508e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800508e:	b480      	push	{r7}
 8005090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005092:	e7fe      	b.n	8005092 <HardFault_Handler+0x4>

08005094 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005094:	b480      	push	{r7}
 8005096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005098:	e7fe      	b.n	8005098 <MemManage_Handler+0x4>

0800509a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800509a:	b480      	push	{r7}
 800509c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800509e:	e7fe      	b.n	800509e <BusFault_Handler+0x4>

080050a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050a0:	b480      	push	{r7}
 80050a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050a4:	e7fe      	b.n	80050a4 <UsageFault_Handler+0x4>

080050a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80050a6:	b480      	push	{r7}
 80050a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80050aa:	bf00      	nop
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050b8:	bf00      	nop
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050c2:	b480      	push	{r7}
 80050c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050c6:	bf00      	nop
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050d4:	f000 faea 	bl	80056ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050d8:	bf00      	nop
 80050da:	bd80      	pop	{r7, pc}

080050dc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80050e0:	4802      	ldr	r0, [pc, #8]	; (80050ec <CAN1_RX0_IRQHandler+0x10>)
 80050e2:	f001 fbbd 	bl	8006860 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80050e6:	bf00      	nop
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	200002dc 	.word	0x200002dc

080050f0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data1_Pin);
 80050f4:	2040      	movs	r0, #64	; 0x40
 80050f6:	f002 f91f 	bl	8007338 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data5_Pin);
 80050fa:	2080      	movs	r0, #128	; 0x80
 80050fc:	f002 f91c 	bl	8007338 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data2_Pin);
 8005100:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005104:	f002 f918 	bl	8007338 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005108:	bf00      	nop
 800510a:	bd80      	pop	{r7, pc}

0800510c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8005110:	4802      	ldr	r0, [pc, #8]	; (800511c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8005112:	f003 fcdb 	bl	8008acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8005116:	bf00      	nop
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	20000434 	.word	0x20000434

08005120 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data3_Pin);
 8005124:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005128:	f002 f906 	bl	8007338 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data6_Pin);
 800512c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005130:	f002 f902 	bl	8007338 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005134:	bf00      	nop
 8005136:	bd80      	pop	{r7, pc}

08005138 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800513c:	4802      	ldr	r0, [pc, #8]	; (8005148 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800513e:	f003 fcc5 	bl	8008acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8005142:	bf00      	nop
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	20000480 	.word	0x20000480

0800514c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005150:	4802      	ldr	r0, [pc, #8]	; (800515c <TIM5_IRQHandler+0x10>)
 8005152:	f003 fcbb 	bl	8008acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005156:	bf00      	nop
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000350 	.word	0x20000350

08005160 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005164:	4802      	ldr	r0, [pc, #8]	; (8005170 <TIM6_DAC_IRQHandler+0x10>)
 8005166:	f003 fcb1 	bl	8008acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800516a:	bf00      	nop
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	2000039c 	.word	0x2000039c

08005174 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005178:	4802      	ldr	r0, [pc, #8]	; (8005184 <TIM7_IRQHandler+0x10>)
 800517a:	f003 fca7 	bl	8008acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800517e:	bf00      	nop
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	200003e8 	.word	0x200003e8

08005188 <EXTI2_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_IRQHandler(void)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(USS_Data4_Pin);
 800518c:	2004      	movs	r0, #4
 800518e:	f002 f8d3 	bl	8007338 <HAL_GPIO_EXTI_IRQHandler>
}
 8005192:	bf00      	nop
 8005194:	bd80      	pop	{r7, pc}

08005196 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
 8005196:	b580      	push	{r7, lr}
 8005198:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(evt_rxpin_Pin);
 800519a:	2001      	movs	r0, #1
 800519c:	f002 f8cc 	bl	8007338 <HAL_GPIO_EXTI_IRQHandler>
}
 80051a0:	bf00      	nop
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051b0:	2300      	movs	r3, #0
 80051b2:	617b      	str	r3, [r7, #20]
 80051b4:	e00a      	b.n	80051cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80051b6:	f3af 8000 	nop.w
 80051ba:	4601      	mov	r1, r0
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	1c5a      	adds	r2, r3, #1
 80051c0:	60ba      	str	r2, [r7, #8]
 80051c2:	b2ca      	uxtb	r2, r1
 80051c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	3301      	adds	r3, #1
 80051ca:	617b      	str	r3, [r7, #20]
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	dbf0      	blt.n	80051b6 <_read+0x12>
	}

return len;
 80051d4:	687b      	ldr	r3, [r7, #4]
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3718      	adds	r7, #24
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <_close>:
	}
	return len;
}

int _close(int file)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
	return -1;
 80051e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr

080051f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80051f6:	b480      	push	{r7}
 80051f8:	b083      	sub	sp, #12
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
 80051fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005206:	605a      	str	r2, [r3, #4]
	return 0;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	370c      	adds	r7, #12
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <_isatty>:

int _isatty(int file)
{
 8005216:	b480      	push	{r7}
 8005218:	b083      	sub	sp, #12
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
	return 1;
 800521e:	2301      	movs	r3, #1
}
 8005220:	4618      	mov	r0, r3
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
	return 0;
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3714      	adds	r7, #20
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
	...

08005248 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005250:	4a14      	ldr	r2, [pc, #80]	; (80052a4 <_sbrk+0x5c>)
 8005252:	4b15      	ldr	r3, [pc, #84]	; (80052a8 <_sbrk+0x60>)
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800525c:	4b13      	ldr	r3, [pc, #76]	; (80052ac <_sbrk+0x64>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d102      	bne.n	800526a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005264:	4b11      	ldr	r3, [pc, #68]	; (80052ac <_sbrk+0x64>)
 8005266:	4a12      	ldr	r2, [pc, #72]	; (80052b0 <_sbrk+0x68>)
 8005268:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800526a:	4b10      	ldr	r3, [pc, #64]	; (80052ac <_sbrk+0x64>)
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4413      	add	r3, r2
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	429a      	cmp	r2, r3
 8005276:	d207      	bcs.n	8005288 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005278:	f005 f804 	bl	800a284 <__errno>
 800527c:	4603      	mov	r3, r0
 800527e:	220c      	movs	r2, #12
 8005280:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005282:	f04f 33ff 	mov.w	r3, #4294967295
 8005286:	e009      	b.n	800529c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005288:	4b08      	ldr	r3, [pc, #32]	; (80052ac <_sbrk+0x64>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800528e:	4b07      	ldr	r3, [pc, #28]	; (80052ac <_sbrk+0x64>)
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4413      	add	r3, r2
 8005296:	4a05      	ldr	r2, [pc, #20]	; (80052ac <_sbrk+0x64>)
 8005298:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800529a:	68fb      	ldr	r3, [r7, #12]
}
 800529c:	4618      	mov	r0, r3
 800529e:	3718      	adds	r7, #24
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	20050000 	.word	0x20050000
 80052a8:	00000400 	.word	0x00000400
 80052ac:	20000550 	.word	0x20000550
 80052b0:	200005a0 	.word	0x200005a0

080052b4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80052b8:	4b06      	ldr	r3, [pc, #24]	; (80052d4 <SystemInit+0x20>)
 80052ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052be:	4a05      	ldr	r2, [pc, #20]	; (80052d4 <SystemInit+0x20>)
 80052c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80052c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80052c8:	bf00      	nop
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	e000ed00 	.word	0xe000ed00

080052d8 <USSn_Trigger>:
extern uint32_t pre_usTick;



void USSn_Trigger(int USSn)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT (&htim5);//uss timer, 200khz
 80052e0:	4848      	ldr	r0, [pc, #288]	; (8005404 <USSn_Trigger+0x12c>)
 80052e2:	f003 f9a3 	bl	800862c <HAL_TIM_Base_Start_IT>
	switch(USSn){
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	3b01      	subs	r3, #1
 80052ea:	2b05      	cmp	r3, #5
 80052ec:	d835      	bhi.n	800535a <USSn_Trigger+0x82>
 80052ee:	a201      	add	r2, pc, #4	; (adr r2, 80052f4 <USSn_Trigger+0x1c>)
 80052f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f4:	0800530d 	.word	0x0800530d
 80052f8:	08005319 	.word	0x08005319
 80052fc:	08005327 	.word	0x08005327
 8005300:	08005335 	.word	0x08005335
 8005304:	08005343 	.word	0x08005343
 8005308:	0800534f 	.word	0x0800534f
		case 1: USS1_Trigger_Set; break;
 800530c:	2201      	movs	r2, #1
 800530e:	2120      	movs	r1, #32
 8005310:	483d      	ldr	r0, [pc, #244]	; (8005408 <USSn_Trigger+0x130>)
 8005312:	f001 ffdd 	bl	80072d0 <HAL_GPIO_WritePin>
 8005316:	e020      	b.n	800535a <USSn_Trigger+0x82>
		case 2: USS2_Trigger_Set; break;
 8005318:	2201      	movs	r2, #1
 800531a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800531e:	483a      	ldr	r0, [pc, #232]	; (8005408 <USSn_Trigger+0x130>)
 8005320:	f001 ffd6 	bl	80072d0 <HAL_GPIO_WritePin>
 8005324:	e019      	b.n	800535a <USSn_Trigger+0x82>
		case 3: USS3_Trigger_Set; break;
 8005326:	2201      	movs	r2, #1
 8005328:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800532c:	4837      	ldr	r0, [pc, #220]	; (800540c <USSn_Trigger+0x134>)
 800532e:	f001 ffcf 	bl	80072d0 <HAL_GPIO_WritePin>
 8005332:	e012      	b.n	800535a <USSn_Trigger+0x82>
		case 4: USS4_Trigger_Set; break;
 8005334:	2201      	movs	r2, #1
 8005336:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800533a:	4834      	ldr	r0, [pc, #208]	; (800540c <USSn_Trigger+0x134>)
 800533c:	f001 ffc8 	bl	80072d0 <HAL_GPIO_WritePin>
 8005340:	e00b      	b.n	800535a <USSn_Trigger+0x82>
		case 5: USS5_Trigger_Set; break;
 8005342:	2201      	movs	r2, #1
 8005344:	2140      	movs	r1, #64	; 0x40
 8005346:	4831      	ldr	r0, [pc, #196]	; (800540c <USSn_Trigger+0x134>)
 8005348:	f001 ffc2 	bl	80072d0 <HAL_GPIO_WritePin>
 800534c:	e005      	b.n	800535a <USSn_Trigger+0x82>
		case 6: USS6_Trigger_Set; break;
 800534e:	2201      	movs	r2, #1
 8005350:	2180      	movs	r1, #128	; 0x80
 8005352:	482f      	ldr	r0, [pc, #188]	; (8005410 <USSn_Trigger+0x138>)
 8005354:	f001 ffbc 	bl	80072d0 <HAL_GPIO_WritePin>
 8005358:	bf00      	nop
	}
	USS_start[USSn-1] = us_Tick;//start uss trigger
 800535a:	4b2e      	ldr	r3, [pc, #184]	; (8005414 <USSn_Trigger+0x13c>)
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	3b01      	subs	r3, #1
 8005362:	4611      	mov	r1, r2
 8005364:	4a2c      	ldr	r2, [pc, #176]	; (8005418 <USSn_Trigger+0x140>)
 8005366:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	pre_usTick = us_Tick;
 800536a:	4b2a      	ldr	r3, [pc, #168]	; (8005414 <USSn_Trigger+0x13c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a2b      	ldr	r2, [pc, #172]	; (800541c <USSn_Trigger+0x144>)
 8005370:	6013      	str	r3, [r2, #0]

	for(int i=0;i<1000;i++){;}//wait about 200us
 8005372:	2300      	movs	r3, #0
 8005374:	60fb      	str	r3, [r7, #12]
 8005376:	e002      	b.n	800537e <USSn_Trigger+0xa6>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	3301      	adds	r3, #1
 800537c:	60fb      	str	r3, [r7, #12]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005384:	dbf8      	blt.n	8005378 <USSn_Trigger+0xa0>

	switch(USSn){
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	3b01      	subs	r3, #1
 800538a:	2b05      	cmp	r3, #5
 800538c:	d835      	bhi.n	80053fa <USSn_Trigger+0x122>
 800538e:	a201      	add	r2, pc, #4	; (adr r2, 8005394 <USSn_Trigger+0xbc>)
 8005390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005394:	080053ad 	.word	0x080053ad
 8005398:	080053b9 	.word	0x080053b9
 800539c:	080053c7 	.word	0x080053c7
 80053a0:	080053d5 	.word	0x080053d5
 80053a4:	080053e3 	.word	0x080053e3
 80053a8:	080053ef 	.word	0x080053ef
		case 1: USS1_Trigger_ReSet; break;
 80053ac:	2200      	movs	r2, #0
 80053ae:	2120      	movs	r1, #32
 80053b0:	4815      	ldr	r0, [pc, #84]	; (8005408 <USSn_Trigger+0x130>)
 80053b2:	f001 ff8d 	bl	80072d0 <HAL_GPIO_WritePin>
 80053b6:	e020      	b.n	80053fa <USSn_Trigger+0x122>
		case 2: USS2_Trigger_ReSet; break;
 80053b8:	2200      	movs	r2, #0
 80053ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80053be:	4812      	ldr	r0, [pc, #72]	; (8005408 <USSn_Trigger+0x130>)
 80053c0:	f001 ff86 	bl	80072d0 <HAL_GPIO_WritePin>
 80053c4:	e019      	b.n	80053fa <USSn_Trigger+0x122>
		case 3: USS3_Trigger_ReSet; break;
 80053c6:	2200      	movs	r2, #0
 80053c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80053cc:	480f      	ldr	r0, [pc, #60]	; (800540c <USSn_Trigger+0x134>)
 80053ce:	f001 ff7f 	bl	80072d0 <HAL_GPIO_WritePin>
 80053d2:	e012      	b.n	80053fa <USSn_Trigger+0x122>
		case 4: USS4_Trigger_ReSet; break;
 80053d4:	2200      	movs	r2, #0
 80053d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053da:	480c      	ldr	r0, [pc, #48]	; (800540c <USSn_Trigger+0x134>)
 80053dc:	f001 ff78 	bl	80072d0 <HAL_GPIO_WritePin>
 80053e0:	e00b      	b.n	80053fa <USSn_Trigger+0x122>
		case 5: USS5_Trigger_ReSet; break;
 80053e2:	2200      	movs	r2, #0
 80053e4:	2140      	movs	r1, #64	; 0x40
 80053e6:	4809      	ldr	r0, [pc, #36]	; (800540c <USSn_Trigger+0x134>)
 80053e8:	f001 ff72 	bl	80072d0 <HAL_GPIO_WritePin>
 80053ec:	e005      	b.n	80053fa <USSn_Trigger+0x122>
		case 6: USS6_Trigger_ReSet; break;
 80053ee:	2200      	movs	r2, #0
 80053f0:	2180      	movs	r1, #128	; 0x80
 80053f2:	4807      	ldr	r0, [pc, #28]	; (8005410 <USSn_Trigger+0x138>)
 80053f4:	f001 ff6c 	bl	80072d0 <HAL_GPIO_WritePin>
 80053f8:	bf00      	nop
	}
}
 80053fa:	bf00      	nop
 80053fc:	3710      	adds	r7, #16
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	20000350 	.word	0x20000350
 8005408:	40020c00 	.word	0x40020c00
 800540c:	40020800 	.word	0x40020800
 8005410:	40021400 	.word	0x40021400
 8005414:	20000150 	.word	0x20000150
 8005418:	20000554 	.word	0x20000554
 800541c:	20000158 	.word	0x20000158

08005420 <USSn_DataRead>:

uint8_t USSn_DataRead(int USSn)
{
 8005420:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
	int32_t USS_tmp = 0;
 800542a:	2300      	movs	r3, #0
 800542c:	60fb      	str	r3, [r7, #12]
	int32_t USS_calc = 0;
 800542e:	2300      	movs	r3, #0
 8005430:	60bb      	str	r3, [r7, #8]

	USS_tmp = USS_end[USSn-1]-USS_start[USSn-1];
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	3b01      	subs	r3, #1
 8005436:	4a68      	ldr	r2, [pc, #416]	; (80055d8 <USSn_DataRead+0x1b8>)
 8005438:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	3b01      	subs	r3, #1
 8005440:	4966      	ldr	r1, [pc, #408]	; (80055dc <USSn_DataRead+0x1bc>)
 8005442:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	60fb      	str	r3, [r7, #12]
	USS_calc = (0.0361*(float)USS_tmp)*(0.001*(float)USS_tmp)*(0.001*(float)USS_tmp);//x^3, (0.0361*10^-6)*x^3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	ee07 3a90 	vmov	s15, r3
 8005450:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005454:	ee17 0a90 	vmov	r0, s15
 8005458:	f7fb f88e 	bl	8000578 <__aeabi_f2d>
 800545c:	a356      	add	r3, pc, #344	; (adr r3, 80055b8 <USSn_DataRead+0x198>)
 800545e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005462:	f7fb f8e1 	bl	8000628 <__aeabi_dmul>
 8005466:	4602      	mov	r2, r0
 8005468:	460b      	mov	r3, r1
 800546a:	4614      	mov	r4, r2
 800546c:	461d      	mov	r5, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	ee07 3a90 	vmov	s15, r3
 8005474:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005478:	ee17 0a90 	vmov	r0, s15
 800547c:	f7fb f87c 	bl	8000578 <__aeabi_f2d>
 8005480:	a34f      	add	r3, pc, #316	; (adr r3, 80055c0 <USSn_DataRead+0x1a0>)
 8005482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005486:	f7fb f8cf 	bl	8000628 <__aeabi_dmul>
 800548a:	4602      	mov	r2, r0
 800548c:	460b      	mov	r3, r1
 800548e:	4620      	mov	r0, r4
 8005490:	4629      	mov	r1, r5
 8005492:	f7fb f8c9 	bl	8000628 <__aeabi_dmul>
 8005496:	4602      	mov	r2, r0
 8005498:	460b      	mov	r3, r1
 800549a:	4614      	mov	r4, r2
 800549c:	461d      	mov	r5, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	ee07 3a90 	vmov	s15, r3
 80054a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054a8:	ee17 0a90 	vmov	r0, s15
 80054ac:	f7fb f864 	bl	8000578 <__aeabi_f2d>
 80054b0:	a343      	add	r3, pc, #268	; (adr r3, 80055c0 <USSn_DataRead+0x1a0>)
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	f7fb f8b7 	bl	8000628 <__aeabi_dmul>
 80054ba:	4602      	mov	r2, r0
 80054bc:	460b      	mov	r3, r1
 80054be:	4620      	mov	r0, r4
 80054c0:	4629      	mov	r1, r5
 80054c2:	f7fb f8b1 	bl	8000628 <__aeabi_dmul>
 80054c6:	4602      	mov	r2, r0
 80054c8:	460b      	mov	r3, r1
 80054ca:	4610      	mov	r0, r2
 80054cc:	4619      	mov	r1, r3
 80054ce:	f7fb fb45 	bl	8000b5c <__aeabi_d2iz>
 80054d2:	4603      	mov	r3, r0
 80054d4:	60bb      	str	r3, [r7, #8]
	//printf("x3[0]: %d \n", USS_calc[0]);
	USS_calc -= (0.108*(float)USS_tmp)*(0.001*(float)USS_tmp);//x^2, (0.108*10^-3)*x^2
 80054d6:	68b8      	ldr	r0, [r7, #8]
 80054d8:	f7fb f83c 	bl	8000554 <__aeabi_i2d>
 80054dc:	4604      	mov	r4, r0
 80054de:	460d      	mov	r5, r1
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	ee07 3a90 	vmov	s15, r3
 80054e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054ea:	ee17 0a90 	vmov	r0, s15
 80054ee:	f7fb f843 	bl	8000578 <__aeabi_f2d>
 80054f2:	a335      	add	r3, pc, #212	; (adr r3, 80055c8 <USSn_DataRead+0x1a8>)
 80054f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f8:	f7fb f896 	bl	8000628 <__aeabi_dmul>
 80054fc:	4602      	mov	r2, r0
 80054fe:	460b      	mov	r3, r1
 8005500:	4690      	mov	r8, r2
 8005502:	4699      	mov	r9, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	ee07 3a90 	vmov	s15, r3
 800550a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800550e:	ee17 0a90 	vmov	r0, s15
 8005512:	f7fb f831 	bl	8000578 <__aeabi_f2d>
 8005516:	a32a      	add	r3, pc, #168	; (adr r3, 80055c0 <USSn_DataRead+0x1a0>)
 8005518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551c:	f7fb f884 	bl	8000628 <__aeabi_dmul>
 8005520:	4602      	mov	r2, r0
 8005522:	460b      	mov	r3, r1
 8005524:	4640      	mov	r0, r8
 8005526:	4649      	mov	r1, r9
 8005528:	f7fb f87e 	bl	8000628 <__aeabi_dmul>
 800552c:	4602      	mov	r2, r0
 800552e:	460b      	mov	r3, r1
 8005530:	4620      	mov	r0, r4
 8005532:	4629      	mov	r1, r5
 8005534:	f7fa fec0 	bl	80002b8 <__aeabi_dsub>
 8005538:	4602      	mov	r2, r0
 800553a:	460b      	mov	r3, r1
 800553c:	4610      	mov	r0, r2
 800553e:	4619      	mov	r1, r3
 8005540:	f7fb fb0c 	bl	8000b5c <__aeabi_d2iz>
 8005544:	4603      	mov	r3, r0
 8005546:	60bb      	str	r3, [r7, #8]
	//printf("x2[0]: %d \n", USS_calc[0]);
	USS_calc += (0.933*(float)USS_tmp);//x^1, (0.933)*x^1
 8005548:	68b8      	ldr	r0, [r7, #8]
 800554a:	f7fb f803 	bl	8000554 <__aeabi_i2d>
 800554e:	4604      	mov	r4, r0
 8005550:	460d      	mov	r5, r1
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	ee07 3a90 	vmov	s15, r3
 8005558:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800555c:	ee17 0a90 	vmov	r0, s15
 8005560:	f7fb f80a 	bl	8000578 <__aeabi_f2d>
 8005564:	a31a      	add	r3, pc, #104	; (adr r3, 80055d0 <USSn_DataRead+0x1b0>)
 8005566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556a:	f7fb f85d 	bl	8000628 <__aeabi_dmul>
 800556e:	4602      	mov	r2, r0
 8005570:	460b      	mov	r3, r1
 8005572:	4620      	mov	r0, r4
 8005574:	4629      	mov	r1, r5
 8005576:	f7fa fea1 	bl	80002bc <__adddf3>
 800557a:	4602      	mov	r2, r0
 800557c:	460b      	mov	r3, r1
 800557e:	4610      	mov	r0, r2
 8005580:	4619      	mov	r1, r3
 8005582:	f7fb faeb 	bl	8000b5c <__aeabi_d2iz>
 8005586:	4603      	mov	r3, r0
 8005588:	60bb      	str	r3, [r7, #8]
	//printf("x1[0]: %d \n", USS_calc[0]);
	USS_calc -= 41;//x^0, constant
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	3b29      	subs	r3, #41	; 0x29
 800558e:	60bb      	str	r3, [r7, #8]
	//USS_calc[0]=(USS_end[0]-USS_start[0]);
	//printf("USS_calc[0]: %d \n", USS_calc);
	//printf("sonic value start, end, diff: %d  %d  %d\n", USS_start[0], USS_end[0], (USS_end[0]-USS_start[0]));
	USSn_Trigger(USSn);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f7ff fea1 	bl	80052d8 <USSn_Trigger>

	if((USS_calc<=19) || (USS_calc>250)) {return 0;}
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	2b13      	cmp	r3, #19
 800559a:	dd02      	ble.n	80055a2 <USSn_DataRead+0x182>
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	2bfa      	cmp	r3, #250	; 0xfa
 80055a0:	dd01      	ble.n	80055a6 <USSn_DataRead+0x186>
 80055a2:	2300      	movs	r3, #0
 80055a4:	e001      	b.n	80055aa <USSn_DataRead+0x18a>

	return USS_calc;
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	b2db      	uxtb	r3, r3
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80055b4:	f3af 8000 	nop.w
 80055b8:	fec56d5d 	.word	0xfec56d5d
 80055bc:	3fa27bb2 	.word	0x3fa27bb2
 80055c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80055c4:	3f50624d 	.word	0x3f50624d
 80055c8:	53f7ced9 	.word	0x53f7ced9
 80055cc:	3fbba5e3 	.word	0x3fbba5e3
 80055d0:	d0e56042 	.word	0xd0e56042
 80055d4:	3feddb22 	.word	0x3feddb22
 80055d8:	2000056c 	.word	0x2000056c
 80055dc:	20000554 	.word	0x20000554

080055e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80055e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005618 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80055e4:	480d      	ldr	r0, [pc, #52]	; (800561c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80055e6:	490e      	ldr	r1, [pc, #56]	; (8005620 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80055e8:	4a0e      	ldr	r2, [pc, #56]	; (8005624 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80055ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80055ec:	e002      	b.n	80055f4 <LoopCopyDataInit>

080055ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80055ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80055f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80055f2:	3304      	adds	r3, #4

080055f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80055f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80055f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80055f8:	d3f9      	bcc.n	80055ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80055fa:	4a0b      	ldr	r2, [pc, #44]	; (8005628 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80055fc:	4c0b      	ldr	r4, [pc, #44]	; (800562c <LoopFillZerobss+0x26>)
  movs r3, #0
 80055fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005600:	e001      	b.n	8005606 <LoopFillZerobss>

08005602 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005602:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005604:	3204      	adds	r2, #4

08005606 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005606:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005608:	d3fb      	bcc.n	8005602 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800560a:	f7ff fe53 	bl	80052b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800560e:	f004 fe3f 	bl	800a290 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005612:	f7fe f85d 	bl	80036d0 <main>
  bx  lr    
 8005616:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005618:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800561c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005620:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8005624:	0800b534 	.word	0x0800b534
  ldr r2, =_sbss
 8005628:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 800562c:	2000059c 	.word	0x2000059c

08005630 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005630:	e7fe      	b.n	8005630 <ADC_IRQHandler>

08005632 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005632:	b580      	push	{r7, lr}
 8005634:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005636:	2003      	movs	r0, #3
 8005638:	f001 fc36 	bl	8006ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800563c:	200f      	movs	r0, #15
 800563e:	f000 f805 	bl	800564c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005642:	f7ff fb35 	bl	8004cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	bd80      	pop	{r7, pc}

0800564c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005654:	4b12      	ldr	r3, [pc, #72]	; (80056a0 <HAL_InitTick+0x54>)
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	4b12      	ldr	r3, [pc, #72]	; (80056a4 <HAL_InitTick+0x58>)
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	4619      	mov	r1, r3
 800565e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005662:	fbb3 f3f1 	udiv	r3, r3, r1
 8005666:	fbb2 f3f3 	udiv	r3, r2, r3
 800566a:	4618      	mov	r0, r3
 800566c:	f001 fc5f 	bl	8006f2e <HAL_SYSTICK_Config>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e00e      	b.n	8005698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b0f      	cmp	r3, #15
 800567e:	d80a      	bhi.n	8005696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005680:	2200      	movs	r2, #0
 8005682:	6879      	ldr	r1, [r7, #4]
 8005684:	f04f 30ff 	mov.w	r0, #4294967295
 8005688:	f001 fc19 	bl	8006ebe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800568c:	4a06      	ldr	r2, [pc, #24]	; (80056a8 <HAL_InitTick+0x5c>)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005692:	2300      	movs	r3, #0
 8005694:	e000      	b.n	8005698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
}
 8005698:	4618      	mov	r0, r3
 800569a:	3708      	adds	r7, #8
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	20000064 	.word	0x20000064
 80056a4:	2000006c 	.word	0x2000006c
 80056a8:	20000068 	.word	0x20000068

080056ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056ac:	b480      	push	{r7}
 80056ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056b0:	4b06      	ldr	r3, [pc, #24]	; (80056cc <HAL_IncTick+0x20>)
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	461a      	mov	r2, r3
 80056b6:	4b06      	ldr	r3, [pc, #24]	; (80056d0 <HAL_IncTick+0x24>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4413      	add	r3, r2
 80056bc:	4a04      	ldr	r2, [pc, #16]	; (80056d0 <HAL_IncTick+0x24>)
 80056be:	6013      	str	r3, [r2, #0]
}
 80056c0:	bf00      	nop
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	2000006c 	.word	0x2000006c
 80056d0:	20000588 	.word	0x20000588

080056d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80056d4:	b480      	push	{r7}
 80056d6:	af00      	add	r7, sp, #0
  return uwTick;
 80056d8:	4b03      	ldr	r3, [pc, #12]	; (80056e8 <HAL_GetTick+0x14>)
 80056da:	681b      	ldr	r3, [r3, #0]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	20000588 	.word	0x20000588

080056ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80056f4:	f7ff ffee 	bl	80056d4 <HAL_GetTick>
 80056f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005704:	d005      	beq.n	8005712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005706:	4b0a      	ldr	r3, [pc, #40]	; (8005730 <HAL_Delay+0x44>)
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	461a      	mov	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	4413      	add	r3, r2
 8005710:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005712:	bf00      	nop
 8005714:	f7ff ffde 	bl	80056d4 <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	429a      	cmp	r2, r3
 8005722:	d8f7      	bhi.n	8005714 <HAL_Delay+0x28>
  {
  }
}
 8005724:	bf00      	nop
 8005726:	bf00      	nop
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	2000006c 	.word	0x2000006c

08005734 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800573c:	2300      	movs	r3, #0
 800573e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e031      	b.n	80057ae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574e:	2b00      	cmp	r3, #0
 8005750:	d109      	bne.n	8005766 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f7ff fad0 	bl	8004cf8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576a:	f003 0310 	and.w	r3, r3, #16
 800576e:	2b00      	cmp	r3, #0
 8005770:	d116      	bne.n	80057a0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005776:	4b10      	ldr	r3, [pc, #64]	; (80057b8 <HAL_ADC_Init+0x84>)
 8005778:	4013      	ands	r3, r2
 800577a:	f043 0202 	orr.w	r2, r3, #2
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 fb0a 	bl	8005d9c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005792:	f023 0303 	bic.w	r3, r3, #3
 8005796:	f043 0201 	orr.w	r2, r3, #1
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	641a      	str	r2, [r3, #64]	; 0x40
 800579e:	e001      	b.n	80057a4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3710      	adds	r7, #16
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	ffffeefd 	.word	0xffffeefd

080057bc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80057c4:	2300      	movs	r3, #0
 80057c6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d101      	bne.n	80057d6 <HAL_ADC_Start+0x1a>
 80057d2:	2302      	movs	r3, #2
 80057d4:	e0ad      	b.n	8005932 <HAL_ADC_Start+0x176>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d018      	beq.n	800581e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689a      	ldr	r2, [r3, #8]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f042 0201 	orr.w	r2, r2, #1
 80057fa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80057fc:	4b50      	ldr	r3, [pc, #320]	; (8005940 <HAL_ADC_Start+0x184>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a50      	ldr	r2, [pc, #320]	; (8005944 <HAL_ADC_Start+0x188>)
 8005802:	fba2 2303 	umull	r2, r3, r2, r3
 8005806:	0c9a      	lsrs	r2, r3, #18
 8005808:	4613      	mov	r3, r2
 800580a:	005b      	lsls	r3, r3, #1
 800580c:	4413      	add	r3, r2
 800580e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005810:	e002      	b.n	8005818 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	3b01      	subs	r3, #1
 8005816:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1f9      	bne.n	8005812 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b01      	cmp	r3, #1
 800582a:	d175      	bne.n	8005918 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005830:	4b45      	ldr	r3, [pc, #276]	; (8005948 <HAL_ADC_Start+0x18c>)
 8005832:	4013      	ands	r3, r2
 8005834:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005846:	2b00      	cmp	r3, #0
 8005848:	d007      	beq.n	800585a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005852:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005866:	d106      	bne.n	8005876 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800586c:	f023 0206 	bic.w	r2, r3, #6
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	645a      	str	r2, [r3, #68]	; 0x44
 8005874:	e002      	b.n	800587c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800588c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800588e:	4b2f      	ldr	r3, [pc, #188]	; (800594c <HAL_ADC_Start+0x190>)
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f003 031f 	and.w	r3, r3, #31
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10f      	bne.n	80058ba <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d143      	bne.n	8005930 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	689a      	ldr	r2, [r3, #8]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80058b6:	609a      	str	r2, [r3, #8]
 80058b8:	e03a      	b.n	8005930 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a24      	ldr	r2, [pc, #144]	; (8005950 <HAL_ADC_Start+0x194>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d10e      	bne.n	80058e2 <HAL_ADC_Start+0x126>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d107      	bne.n	80058e2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689a      	ldr	r2, [r3, #8]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80058e0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80058e2:	4b1a      	ldr	r3, [pc, #104]	; (800594c <HAL_ADC_Start+0x190>)
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f003 0310 	and.w	r3, r3, #16
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d120      	bne.n	8005930 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a18      	ldr	r2, [pc, #96]	; (8005954 <HAL_ADC_Start+0x198>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d11b      	bne.n	8005930 <HAL_ADC_Start+0x174>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d114      	bne.n	8005930 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	689a      	ldr	r2, [r3, #8]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005914:	609a      	str	r2, [r3, #8]
 8005916:	e00b      	b.n	8005930 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591c:	f043 0210 	orr.w	r2, r3, #16
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005928:	f043 0201 	orr.w	r2, r3, #1
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	20000064 	.word	0x20000064
 8005944:	431bde83 	.word	0x431bde83
 8005948:	fffff8fe 	.word	0xfffff8fe
 800594c:	40012300 	.word	0x40012300
 8005950:	40012000 	.word	0x40012000
 8005954:	40012200 	.word	0x40012200

08005958 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005966:	2b01      	cmp	r3, #1
 8005968:	d101      	bne.n	800596e <HAL_ADC_Stop+0x16>
 800596a:	2302      	movs	r3, #2
 800596c:	e01f      	b.n	80059ae <HAL_ADC_Stop+0x56>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2201      	movs	r2, #1
 8005972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	689a      	ldr	r2, [r3, #8]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f022 0201 	bic.w	r2, r2, #1
 8005984:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f003 0301 	and.w	r3, r3, #1
 8005990:	2b00      	cmp	r3, #0
 8005992:	d107      	bne.n	80059a4 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005998:	4b08      	ldr	r3, [pc, #32]	; (80059bc <HAL_ADC_Stop+0x64>)
 800599a:	4013      	ands	r3, r2
 800599c:	f043 0201 	orr.w	r2, r3, #1
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	ffffeefe 	.word	0xffffeefe

080059c0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b084      	sub	sp, #16
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80059ca:	2300      	movs	r3, #0
 80059cc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059dc:	d113      	bne.n	8005a06 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80059e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059ec:	d10b      	bne.n	8005a06 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f2:	f043 0220 	orr.w	r2, r3, #32
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e063      	b.n	8005ace <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005a06:	f7ff fe65 	bl	80056d4 <HAL_GetTick>
 8005a0a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005a0c:	e021      	b.n	8005a52 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a14:	d01d      	beq.n	8005a52 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d007      	beq.n	8005a2c <HAL_ADC_PollForConversion+0x6c>
 8005a1c:	f7ff fe5a 	bl	80056d4 <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	683a      	ldr	r2, [r7, #0]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d212      	bcs.n	8005a52 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d00b      	beq.n	8005a52 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3e:	f043 0204 	orr.w	r2, r3, #4
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e03d      	b.n	8005ace <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d1d6      	bne.n	8005a0e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f06f 0212 	mvn.w	r2, #18
 8005a68:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d123      	bne.n	8005acc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d11f      	bne.n	8005acc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a92:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d006      	beq.n	8005aa8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d111      	bne.n	8005acc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d105      	bne.n	8005acc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac4:	f043 0201 	orr.w	r2, r3, #1
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3710      	adds	r7, #16
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005afa:	2300      	movs	r3, #0
 8005afc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d101      	bne.n	8005b0c <HAL_ADC_ConfigChannel+0x1c>
 8005b08:	2302      	movs	r3, #2
 8005b0a:	e136      	b.n	8005d7a <HAL_ADC_ConfigChannel+0x28a>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2b09      	cmp	r3, #9
 8005b1a:	d93a      	bls.n	8005b92 <HAL_ADC_ConfigChannel+0xa2>
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b24:	d035      	beq.n	8005b92 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68d9      	ldr	r1, [r3, #12]
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	461a      	mov	r2, r3
 8005b34:	4613      	mov	r3, r2
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	4413      	add	r3, r2
 8005b3a:	3b1e      	subs	r3, #30
 8005b3c:	2207      	movs	r2, #7
 8005b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b42:	43da      	mvns	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	400a      	ands	r2, r1
 8005b4a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a8d      	ldr	r2, [pc, #564]	; (8005d88 <HAL_ADC_ConfigChannel+0x298>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d10a      	bne.n	8005b6c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68d9      	ldr	r1, [r3, #12]
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	061a      	lsls	r2, r3, #24
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b6a:	e035      	b.n	8005bd8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68d9      	ldr	r1, [r3, #12]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	4603      	mov	r3, r0
 8005b80:	005b      	lsls	r3, r3, #1
 8005b82:	4403      	add	r3, r0
 8005b84:	3b1e      	subs	r3, #30
 8005b86:	409a      	lsls	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b90:	e022      	b.n	8005bd8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	6919      	ldr	r1, [r3, #16]
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	4413      	add	r3, r2
 8005ba6:	2207      	movs	r2, #7
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	43da      	mvns	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	400a      	ands	r2, r1
 8005bb4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6919      	ldr	r1, [r3, #16]
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	4603      	mov	r3, r0
 8005bca:	005b      	lsls	r3, r3, #1
 8005bcc:	4403      	add	r3, r0
 8005bce:	409a      	lsls	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	430a      	orrs	r2, r1
 8005bd6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	2b06      	cmp	r3, #6
 8005bde:	d824      	bhi.n	8005c2a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	4613      	mov	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4413      	add	r3, r2
 8005bf0:	3b05      	subs	r3, #5
 8005bf2:	221f      	movs	r2, #31
 8005bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf8:	43da      	mvns	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	400a      	ands	r2, r1
 8005c00:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	4618      	mov	r0, r3
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	685a      	ldr	r2, [r3, #4]
 8005c14:	4613      	mov	r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4413      	add	r3, r2
 8005c1a:	3b05      	subs	r3, #5
 8005c1c:	fa00 f203 	lsl.w	r2, r0, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	430a      	orrs	r2, r1
 8005c26:	635a      	str	r2, [r3, #52]	; 0x34
 8005c28:	e04c      	b.n	8005cc4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2b0c      	cmp	r3, #12
 8005c30:	d824      	bhi.n	8005c7c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	685a      	ldr	r2, [r3, #4]
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	4413      	add	r3, r2
 8005c42:	3b23      	subs	r3, #35	; 0x23
 8005c44:	221f      	movs	r2, #31
 8005c46:	fa02 f303 	lsl.w	r3, r2, r3
 8005c4a:	43da      	mvns	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	400a      	ands	r2, r1
 8005c52:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	4618      	mov	r0, r3
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	4613      	mov	r3, r2
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	4413      	add	r3, r2
 8005c6c:	3b23      	subs	r3, #35	; 0x23
 8005c6e:	fa00 f203 	lsl.w	r2, r0, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	430a      	orrs	r2, r1
 8005c78:	631a      	str	r2, [r3, #48]	; 0x30
 8005c7a:	e023      	b.n	8005cc4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	4613      	mov	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4413      	add	r3, r2
 8005c8c:	3b41      	subs	r3, #65	; 0x41
 8005c8e:	221f      	movs	r2, #31
 8005c90:	fa02 f303 	lsl.w	r3, r2, r3
 8005c94:	43da      	mvns	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	400a      	ands	r2, r1
 8005c9c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	4618      	mov	r0, r3
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	685a      	ldr	r2, [r3, #4]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	3b41      	subs	r3, #65	; 0x41
 8005cb8:	fa00 f203 	lsl.w	r2, r0, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a30      	ldr	r2, [pc, #192]	; (8005d8c <HAL_ADC_ConfigChannel+0x29c>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d10a      	bne.n	8005ce4 <HAL_ADC_ConfigChannel+0x1f4>
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005cd6:	d105      	bne.n	8005ce4 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005cd8:	4b2d      	ldr	r3, [pc, #180]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	4a2c      	ldr	r2, [pc, #176]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005cde:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005ce2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a28      	ldr	r2, [pc, #160]	; (8005d8c <HAL_ADC_ConfigChannel+0x29c>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d10f      	bne.n	8005d0e <HAL_ADC_ConfigChannel+0x21e>
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2b12      	cmp	r3, #18
 8005cf4:	d10b      	bne.n	8005d0e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005cf6:	4b26      	ldr	r3, [pc, #152]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	4a25      	ldr	r2, [pc, #148]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005cfc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005d00:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005d02:	4b23      	ldr	r3, [pc, #140]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	4a22      	ldr	r2, [pc, #136]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d08:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005d0c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a1e      	ldr	r2, [pc, #120]	; (8005d8c <HAL_ADC_ConfigChannel+0x29c>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d12b      	bne.n	8005d70 <HAL_ADC_ConfigChannel+0x280>
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a1a      	ldr	r2, [pc, #104]	; (8005d88 <HAL_ADC_ConfigChannel+0x298>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d003      	beq.n	8005d2a <HAL_ADC_ConfigChannel+0x23a>
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2b11      	cmp	r3, #17
 8005d28:	d122      	bne.n	8005d70 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005d2a:	4b19      	ldr	r3, [pc, #100]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	4a18      	ldr	r2, [pc, #96]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d30:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005d34:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005d36:	4b16      	ldr	r3, [pc, #88]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	4a15      	ldr	r2, [pc, #84]	; (8005d90 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d3c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005d40:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a10      	ldr	r2, [pc, #64]	; (8005d88 <HAL_ADC_ConfigChannel+0x298>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d111      	bne.n	8005d70 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005d4c:	4b11      	ldr	r3, [pc, #68]	; (8005d94 <HAL_ADC_ConfigChannel+0x2a4>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a11      	ldr	r2, [pc, #68]	; (8005d98 <HAL_ADC_ConfigChannel+0x2a8>)
 8005d52:	fba2 2303 	umull	r2, r3, r2, r3
 8005d56:	0c9a      	lsrs	r2, r3, #18
 8005d58:	4613      	mov	r3, r2
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	4413      	add	r3, r2
 8005d5e:	005b      	lsls	r3, r3, #1
 8005d60:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005d62:	e002      	b.n	8005d6a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	3b01      	subs	r3, #1
 8005d68:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1f9      	bne.n	8005d64 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3714      	adds	r7, #20
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	10000012 	.word	0x10000012
 8005d8c:	40012000 	.word	0x40012000
 8005d90:	40012300 	.word	0x40012300
 8005d94:	20000064 	.word	0x20000064
 8005d98:	431bde83 	.word	0x431bde83

08005d9c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005da4:	4b78      	ldr	r3, [pc, #480]	; (8005f88 <ADC_Init+0x1ec>)
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	4a77      	ldr	r2, [pc, #476]	; (8005f88 <ADC_Init+0x1ec>)
 8005daa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005dae:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005db0:	4b75      	ldr	r3, [pc, #468]	; (8005f88 <ADC_Init+0x1ec>)
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	4973      	ldr	r1, [pc, #460]	; (8005f88 <ADC_Init+0x1ec>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	685a      	ldr	r2, [r3, #4]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dcc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	6859      	ldr	r1, [r3, #4]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	691b      	ldr	r3, [r3, #16]
 8005dd8:	021a      	lsls	r2, r3, #8
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	430a      	orrs	r2, r1
 8005de0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	685a      	ldr	r2, [r3, #4]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005df0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6859      	ldr	r1, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	430a      	orrs	r2, r1
 8005e02:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689a      	ldr	r2, [r3, #8]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	6899      	ldr	r1, [r3, #8]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	68da      	ldr	r2, [r3, #12]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	430a      	orrs	r2, r1
 8005e24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e2a:	4a58      	ldr	r2, [pc, #352]	; (8005f8c <ADC_Init+0x1f0>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d022      	beq.n	8005e76 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	689a      	ldr	r2, [r3, #8]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005e3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6899      	ldr	r1, [r3, #8]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	689a      	ldr	r2, [r3, #8]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005e60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6899      	ldr	r1, [r3, #8]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	430a      	orrs	r2, r1
 8005e72:	609a      	str	r2, [r3, #8]
 8005e74:	e00f      	b.n	8005e96 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689a      	ldr	r2, [r3, #8]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005e84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	689a      	ldr	r2, [r3, #8]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005e94:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f022 0202 	bic.w	r2, r2, #2
 8005ea4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	6899      	ldr	r1, [r3, #8]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	699b      	ldr	r3, [r3, #24]
 8005eb0:	005a      	lsls	r2, r3, #1
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d01b      	beq.n	8005efc <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685a      	ldr	r2, [r3, #4]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ed2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	685a      	ldr	r2, [r3, #4]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005ee2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6859      	ldr	r1, [r3, #4]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	035a      	lsls	r2, r3, #13
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	430a      	orrs	r2, r1
 8005ef8:	605a      	str	r2, [r3, #4]
 8005efa:	e007      	b.n	8005f0c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685a      	ldr	r2, [r3, #4]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005f1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	69db      	ldr	r3, [r3, #28]
 8005f26:	3b01      	subs	r3, #1
 8005f28:	051a      	lsls	r2, r3, #20
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005f40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	6899      	ldr	r1, [r3, #8]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005f4e:	025a      	lsls	r2, r3, #9
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	430a      	orrs	r2, r1
 8005f56:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689a      	ldr	r2, [r3, #8]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	6899      	ldr	r1, [r3, #8]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	029a      	lsls	r2, r3, #10
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	609a      	str	r2, [r3, #8]
}
 8005f7c:	bf00      	nop
 8005f7e:	370c      	adds	r7, #12
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr
 8005f88:	40012300 	.word	0x40012300
 8005f8c:	0f000001 	.word	0x0f000001

08005f90 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e0ed      	b.n	800617e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d102      	bne.n	8005fb4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f7fe fee2 	bl	8004d78 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f042 0201 	orr.w	r2, r2, #1
 8005fc2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fc4:	f7ff fb86 	bl	80056d4 <HAL_GetTick>
 8005fc8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005fca:	e012      	b.n	8005ff2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005fcc:	f7ff fb82 	bl	80056d4 <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	2b0a      	cmp	r3, #10
 8005fd8:	d90b      	bls.n	8005ff2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fde:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2205      	movs	r2, #5
 8005fea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e0c5      	b.n	800617e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d0e5      	beq.n	8005fcc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f022 0202 	bic.w	r2, r2, #2
 800600e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006010:	f7ff fb60 	bl	80056d4 <HAL_GetTick>
 8006014:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006016:	e012      	b.n	800603e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006018:	f7ff fb5c 	bl	80056d4 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	2b0a      	cmp	r3, #10
 8006024:	d90b      	bls.n	800603e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2205      	movs	r2, #5
 8006036:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e09f      	b.n	800617e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	f003 0302 	and.w	r3, r3, #2
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1e5      	bne.n	8006018 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	7e1b      	ldrb	r3, [r3, #24]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d108      	bne.n	8006066 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006062:	601a      	str	r2, [r3, #0]
 8006064:	e007      	b.n	8006076 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006074:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	7e5b      	ldrb	r3, [r3, #25]
 800607a:	2b01      	cmp	r3, #1
 800607c:	d108      	bne.n	8006090 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800608c:	601a      	str	r2, [r3, #0]
 800608e:	e007      	b.n	80060a0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800609e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	7e9b      	ldrb	r3, [r3, #26]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d108      	bne.n	80060ba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f042 0220 	orr.w	r2, r2, #32
 80060b6:	601a      	str	r2, [r3, #0]
 80060b8:	e007      	b.n	80060ca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 0220 	bic.w	r2, r2, #32
 80060c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	7edb      	ldrb	r3, [r3, #27]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d108      	bne.n	80060e4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 0210 	bic.w	r2, r2, #16
 80060e0:	601a      	str	r2, [r3, #0]
 80060e2:	e007      	b.n	80060f4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f042 0210 	orr.w	r2, r2, #16
 80060f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	7f1b      	ldrb	r3, [r3, #28]
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d108      	bne.n	800610e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0208 	orr.w	r2, r2, #8
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	e007      	b.n	800611e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f022 0208 	bic.w	r2, r2, #8
 800611c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	7f5b      	ldrb	r3, [r3, #29]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d108      	bne.n	8006138 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f042 0204 	orr.w	r2, r2, #4
 8006134:	601a      	str	r2, [r3, #0]
 8006136:	e007      	b.n	8006148 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f022 0204 	bic.w	r2, r2, #4
 8006146:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689a      	ldr	r2, [r3, #8]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	431a      	orrs	r2, r3
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	431a      	orrs	r2, r3
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	695b      	ldr	r3, [r3, #20]
 800615c:	ea42 0103 	orr.w	r1, r2, r3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	1e5a      	subs	r2, r3, #1
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	430a      	orrs	r2, r1
 800616c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
	...

08006188 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800619e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80061a0:	7cfb      	ldrb	r3, [r7, #19]
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d003      	beq.n	80061ae <HAL_CAN_ConfigFilter+0x26>
 80061a6:	7cfb      	ldrb	r3, [r7, #19]
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	f040 80be 	bne.w	800632a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80061ae:	4b65      	ldr	r3, [pc, #404]	; (8006344 <HAL_CAN_ConfigFilter+0x1bc>)
 80061b0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80061b8:	f043 0201 	orr.w	r2, r3, #1
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80061c8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061dc:	021b      	lsls	r3, r3, #8
 80061de:	431a      	orrs	r2, r3
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	f003 031f 	and.w	r3, r3, #31
 80061ee:	2201      	movs	r2, #1
 80061f0:	fa02 f303 	lsl.w	r3, r2, r3
 80061f4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	43db      	mvns	r3, r3
 8006200:	401a      	ands	r2, r3
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	69db      	ldr	r3, [r3, #28]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d123      	bne.n	8006258 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	43db      	mvns	r3, r3
 800621a:	401a      	ands	r2, r3
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800622e:	683a      	ldr	r2, [r7, #0]
 8006230:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006232:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	3248      	adds	r2, #72	; 0x48
 8006238:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800624c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800624e:	6979      	ldr	r1, [r7, #20]
 8006250:	3348      	adds	r3, #72	; 0x48
 8006252:	00db      	lsls	r3, r3, #3
 8006254:	440b      	add	r3, r1
 8006256:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	69db      	ldr	r3, [r3, #28]
 800625c:	2b01      	cmp	r3, #1
 800625e:	d122      	bne.n	80062a6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	431a      	orrs	r2, r3
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800627c:	683a      	ldr	r2, [r7, #0]
 800627e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006280:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	3248      	adds	r2, #72	; 0x48
 8006286:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800629a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800629c:	6979      	ldr	r1, [r7, #20]
 800629e:	3348      	adds	r3, #72	; 0x48
 80062a0:	00db      	lsls	r3, r3, #3
 80062a2:	440b      	add	r3, r1
 80062a4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	699b      	ldr	r3, [r3, #24]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d109      	bne.n	80062c2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	43db      	mvns	r3, r3
 80062b8:	401a      	ands	r2, r3
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80062c0:	e007      	b.n	80062d2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	431a      	orrs	r2, r3
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d109      	bne.n	80062ee <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	43db      	mvns	r3, r3
 80062e4:	401a      	ands	r2, r3
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80062ec:	e007      	b.n	80062fe <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	431a      	orrs	r2, r3
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	2b01      	cmp	r3, #1
 8006304:	d107      	bne.n	8006316 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	431a      	orrs	r2, r3
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800631c:	f023 0201 	bic.w	r2, r3, #1
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006326:	2300      	movs	r3, #0
 8006328:	e006      	b.n	8006338 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
  }
}
 8006338:	4618      	mov	r0, r3
 800633a:	371c      	adds	r7, #28
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	40006400 	.word	0x40006400

08006348 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006356:	b2db      	uxtb	r3, r3
 8006358:	2b01      	cmp	r3, #1
 800635a:	d12e      	bne.n	80063ba <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2202      	movs	r2, #2
 8006360:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f022 0201 	bic.w	r2, r2, #1
 8006372:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006374:	f7ff f9ae 	bl	80056d4 <HAL_GetTick>
 8006378:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800637a:	e012      	b.n	80063a2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800637c:	f7ff f9aa 	bl	80056d4 <HAL_GetTick>
 8006380:	4602      	mov	r2, r0
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	2b0a      	cmp	r3, #10
 8006388:	d90b      	bls.n	80063a2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800638e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2205      	movs	r2, #5
 800639a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e012      	b.n	80063c8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f003 0301 	and.w	r3, r3, #1
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1e5      	bne.n	800637c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80063b6:	2300      	movs	r3, #0
 80063b8:	e006      	b.n	80063c8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063be:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
  }
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3710      	adds	r7, #16
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b089      	sub	sp, #36	; 0x24
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
 80063dc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063e4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80063ee:	7ffb      	ldrb	r3, [r7, #31]
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d003      	beq.n	80063fc <HAL_CAN_AddTxMessage+0x2c>
 80063f4:	7ffb      	ldrb	r3, [r7, #31]
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	f040 80b8 	bne.w	800656c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10a      	bne.n	800641c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800640c:	2b00      	cmp	r3, #0
 800640e:	d105      	bne.n	800641c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006416:	2b00      	cmp	r3, #0
 8006418:	f000 80a0 	beq.w	800655c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800641c:	69bb      	ldr	r3, [r7, #24]
 800641e:	0e1b      	lsrs	r3, r3, #24
 8006420:	f003 0303 	and.w	r3, r3, #3
 8006424:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	2b02      	cmp	r3, #2
 800642a:	d907      	bls.n	800643c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006430:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e09e      	b.n	800657a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800643c:	2201      	movs	r2, #1
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	409a      	lsls	r2, r3
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d10d      	bne.n	800646a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006458:	68f9      	ldr	r1, [r7, #12]
 800645a:	6809      	ldr	r1, [r1, #0]
 800645c:	431a      	orrs	r2, r3
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	3318      	adds	r3, #24
 8006462:	011b      	lsls	r3, r3, #4
 8006464:	440b      	add	r3, r1
 8006466:	601a      	str	r2, [r3, #0]
 8006468:	e00f      	b.n	800648a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006474:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800647a:	68f9      	ldr	r1, [r7, #12]
 800647c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800647e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	3318      	adds	r3, #24
 8006484:	011b      	lsls	r3, r3, #4
 8006486:	440b      	add	r3, r1
 8006488:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6819      	ldr	r1, [r3, #0]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	691a      	ldr	r2, [r3, #16]
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	3318      	adds	r3, #24
 8006496:	011b      	lsls	r3, r3, #4
 8006498:	440b      	add	r3, r1
 800649a:	3304      	adds	r3, #4
 800649c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	7d1b      	ldrb	r3, [r3, #20]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d111      	bne.n	80064ca <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	3318      	adds	r3, #24
 80064ae:	011b      	lsls	r3, r3, #4
 80064b0:	4413      	add	r3, r2
 80064b2:	3304      	adds	r3, #4
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68fa      	ldr	r2, [r7, #12]
 80064b8:	6811      	ldr	r1, [r2, #0]
 80064ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	3318      	adds	r3, #24
 80064c2:	011b      	lsls	r3, r3, #4
 80064c4:	440b      	add	r3, r1
 80064c6:	3304      	adds	r3, #4
 80064c8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	3307      	adds	r3, #7
 80064ce:	781b      	ldrb	r3, [r3, #0]
 80064d0:	061a      	lsls	r2, r3, #24
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	3306      	adds	r3, #6
 80064d6:	781b      	ldrb	r3, [r3, #0]
 80064d8:	041b      	lsls	r3, r3, #16
 80064da:	431a      	orrs	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	3305      	adds	r3, #5
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	021b      	lsls	r3, r3, #8
 80064e4:	4313      	orrs	r3, r2
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	3204      	adds	r2, #4
 80064ea:	7812      	ldrb	r2, [r2, #0]
 80064ec:	4610      	mov	r0, r2
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	6811      	ldr	r1, [r2, #0]
 80064f2:	ea43 0200 	orr.w	r2, r3, r0
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	011b      	lsls	r3, r3, #4
 80064fa:	440b      	add	r3, r1
 80064fc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8006500:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	3303      	adds	r3, #3
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	061a      	lsls	r2, r3, #24
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	3302      	adds	r3, #2
 800650e:	781b      	ldrb	r3, [r3, #0]
 8006510:	041b      	lsls	r3, r3, #16
 8006512:	431a      	orrs	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	3301      	adds	r3, #1
 8006518:	781b      	ldrb	r3, [r3, #0]
 800651a:	021b      	lsls	r3, r3, #8
 800651c:	4313      	orrs	r3, r2
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	7812      	ldrb	r2, [r2, #0]
 8006522:	4610      	mov	r0, r2
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	6811      	ldr	r1, [r2, #0]
 8006528:	ea43 0200 	orr.w	r2, r3, r0
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	011b      	lsls	r3, r3, #4
 8006530:	440b      	add	r3, r1
 8006532:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8006536:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	3318      	adds	r3, #24
 8006540:	011b      	lsls	r3, r3, #4
 8006542:	4413      	add	r3, r2
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	6811      	ldr	r1, [r2, #0]
 800654a:	f043 0201 	orr.w	r2, r3, #1
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	3318      	adds	r3, #24
 8006552:	011b      	lsls	r3, r3, #4
 8006554:	440b      	add	r3, r1
 8006556:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8006558:	2300      	movs	r3, #0
 800655a:	e00e      	b.n	800657a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e006      	b.n	800657a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006570:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
  }
}
 800657a:	4618      	mov	r0, r3
 800657c:	3724      	adds	r7, #36	; 0x24
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr

08006586 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8006586:	b480      	push	{r7}
 8006588:	b085      	sub	sp, #20
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800658e:	2300      	movs	r3, #0
 8006590:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006598:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800659a:	7afb      	ldrb	r3, [r7, #11]
 800659c:	2b01      	cmp	r3, #1
 800659e:	d002      	beq.n	80065a6 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80065a0:	7afb      	ldrb	r3, [r7, #11]
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d11d      	bne.n	80065e2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d002      	beq.n	80065ba <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	3301      	adds	r3, #1
 80065b8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d002      	beq.n	80065ce <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	3301      	adds	r3, #1
 80065cc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d002      	beq.n	80065e2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	3301      	adds	r3, #1
 80065e0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80065e2:	68fb      	ldr	r3, [r7, #12]
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3714      	adds	r7, #20
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr

080065f0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
 80065fc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006604:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006606:	7dfb      	ldrb	r3, [r7, #23]
 8006608:	2b01      	cmp	r3, #1
 800660a:	d003      	beq.n	8006614 <HAL_CAN_GetRxMessage+0x24>
 800660c:	7dfb      	ldrb	r3, [r7, #23]
 800660e:	2b02      	cmp	r3, #2
 8006610:	f040 80f3 	bne.w	80067fa <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d10e      	bne.n	8006638 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	f003 0303 	and.w	r3, r3, #3
 8006624:	2b00      	cmp	r3, #0
 8006626:	d116      	bne.n	8006656 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e0e7      	b.n	8006808 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d107      	bne.n	8006656 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800664a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e0d8      	b.n	8006808 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	331b      	adds	r3, #27
 800665e:	011b      	lsls	r3, r3, #4
 8006660:	4413      	add	r3, r2
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0204 	and.w	r2, r3, #4
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d10c      	bne.n	800668e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	331b      	adds	r3, #27
 800667c:	011b      	lsls	r3, r3, #4
 800667e:	4413      	add	r3, r2
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	0d5b      	lsrs	r3, r3, #21
 8006684:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	601a      	str	r2, [r3, #0]
 800668c:	e00b      	b.n	80066a6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	331b      	adds	r3, #27
 8006696:	011b      	lsls	r3, r3, #4
 8006698:	4413      	add	r3, r2
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	08db      	lsrs	r3, r3, #3
 800669e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	331b      	adds	r3, #27
 80066ae:	011b      	lsls	r3, r3, #4
 80066b0:	4413      	add	r3, r2
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0202 	and.w	r2, r3, #2
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	331b      	adds	r3, #27
 80066c4:	011b      	lsls	r3, r3, #4
 80066c6:	4413      	add	r3, r2
 80066c8:	3304      	adds	r3, #4
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 020f 	and.w	r2, r3, #15
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	331b      	adds	r3, #27
 80066dc:	011b      	lsls	r3, r3, #4
 80066de:	4413      	add	r3, r2
 80066e0:	3304      	adds	r3, #4
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	0a1b      	lsrs	r3, r3, #8
 80066e6:	b2da      	uxtb	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	331b      	adds	r3, #27
 80066f4:	011b      	lsls	r3, r3, #4
 80066f6:	4413      	add	r3, r2
 80066f8:	3304      	adds	r3, #4
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	b29a      	uxth	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	011b      	lsls	r3, r3, #4
 800670c:	4413      	add	r3, r2
 800670e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	b2da      	uxtb	r2, r3
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	011b      	lsls	r3, r3, #4
 8006722:	4413      	add	r3, r2
 8006724:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	0a1a      	lsrs	r2, r3, #8
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	3301      	adds	r3, #1
 8006730:	b2d2      	uxtb	r2, r2
 8006732:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	011b      	lsls	r3, r3, #4
 800673c:	4413      	add	r3, r2
 800673e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	0c1a      	lsrs	r2, r3, #16
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	3302      	adds	r3, #2
 800674a:	b2d2      	uxtb	r2, r2
 800674c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	011b      	lsls	r3, r3, #4
 8006756:	4413      	add	r3, r2
 8006758:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	0e1a      	lsrs	r2, r3, #24
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	3303      	adds	r3, #3
 8006764:	b2d2      	uxtb	r2, r2
 8006766:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	011b      	lsls	r3, r3, #4
 8006770:	4413      	add	r3, r2
 8006772:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	3304      	adds	r3, #4
 800677c:	b2d2      	uxtb	r2, r2
 800677e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	011b      	lsls	r3, r3, #4
 8006788:	4413      	add	r3, r2
 800678a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	0a1a      	lsrs	r2, r3, #8
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	3305      	adds	r3, #5
 8006796:	b2d2      	uxtb	r2, r2
 8006798:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	011b      	lsls	r3, r3, #4
 80067a2:	4413      	add	r3, r2
 80067a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	0c1a      	lsrs	r2, r3, #16
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	3306      	adds	r3, #6
 80067b0:	b2d2      	uxtb	r2, r2
 80067b2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	011b      	lsls	r3, r3, #4
 80067bc:	4413      	add	r3, r2
 80067be:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	0e1a      	lsrs	r2, r3, #24
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	3307      	adds	r3, #7
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d108      	bne.n	80067e6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f042 0220 	orr.w	r2, r2, #32
 80067e2:	60da      	str	r2, [r3, #12]
 80067e4:	e007      	b.n	80067f6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	691a      	ldr	r2, [r3, #16]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f042 0220 	orr.w	r2, r2, #32
 80067f4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80067f6:	2300      	movs	r3, #0
 80067f8:	e006      	b.n	8006808 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
  }
}
 8006808:	4618      	mov	r0, r3
 800680a:	371c      	adds	r7, #28
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006824:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006826:	7bfb      	ldrb	r3, [r7, #15]
 8006828:	2b01      	cmp	r3, #1
 800682a:	d002      	beq.n	8006832 <HAL_CAN_ActivateNotification+0x1e>
 800682c:	7bfb      	ldrb	r3, [r7, #15]
 800682e:	2b02      	cmp	r3, #2
 8006830:	d109      	bne.n	8006846 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	6959      	ldr	r1, [r3, #20]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	683a      	ldr	r2, [r7, #0]
 800683e:	430a      	orrs	r2, r1
 8006840:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006842:	2300      	movs	r3, #0
 8006844:	e006      	b.n	8006854 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
  }
}
 8006854:	4618      	mov	r0, r3
 8006856:	3714      	adds	r7, #20
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b08a      	sub	sp, #40	; 0x28
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006868:	2300      	movs	r3, #0
 800686a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	691b      	ldr	r3, [r3, #16]
 8006892:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	699b      	ldr	r3, [r3, #24]
 800689a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	f003 0301 	and.w	r3, r3, #1
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d07c      	beq.n	80069a0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	f003 0301 	and.w	r3, r3, #1
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d023      	beq.n	80068f8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2201      	movs	r2, #1
 80068b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	f003 0302 	and.w	r3, r3, #2
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d003      	beq.n	80068ca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f983 	bl	8006bce <HAL_CAN_TxMailbox0CompleteCallback>
 80068c8:	e016      	b.n	80068f8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	f003 0304 	and.w	r3, r3, #4
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d004      	beq.n	80068de <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80068d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80068da:	627b      	str	r3, [r7, #36]	; 0x24
 80068dc:	e00c      	b.n	80068f8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	f003 0308 	and.w	r3, r3, #8
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d004      	beq.n	80068f2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80068e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80068ee:	627b      	str	r3, [r7, #36]	; 0x24
 80068f0:	e002      	b.n	80068f8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 f989 	bl	8006c0a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d024      	beq.n	800694c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f44f 7280 	mov.w	r2, #256	; 0x100
 800690a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800690c:	69bb      	ldr	r3, [r7, #24]
 800690e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 f963 	bl	8006be2 <HAL_CAN_TxMailbox1CompleteCallback>
 800691c:	e016      	b.n	800694c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006924:	2b00      	cmp	r3, #0
 8006926:	d004      	beq.n	8006932 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800692e:	627b      	str	r3, [r7, #36]	; 0x24
 8006930:	e00c      	b.n	800694c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006938:	2b00      	cmp	r3, #0
 800693a:	d004      	beq.n	8006946 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800693c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006942:	627b      	str	r3, [r7, #36]	; 0x24
 8006944:	e002      	b.n	800694c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 f969 	bl	8006c1e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d024      	beq.n	80069a0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800695e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d003      	beq.n	8006972 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 f943 	bl	8006bf6 <HAL_CAN_TxMailbox2CompleteCallback>
 8006970:	e016      	b.n	80069a0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d004      	beq.n	8006986 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800697c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006982:	627b      	str	r3, [r7, #36]	; 0x24
 8006984:	e00c      	b.n	80069a0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d004      	beq.n	800699a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006992:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006996:	627b      	str	r3, [r7, #36]	; 0x24
 8006998:	e002      	b.n	80069a0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 f949 	bl	8006c32 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80069a0:	6a3b      	ldr	r3, [r7, #32]
 80069a2:	f003 0308 	and.w	r3, r3, #8
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00c      	beq.n	80069c4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	f003 0310 	and.w	r3, r3, #16
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d007      	beq.n	80069c4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80069b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80069ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2210      	movs	r2, #16
 80069c2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80069c4:	6a3b      	ldr	r3, [r7, #32]
 80069c6:	f003 0304 	and.w	r3, r3, #4
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00b      	beq.n	80069e6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	f003 0308 	and.w	r3, r3, #8
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d006      	beq.n	80069e6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2208      	movs	r2, #8
 80069de:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 f930 	bl	8006c46 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80069e6:	6a3b      	ldr	r3, [r7, #32]
 80069e8:	f003 0302 	and.w	r3, r3, #2
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d009      	beq.n	8006a04 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f003 0303 	and.w	r3, r3, #3
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d002      	beq.n	8006a04 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f7fc fd0e 	bl	8003420 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006a04:	6a3b      	ldr	r3, [r7, #32]
 8006a06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d00c      	beq.n	8006a28 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	f003 0310 	and.w	r3, r3, #16
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d007      	beq.n	8006a28 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a1e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	2210      	movs	r2, #16
 8006a26:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006a28:	6a3b      	ldr	r3, [r7, #32]
 8006a2a:	f003 0320 	and.w	r3, r3, #32
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00b      	beq.n	8006a4a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f003 0308 	and.w	r3, r3, #8
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d006      	beq.n	8006a4a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2208      	movs	r2, #8
 8006a42:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 f912 	bl	8006c6e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006a4a:	6a3b      	ldr	r3, [r7, #32]
 8006a4c:	f003 0310 	and.w	r3, r3, #16
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d009      	beq.n	8006a68 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	f003 0303 	and.w	r3, r3, #3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d002      	beq.n	8006a68 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f8f9 	bl	8006c5a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006a68:	6a3b      	ldr	r3, [r7, #32]
 8006a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d00b      	beq.n	8006a8a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006a72:	69fb      	ldr	r3, [r7, #28]
 8006a74:	f003 0310 	and.w	r3, r3, #16
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d006      	beq.n	8006a8a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2210      	movs	r2, #16
 8006a82:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 f8fc 	bl	8006c82 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006a8a:	6a3b      	ldr	r3, [r7, #32]
 8006a8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00b      	beq.n	8006aac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d006      	beq.n	8006aac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2208      	movs	r2, #8
 8006aa4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 f8f5 	bl	8006c96 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006aac:	6a3b      	ldr	r3, [r7, #32]
 8006aae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d07b      	beq.n	8006bae <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006ab6:	69fb      	ldr	r3, [r7, #28]
 8006ab8:	f003 0304 	and.w	r3, r3, #4
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d072      	beq.n	8006ba6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006ac0:	6a3b      	ldr	r3, [r7, #32]
 8006ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d008      	beq.n	8006adc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d003      	beq.n	8006adc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad6:	f043 0301 	orr.w	r3, r3, #1
 8006ada:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006adc:	6a3b      	ldr	r3, [r7, #32]
 8006ade:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d008      	beq.n	8006af8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d003      	beq.n	8006af8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	f043 0302 	orr.w	r3, r3, #2
 8006af6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006af8:	6a3b      	ldr	r3, [r7, #32]
 8006afa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d008      	beq.n	8006b14 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d003      	beq.n	8006b14 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0e:	f043 0304 	orr.w	r3, r3, #4
 8006b12:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006b14:	6a3b      	ldr	r3, [r7, #32]
 8006b16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d043      	beq.n	8006ba6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d03e      	beq.n	8006ba6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006b2e:	2b60      	cmp	r3, #96	; 0x60
 8006b30:	d02b      	beq.n	8006b8a <HAL_CAN_IRQHandler+0x32a>
 8006b32:	2b60      	cmp	r3, #96	; 0x60
 8006b34:	d82e      	bhi.n	8006b94 <HAL_CAN_IRQHandler+0x334>
 8006b36:	2b50      	cmp	r3, #80	; 0x50
 8006b38:	d022      	beq.n	8006b80 <HAL_CAN_IRQHandler+0x320>
 8006b3a:	2b50      	cmp	r3, #80	; 0x50
 8006b3c:	d82a      	bhi.n	8006b94 <HAL_CAN_IRQHandler+0x334>
 8006b3e:	2b40      	cmp	r3, #64	; 0x40
 8006b40:	d019      	beq.n	8006b76 <HAL_CAN_IRQHandler+0x316>
 8006b42:	2b40      	cmp	r3, #64	; 0x40
 8006b44:	d826      	bhi.n	8006b94 <HAL_CAN_IRQHandler+0x334>
 8006b46:	2b30      	cmp	r3, #48	; 0x30
 8006b48:	d010      	beq.n	8006b6c <HAL_CAN_IRQHandler+0x30c>
 8006b4a:	2b30      	cmp	r3, #48	; 0x30
 8006b4c:	d822      	bhi.n	8006b94 <HAL_CAN_IRQHandler+0x334>
 8006b4e:	2b10      	cmp	r3, #16
 8006b50:	d002      	beq.n	8006b58 <HAL_CAN_IRQHandler+0x2f8>
 8006b52:	2b20      	cmp	r3, #32
 8006b54:	d005      	beq.n	8006b62 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006b56:	e01d      	b.n	8006b94 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5a:	f043 0308 	orr.w	r3, r3, #8
 8006b5e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006b60:	e019      	b.n	8006b96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b64:	f043 0310 	orr.w	r3, r3, #16
 8006b68:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006b6a:	e014      	b.n	8006b96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6e:	f043 0320 	orr.w	r3, r3, #32
 8006b72:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006b74:	e00f      	b.n	8006b96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b7c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006b7e:	e00a      	b.n	8006b96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b86:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006b88:	e005      	b.n	8006b96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b90:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006b92:	e000      	b.n	8006b96 <HAL_CAN_IRQHandler+0x336>
            break;
 8006b94:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	699a      	ldr	r2, [r3, #24]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006ba4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2204      	movs	r2, #4
 8006bac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d008      	beq.n	8006bc6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bba:	431a      	orrs	r2, r3
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f872 	bl	8006caa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006bc6:	bf00      	nop
 8006bc8:	3728      	adds	r7, #40	; 0x28
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}

08006bce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b083      	sub	sp, #12
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b083      	sub	sp, #12
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006bea:	bf00      	nop
 8006bec:	370c      	adds	r7, #12
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr

08006bf6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b083      	sub	sp, #12
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006bfe:	bf00      	nop
 8006c00:	370c      	adds	r7, #12
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr

08006c0a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b083      	sub	sp, #12
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006c12:	bf00      	nop
 8006c14:	370c      	adds	r7, #12
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b083      	sub	sp, #12
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006c26:	bf00      	nop
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr

08006c32 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006c32:	b480      	push	{r7}
 8006c34:	b083      	sub	sp, #12
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006c3a:	bf00      	nop
 8006c3c:	370c      	adds	r7, #12
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr

08006c46 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006c46:	b480      	push	{r7}
 8006c48:	b083      	sub	sp, #12
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006c4e:	bf00      	nop
 8006c50:	370c      	adds	r7, #12
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr

08006c5a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006c5a:	b480      	push	{r7}
 8006c5c:	b083      	sub	sp, #12
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006c62:	bf00      	nop
 8006c64:	370c      	adds	r7, #12
 8006c66:	46bd      	mov	sp, r7
 8006c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6c:	4770      	bx	lr

08006c6e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006c6e:	b480      	push	{r7}
 8006c70:	b083      	sub	sp, #12
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006c76:	bf00      	nop
 8006c78:	370c      	adds	r7, #12
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr

08006c82 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006c82:	b480      	push	{r7}
 8006c84:	b083      	sub	sp, #12
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006c8a:	bf00      	nop
 8006c8c:	370c      	adds	r7, #12
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr

08006c96 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006c96:	b480      	push	{r7}
 8006c98:	b083      	sub	sp, #12
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006c9e:	bf00      	nop
 8006ca0:	370c      	adds	r7, #12
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006caa:	b480      	push	{r7}
 8006cac:	b083      	sub	sp, #12
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006cb2:	bf00      	nop
 8006cb4:	370c      	adds	r7, #12
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
	...

08006cc0 <__NVIC_SetPriorityGrouping>:
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f003 0307 	and.w	r3, r3, #7
 8006cce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006cd0:	4b0b      	ldr	r3, [pc, #44]	; (8006d00 <__NVIC_SetPriorityGrouping+0x40>)
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006cd6:	68ba      	ldr	r2, [r7, #8]
 8006cd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006cdc:	4013      	ands	r3, r2
 8006cde:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006ce8:	4b06      	ldr	r3, [pc, #24]	; (8006d04 <__NVIC_SetPriorityGrouping+0x44>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006cee:	4a04      	ldr	r2, [pc, #16]	; (8006d00 <__NVIC_SetPriorityGrouping+0x40>)
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	60d3      	str	r3, [r2, #12]
}
 8006cf4:	bf00      	nop
 8006cf6:	3714      	adds	r7, #20
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr
 8006d00:	e000ed00 	.word	0xe000ed00
 8006d04:	05fa0000 	.word	0x05fa0000

08006d08 <__NVIC_GetPriorityGrouping>:
{
 8006d08:	b480      	push	{r7}
 8006d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d0c:	4b04      	ldr	r3, [pc, #16]	; (8006d20 <__NVIC_GetPriorityGrouping+0x18>)
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	0a1b      	lsrs	r3, r3, #8
 8006d12:	f003 0307 	and.w	r3, r3, #7
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	e000ed00 	.word	0xe000ed00

08006d24 <__NVIC_EnableIRQ>:
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	db0b      	blt.n	8006d4e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d36:	79fb      	ldrb	r3, [r7, #7]
 8006d38:	f003 021f 	and.w	r2, r3, #31
 8006d3c:	4907      	ldr	r1, [pc, #28]	; (8006d5c <__NVIC_EnableIRQ+0x38>)
 8006d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d42:	095b      	lsrs	r3, r3, #5
 8006d44:	2001      	movs	r0, #1
 8006d46:	fa00 f202 	lsl.w	r2, r0, r2
 8006d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006d4e:	bf00      	nop
 8006d50:	370c      	adds	r7, #12
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	e000e100 	.word	0xe000e100

08006d60 <__NVIC_DisableIRQ>:
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	4603      	mov	r3, r0
 8006d68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	db12      	blt.n	8006d98 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d72:	79fb      	ldrb	r3, [r7, #7]
 8006d74:	f003 021f 	and.w	r2, r3, #31
 8006d78:	490a      	ldr	r1, [pc, #40]	; (8006da4 <__NVIC_DisableIRQ+0x44>)
 8006d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d7e:	095b      	lsrs	r3, r3, #5
 8006d80:	2001      	movs	r0, #1
 8006d82:	fa00 f202 	lsl.w	r2, r0, r2
 8006d86:	3320      	adds	r3, #32
 8006d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006d8c:	f3bf 8f4f 	dsb	sy
}
 8006d90:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006d92:	f3bf 8f6f 	isb	sy
}
 8006d96:	bf00      	nop
}
 8006d98:	bf00      	nop
 8006d9a:	370c      	adds	r7, #12
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr
 8006da4:	e000e100 	.word	0xe000e100

08006da8 <__NVIC_SetPriority>:
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	4603      	mov	r3, r0
 8006db0:	6039      	str	r1, [r7, #0]
 8006db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	db0a      	blt.n	8006dd2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	b2da      	uxtb	r2, r3
 8006dc0:	490c      	ldr	r1, [pc, #48]	; (8006df4 <__NVIC_SetPriority+0x4c>)
 8006dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dc6:	0112      	lsls	r2, r2, #4
 8006dc8:	b2d2      	uxtb	r2, r2
 8006dca:	440b      	add	r3, r1
 8006dcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006dd0:	e00a      	b.n	8006de8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	b2da      	uxtb	r2, r3
 8006dd6:	4908      	ldr	r1, [pc, #32]	; (8006df8 <__NVIC_SetPriority+0x50>)
 8006dd8:	79fb      	ldrb	r3, [r7, #7]
 8006dda:	f003 030f 	and.w	r3, r3, #15
 8006dde:	3b04      	subs	r3, #4
 8006de0:	0112      	lsls	r2, r2, #4
 8006de2:	b2d2      	uxtb	r2, r2
 8006de4:	440b      	add	r3, r1
 8006de6:	761a      	strb	r2, [r3, #24]
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr
 8006df4:	e000e100 	.word	0xe000e100
 8006df8:	e000ed00 	.word	0xe000ed00

08006dfc <NVIC_EncodePriority>:
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b089      	sub	sp, #36	; 0x24
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f003 0307 	and.w	r3, r3, #7
 8006e0e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	f1c3 0307 	rsb	r3, r3, #7
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	bf28      	it	cs
 8006e1a:	2304      	movcs	r3, #4
 8006e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	3304      	adds	r3, #4
 8006e22:	2b06      	cmp	r3, #6
 8006e24:	d902      	bls.n	8006e2c <NVIC_EncodePriority+0x30>
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	3b03      	subs	r3, #3
 8006e2a:	e000      	b.n	8006e2e <NVIC_EncodePriority+0x32>
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e30:	f04f 32ff 	mov.w	r2, #4294967295
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	fa02 f303 	lsl.w	r3, r2, r3
 8006e3a:	43da      	mvns	r2, r3
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	401a      	ands	r2, r3
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e44:	f04f 31ff 	mov.w	r1, #4294967295
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e4e:	43d9      	mvns	r1, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e54:	4313      	orrs	r3, r2
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3724      	adds	r7, #36	; 0x24
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
	...

08006e64 <SysTick_Config>:
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b082      	sub	sp, #8
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	3b01      	subs	r3, #1
 8006e70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006e74:	d301      	bcc.n	8006e7a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8006e76:	2301      	movs	r3, #1
 8006e78:	e00f      	b.n	8006e9a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e7a:	4a0a      	ldr	r2, [pc, #40]	; (8006ea4 <SysTick_Config+0x40>)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	3b01      	subs	r3, #1
 8006e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006e82:	210f      	movs	r1, #15
 8006e84:	f04f 30ff 	mov.w	r0, #4294967295
 8006e88:	f7ff ff8e 	bl	8006da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e8c:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <SysTick_Config+0x40>)
 8006e8e:	2200      	movs	r2, #0
 8006e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e92:	4b04      	ldr	r3, [pc, #16]	; (8006ea4 <SysTick_Config+0x40>)
 8006e94:	2207      	movs	r2, #7
 8006e96:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	e000e010 	.word	0xe000e010

08006ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b082      	sub	sp, #8
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f7ff ff05 	bl	8006cc0 <__NVIC_SetPriorityGrouping>
}
 8006eb6:	bf00      	nop
 8006eb8:	3708      	adds	r7, #8
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006ebe:	b580      	push	{r7, lr}
 8006ec0:	b086      	sub	sp, #24
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	60b9      	str	r1, [r7, #8]
 8006ec8:	607a      	str	r2, [r7, #4]
 8006eca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006ed0:	f7ff ff1a 	bl	8006d08 <__NVIC_GetPriorityGrouping>
 8006ed4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	68b9      	ldr	r1, [r7, #8]
 8006eda:	6978      	ldr	r0, [r7, #20]
 8006edc:	f7ff ff8e 	bl	8006dfc <NVIC_EncodePriority>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ee6:	4611      	mov	r1, r2
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f7ff ff5d 	bl	8006da8 <__NVIC_SetPriority>
}
 8006eee:	bf00      	nop
 8006ef0:	3718      	adds	r7, #24
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ef6:	b580      	push	{r7, lr}
 8006ef8:	b082      	sub	sp, #8
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	4603      	mov	r3, r0
 8006efe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f04:	4618      	mov	r0, r3
 8006f06:	f7ff ff0d 	bl	8006d24 <__NVIC_EnableIRQ>
}
 8006f0a:	bf00      	nop
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b082      	sub	sp, #8
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	4603      	mov	r3, r0
 8006f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7ff ff1d 	bl	8006d60 <__NVIC_DisableIRQ>
}
 8006f26:	bf00      	nop
 8006f28:	3708      	adds	r7, #8
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b082      	sub	sp, #8
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f7ff ff94 	bl	8006e64 <SysTick_Config>
 8006f3c:	4603      	mov	r3, r0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3708      	adds	r7, #8
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
	...

08006f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b089      	sub	sp, #36	; 0x24
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006f52:	2300      	movs	r3, #0
 8006f54:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006f56:	2300      	movs	r3, #0
 8006f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006f62:	2300      	movs	r3, #0
 8006f64:	61fb      	str	r3, [r7, #28]
 8006f66:	e175      	b.n	8007254 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006f68:	2201      	movs	r2, #1
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	697a      	ldr	r2, [r7, #20]
 8006f78:	4013      	ands	r3, r2
 8006f7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	f040 8164 	bne.w	800724e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	f003 0303 	and.w	r3, r3, #3
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d005      	beq.n	8006f9e <HAL_GPIO_Init+0x56>
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	2b02      	cmp	r3, #2
 8006f9c:	d130      	bne.n	8007000 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	005b      	lsls	r3, r3, #1
 8006fa8:	2203      	movs	r2, #3
 8006faa:	fa02 f303 	lsl.w	r3, r2, r3
 8006fae:	43db      	mvns	r3, r3
 8006fb0:	69ba      	ldr	r2, [r7, #24]
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	68da      	ldr	r2, [r3, #12]
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	005b      	lsls	r3, r3, #1
 8006fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc2:	69ba      	ldr	r2, [r7, #24]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	69ba      	ldr	r2, [r7, #24]
 8006fcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fdc:	43db      	mvns	r3, r3
 8006fde:	69ba      	ldr	r2, [r7, #24]
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	091b      	lsrs	r3, r3, #4
 8006fea:	f003 0201 	and.w	r2, r3, #1
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff4:	69ba      	ldr	r2, [r7, #24]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	69ba      	ldr	r2, [r7, #24]
 8006ffe:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	f003 0303 	and.w	r3, r3, #3
 8007008:	2b03      	cmp	r3, #3
 800700a:	d017      	beq.n	800703c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	68db      	ldr	r3, [r3, #12]
 8007010:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	005b      	lsls	r3, r3, #1
 8007016:	2203      	movs	r2, #3
 8007018:	fa02 f303 	lsl.w	r3, r2, r3
 800701c:	43db      	mvns	r3, r3
 800701e:	69ba      	ldr	r2, [r7, #24]
 8007020:	4013      	ands	r3, r2
 8007022:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	689a      	ldr	r2, [r3, #8]
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	005b      	lsls	r3, r3, #1
 800702c:	fa02 f303 	lsl.w	r3, r2, r3
 8007030:	69ba      	ldr	r2, [r7, #24]
 8007032:	4313      	orrs	r3, r2
 8007034:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	69ba      	ldr	r2, [r7, #24]
 800703a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	f003 0303 	and.w	r3, r3, #3
 8007044:	2b02      	cmp	r3, #2
 8007046:	d123      	bne.n	8007090 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007048:	69fb      	ldr	r3, [r7, #28]
 800704a:	08da      	lsrs	r2, r3, #3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	3208      	adds	r2, #8
 8007050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007056:	69fb      	ldr	r3, [r7, #28]
 8007058:	f003 0307 	and.w	r3, r3, #7
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	220f      	movs	r2, #15
 8007060:	fa02 f303 	lsl.w	r3, r2, r3
 8007064:	43db      	mvns	r3, r3
 8007066:	69ba      	ldr	r2, [r7, #24]
 8007068:	4013      	ands	r3, r2
 800706a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	691a      	ldr	r2, [r3, #16]
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	f003 0307 	and.w	r3, r3, #7
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	fa02 f303 	lsl.w	r3, r2, r3
 800707c:	69ba      	ldr	r2, [r7, #24]
 800707e:	4313      	orrs	r3, r2
 8007080:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	08da      	lsrs	r2, r3, #3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	3208      	adds	r2, #8
 800708a:	69b9      	ldr	r1, [r7, #24]
 800708c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007096:	69fb      	ldr	r3, [r7, #28]
 8007098:	005b      	lsls	r3, r3, #1
 800709a:	2203      	movs	r2, #3
 800709c:	fa02 f303 	lsl.w	r3, r2, r3
 80070a0:	43db      	mvns	r3, r3
 80070a2:	69ba      	ldr	r2, [r7, #24]
 80070a4:	4013      	ands	r3, r2
 80070a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	f003 0203 	and.w	r2, r3, #3
 80070b0:	69fb      	ldr	r3, [r7, #28]
 80070b2:	005b      	lsls	r3, r3, #1
 80070b4:	fa02 f303 	lsl.w	r3, r2, r3
 80070b8:	69ba      	ldr	r2, [r7, #24]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	69ba      	ldr	r2, [r7, #24]
 80070c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	f000 80be 	beq.w	800724e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070d2:	4b66      	ldr	r3, [pc, #408]	; (800726c <HAL_GPIO_Init+0x324>)
 80070d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070d6:	4a65      	ldr	r2, [pc, #404]	; (800726c <HAL_GPIO_Init+0x324>)
 80070d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80070dc:	6453      	str	r3, [r2, #68]	; 0x44
 80070de:	4b63      	ldr	r3, [pc, #396]	; (800726c <HAL_GPIO_Init+0x324>)
 80070e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070e6:	60fb      	str	r3, [r7, #12]
 80070e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80070ea:	4a61      	ldr	r2, [pc, #388]	; (8007270 <HAL_GPIO_Init+0x328>)
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	089b      	lsrs	r3, r3, #2
 80070f0:	3302      	adds	r3, #2
 80070f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	f003 0303 	and.w	r3, r3, #3
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	220f      	movs	r2, #15
 8007102:	fa02 f303 	lsl.w	r3, r2, r3
 8007106:	43db      	mvns	r3, r3
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	4013      	ands	r3, r2
 800710c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a58      	ldr	r2, [pc, #352]	; (8007274 <HAL_GPIO_Init+0x32c>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d037      	beq.n	8007186 <HAL_GPIO_Init+0x23e>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4a57      	ldr	r2, [pc, #348]	; (8007278 <HAL_GPIO_Init+0x330>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d031      	beq.n	8007182 <HAL_GPIO_Init+0x23a>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a56      	ldr	r2, [pc, #344]	; (800727c <HAL_GPIO_Init+0x334>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d02b      	beq.n	800717e <HAL_GPIO_Init+0x236>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a55      	ldr	r2, [pc, #340]	; (8007280 <HAL_GPIO_Init+0x338>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d025      	beq.n	800717a <HAL_GPIO_Init+0x232>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	4a54      	ldr	r2, [pc, #336]	; (8007284 <HAL_GPIO_Init+0x33c>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d01f      	beq.n	8007176 <HAL_GPIO_Init+0x22e>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4a53      	ldr	r2, [pc, #332]	; (8007288 <HAL_GPIO_Init+0x340>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d019      	beq.n	8007172 <HAL_GPIO_Init+0x22a>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	4a52      	ldr	r2, [pc, #328]	; (800728c <HAL_GPIO_Init+0x344>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d013      	beq.n	800716e <HAL_GPIO_Init+0x226>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a51      	ldr	r2, [pc, #324]	; (8007290 <HAL_GPIO_Init+0x348>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d00d      	beq.n	800716a <HAL_GPIO_Init+0x222>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a50      	ldr	r2, [pc, #320]	; (8007294 <HAL_GPIO_Init+0x34c>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d007      	beq.n	8007166 <HAL_GPIO_Init+0x21e>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a4f      	ldr	r2, [pc, #316]	; (8007298 <HAL_GPIO_Init+0x350>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d101      	bne.n	8007162 <HAL_GPIO_Init+0x21a>
 800715e:	2309      	movs	r3, #9
 8007160:	e012      	b.n	8007188 <HAL_GPIO_Init+0x240>
 8007162:	230a      	movs	r3, #10
 8007164:	e010      	b.n	8007188 <HAL_GPIO_Init+0x240>
 8007166:	2308      	movs	r3, #8
 8007168:	e00e      	b.n	8007188 <HAL_GPIO_Init+0x240>
 800716a:	2307      	movs	r3, #7
 800716c:	e00c      	b.n	8007188 <HAL_GPIO_Init+0x240>
 800716e:	2306      	movs	r3, #6
 8007170:	e00a      	b.n	8007188 <HAL_GPIO_Init+0x240>
 8007172:	2305      	movs	r3, #5
 8007174:	e008      	b.n	8007188 <HAL_GPIO_Init+0x240>
 8007176:	2304      	movs	r3, #4
 8007178:	e006      	b.n	8007188 <HAL_GPIO_Init+0x240>
 800717a:	2303      	movs	r3, #3
 800717c:	e004      	b.n	8007188 <HAL_GPIO_Init+0x240>
 800717e:	2302      	movs	r3, #2
 8007180:	e002      	b.n	8007188 <HAL_GPIO_Init+0x240>
 8007182:	2301      	movs	r3, #1
 8007184:	e000      	b.n	8007188 <HAL_GPIO_Init+0x240>
 8007186:	2300      	movs	r3, #0
 8007188:	69fa      	ldr	r2, [r7, #28]
 800718a:	f002 0203 	and.w	r2, r2, #3
 800718e:	0092      	lsls	r2, r2, #2
 8007190:	4093      	lsls	r3, r2
 8007192:	69ba      	ldr	r2, [r7, #24]
 8007194:	4313      	orrs	r3, r2
 8007196:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007198:	4935      	ldr	r1, [pc, #212]	; (8007270 <HAL_GPIO_Init+0x328>)
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	089b      	lsrs	r3, r3, #2
 800719e:	3302      	adds	r3, #2
 80071a0:	69ba      	ldr	r2, [r7, #24]
 80071a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80071a6:	4b3d      	ldr	r3, [pc, #244]	; (800729c <HAL_GPIO_Init+0x354>)
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	43db      	mvns	r3, r3
 80071b0:	69ba      	ldr	r2, [r7, #24]
 80071b2:	4013      	ands	r3, r2
 80071b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80071c2:	69ba      	ldr	r2, [r7, #24]
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80071ca:	4a34      	ldr	r2, [pc, #208]	; (800729c <HAL_GPIO_Init+0x354>)
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80071d0:	4b32      	ldr	r3, [pc, #200]	; (800729c <HAL_GPIO_Init+0x354>)
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	43db      	mvns	r3, r3
 80071da:	69ba      	ldr	r2, [r7, #24]
 80071dc:	4013      	ands	r3, r2
 80071de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d003      	beq.n	80071f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80071f4:	4a29      	ldr	r2, [pc, #164]	; (800729c <HAL_GPIO_Init+0x354>)
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80071fa:	4b28      	ldr	r3, [pc, #160]	; (800729c <HAL_GPIO_Init+0x354>)
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	43db      	mvns	r3, r3
 8007204:	69ba      	ldr	r2, [r7, #24]
 8007206:	4013      	ands	r3, r2
 8007208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007212:	2b00      	cmp	r3, #0
 8007214:	d003      	beq.n	800721e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007216:	69ba      	ldr	r2, [r7, #24]
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	4313      	orrs	r3, r2
 800721c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800721e:	4a1f      	ldr	r2, [pc, #124]	; (800729c <HAL_GPIO_Init+0x354>)
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007224:	4b1d      	ldr	r3, [pc, #116]	; (800729c <HAL_GPIO_Init+0x354>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	43db      	mvns	r3, r3
 800722e:	69ba      	ldr	r2, [r7, #24]
 8007230:	4013      	ands	r3, r2
 8007232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800723c:	2b00      	cmp	r3, #0
 800723e:	d003      	beq.n	8007248 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007240:	69ba      	ldr	r2, [r7, #24]
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	4313      	orrs	r3, r2
 8007246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007248:	4a14      	ldr	r2, [pc, #80]	; (800729c <HAL_GPIO_Init+0x354>)
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800724e:	69fb      	ldr	r3, [r7, #28]
 8007250:	3301      	adds	r3, #1
 8007252:	61fb      	str	r3, [r7, #28]
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	2b0f      	cmp	r3, #15
 8007258:	f67f ae86 	bls.w	8006f68 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800725c:	bf00      	nop
 800725e:	bf00      	nop
 8007260:	3724      	adds	r7, #36	; 0x24
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	40023800 	.word	0x40023800
 8007270:	40013800 	.word	0x40013800
 8007274:	40020000 	.word	0x40020000
 8007278:	40020400 	.word	0x40020400
 800727c:	40020800 	.word	0x40020800
 8007280:	40020c00 	.word	0x40020c00
 8007284:	40021000 	.word	0x40021000
 8007288:	40021400 	.word	0x40021400
 800728c:	40021800 	.word	0x40021800
 8007290:	40021c00 	.word	0x40021c00
 8007294:	40022000 	.word	0x40022000
 8007298:	40022400 	.word	0x40022400
 800729c:	40013c00 	.word	0x40013c00

080072a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b085      	sub	sp, #20
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	460b      	mov	r3, r1
 80072aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	691a      	ldr	r2, [r3, #16]
 80072b0:	887b      	ldrh	r3, [r7, #2]
 80072b2:	4013      	ands	r3, r2
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d002      	beq.n	80072be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80072b8:	2301      	movs	r3, #1
 80072ba:	73fb      	strb	r3, [r7, #15]
 80072bc:	e001      	b.n	80072c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80072be:	2300      	movs	r3, #0
 80072c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3714      	adds	r7, #20
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	460b      	mov	r3, r1
 80072da:	807b      	strh	r3, [r7, #2]
 80072dc:	4613      	mov	r3, r2
 80072de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80072e0:	787b      	ldrb	r3, [r7, #1]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d003      	beq.n	80072ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80072e6:	887a      	ldrh	r2, [r7, #2]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80072ec:	e003      	b.n	80072f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80072ee:	887b      	ldrh	r3, [r7, #2]
 80072f0:	041a      	lsls	r2, r3, #16
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	619a      	str	r2, [r3, #24]
}
 80072f6:	bf00      	nop
 80072f8:	370c      	adds	r7, #12
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007302:	b480      	push	{r7}
 8007304:	b085      	sub	sp, #20
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	460b      	mov	r3, r1
 800730c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007314:	887a      	ldrh	r2, [r7, #2]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	4013      	ands	r3, r2
 800731a:	041a      	lsls	r2, r3, #16
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	43d9      	mvns	r1, r3
 8007320:	887b      	ldrh	r3, [r7, #2]
 8007322:	400b      	ands	r3, r1
 8007324:	431a      	orrs	r2, r3
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	619a      	str	r2, [r3, #24]
}
 800732a:	bf00      	nop
 800732c:	3714      	adds	r7, #20
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
	...

08007338 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	4603      	mov	r3, r0
 8007340:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007342:	4b08      	ldr	r3, [pc, #32]	; (8007364 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007344:	695a      	ldr	r2, [r3, #20]
 8007346:	88fb      	ldrh	r3, [r7, #6]
 8007348:	4013      	ands	r3, r2
 800734a:	2b00      	cmp	r3, #0
 800734c:	d006      	beq.n	800735c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800734e:	4a05      	ldr	r2, [pc, #20]	; (8007364 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007350:	88fb      	ldrh	r3, [r7, #6]
 8007352:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007354:	88fb      	ldrh	r3, [r7, #6]
 8007356:	4618      	mov	r0, r3
 8007358:	f7fa fc88 	bl	8001c6c <HAL_GPIO_EXTI_Callback>
  }
}
 800735c:	bf00      	nop
 800735e:	3708      	adds	r7, #8
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}
 8007364:	40013c00 	.word	0x40013c00

08007368 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800736e:	2300      	movs	r3, #0
 8007370:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007372:	4b23      	ldr	r3, [pc, #140]	; (8007400 <HAL_PWREx_EnableOverDrive+0x98>)
 8007374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007376:	4a22      	ldr	r2, [pc, #136]	; (8007400 <HAL_PWREx_EnableOverDrive+0x98>)
 8007378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800737c:	6413      	str	r3, [r2, #64]	; 0x40
 800737e:	4b20      	ldr	r3, [pc, #128]	; (8007400 <HAL_PWREx_EnableOverDrive+0x98>)
 8007380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007386:	603b      	str	r3, [r7, #0]
 8007388:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800738a:	4b1e      	ldr	r3, [pc, #120]	; (8007404 <HAL_PWREx_EnableOverDrive+0x9c>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a1d      	ldr	r2, [pc, #116]	; (8007404 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007394:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007396:	f7fe f99d 	bl	80056d4 <HAL_GetTick>
 800739a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800739c:	e009      	b.n	80073b2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800739e:	f7fe f999 	bl	80056d4 <HAL_GetTick>
 80073a2:	4602      	mov	r2, r0
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	1ad3      	subs	r3, r2, r3
 80073a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073ac:	d901      	bls.n	80073b2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e022      	b.n	80073f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80073b2:	4b14      	ldr	r3, [pc, #80]	; (8007404 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073be:	d1ee      	bne.n	800739e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80073c0:	4b10      	ldr	r3, [pc, #64]	; (8007404 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a0f      	ldr	r2, [pc, #60]	; (8007404 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073ca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80073cc:	f7fe f982 	bl	80056d4 <HAL_GetTick>
 80073d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80073d2:	e009      	b.n	80073e8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80073d4:	f7fe f97e 	bl	80056d4 <HAL_GetTick>
 80073d8:	4602      	mov	r2, r0
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073e2:	d901      	bls.n	80073e8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e007      	b.n	80073f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80073e8:	4b06      	ldr	r3, [pc, #24]	; (8007404 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80073f4:	d1ee      	bne.n	80073d4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80073f6:	2300      	movs	r3, #0
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3708      	adds	r7, #8
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}
 8007400:	40023800 	.word	0x40023800
 8007404:	40007000 	.word	0x40007000

08007408 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b086      	sub	sp, #24
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007410:	2300      	movs	r3, #0
 8007412:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d101      	bne.n	800741e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e291      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	f000 8087 	beq.w	800753a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800742c:	4b96      	ldr	r3, [pc, #600]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f003 030c 	and.w	r3, r3, #12
 8007434:	2b04      	cmp	r3, #4
 8007436:	d00c      	beq.n	8007452 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007438:	4b93      	ldr	r3, [pc, #588]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f003 030c 	and.w	r3, r3, #12
 8007440:	2b08      	cmp	r3, #8
 8007442:	d112      	bne.n	800746a <HAL_RCC_OscConfig+0x62>
 8007444:	4b90      	ldr	r3, [pc, #576]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800744c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007450:	d10b      	bne.n	800746a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007452:	4b8d      	ldr	r3, [pc, #564]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800745a:	2b00      	cmp	r3, #0
 800745c:	d06c      	beq.n	8007538 <HAL_RCC_OscConfig+0x130>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d168      	bne.n	8007538 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e26b      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007472:	d106      	bne.n	8007482 <HAL_RCC_OscConfig+0x7a>
 8007474:	4b84      	ldr	r3, [pc, #528]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a83      	ldr	r2, [pc, #524]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 800747a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800747e:	6013      	str	r3, [r2, #0]
 8007480:	e02e      	b.n	80074e0 <HAL_RCC_OscConfig+0xd8>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d10c      	bne.n	80074a4 <HAL_RCC_OscConfig+0x9c>
 800748a:	4b7f      	ldr	r3, [pc, #508]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a7e      	ldr	r2, [pc, #504]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007490:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007494:	6013      	str	r3, [r2, #0]
 8007496:	4b7c      	ldr	r3, [pc, #496]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a7b      	ldr	r2, [pc, #492]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 800749c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80074a0:	6013      	str	r3, [r2, #0]
 80074a2:	e01d      	b.n	80074e0 <HAL_RCC_OscConfig+0xd8>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80074ac:	d10c      	bne.n	80074c8 <HAL_RCC_OscConfig+0xc0>
 80074ae:	4b76      	ldr	r3, [pc, #472]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a75      	ldr	r2, [pc, #468]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80074b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80074b8:	6013      	str	r3, [r2, #0]
 80074ba:	4b73      	ldr	r3, [pc, #460]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a72      	ldr	r2, [pc, #456]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80074c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074c4:	6013      	str	r3, [r2, #0]
 80074c6:	e00b      	b.n	80074e0 <HAL_RCC_OscConfig+0xd8>
 80074c8:	4b6f      	ldr	r3, [pc, #444]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a6e      	ldr	r2, [pc, #440]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80074ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074d2:	6013      	str	r3, [r2, #0]
 80074d4:	4b6c      	ldr	r3, [pc, #432]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a6b      	ldr	r2, [pc, #428]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80074da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80074de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d013      	beq.n	8007510 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e8:	f7fe f8f4 	bl	80056d4 <HAL_GetTick>
 80074ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074ee:	e008      	b.n	8007502 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074f0:	f7fe f8f0 	bl	80056d4 <HAL_GetTick>
 80074f4:	4602      	mov	r2, r0
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	2b64      	cmp	r3, #100	; 0x64
 80074fc:	d901      	bls.n	8007502 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80074fe:	2303      	movs	r3, #3
 8007500:	e21f      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007502:	4b61      	ldr	r3, [pc, #388]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d0f0      	beq.n	80074f0 <HAL_RCC_OscConfig+0xe8>
 800750e:	e014      	b.n	800753a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007510:	f7fe f8e0 	bl	80056d4 <HAL_GetTick>
 8007514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007516:	e008      	b.n	800752a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007518:	f7fe f8dc 	bl	80056d4 <HAL_GetTick>
 800751c:	4602      	mov	r2, r0
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	2b64      	cmp	r3, #100	; 0x64
 8007524:	d901      	bls.n	800752a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007526:	2303      	movs	r3, #3
 8007528:	e20b      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800752a:	4b57      	ldr	r3, [pc, #348]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007532:	2b00      	cmp	r3, #0
 8007534:	d1f0      	bne.n	8007518 <HAL_RCC_OscConfig+0x110>
 8007536:	e000      	b.n	800753a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007538:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f003 0302 	and.w	r3, r3, #2
 8007542:	2b00      	cmp	r3, #0
 8007544:	d069      	beq.n	800761a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007546:	4b50      	ldr	r3, [pc, #320]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f003 030c 	and.w	r3, r3, #12
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00b      	beq.n	800756a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007552:	4b4d      	ldr	r3, [pc, #308]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	f003 030c 	and.w	r3, r3, #12
 800755a:	2b08      	cmp	r3, #8
 800755c:	d11c      	bne.n	8007598 <HAL_RCC_OscConfig+0x190>
 800755e:	4b4a      	ldr	r3, [pc, #296]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007566:	2b00      	cmp	r3, #0
 8007568:	d116      	bne.n	8007598 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800756a:	4b47      	ldr	r3, [pc, #284]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 0302 	and.w	r3, r3, #2
 8007572:	2b00      	cmp	r3, #0
 8007574:	d005      	beq.n	8007582 <HAL_RCC_OscConfig+0x17a>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	2b01      	cmp	r3, #1
 800757c:	d001      	beq.n	8007582 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	e1df      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007582:	4b41      	ldr	r3, [pc, #260]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	00db      	lsls	r3, r3, #3
 8007590:	493d      	ldr	r1, [pc, #244]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007592:	4313      	orrs	r3, r2
 8007594:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007596:	e040      	b.n	800761a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d023      	beq.n	80075e8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80075a0:	4b39      	ldr	r3, [pc, #228]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a38      	ldr	r2, [pc, #224]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80075a6:	f043 0301 	orr.w	r3, r3, #1
 80075aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ac:	f7fe f892 	bl	80056d4 <HAL_GetTick>
 80075b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075b2:	e008      	b.n	80075c6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075b4:	f7fe f88e 	bl	80056d4 <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	2b02      	cmp	r3, #2
 80075c0:	d901      	bls.n	80075c6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e1bd      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075c6:	4b30      	ldr	r3, [pc, #192]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 0302 	and.w	r3, r3, #2
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d0f0      	beq.n	80075b4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075d2:	4b2d      	ldr	r3, [pc, #180]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	00db      	lsls	r3, r3, #3
 80075e0:	4929      	ldr	r1, [pc, #164]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80075e2:	4313      	orrs	r3, r2
 80075e4:	600b      	str	r3, [r1, #0]
 80075e6:	e018      	b.n	800761a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80075e8:	4b27      	ldr	r3, [pc, #156]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a26      	ldr	r2, [pc, #152]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 80075ee:	f023 0301 	bic.w	r3, r3, #1
 80075f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075f4:	f7fe f86e 	bl	80056d4 <HAL_GetTick>
 80075f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075fa:	e008      	b.n	800760e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075fc:	f7fe f86a 	bl	80056d4 <HAL_GetTick>
 8007600:	4602      	mov	r2, r0
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	2b02      	cmp	r3, #2
 8007608:	d901      	bls.n	800760e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800760a:	2303      	movs	r3, #3
 800760c:	e199      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800760e:	4b1e      	ldr	r3, [pc, #120]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 0302 	and.w	r3, r3, #2
 8007616:	2b00      	cmp	r3, #0
 8007618:	d1f0      	bne.n	80075fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 0308 	and.w	r3, r3, #8
 8007622:	2b00      	cmp	r3, #0
 8007624:	d038      	beq.n	8007698 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d019      	beq.n	8007662 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800762e:	4b16      	ldr	r3, [pc, #88]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007630:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007632:	4a15      	ldr	r2, [pc, #84]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007634:	f043 0301 	orr.w	r3, r3, #1
 8007638:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800763a:	f7fe f84b 	bl	80056d4 <HAL_GetTick>
 800763e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007640:	e008      	b.n	8007654 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007642:	f7fe f847 	bl	80056d4 <HAL_GetTick>
 8007646:	4602      	mov	r2, r0
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	1ad3      	subs	r3, r2, r3
 800764c:	2b02      	cmp	r3, #2
 800764e:	d901      	bls.n	8007654 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007650:	2303      	movs	r3, #3
 8007652:	e176      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007654:	4b0c      	ldr	r3, [pc, #48]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007658:	f003 0302 	and.w	r3, r3, #2
 800765c:	2b00      	cmp	r3, #0
 800765e:	d0f0      	beq.n	8007642 <HAL_RCC_OscConfig+0x23a>
 8007660:	e01a      	b.n	8007698 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007662:	4b09      	ldr	r3, [pc, #36]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007666:	4a08      	ldr	r2, [pc, #32]	; (8007688 <HAL_RCC_OscConfig+0x280>)
 8007668:	f023 0301 	bic.w	r3, r3, #1
 800766c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800766e:	f7fe f831 	bl	80056d4 <HAL_GetTick>
 8007672:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007674:	e00a      	b.n	800768c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007676:	f7fe f82d 	bl	80056d4 <HAL_GetTick>
 800767a:	4602      	mov	r2, r0
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	1ad3      	subs	r3, r2, r3
 8007680:	2b02      	cmp	r3, #2
 8007682:	d903      	bls.n	800768c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007684:	2303      	movs	r3, #3
 8007686:	e15c      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
 8007688:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800768c:	4b91      	ldr	r3, [pc, #580]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800768e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007690:	f003 0302 	and.w	r3, r3, #2
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1ee      	bne.n	8007676 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f003 0304 	and.w	r3, r3, #4
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f000 80a4 	beq.w	80077ee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80076a6:	4b8b      	ldr	r3, [pc, #556]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80076a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10d      	bne.n	80076ce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80076b2:	4b88      	ldr	r3, [pc, #544]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80076b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b6:	4a87      	ldr	r2, [pc, #540]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80076b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076bc:	6413      	str	r3, [r2, #64]	; 0x40
 80076be:	4b85      	ldr	r3, [pc, #532]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80076c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076c6:	60bb      	str	r3, [r7, #8]
 80076c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80076ca:	2301      	movs	r3, #1
 80076cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076ce:	4b82      	ldr	r3, [pc, #520]	; (80078d8 <HAL_RCC_OscConfig+0x4d0>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d118      	bne.n	800770c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80076da:	4b7f      	ldr	r3, [pc, #508]	; (80078d8 <HAL_RCC_OscConfig+0x4d0>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a7e      	ldr	r2, [pc, #504]	; (80078d8 <HAL_RCC_OscConfig+0x4d0>)
 80076e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076e6:	f7fd fff5 	bl	80056d4 <HAL_GetTick>
 80076ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076ec:	e008      	b.n	8007700 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076ee:	f7fd fff1 	bl	80056d4 <HAL_GetTick>
 80076f2:	4602      	mov	r2, r0
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	1ad3      	subs	r3, r2, r3
 80076f8:	2b64      	cmp	r3, #100	; 0x64
 80076fa:	d901      	bls.n	8007700 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80076fc:	2303      	movs	r3, #3
 80076fe:	e120      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007700:	4b75      	ldr	r3, [pc, #468]	; (80078d8 <HAL_RCC_OscConfig+0x4d0>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007708:	2b00      	cmp	r3, #0
 800770a:	d0f0      	beq.n	80076ee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d106      	bne.n	8007722 <HAL_RCC_OscConfig+0x31a>
 8007714:	4b6f      	ldr	r3, [pc, #444]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007718:	4a6e      	ldr	r2, [pc, #440]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800771a:	f043 0301 	orr.w	r3, r3, #1
 800771e:	6713      	str	r3, [r2, #112]	; 0x70
 8007720:	e02d      	b.n	800777e <HAL_RCC_OscConfig+0x376>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d10c      	bne.n	8007744 <HAL_RCC_OscConfig+0x33c>
 800772a:	4b6a      	ldr	r3, [pc, #424]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800772c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800772e:	4a69      	ldr	r2, [pc, #420]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007730:	f023 0301 	bic.w	r3, r3, #1
 8007734:	6713      	str	r3, [r2, #112]	; 0x70
 8007736:	4b67      	ldr	r3, [pc, #412]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800773a:	4a66      	ldr	r2, [pc, #408]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800773c:	f023 0304 	bic.w	r3, r3, #4
 8007740:	6713      	str	r3, [r2, #112]	; 0x70
 8007742:	e01c      	b.n	800777e <HAL_RCC_OscConfig+0x376>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	2b05      	cmp	r3, #5
 800774a:	d10c      	bne.n	8007766 <HAL_RCC_OscConfig+0x35e>
 800774c:	4b61      	ldr	r3, [pc, #388]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800774e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007750:	4a60      	ldr	r2, [pc, #384]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007752:	f043 0304 	orr.w	r3, r3, #4
 8007756:	6713      	str	r3, [r2, #112]	; 0x70
 8007758:	4b5e      	ldr	r3, [pc, #376]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800775a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800775c:	4a5d      	ldr	r2, [pc, #372]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800775e:	f043 0301 	orr.w	r3, r3, #1
 8007762:	6713      	str	r3, [r2, #112]	; 0x70
 8007764:	e00b      	b.n	800777e <HAL_RCC_OscConfig+0x376>
 8007766:	4b5b      	ldr	r3, [pc, #364]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776a:	4a5a      	ldr	r2, [pc, #360]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800776c:	f023 0301 	bic.w	r3, r3, #1
 8007770:	6713      	str	r3, [r2, #112]	; 0x70
 8007772:	4b58      	ldr	r3, [pc, #352]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007776:	4a57      	ldr	r2, [pc, #348]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007778:	f023 0304 	bic.w	r3, r3, #4
 800777c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d015      	beq.n	80077b2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007786:	f7fd ffa5 	bl	80056d4 <HAL_GetTick>
 800778a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800778c:	e00a      	b.n	80077a4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800778e:	f7fd ffa1 	bl	80056d4 <HAL_GetTick>
 8007792:	4602      	mov	r2, r0
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	1ad3      	subs	r3, r2, r3
 8007798:	f241 3288 	movw	r2, #5000	; 0x1388
 800779c:	4293      	cmp	r3, r2
 800779e:	d901      	bls.n	80077a4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80077a0:	2303      	movs	r3, #3
 80077a2:	e0ce      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077a4:	4b4b      	ldr	r3, [pc, #300]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80077a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077a8:	f003 0302 	and.w	r3, r3, #2
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d0ee      	beq.n	800778e <HAL_RCC_OscConfig+0x386>
 80077b0:	e014      	b.n	80077dc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077b2:	f7fd ff8f 	bl	80056d4 <HAL_GetTick>
 80077b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077b8:	e00a      	b.n	80077d0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077ba:	f7fd ff8b 	bl	80056d4 <HAL_GetTick>
 80077be:	4602      	mov	r2, r0
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	1ad3      	subs	r3, r2, r3
 80077c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d901      	bls.n	80077d0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	e0b8      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077d0:	4b40      	ldr	r3, [pc, #256]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80077d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077d4:	f003 0302 	and.w	r3, r3, #2
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1ee      	bne.n	80077ba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80077dc:	7dfb      	ldrb	r3, [r7, #23]
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d105      	bne.n	80077ee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80077e2:	4b3c      	ldr	r3, [pc, #240]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80077e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e6:	4a3b      	ldr	r2, [pc, #236]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80077e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	699b      	ldr	r3, [r3, #24]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f000 80a4 	beq.w	8007940 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80077f8:	4b36      	ldr	r3, [pc, #216]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	f003 030c 	and.w	r3, r3, #12
 8007800:	2b08      	cmp	r3, #8
 8007802:	d06b      	beq.n	80078dc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	699b      	ldr	r3, [r3, #24]
 8007808:	2b02      	cmp	r3, #2
 800780a:	d149      	bne.n	80078a0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800780c:	4b31      	ldr	r3, [pc, #196]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a30      	ldr	r2, [pc, #192]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007812:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007816:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007818:	f7fd ff5c 	bl	80056d4 <HAL_GetTick>
 800781c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800781e:	e008      	b.n	8007832 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007820:	f7fd ff58 	bl	80056d4 <HAL_GetTick>
 8007824:	4602      	mov	r2, r0
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	2b02      	cmp	r3, #2
 800782c:	d901      	bls.n	8007832 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e087      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007832:	4b28      	ldr	r3, [pc, #160]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1f0      	bne.n	8007820 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	69da      	ldr	r2, [r3, #28]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6a1b      	ldr	r3, [r3, #32]
 8007846:	431a      	orrs	r2, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784c:	019b      	lsls	r3, r3, #6
 800784e:	431a      	orrs	r2, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007854:	085b      	lsrs	r3, r3, #1
 8007856:	3b01      	subs	r3, #1
 8007858:	041b      	lsls	r3, r3, #16
 800785a:	431a      	orrs	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007860:	061b      	lsls	r3, r3, #24
 8007862:	4313      	orrs	r3, r2
 8007864:	4a1b      	ldr	r2, [pc, #108]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007866:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800786a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800786c:	4b19      	ldr	r3, [pc, #100]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a18      	ldr	r2, [pc, #96]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007872:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007878:	f7fd ff2c 	bl	80056d4 <HAL_GetTick>
 800787c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800787e:	e008      	b.n	8007892 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007880:	f7fd ff28 	bl	80056d4 <HAL_GetTick>
 8007884:	4602      	mov	r2, r0
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	1ad3      	subs	r3, r2, r3
 800788a:	2b02      	cmp	r3, #2
 800788c:	d901      	bls.n	8007892 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800788e:	2303      	movs	r3, #3
 8007890:	e057      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007892:	4b10      	ldr	r3, [pc, #64]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800789a:	2b00      	cmp	r3, #0
 800789c:	d0f0      	beq.n	8007880 <HAL_RCC_OscConfig+0x478>
 800789e:	e04f      	b.n	8007940 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078a0:	4b0c      	ldr	r3, [pc, #48]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a0b      	ldr	r2, [pc, #44]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80078a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80078aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078ac:	f7fd ff12 	bl	80056d4 <HAL_GetTick>
 80078b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078b2:	e008      	b.n	80078c6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078b4:	f7fd ff0e 	bl	80056d4 <HAL_GetTick>
 80078b8:	4602      	mov	r2, r0
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	1ad3      	subs	r3, r2, r3
 80078be:	2b02      	cmp	r3, #2
 80078c0:	d901      	bls.n	80078c6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80078c2:	2303      	movs	r3, #3
 80078c4:	e03d      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078c6:	4b03      	ldr	r3, [pc, #12]	; (80078d4 <HAL_RCC_OscConfig+0x4cc>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d1f0      	bne.n	80078b4 <HAL_RCC_OscConfig+0x4ac>
 80078d2:	e035      	b.n	8007940 <HAL_RCC_OscConfig+0x538>
 80078d4:	40023800 	.word	0x40023800
 80078d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80078dc:	4b1b      	ldr	r3, [pc, #108]	; (800794c <HAL_RCC_OscConfig+0x544>)
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	699b      	ldr	r3, [r3, #24]
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d028      	beq.n	800793c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d121      	bne.n	800793c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007902:	429a      	cmp	r2, r3
 8007904:	d11a      	bne.n	800793c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800790c:	4013      	ands	r3, r2
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007912:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007914:	4293      	cmp	r3, r2
 8007916:	d111      	bne.n	800793c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007922:	085b      	lsrs	r3, r3, #1
 8007924:	3b01      	subs	r3, #1
 8007926:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007928:	429a      	cmp	r2, r3
 800792a:	d107      	bne.n	800793c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007936:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007938:	429a      	cmp	r2, r3
 800793a:	d001      	beq.n	8007940 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e000      	b.n	8007942 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3718      	adds	r7, #24
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	40023800 	.word	0x40023800

08007950 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800795a:	2300      	movs	r3, #0
 800795c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d101      	bne.n	8007968 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e0d0      	b.n	8007b0a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007968:	4b6a      	ldr	r3, [pc, #424]	; (8007b14 <HAL_RCC_ClockConfig+0x1c4>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f003 030f 	and.w	r3, r3, #15
 8007970:	683a      	ldr	r2, [r7, #0]
 8007972:	429a      	cmp	r2, r3
 8007974:	d910      	bls.n	8007998 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007976:	4b67      	ldr	r3, [pc, #412]	; (8007b14 <HAL_RCC_ClockConfig+0x1c4>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f023 020f 	bic.w	r2, r3, #15
 800797e:	4965      	ldr	r1, [pc, #404]	; (8007b14 <HAL_RCC_ClockConfig+0x1c4>)
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	4313      	orrs	r3, r2
 8007984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007986:	4b63      	ldr	r3, [pc, #396]	; (8007b14 <HAL_RCC_ClockConfig+0x1c4>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f003 030f 	and.w	r3, r3, #15
 800798e:	683a      	ldr	r2, [r7, #0]
 8007990:	429a      	cmp	r2, r3
 8007992:	d001      	beq.n	8007998 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	e0b8      	b.n	8007b0a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f003 0302 	and.w	r3, r3, #2
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d020      	beq.n	80079e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f003 0304 	and.w	r3, r3, #4
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d005      	beq.n	80079bc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079b0:	4b59      	ldr	r3, [pc, #356]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	4a58      	ldr	r2, [pc, #352]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 80079b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80079ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0308 	and.w	r3, r3, #8
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d005      	beq.n	80079d4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80079c8:	4b53      	ldr	r3, [pc, #332]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 80079ca:	689b      	ldr	r3, [r3, #8]
 80079cc:	4a52      	ldr	r2, [pc, #328]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 80079ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80079d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079d4:	4b50      	ldr	r3, [pc, #320]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	494d      	ldr	r1, [pc, #308]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 80079e2:	4313      	orrs	r3, r2
 80079e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 0301 	and.w	r3, r3, #1
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d040      	beq.n	8007a74 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d107      	bne.n	8007a0a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079fa:	4b47      	ldr	r3, [pc, #284]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d115      	bne.n	8007a32 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e07f      	b.n	8007b0a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	2b02      	cmp	r3, #2
 8007a10:	d107      	bne.n	8007a22 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a12:	4b41      	ldr	r3, [pc, #260]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d109      	bne.n	8007a32 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	e073      	b.n	8007b0a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a22:	4b3d      	ldr	r3, [pc, #244]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f003 0302 	and.w	r3, r3, #2
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d101      	bne.n	8007a32 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e06b      	b.n	8007b0a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a32:	4b39      	ldr	r3, [pc, #228]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f023 0203 	bic.w	r2, r3, #3
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	4936      	ldr	r1, [pc, #216]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007a40:	4313      	orrs	r3, r2
 8007a42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a44:	f7fd fe46 	bl	80056d4 <HAL_GetTick>
 8007a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a4a:	e00a      	b.n	8007a62 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a4c:	f7fd fe42 	bl	80056d4 <HAL_GetTick>
 8007a50:	4602      	mov	r2, r0
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	1ad3      	subs	r3, r2, r3
 8007a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d901      	bls.n	8007a62 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e053      	b.n	8007b0a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a62:	4b2d      	ldr	r3, [pc, #180]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	f003 020c 	and.w	r2, r3, #12
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	009b      	lsls	r3, r3, #2
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d1eb      	bne.n	8007a4c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a74:	4b27      	ldr	r3, [pc, #156]	; (8007b14 <HAL_RCC_ClockConfig+0x1c4>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 030f 	and.w	r3, r3, #15
 8007a7c:	683a      	ldr	r2, [r7, #0]
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d210      	bcs.n	8007aa4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a82:	4b24      	ldr	r3, [pc, #144]	; (8007b14 <HAL_RCC_ClockConfig+0x1c4>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f023 020f 	bic.w	r2, r3, #15
 8007a8a:	4922      	ldr	r1, [pc, #136]	; (8007b14 <HAL_RCC_ClockConfig+0x1c4>)
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a92:	4b20      	ldr	r3, [pc, #128]	; (8007b14 <HAL_RCC_ClockConfig+0x1c4>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 030f 	and.w	r3, r3, #15
 8007a9a:	683a      	ldr	r2, [r7, #0]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d001      	beq.n	8007aa4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e032      	b.n	8007b0a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 0304 	and.w	r3, r3, #4
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d008      	beq.n	8007ac2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ab0:	4b19      	ldr	r3, [pc, #100]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	4916      	ldr	r1, [pc, #88]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 0308 	and.w	r3, r3, #8
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d009      	beq.n	8007ae2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007ace:	4b12      	ldr	r3, [pc, #72]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	00db      	lsls	r3, r3, #3
 8007adc:	490e      	ldr	r1, [pc, #56]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007ae2:	f000 f821 	bl	8007b28 <HAL_RCC_GetSysClockFreq>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	4b0b      	ldr	r3, [pc, #44]	; (8007b18 <HAL_RCC_ClockConfig+0x1c8>)
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	091b      	lsrs	r3, r3, #4
 8007aee:	f003 030f 	and.w	r3, r3, #15
 8007af2:	490a      	ldr	r1, [pc, #40]	; (8007b1c <HAL_RCC_ClockConfig+0x1cc>)
 8007af4:	5ccb      	ldrb	r3, [r1, r3]
 8007af6:	fa22 f303 	lsr.w	r3, r2, r3
 8007afa:	4a09      	ldr	r2, [pc, #36]	; (8007b20 <HAL_RCC_ClockConfig+0x1d0>)
 8007afc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007afe:	4b09      	ldr	r3, [pc, #36]	; (8007b24 <HAL_RCC_ClockConfig+0x1d4>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4618      	mov	r0, r3
 8007b04:	f7fd fda2 	bl	800564c <HAL_InitTick>

  return HAL_OK;
 8007b08:	2300      	movs	r3, #0
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3710      	adds	r7, #16
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop
 8007b14:	40023c00 	.word	0x40023c00
 8007b18:	40023800 	.word	0x40023800
 8007b1c:	0800b474 	.word	0x0800b474
 8007b20:	20000064 	.word	0x20000064
 8007b24:	20000068 	.word	0x20000068

08007b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b2c:	b094      	sub	sp, #80	; 0x50
 8007b2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007b30:	2300      	movs	r3, #0
 8007b32:	647b      	str	r3, [r7, #68]	; 0x44
 8007b34:	2300      	movs	r3, #0
 8007b36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b38:	2300      	movs	r3, #0
 8007b3a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b40:	4b79      	ldr	r3, [pc, #484]	; (8007d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	f003 030c 	and.w	r3, r3, #12
 8007b48:	2b08      	cmp	r3, #8
 8007b4a:	d00d      	beq.n	8007b68 <HAL_RCC_GetSysClockFreq+0x40>
 8007b4c:	2b08      	cmp	r3, #8
 8007b4e:	f200 80e1 	bhi.w	8007d14 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d002      	beq.n	8007b5c <HAL_RCC_GetSysClockFreq+0x34>
 8007b56:	2b04      	cmp	r3, #4
 8007b58:	d003      	beq.n	8007b62 <HAL_RCC_GetSysClockFreq+0x3a>
 8007b5a:	e0db      	b.n	8007d14 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b5c:	4b73      	ldr	r3, [pc, #460]	; (8007d2c <HAL_RCC_GetSysClockFreq+0x204>)
 8007b5e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007b60:	e0db      	b.n	8007d1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b62:	4b73      	ldr	r3, [pc, #460]	; (8007d30 <HAL_RCC_GetSysClockFreq+0x208>)
 8007b64:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007b66:	e0d8      	b.n	8007d1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b68:	4b6f      	ldr	r3, [pc, #444]	; (8007d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b70:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007b72:	4b6d      	ldr	r3, [pc, #436]	; (8007d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d063      	beq.n	8007c46 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b7e:	4b6a      	ldr	r3, [pc, #424]	; (8007d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	099b      	lsrs	r3, r3, #6
 8007b84:	2200      	movs	r2, #0
 8007b86:	63bb      	str	r3, [r7, #56]	; 0x38
 8007b88:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b90:	633b      	str	r3, [r7, #48]	; 0x30
 8007b92:	2300      	movs	r3, #0
 8007b94:	637b      	str	r3, [r7, #52]	; 0x34
 8007b96:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007b9a:	4622      	mov	r2, r4
 8007b9c:	462b      	mov	r3, r5
 8007b9e:	f04f 0000 	mov.w	r0, #0
 8007ba2:	f04f 0100 	mov.w	r1, #0
 8007ba6:	0159      	lsls	r1, r3, #5
 8007ba8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007bac:	0150      	lsls	r0, r2, #5
 8007bae:	4602      	mov	r2, r0
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	4621      	mov	r1, r4
 8007bb4:	1a51      	subs	r1, r2, r1
 8007bb6:	6139      	str	r1, [r7, #16]
 8007bb8:	4629      	mov	r1, r5
 8007bba:	eb63 0301 	sbc.w	r3, r3, r1
 8007bbe:	617b      	str	r3, [r7, #20]
 8007bc0:	f04f 0200 	mov.w	r2, #0
 8007bc4:	f04f 0300 	mov.w	r3, #0
 8007bc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007bcc:	4659      	mov	r1, fp
 8007bce:	018b      	lsls	r3, r1, #6
 8007bd0:	4651      	mov	r1, sl
 8007bd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007bd6:	4651      	mov	r1, sl
 8007bd8:	018a      	lsls	r2, r1, #6
 8007bda:	4651      	mov	r1, sl
 8007bdc:	ebb2 0801 	subs.w	r8, r2, r1
 8007be0:	4659      	mov	r1, fp
 8007be2:	eb63 0901 	sbc.w	r9, r3, r1
 8007be6:	f04f 0200 	mov.w	r2, #0
 8007bea:	f04f 0300 	mov.w	r3, #0
 8007bee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007bf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007bf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007bfa:	4690      	mov	r8, r2
 8007bfc:	4699      	mov	r9, r3
 8007bfe:	4623      	mov	r3, r4
 8007c00:	eb18 0303 	adds.w	r3, r8, r3
 8007c04:	60bb      	str	r3, [r7, #8]
 8007c06:	462b      	mov	r3, r5
 8007c08:	eb49 0303 	adc.w	r3, r9, r3
 8007c0c:	60fb      	str	r3, [r7, #12]
 8007c0e:	f04f 0200 	mov.w	r2, #0
 8007c12:	f04f 0300 	mov.w	r3, #0
 8007c16:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007c1a:	4629      	mov	r1, r5
 8007c1c:	024b      	lsls	r3, r1, #9
 8007c1e:	4621      	mov	r1, r4
 8007c20:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007c24:	4621      	mov	r1, r4
 8007c26:	024a      	lsls	r2, r1, #9
 8007c28:	4610      	mov	r0, r2
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c2e:	2200      	movs	r2, #0
 8007c30:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c32:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007c38:	f7f8 ffd8 	bl	8000bec <__aeabi_uldivmod>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	4613      	mov	r3, r2
 8007c42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c44:	e058      	b.n	8007cf8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c46:	4b38      	ldr	r3, [pc, #224]	; (8007d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	099b      	lsrs	r3, r3, #6
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	4618      	mov	r0, r3
 8007c50:	4611      	mov	r1, r2
 8007c52:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007c56:	623b      	str	r3, [r7, #32]
 8007c58:	2300      	movs	r3, #0
 8007c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8007c5c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007c60:	4642      	mov	r2, r8
 8007c62:	464b      	mov	r3, r9
 8007c64:	f04f 0000 	mov.w	r0, #0
 8007c68:	f04f 0100 	mov.w	r1, #0
 8007c6c:	0159      	lsls	r1, r3, #5
 8007c6e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c72:	0150      	lsls	r0, r2, #5
 8007c74:	4602      	mov	r2, r0
 8007c76:	460b      	mov	r3, r1
 8007c78:	4641      	mov	r1, r8
 8007c7a:	ebb2 0a01 	subs.w	sl, r2, r1
 8007c7e:	4649      	mov	r1, r9
 8007c80:	eb63 0b01 	sbc.w	fp, r3, r1
 8007c84:	f04f 0200 	mov.w	r2, #0
 8007c88:	f04f 0300 	mov.w	r3, #0
 8007c8c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007c90:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007c94:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007c98:	ebb2 040a 	subs.w	r4, r2, sl
 8007c9c:	eb63 050b 	sbc.w	r5, r3, fp
 8007ca0:	f04f 0200 	mov.w	r2, #0
 8007ca4:	f04f 0300 	mov.w	r3, #0
 8007ca8:	00eb      	lsls	r3, r5, #3
 8007caa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007cae:	00e2      	lsls	r2, r4, #3
 8007cb0:	4614      	mov	r4, r2
 8007cb2:	461d      	mov	r5, r3
 8007cb4:	4643      	mov	r3, r8
 8007cb6:	18e3      	adds	r3, r4, r3
 8007cb8:	603b      	str	r3, [r7, #0]
 8007cba:	464b      	mov	r3, r9
 8007cbc:	eb45 0303 	adc.w	r3, r5, r3
 8007cc0:	607b      	str	r3, [r7, #4]
 8007cc2:	f04f 0200 	mov.w	r2, #0
 8007cc6:	f04f 0300 	mov.w	r3, #0
 8007cca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007cce:	4629      	mov	r1, r5
 8007cd0:	028b      	lsls	r3, r1, #10
 8007cd2:	4621      	mov	r1, r4
 8007cd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007cd8:	4621      	mov	r1, r4
 8007cda:	028a      	lsls	r2, r1, #10
 8007cdc:	4610      	mov	r0, r2
 8007cde:	4619      	mov	r1, r3
 8007ce0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	61bb      	str	r3, [r7, #24]
 8007ce6:	61fa      	str	r2, [r7, #28]
 8007ce8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007cec:	f7f8 ff7e 	bl	8000bec <__aeabi_uldivmod>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007cf8:	4b0b      	ldr	r3, [pc, #44]	; (8007d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	0c1b      	lsrs	r3, r3, #16
 8007cfe:	f003 0303 	and.w	r3, r3, #3
 8007d02:	3301      	adds	r3, #1
 8007d04:	005b      	lsls	r3, r3, #1
 8007d06:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8007d08:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d10:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007d12:	e002      	b.n	8007d1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007d14:	4b05      	ldr	r3, [pc, #20]	; (8007d2c <HAL_RCC_GetSysClockFreq+0x204>)
 8007d16:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007d18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3750      	adds	r7, #80	; 0x50
 8007d20:	46bd      	mov	sp, r7
 8007d22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d26:	bf00      	nop
 8007d28:	40023800 	.word	0x40023800
 8007d2c:	00f42400 	.word	0x00f42400
 8007d30:	007a1200 	.word	0x007a1200

08007d34 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d34:	b480      	push	{r7}
 8007d36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d38:	4b03      	ldr	r3, [pc, #12]	; (8007d48 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	20000064 	.word	0x20000064

08007d4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007d50:	f7ff fff0 	bl	8007d34 <HAL_RCC_GetHCLKFreq>
 8007d54:	4602      	mov	r2, r0
 8007d56:	4b05      	ldr	r3, [pc, #20]	; (8007d6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d58:	689b      	ldr	r3, [r3, #8]
 8007d5a:	0a9b      	lsrs	r3, r3, #10
 8007d5c:	f003 0307 	and.w	r3, r3, #7
 8007d60:	4903      	ldr	r1, [pc, #12]	; (8007d70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d62:	5ccb      	ldrb	r3, [r1, r3]
 8007d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	bd80      	pop	{r7, pc}
 8007d6c:	40023800 	.word	0x40023800
 8007d70:	0800b484 	.word	0x0800b484

08007d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007d78:	f7ff ffdc 	bl	8007d34 <HAL_RCC_GetHCLKFreq>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	4b05      	ldr	r3, [pc, #20]	; (8007d94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	0b5b      	lsrs	r3, r3, #13
 8007d84:	f003 0307 	and.w	r3, r3, #7
 8007d88:	4903      	ldr	r1, [pc, #12]	; (8007d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d8a:	5ccb      	ldrb	r3, [r1, r3]
 8007d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	40023800 	.word	0x40023800
 8007d98:	0800b484 	.word	0x0800b484

08007d9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b088      	sub	sp, #32
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007da4:	2300      	movs	r3, #0
 8007da6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007da8:	2300      	movs	r3, #0
 8007daa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007dac:	2300      	movs	r3, #0
 8007dae:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007db0:	2300      	movs	r3, #0
 8007db2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007db4:	2300      	movs	r3, #0
 8007db6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f003 0301 	and.w	r3, r3, #1
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d012      	beq.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007dc4:	4b69      	ldr	r3, [pc, #420]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	4a68      	ldr	r2, [pc, #416]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dca:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007dce:	6093      	str	r3, [r2, #8]
 8007dd0:	4b66      	ldr	r3, [pc, #408]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dd2:	689a      	ldr	r2, [r3, #8]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dd8:	4964      	ldr	r1, [pc, #400]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d101      	bne.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007de6:	2301      	movs	r3, #1
 8007de8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d017      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007df6:	4b5d      	ldr	r3, [pc, #372]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007dfc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e04:	4959      	ldr	r1, [pc, #356]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e06:	4313      	orrs	r3, r2
 8007e08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e14:	d101      	bne.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007e16:	2301      	movs	r3, #1
 8007e18:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d101      	bne.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007e22:	2301      	movs	r3, #1
 8007e24:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d017      	beq.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007e32:	4b4e      	ldr	r3, [pc, #312]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e38:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e40:	494a      	ldr	r1, [pc, #296]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e42:	4313      	orrs	r3, r2
 8007e44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e50:	d101      	bne.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007e52:	2301      	movs	r3, #1
 8007e54:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d101      	bne.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d001      	beq.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f003 0320 	and.w	r3, r3, #32
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	f000 808b 	beq.w	8007f96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007e80:	4b3a      	ldr	r3, [pc, #232]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e84:	4a39      	ldr	r2, [pc, #228]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e8a:	6413      	str	r3, [r2, #64]	; 0x40
 8007e8c:	4b37      	ldr	r3, [pc, #220]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e94:	60bb      	str	r3, [r7, #8]
 8007e96:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007e98:	4b35      	ldr	r3, [pc, #212]	; (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a34      	ldr	r2, [pc, #208]	; (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ea2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ea4:	f7fd fc16 	bl	80056d4 <HAL_GetTick>
 8007ea8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007eaa:	e008      	b.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007eac:	f7fd fc12 	bl	80056d4 <HAL_GetTick>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	1ad3      	subs	r3, r2, r3
 8007eb6:	2b64      	cmp	r3, #100	; 0x64
 8007eb8:	d901      	bls.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007eba:	2303      	movs	r3, #3
 8007ebc:	e357      	b.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007ebe:	4b2c      	ldr	r3, [pc, #176]	; (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d0f0      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007eca:	4b28      	ldr	r3, [pc, #160]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ed2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d035      	beq.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ede:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ee2:	693a      	ldr	r2, [r7, #16]
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d02e      	beq.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ee8:	4b20      	ldr	r3, [pc, #128]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ef0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007ef2:	4b1e      	ldr	r3, [pc, #120]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ef6:	4a1d      	ldr	r2, [pc, #116]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007efc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007efe:	4b1b      	ldr	r3, [pc, #108]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f02:	4a1a      	ldr	r2, [pc, #104]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f08:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007f0a:	4a18      	ldr	r2, [pc, #96]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007f10:	4b16      	ldr	r3, [pc, #88]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f14:	f003 0301 	and.w	r3, r3, #1
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d114      	bne.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f1c:	f7fd fbda 	bl	80056d4 <HAL_GetTick>
 8007f20:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f22:	e00a      	b.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f24:	f7fd fbd6 	bl	80056d4 <HAL_GetTick>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	1ad3      	subs	r3, r2, r3
 8007f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d901      	bls.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007f36:	2303      	movs	r3, #3
 8007f38:	e319      	b.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f3a:	4b0c      	ldr	r3, [pc, #48]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f3e:	f003 0302 	and.w	r3, r3, #2
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d0ee      	beq.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f52:	d111      	bne.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007f54:	4b05      	ldr	r3, [pc, #20]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007f60:	4b04      	ldr	r3, [pc, #16]	; (8007f74 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007f62:	400b      	ands	r3, r1
 8007f64:	4901      	ldr	r1, [pc, #4]	; (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f66:	4313      	orrs	r3, r2
 8007f68:	608b      	str	r3, [r1, #8]
 8007f6a:	e00b      	b.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007f6c:	40023800 	.word	0x40023800
 8007f70:	40007000 	.word	0x40007000
 8007f74:	0ffffcff 	.word	0x0ffffcff
 8007f78:	4baa      	ldr	r3, [pc, #680]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	4aa9      	ldr	r2, [pc, #676]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f7e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007f82:	6093      	str	r3, [r2, #8]
 8007f84:	4ba7      	ldr	r3, [pc, #668]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f90:	49a4      	ldr	r1, [pc, #656]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f92:	4313      	orrs	r3, r2
 8007f94:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f003 0310 	and.w	r3, r3, #16
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d010      	beq.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007fa2:	4ba0      	ldr	r3, [pc, #640]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fa8:	4a9e      	ldr	r2, [pc, #632]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007faa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fae:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007fb2:	4b9c      	ldr	r3, [pc, #624]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fb4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fbc:	4999      	ldr	r1, [pc, #612]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00a      	beq.n	8007fe6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007fd0:	4b94      	ldr	r3, [pc, #592]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fd6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007fde:	4991      	ldr	r1, [pc, #580]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d00a      	beq.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007ff2:	4b8c      	ldr	r3, [pc, #560]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ff8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008000:	4988      	ldr	r1, [pc, #544]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008002:	4313      	orrs	r3, r2
 8008004:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008010:	2b00      	cmp	r3, #0
 8008012:	d00a      	beq.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008014:	4b83      	ldr	r3, [pc, #524]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800801a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008022:	4980      	ldr	r1, [pc, #512]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008024:	4313      	orrs	r3, r2
 8008026:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008032:	2b00      	cmp	r3, #0
 8008034:	d00a      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008036:	4b7b      	ldr	r3, [pc, #492]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800803c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008044:	4977      	ldr	r1, [pc, #476]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008046:	4313      	orrs	r3, r2
 8008048:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00a      	beq.n	800806e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008058:	4b72      	ldr	r3, [pc, #456]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800805a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800805e:	f023 0203 	bic.w	r2, r3, #3
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008066:	496f      	ldr	r1, [pc, #444]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008068:	4313      	orrs	r3, r2
 800806a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00a      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800807a:	4b6a      	ldr	r3, [pc, #424]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800807c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008080:	f023 020c 	bic.w	r2, r3, #12
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008088:	4966      	ldr	r1, [pc, #408]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800808a:	4313      	orrs	r3, r2
 800808c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00a      	beq.n	80080b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800809c:	4b61      	ldr	r3, [pc, #388]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800809e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080a2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080aa:	495e      	ldr	r1, [pc, #376]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080ac:	4313      	orrs	r3, r2
 80080ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00a      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80080be:	4b59      	ldr	r3, [pc, #356]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080c4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080cc:	4955      	ldr	r1, [pc, #340]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080ce:	4313      	orrs	r3, r2
 80080d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00a      	beq.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80080e0:	4b50      	ldr	r3, [pc, #320]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ee:	494d      	ldr	r1, [pc, #308]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080f0:	4313      	orrs	r3, r2
 80080f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00a      	beq.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008102:	4b48      	ldr	r3, [pc, #288]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008108:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008110:	4944      	ldr	r1, [pc, #272]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008112:	4313      	orrs	r3, r2
 8008114:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00a      	beq.n	800813a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008124:	4b3f      	ldr	r3, [pc, #252]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800812a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008132:	493c      	ldr	r1, [pc, #240]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008134:	4313      	orrs	r3, r2
 8008136:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008146:	4b37      	ldr	r3, [pc, #220]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800814c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008154:	4933      	ldr	r1, [pc, #204]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008156:	4313      	orrs	r3, r2
 8008158:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00a      	beq.n	800817e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008168:	4b2e      	ldr	r3, [pc, #184]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800816a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800816e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008176:	492b      	ldr	r1, [pc, #172]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008178:	4313      	orrs	r3, r2
 800817a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008186:	2b00      	cmp	r3, #0
 8008188:	d011      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800818a:	4b26      	ldr	r3, [pc, #152]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800818c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008190:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008198:	4922      	ldr	r1, [pc, #136]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800819a:	4313      	orrs	r3, r2
 800819c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80081a8:	d101      	bne.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80081aa:	2301      	movs	r3, #1
 80081ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f003 0308 	and.w	r3, r3, #8
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d001      	beq.n	80081be <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80081ba:	2301      	movs	r3, #1
 80081bc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00a      	beq.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80081ca:	4b16      	ldr	r3, [pc, #88]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081d0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081d8:	4912      	ldr	r1, [pc, #72]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081da:	4313      	orrs	r3, r2
 80081dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d00b      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80081ec:	4b0d      	ldr	r3, [pc, #52]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081f2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081fc:	4909      	ldr	r1, [pc, #36]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081fe:	4313      	orrs	r3, r2
 8008200:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	2b01      	cmp	r3, #1
 8008208:	d006      	beq.n	8008218 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008212:	2b00      	cmp	r3, #0
 8008214:	f000 80d9 	beq.w	80083ca <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008218:	4b02      	ldr	r3, [pc, #8]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a01      	ldr	r2, [pc, #4]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800821e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008222:	e001      	b.n	8008228 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008224:	40023800 	.word	0x40023800
 8008228:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800822a:	f7fd fa53 	bl	80056d4 <HAL_GetTick>
 800822e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008230:	e008      	b.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008232:	f7fd fa4f 	bl	80056d4 <HAL_GetTick>
 8008236:	4602      	mov	r2, r0
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	1ad3      	subs	r3, r2, r3
 800823c:	2b64      	cmp	r3, #100	; 0x64
 800823e:	d901      	bls.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008240:	2303      	movs	r3, #3
 8008242:	e194      	b.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008244:	4b6c      	ldr	r3, [pc, #432]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800824c:	2b00      	cmp	r3, #0
 800824e:	d1f0      	bne.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f003 0301 	and.w	r3, r3, #1
 8008258:	2b00      	cmp	r3, #0
 800825a:	d021      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008260:	2b00      	cmp	r3, #0
 8008262:	d11d      	bne.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008264:	4b64      	ldr	r3, [pc, #400]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008266:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800826a:	0c1b      	lsrs	r3, r3, #16
 800826c:	f003 0303 	and.w	r3, r3, #3
 8008270:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008272:	4b61      	ldr	r3, [pc, #388]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008274:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008278:	0e1b      	lsrs	r3, r3, #24
 800827a:	f003 030f 	and.w	r3, r3, #15
 800827e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	019a      	lsls	r2, r3, #6
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	041b      	lsls	r3, r3, #16
 800828a:	431a      	orrs	r2, r3
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	061b      	lsls	r3, r3, #24
 8008290:	431a      	orrs	r2, r3
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	689b      	ldr	r3, [r3, #8]
 8008296:	071b      	lsls	r3, r3, #28
 8008298:	4957      	ldr	r1, [pc, #348]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800829a:	4313      	orrs	r3, r2
 800829c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d004      	beq.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80082b4:	d00a      	beq.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d02e      	beq.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80082ca:	d129      	bne.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80082cc:	4b4a      	ldr	r3, [pc, #296]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80082d2:	0c1b      	lsrs	r3, r3, #16
 80082d4:	f003 0303 	and.w	r3, r3, #3
 80082d8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80082da:	4b47      	ldr	r3, [pc, #284]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80082e0:	0f1b      	lsrs	r3, r3, #28
 80082e2:	f003 0307 	and.w	r3, r3, #7
 80082e6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	019a      	lsls	r2, r3, #6
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	041b      	lsls	r3, r3, #16
 80082f2:	431a      	orrs	r2, r3
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	061b      	lsls	r3, r3, #24
 80082fa:	431a      	orrs	r2, r3
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	071b      	lsls	r3, r3, #28
 8008300:	493d      	ldr	r1, [pc, #244]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008302:	4313      	orrs	r3, r2
 8008304:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008308:	4b3b      	ldr	r3, [pc, #236]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800830a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800830e:	f023 021f 	bic.w	r2, r3, #31
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008316:	3b01      	subs	r3, #1
 8008318:	4937      	ldr	r1, [pc, #220]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800831a:	4313      	orrs	r3, r2
 800831c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008328:	2b00      	cmp	r3, #0
 800832a:	d01d      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800832c:	4b32      	ldr	r3, [pc, #200]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800832e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008332:	0e1b      	lsrs	r3, r3, #24
 8008334:	f003 030f 	and.w	r3, r3, #15
 8008338:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800833a:	4b2f      	ldr	r3, [pc, #188]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800833c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008340:	0f1b      	lsrs	r3, r3, #28
 8008342:	f003 0307 	and.w	r3, r3, #7
 8008346:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	019a      	lsls	r2, r3, #6
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	041b      	lsls	r3, r3, #16
 8008354:	431a      	orrs	r2, r3
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	061b      	lsls	r3, r3, #24
 800835a:	431a      	orrs	r2, r3
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	071b      	lsls	r3, r3, #28
 8008360:	4925      	ldr	r1, [pc, #148]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008362:	4313      	orrs	r3, r2
 8008364:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008370:	2b00      	cmp	r3, #0
 8008372:	d011      	beq.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	019a      	lsls	r2, r3, #6
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	041b      	lsls	r3, r3, #16
 8008380:	431a      	orrs	r2, r3
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	061b      	lsls	r3, r3, #24
 8008388:	431a      	orrs	r2, r3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	071b      	lsls	r3, r3, #28
 8008390:	4919      	ldr	r1, [pc, #100]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008392:	4313      	orrs	r3, r2
 8008394:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008398:	4b17      	ldr	r3, [pc, #92]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a16      	ldr	r2, [pc, #88]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800839e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80083a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083a4:	f7fd f996 	bl	80056d4 <HAL_GetTick>
 80083a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80083aa:	e008      	b.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80083ac:	f7fd f992 	bl	80056d4 <HAL_GetTick>
 80083b0:	4602      	mov	r2, r0
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	1ad3      	subs	r3, r2, r3
 80083b6:	2b64      	cmp	r3, #100	; 0x64
 80083b8:	d901      	bls.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80083ba:	2303      	movs	r3, #3
 80083bc:	e0d7      	b.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80083be:	4b0e      	ldr	r3, [pc, #56]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d0f0      	beq.n	80083ac <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80083ca:	69bb      	ldr	r3, [r7, #24]
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	f040 80cd 	bne.w	800856c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80083d2:	4b09      	ldr	r3, [pc, #36]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a08      	ldr	r2, [pc, #32]	; (80083f8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80083dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083de:	f7fd f979 	bl	80056d4 <HAL_GetTick>
 80083e2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80083e4:	e00a      	b.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80083e6:	f7fd f975 	bl	80056d4 <HAL_GetTick>
 80083ea:	4602      	mov	r2, r0
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	2b64      	cmp	r3, #100	; 0x64
 80083f2:	d903      	bls.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80083f4:	2303      	movs	r3, #3
 80083f6:	e0ba      	b.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80083f8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80083fc:	4b5e      	ldr	r3, [pc, #376]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008404:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008408:	d0ed      	beq.n	80083e6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008412:	2b00      	cmp	r3, #0
 8008414:	d003      	beq.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800841a:	2b00      	cmp	r3, #0
 800841c:	d009      	beq.n	8008432 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008426:	2b00      	cmp	r3, #0
 8008428:	d02e      	beq.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800842e:	2b00      	cmp	r3, #0
 8008430:	d12a      	bne.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008432:	4b51      	ldr	r3, [pc, #324]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008438:	0c1b      	lsrs	r3, r3, #16
 800843a:	f003 0303 	and.w	r3, r3, #3
 800843e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008440:	4b4d      	ldr	r3, [pc, #308]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008446:	0f1b      	lsrs	r3, r3, #28
 8008448:	f003 0307 	and.w	r3, r3, #7
 800844c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	695b      	ldr	r3, [r3, #20]
 8008452:	019a      	lsls	r2, r3, #6
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	041b      	lsls	r3, r3, #16
 8008458:	431a      	orrs	r2, r3
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	699b      	ldr	r3, [r3, #24]
 800845e:	061b      	lsls	r3, r3, #24
 8008460:	431a      	orrs	r2, r3
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	071b      	lsls	r3, r3, #28
 8008466:	4944      	ldr	r1, [pc, #272]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008468:	4313      	orrs	r3, r2
 800846a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800846e:	4b42      	ldr	r3, [pc, #264]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008470:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008474:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800847c:	3b01      	subs	r3, #1
 800847e:	021b      	lsls	r3, r3, #8
 8008480:	493d      	ldr	r1, [pc, #244]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008482:	4313      	orrs	r3, r2
 8008484:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008490:	2b00      	cmp	r3, #0
 8008492:	d022      	beq.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008498:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800849c:	d11d      	bne.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800849e:	4b36      	ldr	r3, [pc, #216]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084a4:	0e1b      	lsrs	r3, r3, #24
 80084a6:	f003 030f 	and.w	r3, r3, #15
 80084aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80084ac:	4b32      	ldr	r3, [pc, #200]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084b2:	0f1b      	lsrs	r3, r3, #28
 80084b4:	f003 0307 	and.w	r3, r3, #7
 80084b8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	695b      	ldr	r3, [r3, #20]
 80084be:	019a      	lsls	r2, r3, #6
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6a1b      	ldr	r3, [r3, #32]
 80084c4:	041b      	lsls	r3, r3, #16
 80084c6:	431a      	orrs	r2, r3
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	061b      	lsls	r3, r3, #24
 80084cc:	431a      	orrs	r2, r3
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	071b      	lsls	r3, r3, #28
 80084d2:	4929      	ldr	r1, [pc, #164]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084d4:	4313      	orrs	r3, r2
 80084d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f003 0308 	and.w	r3, r3, #8
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d028      	beq.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80084e6:	4b24      	ldr	r3, [pc, #144]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084ec:	0e1b      	lsrs	r3, r3, #24
 80084ee:	f003 030f 	and.w	r3, r3, #15
 80084f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80084f4:	4b20      	ldr	r3, [pc, #128]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084fa:	0c1b      	lsrs	r3, r3, #16
 80084fc:	f003 0303 	and.w	r3, r3, #3
 8008500:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	695b      	ldr	r3, [r3, #20]
 8008506:	019a      	lsls	r2, r3, #6
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	041b      	lsls	r3, r3, #16
 800850c:	431a      	orrs	r2, r3
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	061b      	lsls	r3, r3, #24
 8008512:	431a      	orrs	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	69db      	ldr	r3, [r3, #28]
 8008518:	071b      	lsls	r3, r3, #28
 800851a:	4917      	ldr	r1, [pc, #92]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800851c:	4313      	orrs	r3, r2
 800851e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008522:	4b15      	ldr	r3, [pc, #84]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008524:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008528:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008530:	4911      	ldr	r1, [pc, #68]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008532:	4313      	orrs	r3, r2
 8008534:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008538:	4b0f      	ldr	r3, [pc, #60]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a0e      	ldr	r2, [pc, #56]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800853e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008542:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008544:	f7fd f8c6 	bl	80056d4 <HAL_GetTick>
 8008548:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800854a:	e008      	b.n	800855e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800854c:	f7fd f8c2 	bl	80056d4 <HAL_GetTick>
 8008550:	4602      	mov	r2, r0
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	1ad3      	subs	r3, r2, r3
 8008556:	2b64      	cmp	r3, #100	; 0x64
 8008558:	d901      	bls.n	800855e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800855a:	2303      	movs	r3, #3
 800855c:	e007      	b.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800855e:	4b06      	ldr	r3, [pc, #24]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008566:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800856a:	d1ef      	bne.n	800854c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3720      	adds	r7, #32
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	40023800 	.word	0x40023800

0800857c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b082      	sub	sp, #8
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d101      	bne.n	800858e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e049      	b.n	8008622 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008594:	b2db      	uxtb	r3, r3
 8008596:	2b00      	cmp	r3, #0
 8008598:	d106      	bne.n	80085a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2200      	movs	r2, #0
 800859e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f7fc fc34 	bl	8004e10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2202      	movs	r2, #2
 80085ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	3304      	adds	r3, #4
 80085b8:	4619      	mov	r1, r3
 80085ba:	4610      	mov	r0, r2
 80085bc:	f000 fdac 	bl	8009118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2201      	movs	r2, #1
 80085cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2201      	movs	r2, #1
 80085ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2201      	movs	r2, #1
 800860c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2201      	movs	r2, #1
 800861c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	4618      	mov	r0, r3
 8008624:	3708      	adds	r7, #8
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
	...

0800862c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800862c:	b480      	push	{r7}
 800862e:	b085      	sub	sp, #20
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800863a:	b2db      	uxtb	r3, r3
 800863c:	2b01      	cmp	r3, #1
 800863e:	d001      	beq.n	8008644 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008640:	2301      	movs	r3, #1
 8008642:	e054      	b.n	80086ee <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2202      	movs	r2, #2
 8008648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	68da      	ldr	r2, [r3, #12]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f042 0201 	orr.w	r2, r2, #1
 800865a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a26      	ldr	r2, [pc, #152]	; (80086fc <HAL_TIM_Base_Start_IT+0xd0>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d022      	beq.n	80086ac <HAL_TIM_Base_Start_IT+0x80>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800866e:	d01d      	beq.n	80086ac <HAL_TIM_Base_Start_IT+0x80>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a22      	ldr	r2, [pc, #136]	; (8008700 <HAL_TIM_Base_Start_IT+0xd4>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d018      	beq.n	80086ac <HAL_TIM_Base_Start_IT+0x80>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a21      	ldr	r2, [pc, #132]	; (8008704 <HAL_TIM_Base_Start_IT+0xd8>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d013      	beq.n	80086ac <HAL_TIM_Base_Start_IT+0x80>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a1f      	ldr	r2, [pc, #124]	; (8008708 <HAL_TIM_Base_Start_IT+0xdc>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d00e      	beq.n	80086ac <HAL_TIM_Base_Start_IT+0x80>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a1e      	ldr	r2, [pc, #120]	; (800870c <HAL_TIM_Base_Start_IT+0xe0>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d009      	beq.n	80086ac <HAL_TIM_Base_Start_IT+0x80>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a1c      	ldr	r2, [pc, #112]	; (8008710 <HAL_TIM_Base_Start_IT+0xe4>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d004      	beq.n	80086ac <HAL_TIM_Base_Start_IT+0x80>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a1b      	ldr	r2, [pc, #108]	; (8008714 <HAL_TIM_Base_Start_IT+0xe8>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d115      	bne.n	80086d8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	689a      	ldr	r2, [r3, #8]
 80086b2:	4b19      	ldr	r3, [pc, #100]	; (8008718 <HAL_TIM_Base_Start_IT+0xec>)
 80086b4:	4013      	ands	r3, r2
 80086b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2b06      	cmp	r3, #6
 80086bc:	d015      	beq.n	80086ea <HAL_TIM_Base_Start_IT+0xbe>
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086c4:	d011      	beq.n	80086ea <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f042 0201 	orr.w	r2, r2, #1
 80086d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086d6:	e008      	b.n	80086ea <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f042 0201 	orr.w	r2, r2, #1
 80086e6:	601a      	str	r2, [r3, #0]
 80086e8:	e000      	b.n	80086ec <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086ea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80086ec:	2300      	movs	r3, #0
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3714      	adds	r7, #20
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	40010000 	.word	0x40010000
 8008700:	40000400 	.word	0x40000400
 8008704:	40000800 	.word	0x40000800
 8008708:	40000c00 	.word	0x40000c00
 800870c:	40010400 	.word	0x40010400
 8008710:	40014000 	.word	0x40014000
 8008714:	40001800 	.word	0x40001800
 8008718:	00010007 	.word	0x00010007

0800871c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800871c:	b480      	push	{r7}
 800871e:	b083      	sub	sp, #12
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	68da      	ldr	r2, [r3, #12]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f022 0201 	bic.w	r2, r2, #1
 8008732:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	6a1a      	ldr	r2, [r3, #32]
 800873a:	f241 1311 	movw	r3, #4369	; 0x1111
 800873e:	4013      	ands	r3, r2
 8008740:	2b00      	cmp	r3, #0
 8008742:	d10f      	bne.n	8008764 <HAL_TIM_Base_Stop_IT+0x48>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	6a1a      	ldr	r2, [r3, #32]
 800874a:	f240 4344 	movw	r3, #1092	; 0x444
 800874e:	4013      	ands	r3, r2
 8008750:	2b00      	cmp	r3, #0
 8008752:	d107      	bne.n	8008764 <HAL_TIM_Base_Stop_IT+0x48>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f022 0201 	bic.w	r2, r2, #1
 8008762:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2201      	movs	r2, #1
 8008768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800876c:	2300      	movs	r3, #0
}
 800876e:	4618      	mov	r0, r3
 8008770:	370c      	adds	r7, #12
 8008772:	46bd      	mov	sp, r7
 8008774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008778:	4770      	bx	lr

0800877a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800877a:	b580      	push	{r7, lr}
 800877c:	b082      	sub	sp, #8
 800877e:	af00      	add	r7, sp, #0
 8008780:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d101      	bne.n	800878c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008788:	2301      	movs	r3, #1
 800878a:	e049      	b.n	8008820 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008792:	b2db      	uxtb	r3, r3
 8008794:	2b00      	cmp	r3, #0
 8008796:	d106      	bne.n	80087a6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 f841 	bl	8008828 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2202      	movs	r2, #2
 80087aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	3304      	adds	r3, #4
 80087b6:	4619      	mov	r1, r3
 80087b8:	4610      	mov	r0, r2
 80087ba:	f000 fcad 	bl	8009118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2201      	movs	r2, #1
 80087c2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2201      	movs	r2, #1
 80087d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2201      	movs	r2, #1
 80087da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2201      	movs	r2, #1
 80087e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2201      	movs	r2, #1
 80087f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2201      	movs	r2, #1
 8008802:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2201      	movs	r2, #1
 800880a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2201      	movs	r2, #1
 800881a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3708      	adds	r7, #8
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008830:	bf00      	nop
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008846:	2300      	movs	r3, #0
 8008848:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d109      	bne.n	8008864 <HAL_TIM_PWM_Start_IT+0x28>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008856:	b2db      	uxtb	r3, r3
 8008858:	2b01      	cmp	r3, #1
 800885a:	bf14      	ite	ne
 800885c:	2301      	movne	r3, #1
 800885e:	2300      	moveq	r3, #0
 8008860:	b2db      	uxtb	r3, r3
 8008862:	e03c      	b.n	80088de <HAL_TIM_PWM_Start_IT+0xa2>
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	2b04      	cmp	r3, #4
 8008868:	d109      	bne.n	800887e <HAL_TIM_PWM_Start_IT+0x42>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008870:	b2db      	uxtb	r3, r3
 8008872:	2b01      	cmp	r3, #1
 8008874:	bf14      	ite	ne
 8008876:	2301      	movne	r3, #1
 8008878:	2300      	moveq	r3, #0
 800887a:	b2db      	uxtb	r3, r3
 800887c:	e02f      	b.n	80088de <HAL_TIM_PWM_Start_IT+0xa2>
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	2b08      	cmp	r3, #8
 8008882:	d109      	bne.n	8008898 <HAL_TIM_PWM_Start_IT+0x5c>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800888a:	b2db      	uxtb	r3, r3
 800888c:	2b01      	cmp	r3, #1
 800888e:	bf14      	ite	ne
 8008890:	2301      	movne	r3, #1
 8008892:	2300      	moveq	r3, #0
 8008894:	b2db      	uxtb	r3, r3
 8008896:	e022      	b.n	80088de <HAL_TIM_PWM_Start_IT+0xa2>
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	2b0c      	cmp	r3, #12
 800889c:	d109      	bne.n	80088b2 <HAL_TIM_PWM_Start_IT+0x76>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	2b01      	cmp	r3, #1
 80088a8:	bf14      	ite	ne
 80088aa:	2301      	movne	r3, #1
 80088ac:	2300      	moveq	r3, #0
 80088ae:	b2db      	uxtb	r3, r3
 80088b0:	e015      	b.n	80088de <HAL_TIM_PWM_Start_IT+0xa2>
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	2b10      	cmp	r3, #16
 80088b6:	d109      	bne.n	80088cc <HAL_TIM_PWM_Start_IT+0x90>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	bf14      	ite	ne
 80088c4:	2301      	movne	r3, #1
 80088c6:	2300      	moveq	r3, #0
 80088c8:	b2db      	uxtb	r3, r3
 80088ca:	e008      	b.n	80088de <HAL_TIM_PWM_Start_IT+0xa2>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	bf14      	ite	ne
 80088d8:	2301      	movne	r3, #1
 80088da:	2300      	moveq	r3, #0
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d001      	beq.n	80088e6 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e0dd      	b.n	8008aa2 <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d104      	bne.n	80088f6 <HAL_TIM_PWM_Start_IT+0xba>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2202      	movs	r2, #2
 80088f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088f4:	e023      	b.n	800893e <HAL_TIM_PWM_Start_IT+0x102>
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	2b04      	cmp	r3, #4
 80088fa:	d104      	bne.n	8008906 <HAL_TIM_PWM_Start_IT+0xca>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2202      	movs	r2, #2
 8008900:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008904:	e01b      	b.n	800893e <HAL_TIM_PWM_Start_IT+0x102>
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	2b08      	cmp	r3, #8
 800890a:	d104      	bne.n	8008916 <HAL_TIM_PWM_Start_IT+0xda>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2202      	movs	r2, #2
 8008910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008914:	e013      	b.n	800893e <HAL_TIM_PWM_Start_IT+0x102>
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	2b0c      	cmp	r3, #12
 800891a:	d104      	bne.n	8008926 <HAL_TIM_PWM_Start_IT+0xea>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2202      	movs	r2, #2
 8008920:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008924:	e00b      	b.n	800893e <HAL_TIM_PWM_Start_IT+0x102>
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	2b10      	cmp	r3, #16
 800892a:	d104      	bne.n	8008936 <HAL_TIM_PWM_Start_IT+0xfa>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2202      	movs	r2, #2
 8008930:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008934:	e003      	b.n	800893e <HAL_TIM_PWM_Start_IT+0x102>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2202      	movs	r2, #2
 800893a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	2b0c      	cmp	r3, #12
 8008942:	d841      	bhi.n	80089c8 <HAL_TIM_PWM_Start_IT+0x18c>
 8008944:	a201      	add	r2, pc, #4	; (adr r2, 800894c <HAL_TIM_PWM_Start_IT+0x110>)
 8008946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800894a:	bf00      	nop
 800894c:	08008981 	.word	0x08008981
 8008950:	080089c9 	.word	0x080089c9
 8008954:	080089c9 	.word	0x080089c9
 8008958:	080089c9 	.word	0x080089c9
 800895c:	08008993 	.word	0x08008993
 8008960:	080089c9 	.word	0x080089c9
 8008964:	080089c9 	.word	0x080089c9
 8008968:	080089c9 	.word	0x080089c9
 800896c:	080089a5 	.word	0x080089a5
 8008970:	080089c9 	.word	0x080089c9
 8008974:	080089c9 	.word	0x080089c9
 8008978:	080089c9 	.word	0x080089c9
 800897c:	080089b7 	.word	0x080089b7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68da      	ldr	r2, [r3, #12]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f042 0202 	orr.w	r2, r2, #2
 800898e:	60da      	str	r2, [r3, #12]
      break;
 8008990:	e01d      	b.n	80089ce <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	68da      	ldr	r2, [r3, #12]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f042 0204 	orr.w	r2, r2, #4
 80089a0:	60da      	str	r2, [r3, #12]
      break;
 80089a2:	e014      	b.n	80089ce <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	68da      	ldr	r2, [r3, #12]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f042 0208 	orr.w	r2, r2, #8
 80089b2:	60da      	str	r2, [r3, #12]
      break;
 80089b4:	e00b      	b.n	80089ce <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	68da      	ldr	r2, [r3, #12]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f042 0210 	orr.w	r2, r2, #16
 80089c4:	60da      	str	r2, [r3, #12]
      break;
 80089c6:	e002      	b.n	80089ce <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	73fb      	strb	r3, [r7, #15]
      break;
 80089cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80089ce:	7bfb      	ldrb	r3, [r7, #15]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d165      	bne.n	8008aa0 <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	2201      	movs	r2, #1
 80089da:	6839      	ldr	r1, [r7, #0]
 80089dc:	4618      	mov	r0, r3
 80089de:	f000 ff33 	bl	8009848 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a31      	ldr	r2, [pc, #196]	; (8008aac <HAL_TIM_PWM_Start_IT+0x270>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d004      	beq.n	80089f6 <HAL_TIM_PWM_Start_IT+0x1ba>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a2f      	ldr	r2, [pc, #188]	; (8008ab0 <HAL_TIM_PWM_Start_IT+0x274>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d101      	bne.n	80089fa <HAL_TIM_PWM_Start_IT+0x1be>
 80089f6:	2301      	movs	r3, #1
 80089f8:	e000      	b.n	80089fc <HAL_TIM_PWM_Start_IT+0x1c0>
 80089fa:	2300      	movs	r3, #0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d007      	beq.n	8008a10 <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a0e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a25      	ldr	r2, [pc, #148]	; (8008aac <HAL_TIM_PWM_Start_IT+0x270>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d022      	beq.n	8008a60 <HAL_TIM_PWM_Start_IT+0x224>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a22:	d01d      	beq.n	8008a60 <HAL_TIM_PWM_Start_IT+0x224>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a22      	ldr	r2, [pc, #136]	; (8008ab4 <HAL_TIM_PWM_Start_IT+0x278>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d018      	beq.n	8008a60 <HAL_TIM_PWM_Start_IT+0x224>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4a21      	ldr	r2, [pc, #132]	; (8008ab8 <HAL_TIM_PWM_Start_IT+0x27c>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d013      	beq.n	8008a60 <HAL_TIM_PWM_Start_IT+0x224>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a1f      	ldr	r2, [pc, #124]	; (8008abc <HAL_TIM_PWM_Start_IT+0x280>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d00e      	beq.n	8008a60 <HAL_TIM_PWM_Start_IT+0x224>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4a1a      	ldr	r2, [pc, #104]	; (8008ab0 <HAL_TIM_PWM_Start_IT+0x274>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d009      	beq.n	8008a60 <HAL_TIM_PWM_Start_IT+0x224>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a1b      	ldr	r2, [pc, #108]	; (8008ac0 <HAL_TIM_PWM_Start_IT+0x284>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d004      	beq.n	8008a60 <HAL_TIM_PWM_Start_IT+0x224>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a1a      	ldr	r2, [pc, #104]	; (8008ac4 <HAL_TIM_PWM_Start_IT+0x288>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d115      	bne.n	8008a8c <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	689a      	ldr	r2, [r3, #8]
 8008a66:	4b18      	ldr	r3, [pc, #96]	; (8008ac8 <HAL_TIM_PWM_Start_IT+0x28c>)
 8008a68:	4013      	ands	r3, r2
 8008a6a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	2b06      	cmp	r3, #6
 8008a70:	d015      	beq.n	8008a9e <HAL_TIM_PWM_Start_IT+0x262>
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a78:	d011      	beq.n	8008a9e <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f042 0201 	orr.w	r2, r2, #1
 8008a88:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a8a:	e008      	b.n	8008a9e <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f042 0201 	orr.w	r2, r2, #1
 8008a9a:	601a      	str	r2, [r3, #0]
 8008a9c:	e000      	b.n	8008aa0 <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a9e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	40010000 	.word	0x40010000
 8008ab0:	40010400 	.word	0x40010400
 8008ab4:	40000400 	.word	0x40000400
 8008ab8:	40000800 	.word	0x40000800
 8008abc:	40000c00 	.word	0x40000c00
 8008ac0:	40014000 	.word	0x40014000
 8008ac4:	40001800 	.word	0x40001800
 8008ac8:	00010007 	.word	0x00010007

08008acc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	f003 0302 	and.w	r3, r3, #2
 8008ade:	2b02      	cmp	r3, #2
 8008ae0:	d122      	bne.n	8008b28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	f003 0302 	and.w	r3, r3, #2
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	d11b      	bne.n	8008b28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f06f 0202 	mvn.w	r2, #2
 8008af8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2201      	movs	r2, #1
 8008afe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	699b      	ldr	r3, [r3, #24]
 8008b06:	f003 0303 	and.w	r3, r3, #3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d003      	beq.n	8008b16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 fae4 	bl	80090dc <HAL_TIM_IC_CaptureCallback>
 8008b14:	e005      	b.n	8008b22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 fad6 	bl	80090c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 fae7 	bl	80090f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	f003 0304 	and.w	r3, r3, #4
 8008b32:	2b04      	cmp	r3, #4
 8008b34:	d122      	bne.n	8008b7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	f003 0304 	and.w	r3, r3, #4
 8008b40:	2b04      	cmp	r3, #4
 8008b42:	d11b      	bne.n	8008b7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f06f 0204 	mvn.w	r2, #4
 8008b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2202      	movs	r2, #2
 8008b52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	699b      	ldr	r3, [r3, #24]
 8008b5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d003      	beq.n	8008b6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 faba 	bl	80090dc <HAL_TIM_IC_CaptureCallback>
 8008b68:	e005      	b.n	8008b76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 faac 	bl	80090c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 fabd 	bl	80090f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	691b      	ldr	r3, [r3, #16]
 8008b82:	f003 0308 	and.w	r3, r3, #8
 8008b86:	2b08      	cmp	r3, #8
 8008b88:	d122      	bne.n	8008bd0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	68db      	ldr	r3, [r3, #12]
 8008b90:	f003 0308 	and.w	r3, r3, #8
 8008b94:	2b08      	cmp	r3, #8
 8008b96:	d11b      	bne.n	8008bd0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f06f 0208 	mvn.w	r2, #8
 8008ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2204      	movs	r2, #4
 8008ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	69db      	ldr	r3, [r3, #28]
 8008bae:	f003 0303 	and.w	r3, r3, #3
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d003      	beq.n	8008bbe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 fa90 	bl	80090dc <HAL_TIM_IC_CaptureCallback>
 8008bbc:	e005      	b.n	8008bca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 fa82 	bl	80090c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 fa93 	bl	80090f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	691b      	ldr	r3, [r3, #16]
 8008bd6:	f003 0310 	and.w	r3, r3, #16
 8008bda:	2b10      	cmp	r3, #16
 8008bdc:	d122      	bne.n	8008c24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	f003 0310 	and.w	r3, r3, #16
 8008be8:	2b10      	cmp	r3, #16
 8008bea:	d11b      	bne.n	8008c24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f06f 0210 	mvn.w	r2, #16
 8008bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2208      	movs	r2, #8
 8008bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	69db      	ldr	r3, [r3, #28]
 8008c02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 fa66 	bl	80090dc <HAL_TIM_IC_CaptureCallback>
 8008c10:	e005      	b.n	8008c1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 fa58 	bl	80090c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f000 fa69 	bl	80090f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	691b      	ldr	r3, [r3, #16]
 8008c2a:	f003 0301 	and.w	r3, r3, #1
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d10e      	bne.n	8008c50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	f003 0301 	and.w	r3, r3, #1
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	d107      	bne.n	8008c50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f06f 0201 	mvn.w	r2, #1
 8008c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f7f8 ff74 	bl	8001b38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	691b      	ldr	r3, [r3, #16]
 8008c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c5a:	2b80      	cmp	r3, #128	; 0x80
 8008c5c:	d10e      	bne.n	8008c7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c68:	2b80      	cmp	r3, #128	; 0x80
 8008c6a:	d107      	bne.n	8008c7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 fea4 	bl	80099c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	691b      	ldr	r3, [r3, #16]
 8008c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c8a:	d10e      	bne.n	8008caa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c96:	2b80      	cmp	r3, #128	; 0x80
 8008c98:	d107      	bne.n	8008caa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 fe97 	bl	80099d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cb4:	2b40      	cmp	r3, #64	; 0x40
 8008cb6:	d10e      	bne.n	8008cd6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	68db      	ldr	r3, [r3, #12]
 8008cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cc2:	2b40      	cmp	r3, #64	; 0x40
 8008cc4:	d107      	bne.n	8008cd6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008cce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 fa17 	bl	8009104 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	691b      	ldr	r3, [r3, #16]
 8008cdc:	f003 0320 	and.w	r3, r3, #32
 8008ce0:	2b20      	cmp	r3, #32
 8008ce2:	d10e      	bne.n	8008d02 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	f003 0320 	and.w	r3, r3, #32
 8008cee:	2b20      	cmp	r3, #32
 8008cf0:	d107      	bne.n	8008d02 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f06f 0220 	mvn.w	r2, #32
 8008cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 fe57 	bl	80099b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d02:	bf00      	nop
 8008d04:	3708      	adds	r7, #8
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
	...

08008d0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b086      	sub	sp, #24
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	60f8      	str	r0, [r7, #12]
 8008d14:	60b9      	str	r1, [r7, #8]
 8008d16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d101      	bne.n	8008d2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008d26:	2302      	movs	r3, #2
 8008d28:	e0ff      	b.n	8008f2a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2b14      	cmp	r3, #20
 8008d36:	f200 80f0 	bhi.w	8008f1a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008d3a:	a201      	add	r2, pc, #4	; (adr r2, 8008d40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d40:	08008d95 	.word	0x08008d95
 8008d44:	08008f1b 	.word	0x08008f1b
 8008d48:	08008f1b 	.word	0x08008f1b
 8008d4c:	08008f1b 	.word	0x08008f1b
 8008d50:	08008dd5 	.word	0x08008dd5
 8008d54:	08008f1b 	.word	0x08008f1b
 8008d58:	08008f1b 	.word	0x08008f1b
 8008d5c:	08008f1b 	.word	0x08008f1b
 8008d60:	08008e17 	.word	0x08008e17
 8008d64:	08008f1b 	.word	0x08008f1b
 8008d68:	08008f1b 	.word	0x08008f1b
 8008d6c:	08008f1b 	.word	0x08008f1b
 8008d70:	08008e57 	.word	0x08008e57
 8008d74:	08008f1b 	.word	0x08008f1b
 8008d78:	08008f1b 	.word	0x08008f1b
 8008d7c:	08008f1b 	.word	0x08008f1b
 8008d80:	08008e99 	.word	0x08008e99
 8008d84:	08008f1b 	.word	0x08008f1b
 8008d88:	08008f1b 	.word	0x08008f1b
 8008d8c:	08008f1b 	.word	0x08008f1b
 8008d90:	08008ed9 	.word	0x08008ed9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	68b9      	ldr	r1, [r7, #8]
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f000 fa5c 	bl	8009258 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	699a      	ldr	r2, [r3, #24]
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f042 0208 	orr.w	r2, r2, #8
 8008dae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	699a      	ldr	r2, [r3, #24]
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f022 0204 	bic.w	r2, r2, #4
 8008dbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	6999      	ldr	r1, [r3, #24]
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	691a      	ldr	r2, [r3, #16]
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	430a      	orrs	r2, r1
 8008dd0:	619a      	str	r2, [r3, #24]
      break;
 8008dd2:	e0a5      	b.n	8008f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	68b9      	ldr	r1, [r7, #8]
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f000 faae 	bl	800933c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	699a      	ldr	r2, [r3, #24]
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008dee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	699a      	ldr	r2, [r3, #24]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008dfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	6999      	ldr	r1, [r3, #24]
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	021a      	lsls	r2, r3, #8
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	430a      	orrs	r2, r1
 8008e12:	619a      	str	r2, [r3, #24]
      break;
 8008e14:	e084      	b.n	8008f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68b9      	ldr	r1, [r7, #8]
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f000 fb05 	bl	800942c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	69da      	ldr	r2, [r3, #28]
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f042 0208 	orr.w	r2, r2, #8
 8008e30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	69da      	ldr	r2, [r3, #28]
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f022 0204 	bic.w	r2, r2, #4
 8008e40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	69d9      	ldr	r1, [r3, #28]
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	691a      	ldr	r2, [r3, #16]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	430a      	orrs	r2, r1
 8008e52:	61da      	str	r2, [r3, #28]
      break;
 8008e54:	e064      	b.n	8008f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68b9      	ldr	r1, [r7, #8]
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f000 fb5b 	bl	8009518 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	69da      	ldr	r2, [r3, #28]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	69da      	ldr	r2, [r3, #28]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	69d9      	ldr	r1, [r3, #28]
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	691b      	ldr	r3, [r3, #16]
 8008e8c:	021a      	lsls	r2, r3, #8
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	430a      	orrs	r2, r1
 8008e94:	61da      	str	r2, [r3, #28]
      break;
 8008e96:	e043      	b.n	8008f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68b9      	ldr	r1, [r7, #8]
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f000 fb92 	bl	80095c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f042 0208 	orr.w	r2, r2, #8
 8008eb2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f022 0204 	bic.w	r2, r2, #4
 8008ec2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	691a      	ldr	r2, [r3, #16]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	430a      	orrs	r2, r1
 8008ed4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008ed6:	e023      	b.n	8008f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68b9      	ldr	r1, [r7, #8]
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f000 fbc4 	bl	800966c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ef2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f02:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	021a      	lsls	r2, r3, #8
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	430a      	orrs	r2, r1
 8008f16:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008f18:	e002      	b.n	8008f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	75fb      	strb	r3, [r7, #23]
      break;
 8008f1e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3718      	adds	r7, #24
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
 8008f32:	bf00      	nop

08008f34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b084      	sub	sp, #16
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d101      	bne.n	8008f50 <HAL_TIM_ConfigClockSource+0x1c>
 8008f4c:	2302      	movs	r3, #2
 8008f4e:	e0b4      	b.n	80090ba <HAL_TIM_ConfigClockSource+0x186>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2201      	movs	r2, #1
 8008f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2202      	movs	r2, #2
 8008f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008f68:	68ba      	ldr	r2, [r7, #8]
 8008f6a:	4b56      	ldr	r3, [pc, #344]	; (80090c4 <HAL_TIM_ConfigClockSource+0x190>)
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008f76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f88:	d03e      	beq.n	8009008 <HAL_TIM_ConfigClockSource+0xd4>
 8008f8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f8e:	f200 8087 	bhi.w	80090a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008f92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f96:	f000 8086 	beq.w	80090a6 <HAL_TIM_ConfigClockSource+0x172>
 8008f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f9e:	d87f      	bhi.n	80090a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fa0:	2b70      	cmp	r3, #112	; 0x70
 8008fa2:	d01a      	beq.n	8008fda <HAL_TIM_ConfigClockSource+0xa6>
 8008fa4:	2b70      	cmp	r3, #112	; 0x70
 8008fa6:	d87b      	bhi.n	80090a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fa8:	2b60      	cmp	r3, #96	; 0x60
 8008faa:	d050      	beq.n	800904e <HAL_TIM_ConfigClockSource+0x11a>
 8008fac:	2b60      	cmp	r3, #96	; 0x60
 8008fae:	d877      	bhi.n	80090a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fb0:	2b50      	cmp	r3, #80	; 0x50
 8008fb2:	d03c      	beq.n	800902e <HAL_TIM_ConfigClockSource+0xfa>
 8008fb4:	2b50      	cmp	r3, #80	; 0x50
 8008fb6:	d873      	bhi.n	80090a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fb8:	2b40      	cmp	r3, #64	; 0x40
 8008fba:	d058      	beq.n	800906e <HAL_TIM_ConfigClockSource+0x13a>
 8008fbc:	2b40      	cmp	r3, #64	; 0x40
 8008fbe:	d86f      	bhi.n	80090a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fc0:	2b30      	cmp	r3, #48	; 0x30
 8008fc2:	d064      	beq.n	800908e <HAL_TIM_ConfigClockSource+0x15a>
 8008fc4:	2b30      	cmp	r3, #48	; 0x30
 8008fc6:	d86b      	bhi.n	80090a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fc8:	2b20      	cmp	r3, #32
 8008fca:	d060      	beq.n	800908e <HAL_TIM_ConfigClockSource+0x15a>
 8008fcc:	2b20      	cmp	r3, #32
 8008fce:	d867      	bhi.n	80090a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d05c      	beq.n	800908e <HAL_TIM_ConfigClockSource+0x15a>
 8008fd4:	2b10      	cmp	r3, #16
 8008fd6:	d05a      	beq.n	800908e <HAL_TIM_ConfigClockSource+0x15a>
 8008fd8:	e062      	b.n	80090a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6818      	ldr	r0, [r3, #0]
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	6899      	ldr	r1, [r3, #8]
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	685a      	ldr	r2, [r3, #4]
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	68db      	ldr	r3, [r3, #12]
 8008fea:	f000 fc0d 	bl	8009808 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	689b      	ldr	r3, [r3, #8]
 8008ff4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008ffc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	68ba      	ldr	r2, [r7, #8]
 8009004:	609a      	str	r2, [r3, #8]
      break;
 8009006:	e04f      	b.n	80090a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6818      	ldr	r0, [r3, #0]
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	6899      	ldr	r1, [r3, #8]
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	685a      	ldr	r2, [r3, #4]
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	68db      	ldr	r3, [r3, #12]
 8009018:	f000 fbf6 	bl	8009808 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	689a      	ldr	r2, [r3, #8]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800902a:	609a      	str	r2, [r3, #8]
      break;
 800902c:	e03c      	b.n	80090a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6818      	ldr	r0, [r3, #0]
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	6859      	ldr	r1, [r3, #4]
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	68db      	ldr	r3, [r3, #12]
 800903a:	461a      	mov	r2, r3
 800903c:	f000 fb6a 	bl	8009714 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	2150      	movs	r1, #80	; 0x50
 8009046:	4618      	mov	r0, r3
 8009048:	f000 fbc3 	bl	80097d2 <TIM_ITRx_SetConfig>
      break;
 800904c:	e02c      	b.n	80090a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6818      	ldr	r0, [r3, #0]
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	6859      	ldr	r1, [r3, #4]
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	68db      	ldr	r3, [r3, #12]
 800905a:	461a      	mov	r2, r3
 800905c:	f000 fb89 	bl	8009772 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2160      	movs	r1, #96	; 0x60
 8009066:	4618      	mov	r0, r3
 8009068:	f000 fbb3 	bl	80097d2 <TIM_ITRx_SetConfig>
      break;
 800906c:	e01c      	b.n	80090a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6818      	ldr	r0, [r3, #0]
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	6859      	ldr	r1, [r3, #4]
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	461a      	mov	r2, r3
 800907c:	f000 fb4a 	bl	8009714 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	2140      	movs	r1, #64	; 0x40
 8009086:	4618      	mov	r0, r3
 8009088:	f000 fba3 	bl	80097d2 <TIM_ITRx_SetConfig>
      break;
 800908c:	e00c      	b.n	80090a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4619      	mov	r1, r3
 8009098:	4610      	mov	r0, r2
 800909a:	f000 fb9a 	bl	80097d2 <TIM_ITRx_SetConfig>
      break;
 800909e:	e003      	b.n	80090a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80090a0:	2301      	movs	r3, #1
 80090a2:	73fb      	strb	r3, [r7, #15]
      break;
 80090a4:	e000      	b.n	80090a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80090a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2201      	movs	r2, #1
 80090ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80090b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}
 80090c2:	bf00      	nop
 80090c4:	fffeff88 	.word	0xfffeff88

080090c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80090d0:	bf00      	nop
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80090f8:	bf00      	nop
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800910c:	bf00      	nop
 800910e:	370c      	adds	r7, #12
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr

08009118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a40      	ldr	r2, [pc, #256]	; (800922c <TIM_Base_SetConfig+0x114>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d013      	beq.n	8009158 <TIM_Base_SetConfig+0x40>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009136:	d00f      	beq.n	8009158 <TIM_Base_SetConfig+0x40>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4a3d      	ldr	r2, [pc, #244]	; (8009230 <TIM_Base_SetConfig+0x118>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d00b      	beq.n	8009158 <TIM_Base_SetConfig+0x40>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a3c      	ldr	r2, [pc, #240]	; (8009234 <TIM_Base_SetConfig+0x11c>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d007      	beq.n	8009158 <TIM_Base_SetConfig+0x40>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a3b      	ldr	r2, [pc, #236]	; (8009238 <TIM_Base_SetConfig+0x120>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d003      	beq.n	8009158 <TIM_Base_SetConfig+0x40>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4a3a      	ldr	r2, [pc, #232]	; (800923c <TIM_Base_SetConfig+0x124>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d108      	bne.n	800916a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800915e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	68fa      	ldr	r2, [r7, #12]
 8009166:	4313      	orrs	r3, r2
 8009168:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	4a2f      	ldr	r2, [pc, #188]	; (800922c <TIM_Base_SetConfig+0x114>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d02b      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009178:	d027      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	4a2c      	ldr	r2, [pc, #176]	; (8009230 <TIM_Base_SetConfig+0x118>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d023      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	4a2b      	ldr	r2, [pc, #172]	; (8009234 <TIM_Base_SetConfig+0x11c>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d01f      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4a2a      	ldr	r2, [pc, #168]	; (8009238 <TIM_Base_SetConfig+0x120>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d01b      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a29      	ldr	r2, [pc, #164]	; (800923c <TIM_Base_SetConfig+0x124>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d017      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4a28      	ldr	r2, [pc, #160]	; (8009240 <TIM_Base_SetConfig+0x128>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d013      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	4a27      	ldr	r2, [pc, #156]	; (8009244 <TIM_Base_SetConfig+0x12c>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d00f      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a26      	ldr	r2, [pc, #152]	; (8009248 <TIM_Base_SetConfig+0x130>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d00b      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	4a25      	ldr	r2, [pc, #148]	; (800924c <TIM_Base_SetConfig+0x134>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d007      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	4a24      	ldr	r2, [pc, #144]	; (8009250 <TIM_Base_SetConfig+0x138>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d003      	beq.n	80091ca <TIM_Base_SetConfig+0xb2>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	4a23      	ldr	r2, [pc, #140]	; (8009254 <TIM_Base_SetConfig+0x13c>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d108      	bne.n	80091dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	68db      	ldr	r3, [r3, #12]
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	4313      	orrs	r3, r2
 80091da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	68fa      	ldr	r2, [r7, #12]
 80091ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	689a      	ldr	r2, [r3, #8]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a0a      	ldr	r2, [pc, #40]	; (800922c <TIM_Base_SetConfig+0x114>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d003      	beq.n	8009210 <TIM_Base_SetConfig+0xf8>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	4a0c      	ldr	r2, [pc, #48]	; (800923c <TIM_Base_SetConfig+0x124>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d103      	bne.n	8009218 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	691a      	ldr	r2, [r3, #16]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2201      	movs	r2, #1
 800921c:	615a      	str	r2, [r3, #20]
}
 800921e:	bf00      	nop
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	40010000 	.word	0x40010000
 8009230:	40000400 	.word	0x40000400
 8009234:	40000800 	.word	0x40000800
 8009238:	40000c00 	.word	0x40000c00
 800923c:	40010400 	.word	0x40010400
 8009240:	40014000 	.word	0x40014000
 8009244:	40014400 	.word	0x40014400
 8009248:	40014800 	.word	0x40014800
 800924c:	40001800 	.word	0x40001800
 8009250:	40001c00 	.word	0x40001c00
 8009254:	40002000 	.word	0x40002000

08009258 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009258:	b480      	push	{r7}
 800925a:	b087      	sub	sp, #28
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6a1b      	ldr	r3, [r3, #32]
 8009266:	f023 0201 	bic.w	r2, r3, #1
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6a1b      	ldr	r3, [r3, #32]
 8009272:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	699b      	ldr	r3, [r3, #24]
 800927e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009280:	68fa      	ldr	r2, [r7, #12]
 8009282:	4b2b      	ldr	r3, [pc, #172]	; (8009330 <TIM_OC1_SetConfig+0xd8>)
 8009284:	4013      	ands	r3, r2
 8009286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	f023 0303 	bic.w	r3, r3, #3
 800928e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	68fa      	ldr	r2, [r7, #12]
 8009296:	4313      	orrs	r3, r2
 8009298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	f023 0302 	bic.w	r3, r3, #2
 80092a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	697a      	ldr	r2, [r7, #20]
 80092a8:	4313      	orrs	r3, r2
 80092aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	4a21      	ldr	r2, [pc, #132]	; (8009334 <TIM_OC1_SetConfig+0xdc>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d003      	beq.n	80092bc <TIM_OC1_SetConfig+0x64>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	4a20      	ldr	r2, [pc, #128]	; (8009338 <TIM_OC1_SetConfig+0xe0>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d10c      	bne.n	80092d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	f023 0308 	bic.w	r3, r3, #8
 80092c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	68db      	ldr	r3, [r3, #12]
 80092c8:	697a      	ldr	r2, [r7, #20]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	f023 0304 	bic.w	r3, r3, #4
 80092d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	4a16      	ldr	r2, [pc, #88]	; (8009334 <TIM_OC1_SetConfig+0xdc>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d003      	beq.n	80092e6 <TIM_OC1_SetConfig+0x8e>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4a15      	ldr	r2, [pc, #84]	; (8009338 <TIM_OC1_SetConfig+0xe0>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d111      	bne.n	800930a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80092ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80092f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	695b      	ldr	r3, [r3, #20]
 80092fa:	693a      	ldr	r2, [r7, #16]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	699b      	ldr	r3, [r3, #24]
 8009304:	693a      	ldr	r2, [r7, #16]
 8009306:	4313      	orrs	r3, r2
 8009308:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	693a      	ldr	r2, [r7, #16]
 800930e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	685a      	ldr	r2, [r3, #4]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	697a      	ldr	r2, [r7, #20]
 8009322:	621a      	str	r2, [r3, #32]
}
 8009324:	bf00      	nop
 8009326:	371c      	adds	r7, #28
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr
 8009330:	fffeff8f 	.word	0xfffeff8f
 8009334:	40010000 	.word	0x40010000
 8009338:	40010400 	.word	0x40010400

0800933c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800933c:	b480      	push	{r7}
 800933e:	b087      	sub	sp, #28
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6a1b      	ldr	r3, [r3, #32]
 800934a:	f023 0210 	bic.w	r2, r3, #16
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a1b      	ldr	r3, [r3, #32]
 8009356:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	699b      	ldr	r3, [r3, #24]
 8009362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009364:	68fa      	ldr	r2, [r7, #12]
 8009366:	4b2e      	ldr	r3, [pc, #184]	; (8009420 <TIM_OC2_SetConfig+0xe4>)
 8009368:	4013      	ands	r3, r2
 800936a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009372:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	021b      	lsls	r3, r3, #8
 800937a:	68fa      	ldr	r2, [r7, #12]
 800937c:	4313      	orrs	r3, r2
 800937e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	f023 0320 	bic.w	r3, r3, #32
 8009386:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	011b      	lsls	r3, r3, #4
 800938e:	697a      	ldr	r2, [r7, #20]
 8009390:	4313      	orrs	r3, r2
 8009392:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a23      	ldr	r2, [pc, #140]	; (8009424 <TIM_OC2_SetConfig+0xe8>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d003      	beq.n	80093a4 <TIM_OC2_SetConfig+0x68>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	4a22      	ldr	r2, [pc, #136]	; (8009428 <TIM_OC2_SetConfig+0xec>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d10d      	bne.n	80093c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80093aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	68db      	ldr	r3, [r3, #12]
 80093b0:	011b      	lsls	r3, r3, #4
 80093b2:	697a      	ldr	r2, [r7, #20]
 80093b4:	4313      	orrs	r3, r2
 80093b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4a18      	ldr	r2, [pc, #96]	; (8009424 <TIM_OC2_SetConfig+0xe8>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d003      	beq.n	80093d0 <TIM_OC2_SetConfig+0x94>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	4a17      	ldr	r2, [pc, #92]	; (8009428 <TIM_OC2_SetConfig+0xec>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d113      	bne.n	80093f8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80093de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	695b      	ldr	r3, [r3, #20]
 80093e4:	009b      	lsls	r3, r3, #2
 80093e6:	693a      	ldr	r2, [r7, #16]
 80093e8:	4313      	orrs	r3, r2
 80093ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	699b      	ldr	r3, [r3, #24]
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	693a      	ldr	r2, [r7, #16]
 80093f4:	4313      	orrs	r3, r2
 80093f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	693a      	ldr	r2, [r7, #16]
 80093fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	68fa      	ldr	r2, [r7, #12]
 8009402:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	685a      	ldr	r2, [r3, #4]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	697a      	ldr	r2, [r7, #20]
 8009410:	621a      	str	r2, [r3, #32]
}
 8009412:	bf00      	nop
 8009414:	371c      	adds	r7, #28
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr
 800941e:	bf00      	nop
 8009420:	feff8fff 	.word	0xfeff8fff
 8009424:	40010000 	.word	0x40010000
 8009428:	40010400 	.word	0x40010400

0800942c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800942c:	b480      	push	{r7}
 800942e:	b087      	sub	sp, #28
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6a1b      	ldr	r3, [r3, #32]
 8009446:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	69db      	ldr	r3, [r3, #28]
 8009452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	4b2d      	ldr	r3, [pc, #180]	; (800950c <TIM_OC3_SetConfig+0xe0>)
 8009458:	4013      	ands	r3, r2
 800945a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f023 0303 	bic.w	r3, r3, #3
 8009462:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	68fa      	ldr	r2, [r7, #12]
 800946a:	4313      	orrs	r3, r2
 800946c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800946e:	697b      	ldr	r3, [r7, #20]
 8009470:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009474:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	689b      	ldr	r3, [r3, #8]
 800947a:	021b      	lsls	r3, r3, #8
 800947c:	697a      	ldr	r2, [r7, #20]
 800947e:	4313      	orrs	r3, r2
 8009480:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	4a22      	ldr	r2, [pc, #136]	; (8009510 <TIM_OC3_SetConfig+0xe4>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d003      	beq.n	8009492 <TIM_OC3_SetConfig+0x66>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	4a21      	ldr	r2, [pc, #132]	; (8009514 <TIM_OC3_SetConfig+0xe8>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d10d      	bne.n	80094ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009498:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	021b      	lsls	r3, r3, #8
 80094a0:	697a      	ldr	r2, [r7, #20]
 80094a2:	4313      	orrs	r3, r2
 80094a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80094ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	4a17      	ldr	r2, [pc, #92]	; (8009510 <TIM_OC3_SetConfig+0xe4>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d003      	beq.n	80094be <TIM_OC3_SetConfig+0x92>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	4a16      	ldr	r2, [pc, #88]	; (8009514 <TIM_OC3_SetConfig+0xe8>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d113      	bne.n	80094e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80094cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	695b      	ldr	r3, [r3, #20]
 80094d2:	011b      	lsls	r3, r3, #4
 80094d4:	693a      	ldr	r2, [r7, #16]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	699b      	ldr	r3, [r3, #24]
 80094de:	011b      	lsls	r3, r3, #4
 80094e0:	693a      	ldr	r2, [r7, #16]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	693a      	ldr	r2, [r7, #16]
 80094ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	685a      	ldr	r2, [r3, #4]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	697a      	ldr	r2, [r7, #20]
 80094fe:	621a      	str	r2, [r3, #32]
}
 8009500:	bf00      	nop
 8009502:	371c      	adds	r7, #28
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr
 800950c:	fffeff8f 	.word	0xfffeff8f
 8009510:	40010000 	.word	0x40010000
 8009514:	40010400 	.word	0x40010400

08009518 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009518:	b480      	push	{r7}
 800951a:	b087      	sub	sp, #28
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6a1b      	ldr	r3, [r3, #32]
 8009526:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6a1b      	ldr	r3, [r3, #32]
 8009532:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	69db      	ldr	r3, [r3, #28]
 800953e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	4b1e      	ldr	r3, [pc, #120]	; (80095bc <TIM_OC4_SetConfig+0xa4>)
 8009544:	4013      	ands	r3, r2
 8009546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800954e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	021b      	lsls	r3, r3, #8
 8009556:	68fa      	ldr	r2, [r7, #12]
 8009558:	4313      	orrs	r3, r2
 800955a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009562:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	689b      	ldr	r3, [r3, #8]
 8009568:	031b      	lsls	r3, r3, #12
 800956a:	693a      	ldr	r2, [r7, #16]
 800956c:	4313      	orrs	r3, r2
 800956e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	4a13      	ldr	r2, [pc, #76]	; (80095c0 <TIM_OC4_SetConfig+0xa8>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d003      	beq.n	8009580 <TIM_OC4_SetConfig+0x68>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	4a12      	ldr	r2, [pc, #72]	; (80095c4 <TIM_OC4_SetConfig+0xac>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d109      	bne.n	8009594 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009586:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	695b      	ldr	r3, [r3, #20]
 800958c:	019b      	lsls	r3, r3, #6
 800958e:	697a      	ldr	r2, [r7, #20]
 8009590:	4313      	orrs	r3, r2
 8009592:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	697a      	ldr	r2, [r7, #20]
 8009598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	68fa      	ldr	r2, [r7, #12]
 800959e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	685a      	ldr	r2, [r3, #4]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	693a      	ldr	r2, [r7, #16]
 80095ac:	621a      	str	r2, [r3, #32]
}
 80095ae:	bf00      	nop
 80095b0:	371c      	adds	r7, #28
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr
 80095ba:	bf00      	nop
 80095bc:	feff8fff 	.word	0xfeff8fff
 80095c0:	40010000 	.word	0x40010000
 80095c4:	40010400 	.word	0x40010400

080095c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b087      	sub	sp, #28
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6a1b      	ldr	r3, [r3, #32]
 80095d6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a1b      	ldr	r3, [r3, #32]
 80095e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80095f0:	68fa      	ldr	r2, [r7, #12]
 80095f2:	4b1b      	ldr	r3, [pc, #108]	; (8009660 <TIM_OC5_SetConfig+0x98>)
 80095f4:	4013      	ands	r3, r2
 80095f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	4313      	orrs	r3, r2
 8009600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009608:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	041b      	lsls	r3, r3, #16
 8009610:	693a      	ldr	r2, [r7, #16]
 8009612:	4313      	orrs	r3, r2
 8009614:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	4a12      	ldr	r2, [pc, #72]	; (8009664 <TIM_OC5_SetConfig+0x9c>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d003      	beq.n	8009626 <TIM_OC5_SetConfig+0x5e>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	4a11      	ldr	r2, [pc, #68]	; (8009668 <TIM_OC5_SetConfig+0xa0>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d109      	bne.n	800963a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800962c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	695b      	ldr	r3, [r3, #20]
 8009632:	021b      	lsls	r3, r3, #8
 8009634:	697a      	ldr	r2, [r7, #20]
 8009636:	4313      	orrs	r3, r2
 8009638:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	697a      	ldr	r2, [r7, #20]
 800963e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	685a      	ldr	r2, [r3, #4]
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	693a      	ldr	r2, [r7, #16]
 8009652:	621a      	str	r2, [r3, #32]
}
 8009654:	bf00      	nop
 8009656:	371c      	adds	r7, #28
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr
 8009660:	fffeff8f 	.word	0xfffeff8f
 8009664:	40010000 	.word	0x40010000
 8009668:	40010400 	.word	0x40010400

0800966c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800966c:	b480      	push	{r7}
 800966e:	b087      	sub	sp, #28
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
 8009674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6a1b      	ldr	r3, [r3, #32]
 800967a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6a1b      	ldr	r3, [r3, #32]
 8009686:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009694:	68fa      	ldr	r2, [r7, #12]
 8009696:	4b1c      	ldr	r3, [pc, #112]	; (8009708 <TIM_OC6_SetConfig+0x9c>)
 8009698:	4013      	ands	r3, r2
 800969a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	021b      	lsls	r3, r3, #8
 80096a2:	68fa      	ldr	r2, [r7, #12]
 80096a4:	4313      	orrs	r3, r2
 80096a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80096ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	051b      	lsls	r3, r3, #20
 80096b6:	693a      	ldr	r2, [r7, #16]
 80096b8:	4313      	orrs	r3, r2
 80096ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a13      	ldr	r2, [pc, #76]	; (800970c <TIM_OC6_SetConfig+0xa0>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d003      	beq.n	80096cc <TIM_OC6_SetConfig+0x60>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a12      	ldr	r2, [pc, #72]	; (8009710 <TIM_OC6_SetConfig+0xa4>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d109      	bne.n	80096e0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80096d2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	695b      	ldr	r3, [r3, #20]
 80096d8:	029b      	lsls	r3, r3, #10
 80096da:	697a      	ldr	r2, [r7, #20]
 80096dc:	4313      	orrs	r3, r2
 80096de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	685a      	ldr	r2, [r3, #4]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	621a      	str	r2, [r3, #32]
}
 80096fa:	bf00      	nop
 80096fc:	371c      	adds	r7, #28
 80096fe:	46bd      	mov	sp, r7
 8009700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009704:	4770      	bx	lr
 8009706:	bf00      	nop
 8009708:	feff8fff 	.word	0xfeff8fff
 800970c:	40010000 	.word	0x40010000
 8009710:	40010400 	.word	0x40010400

08009714 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009714:	b480      	push	{r7}
 8009716:	b087      	sub	sp, #28
 8009718:	af00      	add	r7, sp, #0
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	6a1b      	ldr	r3, [r3, #32]
 8009724:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	6a1b      	ldr	r3, [r3, #32]
 800972a:	f023 0201 	bic.w	r2, r3, #1
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	699b      	ldr	r3, [r3, #24]
 8009736:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800973e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	011b      	lsls	r3, r3, #4
 8009744:	693a      	ldr	r2, [r7, #16]
 8009746:	4313      	orrs	r3, r2
 8009748:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	f023 030a 	bic.w	r3, r3, #10
 8009750:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009752:	697a      	ldr	r2, [r7, #20]
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	4313      	orrs	r3, r2
 8009758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	693a      	ldr	r2, [r7, #16]
 800975e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	697a      	ldr	r2, [r7, #20]
 8009764:	621a      	str	r2, [r3, #32]
}
 8009766:	bf00      	nop
 8009768:	371c      	adds	r7, #28
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr

08009772 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009772:	b480      	push	{r7}
 8009774:	b087      	sub	sp, #28
 8009776:	af00      	add	r7, sp, #0
 8009778:	60f8      	str	r0, [r7, #12]
 800977a:	60b9      	str	r1, [r7, #8]
 800977c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	6a1b      	ldr	r3, [r3, #32]
 8009782:	f023 0210 	bic.w	r2, r3, #16
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	699b      	ldr	r3, [r3, #24]
 800978e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6a1b      	ldr	r3, [r3, #32]
 8009794:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800979c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	031b      	lsls	r3, r3, #12
 80097a2:	697a      	ldr	r2, [r7, #20]
 80097a4:	4313      	orrs	r3, r2
 80097a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80097ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	011b      	lsls	r3, r3, #4
 80097b4:	693a      	ldr	r2, [r7, #16]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	697a      	ldr	r2, [r7, #20]
 80097be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	693a      	ldr	r2, [r7, #16]
 80097c4:	621a      	str	r2, [r3, #32]
}
 80097c6:	bf00      	nop
 80097c8:	371c      	adds	r7, #28
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80097d2:	b480      	push	{r7}
 80097d4:	b085      	sub	sp, #20
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
 80097da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80097ea:	683a      	ldr	r2, [r7, #0]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	f043 0307 	orr.w	r3, r3, #7
 80097f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	68fa      	ldr	r2, [r7, #12]
 80097fa:	609a      	str	r2, [r3, #8]
}
 80097fc:	bf00      	nop
 80097fe:	3714      	adds	r7, #20
 8009800:	46bd      	mov	sp, r7
 8009802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009806:	4770      	bx	lr

08009808 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009808:	b480      	push	{r7}
 800980a:	b087      	sub	sp, #28
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	60b9      	str	r1, [r7, #8]
 8009812:	607a      	str	r2, [r7, #4]
 8009814:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	689b      	ldr	r3, [r3, #8]
 800981a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009822:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	021a      	lsls	r2, r3, #8
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	431a      	orrs	r2, r3
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	4313      	orrs	r3, r2
 8009830:	697a      	ldr	r2, [r7, #20]
 8009832:	4313      	orrs	r3, r2
 8009834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	697a      	ldr	r2, [r7, #20]
 800983a:	609a      	str	r2, [r3, #8]
}
 800983c:	bf00      	nop
 800983e:	371c      	adds	r7, #28
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr

08009848 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009848:	b480      	push	{r7}
 800984a:	b087      	sub	sp, #28
 800984c:	af00      	add	r7, sp, #0
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	60b9      	str	r1, [r7, #8]
 8009852:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	f003 031f 	and.w	r3, r3, #31
 800985a:	2201      	movs	r2, #1
 800985c:	fa02 f303 	lsl.w	r3, r2, r3
 8009860:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	6a1a      	ldr	r2, [r3, #32]
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	43db      	mvns	r3, r3
 800986a:	401a      	ands	r2, r3
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6a1a      	ldr	r2, [r3, #32]
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	f003 031f 	and.w	r3, r3, #31
 800987a:	6879      	ldr	r1, [r7, #4]
 800987c:	fa01 f303 	lsl.w	r3, r1, r3
 8009880:	431a      	orrs	r2, r3
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	621a      	str	r2, [r3, #32]
}
 8009886:	bf00      	nop
 8009888:	371c      	adds	r7, #28
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr
	...

08009894 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009894:	b480      	push	{r7}
 8009896:	b085      	sub	sp, #20
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
 800989c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d101      	bne.n	80098ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80098a8:	2302      	movs	r3, #2
 80098aa:	e06d      	b.n	8009988 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2201      	movs	r2, #1
 80098b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2202      	movs	r2, #2
 80098b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	689b      	ldr	r3, [r3, #8]
 80098ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4a30      	ldr	r2, [pc, #192]	; (8009994 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d004      	beq.n	80098e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4a2f      	ldr	r2, [pc, #188]	; (8009998 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d108      	bne.n	80098f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80098e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	68fa      	ldr	r2, [r7, #12]
 80098ee:	4313      	orrs	r3, r2
 80098f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	68fa      	ldr	r2, [r7, #12]
 8009900:	4313      	orrs	r3, r2
 8009902:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	68fa      	ldr	r2, [r7, #12]
 800990a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a20      	ldr	r2, [pc, #128]	; (8009994 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d022      	beq.n	800995c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800991e:	d01d      	beq.n	800995c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a1d      	ldr	r2, [pc, #116]	; (800999c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d018      	beq.n	800995c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a1c      	ldr	r2, [pc, #112]	; (80099a0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d013      	beq.n	800995c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a1a      	ldr	r2, [pc, #104]	; (80099a4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d00e      	beq.n	800995c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a15      	ldr	r2, [pc, #84]	; (8009998 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d009      	beq.n	800995c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a16      	ldr	r2, [pc, #88]	; (80099a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d004      	beq.n	800995c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a15      	ldr	r2, [pc, #84]	; (80099ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009958:	4293      	cmp	r3, r2
 800995a:	d10c      	bne.n	8009976 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009962:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	68ba      	ldr	r2, [r7, #8]
 800996a:	4313      	orrs	r3, r2
 800996c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	68ba      	ldr	r2, [r7, #8]
 8009974:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2201      	movs	r2, #1
 800997a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3714      	adds	r7, #20
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr
 8009994:	40010000 	.word	0x40010000
 8009998:	40010400 	.word	0x40010400
 800999c:	40000400 	.word	0x40000400
 80099a0:	40000800 	.word	0x40000800
 80099a4:	40000c00 	.word	0x40000c00
 80099a8:	40014000 	.word	0x40014000
 80099ac:	40001800 	.word	0x40001800

080099b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099cc:	bf00      	nop
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80099e0:	bf00      	nop
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d101      	bne.n	80099fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099fa:	2301      	movs	r3, #1
 80099fc:	e040      	b.n	8009a80 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d106      	bne.n	8009a14 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f7fb fadc 	bl	8004fcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2224      	movs	r2, #36	; 0x24
 8009a18:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	681a      	ldr	r2, [r3, #0]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f022 0201 	bic.w	r2, r2, #1
 8009a28:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 f82c 	bl	8009a88 <UART_SetConfig>
 8009a30:	4603      	mov	r3, r0
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d101      	bne.n	8009a3a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009a36:	2301      	movs	r3, #1
 8009a38:	e022      	b.n	8009a80 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d002      	beq.n	8009a48 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 fa84 	bl	8009f50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009a56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	689a      	ldr	r2, [r3, #8]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009a66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f042 0201 	orr.w	r2, r2, #1
 8009a76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f000 fb0b 	bl	800a094 <UART_CheckIdleState>
 8009a7e:	4603      	mov	r3, r0
}
 8009a80:	4618      	mov	r0, r3
 8009a82:	3708      	adds	r7, #8
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd80      	pop	{r7, pc}

08009a88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b088      	sub	sp, #32
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009a90:	2300      	movs	r3, #0
 8009a92:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	689a      	ldr	r2, [r3, #8]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	431a      	orrs	r2, r3
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	695b      	ldr	r3, [r3, #20]
 8009aa2:	431a      	orrs	r2, r3
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	69db      	ldr	r3, [r3, #28]
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	681a      	ldr	r2, [r3, #0]
 8009ab2:	4ba6      	ldr	r3, [pc, #664]	; (8009d4c <UART_SetConfig+0x2c4>)
 8009ab4:	4013      	ands	r3, r2
 8009ab6:	687a      	ldr	r2, [r7, #4]
 8009ab8:	6812      	ldr	r2, [r2, #0]
 8009aba:	6979      	ldr	r1, [r7, #20]
 8009abc:	430b      	orrs	r3, r1
 8009abe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	685b      	ldr	r3, [r3, #4]
 8009ac6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	68da      	ldr	r2, [r3, #12]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	430a      	orrs	r2, r1
 8009ad4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	699b      	ldr	r3, [r3, #24]
 8009ada:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6a1b      	ldr	r3, [r3, #32]
 8009ae0:	697a      	ldr	r2, [r7, #20]
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	697a      	ldr	r2, [r7, #20]
 8009af6:	430a      	orrs	r2, r1
 8009af8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4a94      	ldr	r2, [pc, #592]	; (8009d50 <UART_SetConfig+0x2c8>)
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d120      	bne.n	8009b46 <UART_SetConfig+0xbe>
 8009b04:	4b93      	ldr	r3, [pc, #588]	; (8009d54 <UART_SetConfig+0x2cc>)
 8009b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b0a:	f003 0303 	and.w	r3, r3, #3
 8009b0e:	2b03      	cmp	r3, #3
 8009b10:	d816      	bhi.n	8009b40 <UART_SetConfig+0xb8>
 8009b12:	a201      	add	r2, pc, #4	; (adr r2, 8009b18 <UART_SetConfig+0x90>)
 8009b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b18:	08009b29 	.word	0x08009b29
 8009b1c:	08009b35 	.word	0x08009b35
 8009b20:	08009b2f 	.word	0x08009b2f
 8009b24:	08009b3b 	.word	0x08009b3b
 8009b28:	2301      	movs	r3, #1
 8009b2a:	77fb      	strb	r3, [r7, #31]
 8009b2c:	e150      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009b2e:	2302      	movs	r3, #2
 8009b30:	77fb      	strb	r3, [r7, #31]
 8009b32:	e14d      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009b34:	2304      	movs	r3, #4
 8009b36:	77fb      	strb	r3, [r7, #31]
 8009b38:	e14a      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009b3a:	2308      	movs	r3, #8
 8009b3c:	77fb      	strb	r3, [r7, #31]
 8009b3e:	e147      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009b40:	2310      	movs	r3, #16
 8009b42:	77fb      	strb	r3, [r7, #31]
 8009b44:	e144      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	4a83      	ldr	r2, [pc, #524]	; (8009d58 <UART_SetConfig+0x2d0>)
 8009b4c:	4293      	cmp	r3, r2
 8009b4e:	d132      	bne.n	8009bb6 <UART_SetConfig+0x12e>
 8009b50:	4b80      	ldr	r3, [pc, #512]	; (8009d54 <UART_SetConfig+0x2cc>)
 8009b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b56:	f003 030c 	and.w	r3, r3, #12
 8009b5a:	2b0c      	cmp	r3, #12
 8009b5c:	d828      	bhi.n	8009bb0 <UART_SetConfig+0x128>
 8009b5e:	a201      	add	r2, pc, #4	; (adr r2, 8009b64 <UART_SetConfig+0xdc>)
 8009b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b64:	08009b99 	.word	0x08009b99
 8009b68:	08009bb1 	.word	0x08009bb1
 8009b6c:	08009bb1 	.word	0x08009bb1
 8009b70:	08009bb1 	.word	0x08009bb1
 8009b74:	08009ba5 	.word	0x08009ba5
 8009b78:	08009bb1 	.word	0x08009bb1
 8009b7c:	08009bb1 	.word	0x08009bb1
 8009b80:	08009bb1 	.word	0x08009bb1
 8009b84:	08009b9f 	.word	0x08009b9f
 8009b88:	08009bb1 	.word	0x08009bb1
 8009b8c:	08009bb1 	.word	0x08009bb1
 8009b90:	08009bb1 	.word	0x08009bb1
 8009b94:	08009bab 	.word	0x08009bab
 8009b98:	2300      	movs	r3, #0
 8009b9a:	77fb      	strb	r3, [r7, #31]
 8009b9c:	e118      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009b9e:	2302      	movs	r3, #2
 8009ba0:	77fb      	strb	r3, [r7, #31]
 8009ba2:	e115      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009ba4:	2304      	movs	r3, #4
 8009ba6:	77fb      	strb	r3, [r7, #31]
 8009ba8:	e112      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009baa:	2308      	movs	r3, #8
 8009bac:	77fb      	strb	r3, [r7, #31]
 8009bae:	e10f      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009bb0:	2310      	movs	r3, #16
 8009bb2:	77fb      	strb	r3, [r7, #31]
 8009bb4:	e10c      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a68      	ldr	r2, [pc, #416]	; (8009d5c <UART_SetConfig+0x2d4>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d120      	bne.n	8009c02 <UART_SetConfig+0x17a>
 8009bc0:	4b64      	ldr	r3, [pc, #400]	; (8009d54 <UART_SetConfig+0x2cc>)
 8009bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009bc6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009bca:	2b30      	cmp	r3, #48	; 0x30
 8009bcc:	d013      	beq.n	8009bf6 <UART_SetConfig+0x16e>
 8009bce:	2b30      	cmp	r3, #48	; 0x30
 8009bd0:	d814      	bhi.n	8009bfc <UART_SetConfig+0x174>
 8009bd2:	2b20      	cmp	r3, #32
 8009bd4:	d009      	beq.n	8009bea <UART_SetConfig+0x162>
 8009bd6:	2b20      	cmp	r3, #32
 8009bd8:	d810      	bhi.n	8009bfc <UART_SetConfig+0x174>
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d002      	beq.n	8009be4 <UART_SetConfig+0x15c>
 8009bde:	2b10      	cmp	r3, #16
 8009be0:	d006      	beq.n	8009bf0 <UART_SetConfig+0x168>
 8009be2:	e00b      	b.n	8009bfc <UART_SetConfig+0x174>
 8009be4:	2300      	movs	r3, #0
 8009be6:	77fb      	strb	r3, [r7, #31]
 8009be8:	e0f2      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009bea:	2302      	movs	r3, #2
 8009bec:	77fb      	strb	r3, [r7, #31]
 8009bee:	e0ef      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009bf0:	2304      	movs	r3, #4
 8009bf2:	77fb      	strb	r3, [r7, #31]
 8009bf4:	e0ec      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009bf6:	2308      	movs	r3, #8
 8009bf8:	77fb      	strb	r3, [r7, #31]
 8009bfa:	e0e9      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009bfc:	2310      	movs	r3, #16
 8009bfe:	77fb      	strb	r3, [r7, #31]
 8009c00:	e0e6      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4a56      	ldr	r2, [pc, #344]	; (8009d60 <UART_SetConfig+0x2d8>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d120      	bne.n	8009c4e <UART_SetConfig+0x1c6>
 8009c0c:	4b51      	ldr	r3, [pc, #324]	; (8009d54 <UART_SetConfig+0x2cc>)
 8009c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c12:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009c16:	2bc0      	cmp	r3, #192	; 0xc0
 8009c18:	d013      	beq.n	8009c42 <UART_SetConfig+0x1ba>
 8009c1a:	2bc0      	cmp	r3, #192	; 0xc0
 8009c1c:	d814      	bhi.n	8009c48 <UART_SetConfig+0x1c0>
 8009c1e:	2b80      	cmp	r3, #128	; 0x80
 8009c20:	d009      	beq.n	8009c36 <UART_SetConfig+0x1ae>
 8009c22:	2b80      	cmp	r3, #128	; 0x80
 8009c24:	d810      	bhi.n	8009c48 <UART_SetConfig+0x1c0>
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d002      	beq.n	8009c30 <UART_SetConfig+0x1a8>
 8009c2a:	2b40      	cmp	r3, #64	; 0x40
 8009c2c:	d006      	beq.n	8009c3c <UART_SetConfig+0x1b4>
 8009c2e:	e00b      	b.n	8009c48 <UART_SetConfig+0x1c0>
 8009c30:	2300      	movs	r3, #0
 8009c32:	77fb      	strb	r3, [r7, #31]
 8009c34:	e0cc      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c36:	2302      	movs	r3, #2
 8009c38:	77fb      	strb	r3, [r7, #31]
 8009c3a:	e0c9      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c3c:	2304      	movs	r3, #4
 8009c3e:	77fb      	strb	r3, [r7, #31]
 8009c40:	e0c6      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c42:	2308      	movs	r3, #8
 8009c44:	77fb      	strb	r3, [r7, #31]
 8009c46:	e0c3      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c48:	2310      	movs	r3, #16
 8009c4a:	77fb      	strb	r3, [r7, #31]
 8009c4c:	e0c0      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	4a44      	ldr	r2, [pc, #272]	; (8009d64 <UART_SetConfig+0x2dc>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d125      	bne.n	8009ca4 <UART_SetConfig+0x21c>
 8009c58:	4b3e      	ldr	r3, [pc, #248]	; (8009d54 <UART_SetConfig+0x2cc>)
 8009c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c66:	d017      	beq.n	8009c98 <UART_SetConfig+0x210>
 8009c68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c6c:	d817      	bhi.n	8009c9e <UART_SetConfig+0x216>
 8009c6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c72:	d00b      	beq.n	8009c8c <UART_SetConfig+0x204>
 8009c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c78:	d811      	bhi.n	8009c9e <UART_SetConfig+0x216>
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d003      	beq.n	8009c86 <UART_SetConfig+0x1fe>
 8009c7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c82:	d006      	beq.n	8009c92 <UART_SetConfig+0x20a>
 8009c84:	e00b      	b.n	8009c9e <UART_SetConfig+0x216>
 8009c86:	2300      	movs	r3, #0
 8009c88:	77fb      	strb	r3, [r7, #31]
 8009c8a:	e0a1      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c8c:	2302      	movs	r3, #2
 8009c8e:	77fb      	strb	r3, [r7, #31]
 8009c90:	e09e      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c92:	2304      	movs	r3, #4
 8009c94:	77fb      	strb	r3, [r7, #31]
 8009c96:	e09b      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c98:	2308      	movs	r3, #8
 8009c9a:	77fb      	strb	r3, [r7, #31]
 8009c9c:	e098      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009c9e:	2310      	movs	r3, #16
 8009ca0:	77fb      	strb	r3, [r7, #31]
 8009ca2:	e095      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	4a2f      	ldr	r2, [pc, #188]	; (8009d68 <UART_SetConfig+0x2e0>)
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d125      	bne.n	8009cfa <UART_SetConfig+0x272>
 8009cae:	4b29      	ldr	r3, [pc, #164]	; (8009d54 <UART_SetConfig+0x2cc>)
 8009cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cb4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009cb8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009cbc:	d017      	beq.n	8009cee <UART_SetConfig+0x266>
 8009cbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009cc2:	d817      	bhi.n	8009cf4 <UART_SetConfig+0x26c>
 8009cc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cc8:	d00b      	beq.n	8009ce2 <UART_SetConfig+0x25a>
 8009cca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cce:	d811      	bhi.n	8009cf4 <UART_SetConfig+0x26c>
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d003      	beq.n	8009cdc <UART_SetConfig+0x254>
 8009cd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cd8:	d006      	beq.n	8009ce8 <UART_SetConfig+0x260>
 8009cda:	e00b      	b.n	8009cf4 <UART_SetConfig+0x26c>
 8009cdc:	2301      	movs	r3, #1
 8009cde:	77fb      	strb	r3, [r7, #31]
 8009ce0:	e076      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009ce2:	2302      	movs	r3, #2
 8009ce4:	77fb      	strb	r3, [r7, #31]
 8009ce6:	e073      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009ce8:	2304      	movs	r3, #4
 8009cea:	77fb      	strb	r3, [r7, #31]
 8009cec:	e070      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009cee:	2308      	movs	r3, #8
 8009cf0:	77fb      	strb	r3, [r7, #31]
 8009cf2:	e06d      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009cf4:	2310      	movs	r3, #16
 8009cf6:	77fb      	strb	r3, [r7, #31]
 8009cf8:	e06a      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a1b      	ldr	r2, [pc, #108]	; (8009d6c <UART_SetConfig+0x2e4>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d138      	bne.n	8009d76 <UART_SetConfig+0x2ee>
 8009d04:	4b13      	ldr	r3, [pc, #76]	; (8009d54 <UART_SetConfig+0x2cc>)
 8009d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d0a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8009d0e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009d12:	d017      	beq.n	8009d44 <UART_SetConfig+0x2bc>
 8009d14:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009d18:	d82a      	bhi.n	8009d70 <UART_SetConfig+0x2e8>
 8009d1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d1e:	d00b      	beq.n	8009d38 <UART_SetConfig+0x2b0>
 8009d20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d24:	d824      	bhi.n	8009d70 <UART_SetConfig+0x2e8>
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d003      	beq.n	8009d32 <UART_SetConfig+0x2aa>
 8009d2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d2e:	d006      	beq.n	8009d3e <UART_SetConfig+0x2b6>
 8009d30:	e01e      	b.n	8009d70 <UART_SetConfig+0x2e8>
 8009d32:	2300      	movs	r3, #0
 8009d34:	77fb      	strb	r3, [r7, #31]
 8009d36:	e04b      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009d38:	2302      	movs	r3, #2
 8009d3a:	77fb      	strb	r3, [r7, #31]
 8009d3c:	e048      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009d3e:	2304      	movs	r3, #4
 8009d40:	77fb      	strb	r3, [r7, #31]
 8009d42:	e045      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009d44:	2308      	movs	r3, #8
 8009d46:	77fb      	strb	r3, [r7, #31]
 8009d48:	e042      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009d4a:	bf00      	nop
 8009d4c:	efff69f3 	.word	0xefff69f3
 8009d50:	40011000 	.word	0x40011000
 8009d54:	40023800 	.word	0x40023800
 8009d58:	40004400 	.word	0x40004400
 8009d5c:	40004800 	.word	0x40004800
 8009d60:	40004c00 	.word	0x40004c00
 8009d64:	40005000 	.word	0x40005000
 8009d68:	40011400 	.word	0x40011400
 8009d6c:	40007800 	.word	0x40007800
 8009d70:	2310      	movs	r3, #16
 8009d72:	77fb      	strb	r3, [r7, #31]
 8009d74:	e02c      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4a72      	ldr	r2, [pc, #456]	; (8009f44 <UART_SetConfig+0x4bc>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d125      	bne.n	8009dcc <UART_SetConfig+0x344>
 8009d80:	4b71      	ldr	r3, [pc, #452]	; (8009f48 <UART_SetConfig+0x4c0>)
 8009d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d86:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009d8a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009d8e:	d017      	beq.n	8009dc0 <UART_SetConfig+0x338>
 8009d90:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009d94:	d817      	bhi.n	8009dc6 <UART_SetConfig+0x33e>
 8009d96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d9a:	d00b      	beq.n	8009db4 <UART_SetConfig+0x32c>
 8009d9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009da0:	d811      	bhi.n	8009dc6 <UART_SetConfig+0x33e>
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d003      	beq.n	8009dae <UART_SetConfig+0x326>
 8009da6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009daa:	d006      	beq.n	8009dba <UART_SetConfig+0x332>
 8009dac:	e00b      	b.n	8009dc6 <UART_SetConfig+0x33e>
 8009dae:	2300      	movs	r3, #0
 8009db0:	77fb      	strb	r3, [r7, #31]
 8009db2:	e00d      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009db4:	2302      	movs	r3, #2
 8009db6:	77fb      	strb	r3, [r7, #31]
 8009db8:	e00a      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009dba:	2304      	movs	r3, #4
 8009dbc:	77fb      	strb	r3, [r7, #31]
 8009dbe:	e007      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009dc0:	2308      	movs	r3, #8
 8009dc2:	77fb      	strb	r3, [r7, #31]
 8009dc4:	e004      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009dc6:	2310      	movs	r3, #16
 8009dc8:	77fb      	strb	r3, [r7, #31]
 8009dca:	e001      	b.n	8009dd0 <UART_SetConfig+0x348>
 8009dcc:	2310      	movs	r3, #16
 8009dce:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	69db      	ldr	r3, [r3, #28]
 8009dd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dd8:	d15b      	bne.n	8009e92 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009dda:	7ffb      	ldrb	r3, [r7, #31]
 8009ddc:	2b08      	cmp	r3, #8
 8009dde:	d828      	bhi.n	8009e32 <UART_SetConfig+0x3aa>
 8009de0:	a201      	add	r2, pc, #4	; (adr r2, 8009de8 <UART_SetConfig+0x360>)
 8009de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009de6:	bf00      	nop
 8009de8:	08009e0d 	.word	0x08009e0d
 8009dec:	08009e15 	.word	0x08009e15
 8009df0:	08009e1d 	.word	0x08009e1d
 8009df4:	08009e33 	.word	0x08009e33
 8009df8:	08009e23 	.word	0x08009e23
 8009dfc:	08009e33 	.word	0x08009e33
 8009e00:	08009e33 	.word	0x08009e33
 8009e04:	08009e33 	.word	0x08009e33
 8009e08:	08009e2b 	.word	0x08009e2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e0c:	f7fd ff9e 	bl	8007d4c <HAL_RCC_GetPCLK1Freq>
 8009e10:	61b8      	str	r0, [r7, #24]
        break;
 8009e12:	e013      	b.n	8009e3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e14:	f7fd ffae 	bl	8007d74 <HAL_RCC_GetPCLK2Freq>
 8009e18:	61b8      	str	r0, [r7, #24]
        break;
 8009e1a:	e00f      	b.n	8009e3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e1c:	4b4b      	ldr	r3, [pc, #300]	; (8009f4c <UART_SetConfig+0x4c4>)
 8009e1e:	61bb      	str	r3, [r7, #24]
        break;
 8009e20:	e00c      	b.n	8009e3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e22:	f7fd fe81 	bl	8007b28 <HAL_RCC_GetSysClockFreq>
 8009e26:	61b8      	str	r0, [r7, #24]
        break;
 8009e28:	e008      	b.n	8009e3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e2e:	61bb      	str	r3, [r7, #24]
        break;
 8009e30:	e004      	b.n	8009e3c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009e32:	2300      	movs	r3, #0
 8009e34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009e36:	2301      	movs	r3, #1
 8009e38:	77bb      	strb	r3, [r7, #30]
        break;
 8009e3a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009e3c:	69bb      	ldr	r3, [r7, #24]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d074      	beq.n	8009f2c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009e42:	69bb      	ldr	r3, [r7, #24]
 8009e44:	005a      	lsls	r2, r3, #1
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	085b      	lsrs	r3, r3, #1
 8009e4c:	441a      	add	r2, r3
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e56:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	2b0f      	cmp	r3, #15
 8009e5c:	d916      	bls.n	8009e8c <UART_SetConfig+0x404>
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e64:	d212      	bcs.n	8009e8c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	b29b      	uxth	r3, r3
 8009e6a:	f023 030f 	bic.w	r3, r3, #15
 8009e6e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	085b      	lsrs	r3, r3, #1
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	f003 0307 	and.w	r3, r3, #7
 8009e7a:	b29a      	uxth	r2, r3
 8009e7c:	89fb      	ldrh	r3, [r7, #14]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	89fa      	ldrh	r2, [r7, #14]
 8009e88:	60da      	str	r2, [r3, #12]
 8009e8a:	e04f      	b.n	8009f2c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	77bb      	strb	r3, [r7, #30]
 8009e90:	e04c      	b.n	8009f2c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009e92:	7ffb      	ldrb	r3, [r7, #31]
 8009e94:	2b08      	cmp	r3, #8
 8009e96:	d828      	bhi.n	8009eea <UART_SetConfig+0x462>
 8009e98:	a201      	add	r2, pc, #4	; (adr r2, 8009ea0 <UART_SetConfig+0x418>)
 8009e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e9e:	bf00      	nop
 8009ea0:	08009ec5 	.word	0x08009ec5
 8009ea4:	08009ecd 	.word	0x08009ecd
 8009ea8:	08009ed5 	.word	0x08009ed5
 8009eac:	08009eeb 	.word	0x08009eeb
 8009eb0:	08009edb 	.word	0x08009edb
 8009eb4:	08009eeb 	.word	0x08009eeb
 8009eb8:	08009eeb 	.word	0x08009eeb
 8009ebc:	08009eeb 	.word	0x08009eeb
 8009ec0:	08009ee3 	.word	0x08009ee3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ec4:	f7fd ff42 	bl	8007d4c <HAL_RCC_GetPCLK1Freq>
 8009ec8:	61b8      	str	r0, [r7, #24]
        break;
 8009eca:	e013      	b.n	8009ef4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ecc:	f7fd ff52 	bl	8007d74 <HAL_RCC_GetPCLK2Freq>
 8009ed0:	61b8      	str	r0, [r7, #24]
        break;
 8009ed2:	e00f      	b.n	8009ef4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ed4:	4b1d      	ldr	r3, [pc, #116]	; (8009f4c <UART_SetConfig+0x4c4>)
 8009ed6:	61bb      	str	r3, [r7, #24]
        break;
 8009ed8:	e00c      	b.n	8009ef4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009eda:	f7fd fe25 	bl	8007b28 <HAL_RCC_GetSysClockFreq>
 8009ede:	61b8      	str	r0, [r7, #24]
        break;
 8009ee0:	e008      	b.n	8009ef4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ee2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ee6:	61bb      	str	r3, [r7, #24]
        break;
 8009ee8:	e004      	b.n	8009ef4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009eea:	2300      	movs	r3, #0
 8009eec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	77bb      	strb	r3, [r7, #30]
        break;
 8009ef2:	bf00      	nop
    }

    if (pclk != 0U)
 8009ef4:	69bb      	ldr	r3, [r7, #24]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d018      	beq.n	8009f2c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	085a      	lsrs	r2, r3, #1
 8009f00:	69bb      	ldr	r3, [r7, #24]
 8009f02:	441a      	add	r2, r3
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f0c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	2b0f      	cmp	r3, #15
 8009f12:	d909      	bls.n	8009f28 <UART_SetConfig+0x4a0>
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f1a:	d205      	bcs.n	8009f28 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	b29a      	uxth	r2, r3
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	60da      	str	r2, [r3, #12]
 8009f26:	e001      	b.n	8009f2c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2200      	movs	r2, #0
 8009f36:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009f38:	7fbb      	ldrb	r3, [r7, #30]
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3720      	adds	r7, #32
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	40007c00 	.word	0x40007c00
 8009f48:	40023800 	.word	0x40023800
 8009f4c:	00f42400 	.word	0x00f42400

08009f50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009f50:	b480      	push	{r7}
 8009f52:	b083      	sub	sp, #12
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f5c:	f003 0301 	and.w	r3, r3, #1
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d00a      	beq.n	8009f7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	430a      	orrs	r2, r1
 8009f78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f7e:	f003 0302 	and.w	r3, r3, #2
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d00a      	beq.n	8009f9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	430a      	orrs	r2, r1
 8009f9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fa0:	f003 0304 	and.w	r3, r3, #4
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d00a      	beq.n	8009fbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	430a      	orrs	r2, r1
 8009fbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fc2:	f003 0308 	and.w	r3, r3, #8
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d00a      	beq.n	8009fe0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	430a      	orrs	r2, r1
 8009fde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe4:	f003 0310 	and.w	r3, r3, #16
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d00a      	beq.n	800a002 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	689b      	ldr	r3, [r3, #8]
 8009ff2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	430a      	orrs	r2, r1
 800a000:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a006:	f003 0320 	and.w	r3, r3, #32
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d00a      	beq.n	800a024 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	430a      	orrs	r2, r1
 800a022:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d01a      	beq.n	800a066 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	430a      	orrs	r2, r1
 800a044:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a04a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a04e:	d10a      	bne.n	800a066 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	430a      	orrs	r2, r1
 800a064:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a06a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d00a      	beq.n	800a088 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	430a      	orrs	r2, r1
 800a086:	605a      	str	r2, [r3, #4]
  }
}
 800a088:	bf00      	nop
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr

0800a094 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b086      	sub	sp, #24
 800a098:	af02      	add	r7, sp, #8
 800a09a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a0a4:	f7fb fb16 	bl	80056d4 <HAL_GetTick>
 800a0a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f003 0308 	and.w	r3, r3, #8
 800a0b4:	2b08      	cmp	r3, #8
 800a0b6:	d10e      	bne.n	800a0d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a0bc:	9300      	str	r3, [sp, #0]
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f000 f817 	bl	800a0fa <UART_WaitOnFlagUntilTimeout>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d001      	beq.n	800a0d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a0d2:	2303      	movs	r3, #3
 800a0d4:	e00d      	b.n	800a0f2 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2220      	movs	r2, #32
 800a0da:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2220      	movs	r2, #32
 800a0e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a0f0:	2300      	movs	r3, #0
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3710      	adds	r7, #16
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}

0800a0fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a0fa:	b580      	push	{r7, lr}
 800a0fc:	b09c      	sub	sp, #112	; 0x70
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	60f8      	str	r0, [r7, #12]
 800a102:	60b9      	str	r1, [r7, #8]
 800a104:	603b      	str	r3, [r7, #0]
 800a106:	4613      	mov	r3, r2
 800a108:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a10a:	e0a5      	b.n	800a258 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a10c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a10e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a112:	f000 80a1 	beq.w	800a258 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a116:	f7fb fadd 	bl	80056d4 <HAL_GetTick>
 800a11a:	4602      	mov	r2, r0
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	1ad3      	subs	r3, r2, r3
 800a120:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a122:	429a      	cmp	r2, r3
 800a124:	d302      	bcc.n	800a12c <UART_WaitOnFlagUntilTimeout+0x32>
 800a126:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d13e      	bne.n	800a1aa <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a132:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a134:	e853 3f00 	ldrex	r3, [r3]
 800a138:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a13a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a13c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a140:	667b      	str	r3, [r7, #100]	; 0x64
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	461a      	mov	r2, r3
 800a148:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a14a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a14c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a14e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a150:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a152:	e841 2300 	strex	r3, r2, [r1]
 800a156:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a158:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1e6      	bne.n	800a12c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	3308      	adds	r3, #8
 800a164:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a168:	e853 3f00 	ldrex	r3, [r3]
 800a16c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a170:	f023 0301 	bic.w	r3, r3, #1
 800a174:	663b      	str	r3, [r7, #96]	; 0x60
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	3308      	adds	r3, #8
 800a17c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a17e:	64ba      	str	r2, [r7, #72]	; 0x48
 800a180:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a182:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a184:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a186:	e841 2300 	strex	r3, r2, [r1]
 800a18a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a18c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1e5      	bne.n	800a15e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2220      	movs	r2, #32
 800a196:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	2220      	movs	r2, #32
 800a19c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a1a6:	2303      	movs	r3, #3
 800a1a8:	e067      	b.n	800a27a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f003 0304 	and.w	r3, r3, #4
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d04f      	beq.n	800a258 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	69db      	ldr	r3, [r3, #28]
 800a1be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a1c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a1c6:	d147      	bne.n	800a258 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a1d0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1da:	e853 3f00 	ldrex	r3, [r3]
 800a1de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a1e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a1e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1f0:	637b      	str	r3, [r7, #52]	; 0x34
 800a1f2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a1f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1f8:	e841 2300 	strex	r3, r2, [r1]
 800a1fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a1fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a200:	2b00      	cmp	r3, #0
 800a202:	d1e6      	bne.n	800a1d2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	3308      	adds	r3, #8
 800a20a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	e853 3f00 	ldrex	r3, [r3]
 800a212:	613b      	str	r3, [r7, #16]
   return(result);
 800a214:	693b      	ldr	r3, [r7, #16]
 800a216:	f023 0301 	bic.w	r3, r3, #1
 800a21a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	3308      	adds	r3, #8
 800a222:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a224:	623a      	str	r2, [r7, #32]
 800a226:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a228:	69f9      	ldr	r1, [r7, #28]
 800a22a:	6a3a      	ldr	r2, [r7, #32]
 800a22c:	e841 2300 	strex	r3, r2, [r1]
 800a230:	61bb      	str	r3, [r7, #24]
   return(result);
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d1e5      	bne.n	800a204 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	2220      	movs	r2, #32
 800a23c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2220      	movs	r2, #32
 800a242:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2220      	movs	r2, #32
 800a248:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	2200      	movs	r2, #0
 800a250:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a254:	2303      	movs	r3, #3
 800a256:	e010      	b.n	800a27a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	69da      	ldr	r2, [r3, #28]
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	4013      	ands	r3, r2
 800a262:	68ba      	ldr	r2, [r7, #8]
 800a264:	429a      	cmp	r2, r3
 800a266:	bf0c      	ite	eq
 800a268:	2301      	moveq	r3, #1
 800a26a:	2300      	movne	r3, #0
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	461a      	mov	r2, r3
 800a270:	79fb      	ldrb	r3, [r7, #7]
 800a272:	429a      	cmp	r2, r3
 800a274:	f43f af4a 	beq.w	800a10c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a278:	2300      	movs	r3, #0
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3770      	adds	r7, #112	; 0x70
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}
	...

0800a284 <__errno>:
 800a284:	4b01      	ldr	r3, [pc, #4]	; (800a28c <__errno+0x8>)
 800a286:	6818      	ldr	r0, [r3, #0]
 800a288:	4770      	bx	lr
 800a28a:	bf00      	nop
 800a28c:	20000070 	.word	0x20000070

0800a290 <__libc_init_array>:
 800a290:	b570      	push	{r4, r5, r6, lr}
 800a292:	4d0d      	ldr	r5, [pc, #52]	; (800a2c8 <__libc_init_array+0x38>)
 800a294:	4c0d      	ldr	r4, [pc, #52]	; (800a2cc <__libc_init_array+0x3c>)
 800a296:	1b64      	subs	r4, r4, r5
 800a298:	10a4      	asrs	r4, r4, #2
 800a29a:	2600      	movs	r6, #0
 800a29c:	42a6      	cmp	r6, r4
 800a29e:	d109      	bne.n	800a2b4 <__libc_init_array+0x24>
 800a2a0:	4d0b      	ldr	r5, [pc, #44]	; (800a2d0 <__libc_init_array+0x40>)
 800a2a2:	4c0c      	ldr	r4, [pc, #48]	; (800a2d4 <__libc_init_array+0x44>)
 800a2a4:	f001 f824 	bl	800b2f0 <_init>
 800a2a8:	1b64      	subs	r4, r4, r5
 800a2aa:	10a4      	asrs	r4, r4, #2
 800a2ac:	2600      	movs	r6, #0
 800a2ae:	42a6      	cmp	r6, r4
 800a2b0:	d105      	bne.n	800a2be <__libc_init_array+0x2e>
 800a2b2:	bd70      	pop	{r4, r5, r6, pc}
 800a2b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2b8:	4798      	blx	r3
 800a2ba:	3601      	adds	r6, #1
 800a2bc:	e7ee      	b.n	800a29c <__libc_init_array+0xc>
 800a2be:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2c2:	4798      	blx	r3
 800a2c4:	3601      	adds	r6, #1
 800a2c6:	e7f2      	b.n	800a2ae <__libc_init_array+0x1e>
 800a2c8:	0800b52c 	.word	0x0800b52c
 800a2cc:	0800b52c 	.word	0x0800b52c
 800a2d0:	0800b52c 	.word	0x0800b52c
 800a2d4:	0800b530 	.word	0x0800b530

0800a2d8 <memset>:
 800a2d8:	4402      	add	r2, r0
 800a2da:	4603      	mov	r3, r0
 800a2dc:	4293      	cmp	r3, r2
 800a2de:	d100      	bne.n	800a2e2 <memset+0xa>
 800a2e0:	4770      	bx	lr
 800a2e2:	f803 1b01 	strb.w	r1, [r3], #1
 800a2e6:	e7f9      	b.n	800a2dc <memset+0x4>

0800a2e8 <iprintf>:
 800a2e8:	b40f      	push	{r0, r1, r2, r3}
 800a2ea:	4b0a      	ldr	r3, [pc, #40]	; (800a314 <iprintf+0x2c>)
 800a2ec:	b513      	push	{r0, r1, r4, lr}
 800a2ee:	681c      	ldr	r4, [r3, #0]
 800a2f0:	b124      	cbz	r4, 800a2fc <iprintf+0x14>
 800a2f2:	69a3      	ldr	r3, [r4, #24]
 800a2f4:	b913      	cbnz	r3, 800a2fc <iprintf+0x14>
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	f000 fa5e 	bl	800a7b8 <__sinit>
 800a2fc:	ab05      	add	r3, sp, #20
 800a2fe:	9a04      	ldr	r2, [sp, #16]
 800a300:	68a1      	ldr	r1, [r4, #8]
 800a302:	9301      	str	r3, [sp, #4]
 800a304:	4620      	mov	r0, r4
 800a306:	f000 fc67 	bl	800abd8 <_vfiprintf_r>
 800a30a:	b002      	add	sp, #8
 800a30c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a310:	b004      	add	sp, #16
 800a312:	4770      	bx	lr
 800a314:	20000070 	.word	0x20000070

0800a318 <_puts_r>:
 800a318:	b570      	push	{r4, r5, r6, lr}
 800a31a:	460e      	mov	r6, r1
 800a31c:	4605      	mov	r5, r0
 800a31e:	b118      	cbz	r0, 800a328 <_puts_r+0x10>
 800a320:	6983      	ldr	r3, [r0, #24]
 800a322:	b90b      	cbnz	r3, 800a328 <_puts_r+0x10>
 800a324:	f000 fa48 	bl	800a7b8 <__sinit>
 800a328:	69ab      	ldr	r3, [r5, #24]
 800a32a:	68ac      	ldr	r4, [r5, #8]
 800a32c:	b913      	cbnz	r3, 800a334 <_puts_r+0x1c>
 800a32e:	4628      	mov	r0, r5
 800a330:	f000 fa42 	bl	800a7b8 <__sinit>
 800a334:	4b2c      	ldr	r3, [pc, #176]	; (800a3e8 <_puts_r+0xd0>)
 800a336:	429c      	cmp	r4, r3
 800a338:	d120      	bne.n	800a37c <_puts_r+0x64>
 800a33a:	686c      	ldr	r4, [r5, #4]
 800a33c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a33e:	07db      	lsls	r3, r3, #31
 800a340:	d405      	bmi.n	800a34e <_puts_r+0x36>
 800a342:	89a3      	ldrh	r3, [r4, #12]
 800a344:	0598      	lsls	r0, r3, #22
 800a346:	d402      	bmi.n	800a34e <_puts_r+0x36>
 800a348:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a34a:	f000 fad3 	bl	800a8f4 <__retarget_lock_acquire_recursive>
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	0719      	lsls	r1, r3, #28
 800a352:	d51d      	bpl.n	800a390 <_puts_r+0x78>
 800a354:	6923      	ldr	r3, [r4, #16]
 800a356:	b1db      	cbz	r3, 800a390 <_puts_r+0x78>
 800a358:	3e01      	subs	r6, #1
 800a35a:	68a3      	ldr	r3, [r4, #8]
 800a35c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a360:	3b01      	subs	r3, #1
 800a362:	60a3      	str	r3, [r4, #8]
 800a364:	bb39      	cbnz	r1, 800a3b6 <_puts_r+0x9e>
 800a366:	2b00      	cmp	r3, #0
 800a368:	da38      	bge.n	800a3dc <_puts_r+0xc4>
 800a36a:	4622      	mov	r2, r4
 800a36c:	210a      	movs	r1, #10
 800a36e:	4628      	mov	r0, r5
 800a370:	f000 f848 	bl	800a404 <__swbuf_r>
 800a374:	3001      	adds	r0, #1
 800a376:	d011      	beq.n	800a39c <_puts_r+0x84>
 800a378:	250a      	movs	r5, #10
 800a37a:	e011      	b.n	800a3a0 <_puts_r+0x88>
 800a37c:	4b1b      	ldr	r3, [pc, #108]	; (800a3ec <_puts_r+0xd4>)
 800a37e:	429c      	cmp	r4, r3
 800a380:	d101      	bne.n	800a386 <_puts_r+0x6e>
 800a382:	68ac      	ldr	r4, [r5, #8]
 800a384:	e7da      	b.n	800a33c <_puts_r+0x24>
 800a386:	4b1a      	ldr	r3, [pc, #104]	; (800a3f0 <_puts_r+0xd8>)
 800a388:	429c      	cmp	r4, r3
 800a38a:	bf08      	it	eq
 800a38c:	68ec      	ldreq	r4, [r5, #12]
 800a38e:	e7d5      	b.n	800a33c <_puts_r+0x24>
 800a390:	4621      	mov	r1, r4
 800a392:	4628      	mov	r0, r5
 800a394:	f000 f888 	bl	800a4a8 <__swsetup_r>
 800a398:	2800      	cmp	r0, #0
 800a39a:	d0dd      	beq.n	800a358 <_puts_r+0x40>
 800a39c:	f04f 35ff 	mov.w	r5, #4294967295
 800a3a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a3a2:	07da      	lsls	r2, r3, #31
 800a3a4:	d405      	bmi.n	800a3b2 <_puts_r+0x9a>
 800a3a6:	89a3      	ldrh	r3, [r4, #12]
 800a3a8:	059b      	lsls	r3, r3, #22
 800a3aa:	d402      	bmi.n	800a3b2 <_puts_r+0x9a>
 800a3ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3ae:	f000 faa2 	bl	800a8f6 <__retarget_lock_release_recursive>
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	bd70      	pop	{r4, r5, r6, pc}
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	da04      	bge.n	800a3c4 <_puts_r+0xac>
 800a3ba:	69a2      	ldr	r2, [r4, #24]
 800a3bc:	429a      	cmp	r2, r3
 800a3be:	dc06      	bgt.n	800a3ce <_puts_r+0xb6>
 800a3c0:	290a      	cmp	r1, #10
 800a3c2:	d004      	beq.n	800a3ce <_puts_r+0xb6>
 800a3c4:	6823      	ldr	r3, [r4, #0]
 800a3c6:	1c5a      	adds	r2, r3, #1
 800a3c8:	6022      	str	r2, [r4, #0]
 800a3ca:	7019      	strb	r1, [r3, #0]
 800a3cc:	e7c5      	b.n	800a35a <_puts_r+0x42>
 800a3ce:	4622      	mov	r2, r4
 800a3d0:	4628      	mov	r0, r5
 800a3d2:	f000 f817 	bl	800a404 <__swbuf_r>
 800a3d6:	3001      	adds	r0, #1
 800a3d8:	d1bf      	bne.n	800a35a <_puts_r+0x42>
 800a3da:	e7df      	b.n	800a39c <_puts_r+0x84>
 800a3dc:	6823      	ldr	r3, [r4, #0]
 800a3de:	250a      	movs	r5, #10
 800a3e0:	1c5a      	adds	r2, r3, #1
 800a3e2:	6022      	str	r2, [r4, #0]
 800a3e4:	701d      	strb	r5, [r3, #0]
 800a3e6:	e7db      	b.n	800a3a0 <_puts_r+0x88>
 800a3e8:	0800b4b0 	.word	0x0800b4b0
 800a3ec:	0800b4d0 	.word	0x0800b4d0
 800a3f0:	0800b490 	.word	0x0800b490

0800a3f4 <puts>:
 800a3f4:	4b02      	ldr	r3, [pc, #8]	; (800a400 <puts+0xc>)
 800a3f6:	4601      	mov	r1, r0
 800a3f8:	6818      	ldr	r0, [r3, #0]
 800a3fa:	f7ff bf8d 	b.w	800a318 <_puts_r>
 800a3fe:	bf00      	nop
 800a400:	20000070 	.word	0x20000070

0800a404 <__swbuf_r>:
 800a404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a406:	460e      	mov	r6, r1
 800a408:	4614      	mov	r4, r2
 800a40a:	4605      	mov	r5, r0
 800a40c:	b118      	cbz	r0, 800a416 <__swbuf_r+0x12>
 800a40e:	6983      	ldr	r3, [r0, #24]
 800a410:	b90b      	cbnz	r3, 800a416 <__swbuf_r+0x12>
 800a412:	f000 f9d1 	bl	800a7b8 <__sinit>
 800a416:	4b21      	ldr	r3, [pc, #132]	; (800a49c <__swbuf_r+0x98>)
 800a418:	429c      	cmp	r4, r3
 800a41a:	d12b      	bne.n	800a474 <__swbuf_r+0x70>
 800a41c:	686c      	ldr	r4, [r5, #4]
 800a41e:	69a3      	ldr	r3, [r4, #24]
 800a420:	60a3      	str	r3, [r4, #8]
 800a422:	89a3      	ldrh	r3, [r4, #12]
 800a424:	071a      	lsls	r2, r3, #28
 800a426:	d52f      	bpl.n	800a488 <__swbuf_r+0x84>
 800a428:	6923      	ldr	r3, [r4, #16]
 800a42a:	b36b      	cbz	r3, 800a488 <__swbuf_r+0x84>
 800a42c:	6923      	ldr	r3, [r4, #16]
 800a42e:	6820      	ldr	r0, [r4, #0]
 800a430:	1ac0      	subs	r0, r0, r3
 800a432:	6963      	ldr	r3, [r4, #20]
 800a434:	b2f6      	uxtb	r6, r6
 800a436:	4283      	cmp	r3, r0
 800a438:	4637      	mov	r7, r6
 800a43a:	dc04      	bgt.n	800a446 <__swbuf_r+0x42>
 800a43c:	4621      	mov	r1, r4
 800a43e:	4628      	mov	r0, r5
 800a440:	f000 f926 	bl	800a690 <_fflush_r>
 800a444:	bb30      	cbnz	r0, 800a494 <__swbuf_r+0x90>
 800a446:	68a3      	ldr	r3, [r4, #8]
 800a448:	3b01      	subs	r3, #1
 800a44a:	60a3      	str	r3, [r4, #8]
 800a44c:	6823      	ldr	r3, [r4, #0]
 800a44e:	1c5a      	adds	r2, r3, #1
 800a450:	6022      	str	r2, [r4, #0]
 800a452:	701e      	strb	r6, [r3, #0]
 800a454:	6963      	ldr	r3, [r4, #20]
 800a456:	3001      	adds	r0, #1
 800a458:	4283      	cmp	r3, r0
 800a45a:	d004      	beq.n	800a466 <__swbuf_r+0x62>
 800a45c:	89a3      	ldrh	r3, [r4, #12]
 800a45e:	07db      	lsls	r3, r3, #31
 800a460:	d506      	bpl.n	800a470 <__swbuf_r+0x6c>
 800a462:	2e0a      	cmp	r6, #10
 800a464:	d104      	bne.n	800a470 <__swbuf_r+0x6c>
 800a466:	4621      	mov	r1, r4
 800a468:	4628      	mov	r0, r5
 800a46a:	f000 f911 	bl	800a690 <_fflush_r>
 800a46e:	b988      	cbnz	r0, 800a494 <__swbuf_r+0x90>
 800a470:	4638      	mov	r0, r7
 800a472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a474:	4b0a      	ldr	r3, [pc, #40]	; (800a4a0 <__swbuf_r+0x9c>)
 800a476:	429c      	cmp	r4, r3
 800a478:	d101      	bne.n	800a47e <__swbuf_r+0x7a>
 800a47a:	68ac      	ldr	r4, [r5, #8]
 800a47c:	e7cf      	b.n	800a41e <__swbuf_r+0x1a>
 800a47e:	4b09      	ldr	r3, [pc, #36]	; (800a4a4 <__swbuf_r+0xa0>)
 800a480:	429c      	cmp	r4, r3
 800a482:	bf08      	it	eq
 800a484:	68ec      	ldreq	r4, [r5, #12]
 800a486:	e7ca      	b.n	800a41e <__swbuf_r+0x1a>
 800a488:	4621      	mov	r1, r4
 800a48a:	4628      	mov	r0, r5
 800a48c:	f000 f80c 	bl	800a4a8 <__swsetup_r>
 800a490:	2800      	cmp	r0, #0
 800a492:	d0cb      	beq.n	800a42c <__swbuf_r+0x28>
 800a494:	f04f 37ff 	mov.w	r7, #4294967295
 800a498:	e7ea      	b.n	800a470 <__swbuf_r+0x6c>
 800a49a:	bf00      	nop
 800a49c:	0800b4b0 	.word	0x0800b4b0
 800a4a0:	0800b4d0 	.word	0x0800b4d0
 800a4a4:	0800b490 	.word	0x0800b490

0800a4a8 <__swsetup_r>:
 800a4a8:	4b32      	ldr	r3, [pc, #200]	; (800a574 <__swsetup_r+0xcc>)
 800a4aa:	b570      	push	{r4, r5, r6, lr}
 800a4ac:	681d      	ldr	r5, [r3, #0]
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	b125      	cbz	r5, 800a4be <__swsetup_r+0x16>
 800a4b4:	69ab      	ldr	r3, [r5, #24]
 800a4b6:	b913      	cbnz	r3, 800a4be <__swsetup_r+0x16>
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	f000 f97d 	bl	800a7b8 <__sinit>
 800a4be:	4b2e      	ldr	r3, [pc, #184]	; (800a578 <__swsetup_r+0xd0>)
 800a4c0:	429c      	cmp	r4, r3
 800a4c2:	d10f      	bne.n	800a4e4 <__swsetup_r+0x3c>
 800a4c4:	686c      	ldr	r4, [r5, #4]
 800a4c6:	89a3      	ldrh	r3, [r4, #12]
 800a4c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4cc:	0719      	lsls	r1, r3, #28
 800a4ce:	d42c      	bmi.n	800a52a <__swsetup_r+0x82>
 800a4d0:	06dd      	lsls	r5, r3, #27
 800a4d2:	d411      	bmi.n	800a4f8 <__swsetup_r+0x50>
 800a4d4:	2309      	movs	r3, #9
 800a4d6:	6033      	str	r3, [r6, #0]
 800a4d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a4dc:	81a3      	strh	r3, [r4, #12]
 800a4de:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e2:	e03e      	b.n	800a562 <__swsetup_r+0xba>
 800a4e4:	4b25      	ldr	r3, [pc, #148]	; (800a57c <__swsetup_r+0xd4>)
 800a4e6:	429c      	cmp	r4, r3
 800a4e8:	d101      	bne.n	800a4ee <__swsetup_r+0x46>
 800a4ea:	68ac      	ldr	r4, [r5, #8]
 800a4ec:	e7eb      	b.n	800a4c6 <__swsetup_r+0x1e>
 800a4ee:	4b24      	ldr	r3, [pc, #144]	; (800a580 <__swsetup_r+0xd8>)
 800a4f0:	429c      	cmp	r4, r3
 800a4f2:	bf08      	it	eq
 800a4f4:	68ec      	ldreq	r4, [r5, #12]
 800a4f6:	e7e6      	b.n	800a4c6 <__swsetup_r+0x1e>
 800a4f8:	0758      	lsls	r0, r3, #29
 800a4fa:	d512      	bpl.n	800a522 <__swsetup_r+0x7a>
 800a4fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4fe:	b141      	cbz	r1, 800a512 <__swsetup_r+0x6a>
 800a500:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a504:	4299      	cmp	r1, r3
 800a506:	d002      	beq.n	800a50e <__swsetup_r+0x66>
 800a508:	4630      	mov	r0, r6
 800a50a:	f000 fa5b 	bl	800a9c4 <_free_r>
 800a50e:	2300      	movs	r3, #0
 800a510:	6363      	str	r3, [r4, #52]	; 0x34
 800a512:	89a3      	ldrh	r3, [r4, #12]
 800a514:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a518:	81a3      	strh	r3, [r4, #12]
 800a51a:	2300      	movs	r3, #0
 800a51c:	6063      	str	r3, [r4, #4]
 800a51e:	6923      	ldr	r3, [r4, #16]
 800a520:	6023      	str	r3, [r4, #0]
 800a522:	89a3      	ldrh	r3, [r4, #12]
 800a524:	f043 0308 	orr.w	r3, r3, #8
 800a528:	81a3      	strh	r3, [r4, #12]
 800a52a:	6923      	ldr	r3, [r4, #16]
 800a52c:	b94b      	cbnz	r3, 800a542 <__swsetup_r+0x9a>
 800a52e:	89a3      	ldrh	r3, [r4, #12]
 800a530:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a534:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a538:	d003      	beq.n	800a542 <__swsetup_r+0x9a>
 800a53a:	4621      	mov	r1, r4
 800a53c:	4630      	mov	r0, r6
 800a53e:	f000 fa01 	bl	800a944 <__smakebuf_r>
 800a542:	89a0      	ldrh	r0, [r4, #12]
 800a544:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a548:	f010 0301 	ands.w	r3, r0, #1
 800a54c:	d00a      	beq.n	800a564 <__swsetup_r+0xbc>
 800a54e:	2300      	movs	r3, #0
 800a550:	60a3      	str	r3, [r4, #8]
 800a552:	6963      	ldr	r3, [r4, #20]
 800a554:	425b      	negs	r3, r3
 800a556:	61a3      	str	r3, [r4, #24]
 800a558:	6923      	ldr	r3, [r4, #16]
 800a55a:	b943      	cbnz	r3, 800a56e <__swsetup_r+0xc6>
 800a55c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a560:	d1ba      	bne.n	800a4d8 <__swsetup_r+0x30>
 800a562:	bd70      	pop	{r4, r5, r6, pc}
 800a564:	0781      	lsls	r1, r0, #30
 800a566:	bf58      	it	pl
 800a568:	6963      	ldrpl	r3, [r4, #20]
 800a56a:	60a3      	str	r3, [r4, #8]
 800a56c:	e7f4      	b.n	800a558 <__swsetup_r+0xb0>
 800a56e:	2000      	movs	r0, #0
 800a570:	e7f7      	b.n	800a562 <__swsetup_r+0xba>
 800a572:	bf00      	nop
 800a574:	20000070 	.word	0x20000070
 800a578:	0800b4b0 	.word	0x0800b4b0
 800a57c:	0800b4d0 	.word	0x0800b4d0
 800a580:	0800b490 	.word	0x0800b490

0800a584 <__sflush_r>:
 800a584:	898a      	ldrh	r2, [r1, #12]
 800a586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a58a:	4605      	mov	r5, r0
 800a58c:	0710      	lsls	r0, r2, #28
 800a58e:	460c      	mov	r4, r1
 800a590:	d458      	bmi.n	800a644 <__sflush_r+0xc0>
 800a592:	684b      	ldr	r3, [r1, #4]
 800a594:	2b00      	cmp	r3, #0
 800a596:	dc05      	bgt.n	800a5a4 <__sflush_r+0x20>
 800a598:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	dc02      	bgt.n	800a5a4 <__sflush_r+0x20>
 800a59e:	2000      	movs	r0, #0
 800a5a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5a6:	2e00      	cmp	r6, #0
 800a5a8:	d0f9      	beq.n	800a59e <__sflush_r+0x1a>
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a5b0:	682f      	ldr	r7, [r5, #0]
 800a5b2:	602b      	str	r3, [r5, #0]
 800a5b4:	d032      	beq.n	800a61c <__sflush_r+0x98>
 800a5b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a5b8:	89a3      	ldrh	r3, [r4, #12]
 800a5ba:	075a      	lsls	r2, r3, #29
 800a5bc:	d505      	bpl.n	800a5ca <__sflush_r+0x46>
 800a5be:	6863      	ldr	r3, [r4, #4]
 800a5c0:	1ac0      	subs	r0, r0, r3
 800a5c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a5c4:	b10b      	cbz	r3, 800a5ca <__sflush_r+0x46>
 800a5c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a5c8:	1ac0      	subs	r0, r0, r3
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5d0:	6a21      	ldr	r1, [r4, #32]
 800a5d2:	4628      	mov	r0, r5
 800a5d4:	47b0      	blx	r6
 800a5d6:	1c43      	adds	r3, r0, #1
 800a5d8:	89a3      	ldrh	r3, [r4, #12]
 800a5da:	d106      	bne.n	800a5ea <__sflush_r+0x66>
 800a5dc:	6829      	ldr	r1, [r5, #0]
 800a5de:	291d      	cmp	r1, #29
 800a5e0:	d82c      	bhi.n	800a63c <__sflush_r+0xb8>
 800a5e2:	4a2a      	ldr	r2, [pc, #168]	; (800a68c <__sflush_r+0x108>)
 800a5e4:	40ca      	lsrs	r2, r1
 800a5e6:	07d6      	lsls	r6, r2, #31
 800a5e8:	d528      	bpl.n	800a63c <__sflush_r+0xb8>
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	6062      	str	r2, [r4, #4]
 800a5ee:	04d9      	lsls	r1, r3, #19
 800a5f0:	6922      	ldr	r2, [r4, #16]
 800a5f2:	6022      	str	r2, [r4, #0]
 800a5f4:	d504      	bpl.n	800a600 <__sflush_r+0x7c>
 800a5f6:	1c42      	adds	r2, r0, #1
 800a5f8:	d101      	bne.n	800a5fe <__sflush_r+0x7a>
 800a5fa:	682b      	ldr	r3, [r5, #0]
 800a5fc:	b903      	cbnz	r3, 800a600 <__sflush_r+0x7c>
 800a5fe:	6560      	str	r0, [r4, #84]	; 0x54
 800a600:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a602:	602f      	str	r7, [r5, #0]
 800a604:	2900      	cmp	r1, #0
 800a606:	d0ca      	beq.n	800a59e <__sflush_r+0x1a>
 800a608:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a60c:	4299      	cmp	r1, r3
 800a60e:	d002      	beq.n	800a616 <__sflush_r+0x92>
 800a610:	4628      	mov	r0, r5
 800a612:	f000 f9d7 	bl	800a9c4 <_free_r>
 800a616:	2000      	movs	r0, #0
 800a618:	6360      	str	r0, [r4, #52]	; 0x34
 800a61a:	e7c1      	b.n	800a5a0 <__sflush_r+0x1c>
 800a61c:	6a21      	ldr	r1, [r4, #32]
 800a61e:	2301      	movs	r3, #1
 800a620:	4628      	mov	r0, r5
 800a622:	47b0      	blx	r6
 800a624:	1c41      	adds	r1, r0, #1
 800a626:	d1c7      	bne.n	800a5b8 <__sflush_r+0x34>
 800a628:	682b      	ldr	r3, [r5, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d0c4      	beq.n	800a5b8 <__sflush_r+0x34>
 800a62e:	2b1d      	cmp	r3, #29
 800a630:	d001      	beq.n	800a636 <__sflush_r+0xb2>
 800a632:	2b16      	cmp	r3, #22
 800a634:	d101      	bne.n	800a63a <__sflush_r+0xb6>
 800a636:	602f      	str	r7, [r5, #0]
 800a638:	e7b1      	b.n	800a59e <__sflush_r+0x1a>
 800a63a:	89a3      	ldrh	r3, [r4, #12]
 800a63c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a640:	81a3      	strh	r3, [r4, #12]
 800a642:	e7ad      	b.n	800a5a0 <__sflush_r+0x1c>
 800a644:	690f      	ldr	r7, [r1, #16]
 800a646:	2f00      	cmp	r7, #0
 800a648:	d0a9      	beq.n	800a59e <__sflush_r+0x1a>
 800a64a:	0793      	lsls	r3, r2, #30
 800a64c:	680e      	ldr	r6, [r1, #0]
 800a64e:	bf08      	it	eq
 800a650:	694b      	ldreq	r3, [r1, #20]
 800a652:	600f      	str	r7, [r1, #0]
 800a654:	bf18      	it	ne
 800a656:	2300      	movne	r3, #0
 800a658:	eba6 0807 	sub.w	r8, r6, r7
 800a65c:	608b      	str	r3, [r1, #8]
 800a65e:	f1b8 0f00 	cmp.w	r8, #0
 800a662:	dd9c      	ble.n	800a59e <__sflush_r+0x1a>
 800a664:	6a21      	ldr	r1, [r4, #32]
 800a666:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a668:	4643      	mov	r3, r8
 800a66a:	463a      	mov	r2, r7
 800a66c:	4628      	mov	r0, r5
 800a66e:	47b0      	blx	r6
 800a670:	2800      	cmp	r0, #0
 800a672:	dc06      	bgt.n	800a682 <__sflush_r+0xfe>
 800a674:	89a3      	ldrh	r3, [r4, #12]
 800a676:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a67a:	81a3      	strh	r3, [r4, #12]
 800a67c:	f04f 30ff 	mov.w	r0, #4294967295
 800a680:	e78e      	b.n	800a5a0 <__sflush_r+0x1c>
 800a682:	4407      	add	r7, r0
 800a684:	eba8 0800 	sub.w	r8, r8, r0
 800a688:	e7e9      	b.n	800a65e <__sflush_r+0xda>
 800a68a:	bf00      	nop
 800a68c:	20400001 	.word	0x20400001

0800a690 <_fflush_r>:
 800a690:	b538      	push	{r3, r4, r5, lr}
 800a692:	690b      	ldr	r3, [r1, #16]
 800a694:	4605      	mov	r5, r0
 800a696:	460c      	mov	r4, r1
 800a698:	b913      	cbnz	r3, 800a6a0 <_fflush_r+0x10>
 800a69a:	2500      	movs	r5, #0
 800a69c:	4628      	mov	r0, r5
 800a69e:	bd38      	pop	{r3, r4, r5, pc}
 800a6a0:	b118      	cbz	r0, 800a6aa <_fflush_r+0x1a>
 800a6a2:	6983      	ldr	r3, [r0, #24]
 800a6a4:	b90b      	cbnz	r3, 800a6aa <_fflush_r+0x1a>
 800a6a6:	f000 f887 	bl	800a7b8 <__sinit>
 800a6aa:	4b14      	ldr	r3, [pc, #80]	; (800a6fc <_fflush_r+0x6c>)
 800a6ac:	429c      	cmp	r4, r3
 800a6ae:	d11b      	bne.n	800a6e8 <_fflush_r+0x58>
 800a6b0:	686c      	ldr	r4, [r5, #4]
 800a6b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d0ef      	beq.n	800a69a <_fflush_r+0xa>
 800a6ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a6bc:	07d0      	lsls	r0, r2, #31
 800a6be:	d404      	bmi.n	800a6ca <_fflush_r+0x3a>
 800a6c0:	0599      	lsls	r1, r3, #22
 800a6c2:	d402      	bmi.n	800a6ca <_fflush_r+0x3a>
 800a6c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6c6:	f000 f915 	bl	800a8f4 <__retarget_lock_acquire_recursive>
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	4621      	mov	r1, r4
 800a6ce:	f7ff ff59 	bl	800a584 <__sflush_r>
 800a6d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6d4:	07da      	lsls	r2, r3, #31
 800a6d6:	4605      	mov	r5, r0
 800a6d8:	d4e0      	bmi.n	800a69c <_fflush_r+0xc>
 800a6da:	89a3      	ldrh	r3, [r4, #12]
 800a6dc:	059b      	lsls	r3, r3, #22
 800a6de:	d4dd      	bmi.n	800a69c <_fflush_r+0xc>
 800a6e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6e2:	f000 f908 	bl	800a8f6 <__retarget_lock_release_recursive>
 800a6e6:	e7d9      	b.n	800a69c <_fflush_r+0xc>
 800a6e8:	4b05      	ldr	r3, [pc, #20]	; (800a700 <_fflush_r+0x70>)
 800a6ea:	429c      	cmp	r4, r3
 800a6ec:	d101      	bne.n	800a6f2 <_fflush_r+0x62>
 800a6ee:	68ac      	ldr	r4, [r5, #8]
 800a6f0:	e7df      	b.n	800a6b2 <_fflush_r+0x22>
 800a6f2:	4b04      	ldr	r3, [pc, #16]	; (800a704 <_fflush_r+0x74>)
 800a6f4:	429c      	cmp	r4, r3
 800a6f6:	bf08      	it	eq
 800a6f8:	68ec      	ldreq	r4, [r5, #12]
 800a6fa:	e7da      	b.n	800a6b2 <_fflush_r+0x22>
 800a6fc:	0800b4b0 	.word	0x0800b4b0
 800a700:	0800b4d0 	.word	0x0800b4d0
 800a704:	0800b490 	.word	0x0800b490

0800a708 <std>:
 800a708:	2300      	movs	r3, #0
 800a70a:	b510      	push	{r4, lr}
 800a70c:	4604      	mov	r4, r0
 800a70e:	e9c0 3300 	strd	r3, r3, [r0]
 800a712:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a716:	6083      	str	r3, [r0, #8]
 800a718:	8181      	strh	r1, [r0, #12]
 800a71a:	6643      	str	r3, [r0, #100]	; 0x64
 800a71c:	81c2      	strh	r2, [r0, #14]
 800a71e:	6183      	str	r3, [r0, #24]
 800a720:	4619      	mov	r1, r3
 800a722:	2208      	movs	r2, #8
 800a724:	305c      	adds	r0, #92	; 0x5c
 800a726:	f7ff fdd7 	bl	800a2d8 <memset>
 800a72a:	4b05      	ldr	r3, [pc, #20]	; (800a740 <std+0x38>)
 800a72c:	6263      	str	r3, [r4, #36]	; 0x24
 800a72e:	4b05      	ldr	r3, [pc, #20]	; (800a744 <std+0x3c>)
 800a730:	62a3      	str	r3, [r4, #40]	; 0x28
 800a732:	4b05      	ldr	r3, [pc, #20]	; (800a748 <std+0x40>)
 800a734:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a736:	4b05      	ldr	r3, [pc, #20]	; (800a74c <std+0x44>)
 800a738:	6224      	str	r4, [r4, #32]
 800a73a:	6323      	str	r3, [r4, #48]	; 0x30
 800a73c:	bd10      	pop	{r4, pc}
 800a73e:	bf00      	nop
 800a740:	0800b181 	.word	0x0800b181
 800a744:	0800b1a3 	.word	0x0800b1a3
 800a748:	0800b1db 	.word	0x0800b1db
 800a74c:	0800b1ff 	.word	0x0800b1ff

0800a750 <_cleanup_r>:
 800a750:	4901      	ldr	r1, [pc, #4]	; (800a758 <_cleanup_r+0x8>)
 800a752:	f000 b8af 	b.w	800a8b4 <_fwalk_reent>
 800a756:	bf00      	nop
 800a758:	0800a691 	.word	0x0800a691

0800a75c <__sfmoreglue>:
 800a75c:	b570      	push	{r4, r5, r6, lr}
 800a75e:	2268      	movs	r2, #104	; 0x68
 800a760:	1e4d      	subs	r5, r1, #1
 800a762:	4355      	muls	r5, r2
 800a764:	460e      	mov	r6, r1
 800a766:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a76a:	f000 f997 	bl	800aa9c <_malloc_r>
 800a76e:	4604      	mov	r4, r0
 800a770:	b140      	cbz	r0, 800a784 <__sfmoreglue+0x28>
 800a772:	2100      	movs	r1, #0
 800a774:	e9c0 1600 	strd	r1, r6, [r0]
 800a778:	300c      	adds	r0, #12
 800a77a:	60a0      	str	r0, [r4, #8]
 800a77c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a780:	f7ff fdaa 	bl	800a2d8 <memset>
 800a784:	4620      	mov	r0, r4
 800a786:	bd70      	pop	{r4, r5, r6, pc}

0800a788 <__sfp_lock_acquire>:
 800a788:	4801      	ldr	r0, [pc, #4]	; (800a790 <__sfp_lock_acquire+0x8>)
 800a78a:	f000 b8b3 	b.w	800a8f4 <__retarget_lock_acquire_recursive>
 800a78e:	bf00      	nop
 800a790:	2000058d 	.word	0x2000058d

0800a794 <__sfp_lock_release>:
 800a794:	4801      	ldr	r0, [pc, #4]	; (800a79c <__sfp_lock_release+0x8>)
 800a796:	f000 b8ae 	b.w	800a8f6 <__retarget_lock_release_recursive>
 800a79a:	bf00      	nop
 800a79c:	2000058d 	.word	0x2000058d

0800a7a0 <__sinit_lock_acquire>:
 800a7a0:	4801      	ldr	r0, [pc, #4]	; (800a7a8 <__sinit_lock_acquire+0x8>)
 800a7a2:	f000 b8a7 	b.w	800a8f4 <__retarget_lock_acquire_recursive>
 800a7a6:	bf00      	nop
 800a7a8:	2000058e 	.word	0x2000058e

0800a7ac <__sinit_lock_release>:
 800a7ac:	4801      	ldr	r0, [pc, #4]	; (800a7b4 <__sinit_lock_release+0x8>)
 800a7ae:	f000 b8a2 	b.w	800a8f6 <__retarget_lock_release_recursive>
 800a7b2:	bf00      	nop
 800a7b4:	2000058e 	.word	0x2000058e

0800a7b8 <__sinit>:
 800a7b8:	b510      	push	{r4, lr}
 800a7ba:	4604      	mov	r4, r0
 800a7bc:	f7ff fff0 	bl	800a7a0 <__sinit_lock_acquire>
 800a7c0:	69a3      	ldr	r3, [r4, #24]
 800a7c2:	b11b      	cbz	r3, 800a7cc <__sinit+0x14>
 800a7c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7c8:	f7ff bff0 	b.w	800a7ac <__sinit_lock_release>
 800a7cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a7d0:	6523      	str	r3, [r4, #80]	; 0x50
 800a7d2:	4b13      	ldr	r3, [pc, #76]	; (800a820 <__sinit+0x68>)
 800a7d4:	4a13      	ldr	r2, [pc, #76]	; (800a824 <__sinit+0x6c>)
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	62a2      	str	r2, [r4, #40]	; 0x28
 800a7da:	42a3      	cmp	r3, r4
 800a7dc:	bf04      	itt	eq
 800a7de:	2301      	moveq	r3, #1
 800a7e0:	61a3      	streq	r3, [r4, #24]
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	f000 f820 	bl	800a828 <__sfp>
 800a7e8:	6060      	str	r0, [r4, #4]
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	f000 f81c 	bl	800a828 <__sfp>
 800a7f0:	60a0      	str	r0, [r4, #8]
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	f000 f818 	bl	800a828 <__sfp>
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	60e0      	str	r0, [r4, #12]
 800a7fc:	2104      	movs	r1, #4
 800a7fe:	6860      	ldr	r0, [r4, #4]
 800a800:	f7ff ff82 	bl	800a708 <std>
 800a804:	68a0      	ldr	r0, [r4, #8]
 800a806:	2201      	movs	r2, #1
 800a808:	2109      	movs	r1, #9
 800a80a:	f7ff ff7d 	bl	800a708 <std>
 800a80e:	68e0      	ldr	r0, [r4, #12]
 800a810:	2202      	movs	r2, #2
 800a812:	2112      	movs	r1, #18
 800a814:	f7ff ff78 	bl	800a708 <std>
 800a818:	2301      	movs	r3, #1
 800a81a:	61a3      	str	r3, [r4, #24]
 800a81c:	e7d2      	b.n	800a7c4 <__sinit+0xc>
 800a81e:	bf00      	nop
 800a820:	0800b48c 	.word	0x0800b48c
 800a824:	0800a751 	.word	0x0800a751

0800a828 <__sfp>:
 800a828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a82a:	4607      	mov	r7, r0
 800a82c:	f7ff ffac 	bl	800a788 <__sfp_lock_acquire>
 800a830:	4b1e      	ldr	r3, [pc, #120]	; (800a8ac <__sfp+0x84>)
 800a832:	681e      	ldr	r6, [r3, #0]
 800a834:	69b3      	ldr	r3, [r6, #24]
 800a836:	b913      	cbnz	r3, 800a83e <__sfp+0x16>
 800a838:	4630      	mov	r0, r6
 800a83a:	f7ff ffbd 	bl	800a7b8 <__sinit>
 800a83e:	3648      	adds	r6, #72	; 0x48
 800a840:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a844:	3b01      	subs	r3, #1
 800a846:	d503      	bpl.n	800a850 <__sfp+0x28>
 800a848:	6833      	ldr	r3, [r6, #0]
 800a84a:	b30b      	cbz	r3, 800a890 <__sfp+0x68>
 800a84c:	6836      	ldr	r6, [r6, #0]
 800a84e:	e7f7      	b.n	800a840 <__sfp+0x18>
 800a850:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a854:	b9d5      	cbnz	r5, 800a88c <__sfp+0x64>
 800a856:	4b16      	ldr	r3, [pc, #88]	; (800a8b0 <__sfp+0x88>)
 800a858:	60e3      	str	r3, [r4, #12]
 800a85a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a85e:	6665      	str	r5, [r4, #100]	; 0x64
 800a860:	f000 f847 	bl	800a8f2 <__retarget_lock_init_recursive>
 800a864:	f7ff ff96 	bl	800a794 <__sfp_lock_release>
 800a868:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a86c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a870:	6025      	str	r5, [r4, #0]
 800a872:	61a5      	str	r5, [r4, #24]
 800a874:	2208      	movs	r2, #8
 800a876:	4629      	mov	r1, r5
 800a878:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a87c:	f7ff fd2c 	bl	800a2d8 <memset>
 800a880:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a884:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a888:	4620      	mov	r0, r4
 800a88a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a88c:	3468      	adds	r4, #104	; 0x68
 800a88e:	e7d9      	b.n	800a844 <__sfp+0x1c>
 800a890:	2104      	movs	r1, #4
 800a892:	4638      	mov	r0, r7
 800a894:	f7ff ff62 	bl	800a75c <__sfmoreglue>
 800a898:	4604      	mov	r4, r0
 800a89a:	6030      	str	r0, [r6, #0]
 800a89c:	2800      	cmp	r0, #0
 800a89e:	d1d5      	bne.n	800a84c <__sfp+0x24>
 800a8a0:	f7ff ff78 	bl	800a794 <__sfp_lock_release>
 800a8a4:	230c      	movs	r3, #12
 800a8a6:	603b      	str	r3, [r7, #0]
 800a8a8:	e7ee      	b.n	800a888 <__sfp+0x60>
 800a8aa:	bf00      	nop
 800a8ac:	0800b48c 	.word	0x0800b48c
 800a8b0:	ffff0001 	.word	0xffff0001

0800a8b4 <_fwalk_reent>:
 800a8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8b8:	4606      	mov	r6, r0
 800a8ba:	4688      	mov	r8, r1
 800a8bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a8c0:	2700      	movs	r7, #0
 800a8c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a8c6:	f1b9 0901 	subs.w	r9, r9, #1
 800a8ca:	d505      	bpl.n	800a8d8 <_fwalk_reent+0x24>
 800a8cc:	6824      	ldr	r4, [r4, #0]
 800a8ce:	2c00      	cmp	r4, #0
 800a8d0:	d1f7      	bne.n	800a8c2 <_fwalk_reent+0xe>
 800a8d2:	4638      	mov	r0, r7
 800a8d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8d8:	89ab      	ldrh	r3, [r5, #12]
 800a8da:	2b01      	cmp	r3, #1
 800a8dc:	d907      	bls.n	800a8ee <_fwalk_reent+0x3a>
 800a8de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	d003      	beq.n	800a8ee <_fwalk_reent+0x3a>
 800a8e6:	4629      	mov	r1, r5
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	47c0      	blx	r8
 800a8ec:	4307      	orrs	r7, r0
 800a8ee:	3568      	adds	r5, #104	; 0x68
 800a8f0:	e7e9      	b.n	800a8c6 <_fwalk_reent+0x12>

0800a8f2 <__retarget_lock_init_recursive>:
 800a8f2:	4770      	bx	lr

0800a8f4 <__retarget_lock_acquire_recursive>:
 800a8f4:	4770      	bx	lr

0800a8f6 <__retarget_lock_release_recursive>:
 800a8f6:	4770      	bx	lr

0800a8f8 <__swhatbuf_r>:
 800a8f8:	b570      	push	{r4, r5, r6, lr}
 800a8fa:	460e      	mov	r6, r1
 800a8fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a900:	2900      	cmp	r1, #0
 800a902:	b096      	sub	sp, #88	; 0x58
 800a904:	4614      	mov	r4, r2
 800a906:	461d      	mov	r5, r3
 800a908:	da08      	bge.n	800a91c <__swhatbuf_r+0x24>
 800a90a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a90e:	2200      	movs	r2, #0
 800a910:	602a      	str	r2, [r5, #0]
 800a912:	061a      	lsls	r2, r3, #24
 800a914:	d410      	bmi.n	800a938 <__swhatbuf_r+0x40>
 800a916:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a91a:	e00e      	b.n	800a93a <__swhatbuf_r+0x42>
 800a91c:	466a      	mov	r2, sp
 800a91e:	f000 fc95 	bl	800b24c <_fstat_r>
 800a922:	2800      	cmp	r0, #0
 800a924:	dbf1      	blt.n	800a90a <__swhatbuf_r+0x12>
 800a926:	9a01      	ldr	r2, [sp, #4]
 800a928:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a92c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a930:	425a      	negs	r2, r3
 800a932:	415a      	adcs	r2, r3
 800a934:	602a      	str	r2, [r5, #0]
 800a936:	e7ee      	b.n	800a916 <__swhatbuf_r+0x1e>
 800a938:	2340      	movs	r3, #64	; 0x40
 800a93a:	2000      	movs	r0, #0
 800a93c:	6023      	str	r3, [r4, #0]
 800a93e:	b016      	add	sp, #88	; 0x58
 800a940:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a944 <__smakebuf_r>:
 800a944:	898b      	ldrh	r3, [r1, #12]
 800a946:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a948:	079d      	lsls	r5, r3, #30
 800a94a:	4606      	mov	r6, r0
 800a94c:	460c      	mov	r4, r1
 800a94e:	d507      	bpl.n	800a960 <__smakebuf_r+0x1c>
 800a950:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a954:	6023      	str	r3, [r4, #0]
 800a956:	6123      	str	r3, [r4, #16]
 800a958:	2301      	movs	r3, #1
 800a95a:	6163      	str	r3, [r4, #20]
 800a95c:	b002      	add	sp, #8
 800a95e:	bd70      	pop	{r4, r5, r6, pc}
 800a960:	ab01      	add	r3, sp, #4
 800a962:	466a      	mov	r2, sp
 800a964:	f7ff ffc8 	bl	800a8f8 <__swhatbuf_r>
 800a968:	9900      	ldr	r1, [sp, #0]
 800a96a:	4605      	mov	r5, r0
 800a96c:	4630      	mov	r0, r6
 800a96e:	f000 f895 	bl	800aa9c <_malloc_r>
 800a972:	b948      	cbnz	r0, 800a988 <__smakebuf_r+0x44>
 800a974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a978:	059a      	lsls	r2, r3, #22
 800a97a:	d4ef      	bmi.n	800a95c <__smakebuf_r+0x18>
 800a97c:	f023 0303 	bic.w	r3, r3, #3
 800a980:	f043 0302 	orr.w	r3, r3, #2
 800a984:	81a3      	strh	r3, [r4, #12]
 800a986:	e7e3      	b.n	800a950 <__smakebuf_r+0xc>
 800a988:	4b0d      	ldr	r3, [pc, #52]	; (800a9c0 <__smakebuf_r+0x7c>)
 800a98a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a98c:	89a3      	ldrh	r3, [r4, #12]
 800a98e:	6020      	str	r0, [r4, #0]
 800a990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a994:	81a3      	strh	r3, [r4, #12]
 800a996:	9b00      	ldr	r3, [sp, #0]
 800a998:	6163      	str	r3, [r4, #20]
 800a99a:	9b01      	ldr	r3, [sp, #4]
 800a99c:	6120      	str	r0, [r4, #16]
 800a99e:	b15b      	cbz	r3, 800a9b8 <__smakebuf_r+0x74>
 800a9a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9a4:	4630      	mov	r0, r6
 800a9a6:	f000 fc63 	bl	800b270 <_isatty_r>
 800a9aa:	b128      	cbz	r0, 800a9b8 <__smakebuf_r+0x74>
 800a9ac:	89a3      	ldrh	r3, [r4, #12]
 800a9ae:	f023 0303 	bic.w	r3, r3, #3
 800a9b2:	f043 0301 	orr.w	r3, r3, #1
 800a9b6:	81a3      	strh	r3, [r4, #12]
 800a9b8:	89a0      	ldrh	r0, [r4, #12]
 800a9ba:	4305      	orrs	r5, r0
 800a9bc:	81a5      	strh	r5, [r4, #12]
 800a9be:	e7cd      	b.n	800a95c <__smakebuf_r+0x18>
 800a9c0:	0800a751 	.word	0x0800a751

0800a9c4 <_free_r>:
 800a9c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9c6:	2900      	cmp	r1, #0
 800a9c8:	d044      	beq.n	800aa54 <_free_r+0x90>
 800a9ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9ce:	9001      	str	r0, [sp, #4]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	f1a1 0404 	sub.w	r4, r1, #4
 800a9d6:	bfb8      	it	lt
 800a9d8:	18e4      	addlt	r4, r4, r3
 800a9da:	f000 fc6b 	bl	800b2b4 <__malloc_lock>
 800a9de:	4a1e      	ldr	r2, [pc, #120]	; (800aa58 <_free_r+0x94>)
 800a9e0:	9801      	ldr	r0, [sp, #4]
 800a9e2:	6813      	ldr	r3, [r2, #0]
 800a9e4:	b933      	cbnz	r3, 800a9f4 <_free_r+0x30>
 800a9e6:	6063      	str	r3, [r4, #4]
 800a9e8:	6014      	str	r4, [r2, #0]
 800a9ea:	b003      	add	sp, #12
 800a9ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a9f0:	f000 bc66 	b.w	800b2c0 <__malloc_unlock>
 800a9f4:	42a3      	cmp	r3, r4
 800a9f6:	d908      	bls.n	800aa0a <_free_r+0x46>
 800a9f8:	6825      	ldr	r5, [r4, #0]
 800a9fa:	1961      	adds	r1, r4, r5
 800a9fc:	428b      	cmp	r3, r1
 800a9fe:	bf01      	itttt	eq
 800aa00:	6819      	ldreq	r1, [r3, #0]
 800aa02:	685b      	ldreq	r3, [r3, #4]
 800aa04:	1949      	addeq	r1, r1, r5
 800aa06:	6021      	streq	r1, [r4, #0]
 800aa08:	e7ed      	b.n	800a9e6 <_free_r+0x22>
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	b10b      	cbz	r3, 800aa14 <_free_r+0x50>
 800aa10:	42a3      	cmp	r3, r4
 800aa12:	d9fa      	bls.n	800aa0a <_free_r+0x46>
 800aa14:	6811      	ldr	r1, [r2, #0]
 800aa16:	1855      	adds	r5, r2, r1
 800aa18:	42a5      	cmp	r5, r4
 800aa1a:	d10b      	bne.n	800aa34 <_free_r+0x70>
 800aa1c:	6824      	ldr	r4, [r4, #0]
 800aa1e:	4421      	add	r1, r4
 800aa20:	1854      	adds	r4, r2, r1
 800aa22:	42a3      	cmp	r3, r4
 800aa24:	6011      	str	r1, [r2, #0]
 800aa26:	d1e0      	bne.n	800a9ea <_free_r+0x26>
 800aa28:	681c      	ldr	r4, [r3, #0]
 800aa2a:	685b      	ldr	r3, [r3, #4]
 800aa2c:	6053      	str	r3, [r2, #4]
 800aa2e:	4421      	add	r1, r4
 800aa30:	6011      	str	r1, [r2, #0]
 800aa32:	e7da      	b.n	800a9ea <_free_r+0x26>
 800aa34:	d902      	bls.n	800aa3c <_free_r+0x78>
 800aa36:	230c      	movs	r3, #12
 800aa38:	6003      	str	r3, [r0, #0]
 800aa3a:	e7d6      	b.n	800a9ea <_free_r+0x26>
 800aa3c:	6825      	ldr	r5, [r4, #0]
 800aa3e:	1961      	adds	r1, r4, r5
 800aa40:	428b      	cmp	r3, r1
 800aa42:	bf04      	itt	eq
 800aa44:	6819      	ldreq	r1, [r3, #0]
 800aa46:	685b      	ldreq	r3, [r3, #4]
 800aa48:	6063      	str	r3, [r4, #4]
 800aa4a:	bf04      	itt	eq
 800aa4c:	1949      	addeq	r1, r1, r5
 800aa4e:	6021      	streq	r1, [r4, #0]
 800aa50:	6054      	str	r4, [r2, #4]
 800aa52:	e7ca      	b.n	800a9ea <_free_r+0x26>
 800aa54:	b003      	add	sp, #12
 800aa56:	bd30      	pop	{r4, r5, pc}
 800aa58:	20000590 	.word	0x20000590

0800aa5c <sbrk_aligned>:
 800aa5c:	b570      	push	{r4, r5, r6, lr}
 800aa5e:	4e0e      	ldr	r6, [pc, #56]	; (800aa98 <sbrk_aligned+0x3c>)
 800aa60:	460c      	mov	r4, r1
 800aa62:	6831      	ldr	r1, [r6, #0]
 800aa64:	4605      	mov	r5, r0
 800aa66:	b911      	cbnz	r1, 800aa6e <sbrk_aligned+0x12>
 800aa68:	f000 fb7a 	bl	800b160 <_sbrk_r>
 800aa6c:	6030      	str	r0, [r6, #0]
 800aa6e:	4621      	mov	r1, r4
 800aa70:	4628      	mov	r0, r5
 800aa72:	f000 fb75 	bl	800b160 <_sbrk_r>
 800aa76:	1c43      	adds	r3, r0, #1
 800aa78:	d00a      	beq.n	800aa90 <sbrk_aligned+0x34>
 800aa7a:	1cc4      	adds	r4, r0, #3
 800aa7c:	f024 0403 	bic.w	r4, r4, #3
 800aa80:	42a0      	cmp	r0, r4
 800aa82:	d007      	beq.n	800aa94 <sbrk_aligned+0x38>
 800aa84:	1a21      	subs	r1, r4, r0
 800aa86:	4628      	mov	r0, r5
 800aa88:	f000 fb6a 	bl	800b160 <_sbrk_r>
 800aa8c:	3001      	adds	r0, #1
 800aa8e:	d101      	bne.n	800aa94 <sbrk_aligned+0x38>
 800aa90:	f04f 34ff 	mov.w	r4, #4294967295
 800aa94:	4620      	mov	r0, r4
 800aa96:	bd70      	pop	{r4, r5, r6, pc}
 800aa98:	20000594 	.word	0x20000594

0800aa9c <_malloc_r>:
 800aa9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa0:	1ccd      	adds	r5, r1, #3
 800aaa2:	f025 0503 	bic.w	r5, r5, #3
 800aaa6:	3508      	adds	r5, #8
 800aaa8:	2d0c      	cmp	r5, #12
 800aaaa:	bf38      	it	cc
 800aaac:	250c      	movcc	r5, #12
 800aaae:	2d00      	cmp	r5, #0
 800aab0:	4607      	mov	r7, r0
 800aab2:	db01      	blt.n	800aab8 <_malloc_r+0x1c>
 800aab4:	42a9      	cmp	r1, r5
 800aab6:	d905      	bls.n	800aac4 <_malloc_r+0x28>
 800aab8:	230c      	movs	r3, #12
 800aaba:	603b      	str	r3, [r7, #0]
 800aabc:	2600      	movs	r6, #0
 800aabe:	4630      	mov	r0, r6
 800aac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aac4:	4e2e      	ldr	r6, [pc, #184]	; (800ab80 <_malloc_r+0xe4>)
 800aac6:	f000 fbf5 	bl	800b2b4 <__malloc_lock>
 800aaca:	6833      	ldr	r3, [r6, #0]
 800aacc:	461c      	mov	r4, r3
 800aace:	bb34      	cbnz	r4, 800ab1e <_malloc_r+0x82>
 800aad0:	4629      	mov	r1, r5
 800aad2:	4638      	mov	r0, r7
 800aad4:	f7ff ffc2 	bl	800aa5c <sbrk_aligned>
 800aad8:	1c43      	adds	r3, r0, #1
 800aada:	4604      	mov	r4, r0
 800aadc:	d14d      	bne.n	800ab7a <_malloc_r+0xde>
 800aade:	6834      	ldr	r4, [r6, #0]
 800aae0:	4626      	mov	r6, r4
 800aae2:	2e00      	cmp	r6, #0
 800aae4:	d140      	bne.n	800ab68 <_malloc_r+0xcc>
 800aae6:	6823      	ldr	r3, [r4, #0]
 800aae8:	4631      	mov	r1, r6
 800aaea:	4638      	mov	r0, r7
 800aaec:	eb04 0803 	add.w	r8, r4, r3
 800aaf0:	f000 fb36 	bl	800b160 <_sbrk_r>
 800aaf4:	4580      	cmp	r8, r0
 800aaf6:	d13a      	bne.n	800ab6e <_malloc_r+0xd2>
 800aaf8:	6821      	ldr	r1, [r4, #0]
 800aafa:	3503      	adds	r5, #3
 800aafc:	1a6d      	subs	r5, r5, r1
 800aafe:	f025 0503 	bic.w	r5, r5, #3
 800ab02:	3508      	adds	r5, #8
 800ab04:	2d0c      	cmp	r5, #12
 800ab06:	bf38      	it	cc
 800ab08:	250c      	movcc	r5, #12
 800ab0a:	4629      	mov	r1, r5
 800ab0c:	4638      	mov	r0, r7
 800ab0e:	f7ff ffa5 	bl	800aa5c <sbrk_aligned>
 800ab12:	3001      	adds	r0, #1
 800ab14:	d02b      	beq.n	800ab6e <_malloc_r+0xd2>
 800ab16:	6823      	ldr	r3, [r4, #0]
 800ab18:	442b      	add	r3, r5
 800ab1a:	6023      	str	r3, [r4, #0]
 800ab1c:	e00e      	b.n	800ab3c <_malloc_r+0xa0>
 800ab1e:	6822      	ldr	r2, [r4, #0]
 800ab20:	1b52      	subs	r2, r2, r5
 800ab22:	d41e      	bmi.n	800ab62 <_malloc_r+0xc6>
 800ab24:	2a0b      	cmp	r2, #11
 800ab26:	d916      	bls.n	800ab56 <_malloc_r+0xba>
 800ab28:	1961      	adds	r1, r4, r5
 800ab2a:	42a3      	cmp	r3, r4
 800ab2c:	6025      	str	r5, [r4, #0]
 800ab2e:	bf18      	it	ne
 800ab30:	6059      	strne	r1, [r3, #4]
 800ab32:	6863      	ldr	r3, [r4, #4]
 800ab34:	bf08      	it	eq
 800ab36:	6031      	streq	r1, [r6, #0]
 800ab38:	5162      	str	r2, [r4, r5]
 800ab3a:	604b      	str	r3, [r1, #4]
 800ab3c:	4638      	mov	r0, r7
 800ab3e:	f104 060b 	add.w	r6, r4, #11
 800ab42:	f000 fbbd 	bl	800b2c0 <__malloc_unlock>
 800ab46:	f026 0607 	bic.w	r6, r6, #7
 800ab4a:	1d23      	adds	r3, r4, #4
 800ab4c:	1af2      	subs	r2, r6, r3
 800ab4e:	d0b6      	beq.n	800aabe <_malloc_r+0x22>
 800ab50:	1b9b      	subs	r3, r3, r6
 800ab52:	50a3      	str	r3, [r4, r2]
 800ab54:	e7b3      	b.n	800aabe <_malloc_r+0x22>
 800ab56:	6862      	ldr	r2, [r4, #4]
 800ab58:	42a3      	cmp	r3, r4
 800ab5a:	bf0c      	ite	eq
 800ab5c:	6032      	streq	r2, [r6, #0]
 800ab5e:	605a      	strne	r2, [r3, #4]
 800ab60:	e7ec      	b.n	800ab3c <_malloc_r+0xa0>
 800ab62:	4623      	mov	r3, r4
 800ab64:	6864      	ldr	r4, [r4, #4]
 800ab66:	e7b2      	b.n	800aace <_malloc_r+0x32>
 800ab68:	4634      	mov	r4, r6
 800ab6a:	6876      	ldr	r6, [r6, #4]
 800ab6c:	e7b9      	b.n	800aae2 <_malloc_r+0x46>
 800ab6e:	230c      	movs	r3, #12
 800ab70:	603b      	str	r3, [r7, #0]
 800ab72:	4638      	mov	r0, r7
 800ab74:	f000 fba4 	bl	800b2c0 <__malloc_unlock>
 800ab78:	e7a1      	b.n	800aabe <_malloc_r+0x22>
 800ab7a:	6025      	str	r5, [r4, #0]
 800ab7c:	e7de      	b.n	800ab3c <_malloc_r+0xa0>
 800ab7e:	bf00      	nop
 800ab80:	20000590 	.word	0x20000590

0800ab84 <__sfputc_r>:
 800ab84:	6893      	ldr	r3, [r2, #8]
 800ab86:	3b01      	subs	r3, #1
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	b410      	push	{r4}
 800ab8c:	6093      	str	r3, [r2, #8]
 800ab8e:	da08      	bge.n	800aba2 <__sfputc_r+0x1e>
 800ab90:	6994      	ldr	r4, [r2, #24]
 800ab92:	42a3      	cmp	r3, r4
 800ab94:	db01      	blt.n	800ab9a <__sfputc_r+0x16>
 800ab96:	290a      	cmp	r1, #10
 800ab98:	d103      	bne.n	800aba2 <__sfputc_r+0x1e>
 800ab9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab9e:	f7ff bc31 	b.w	800a404 <__swbuf_r>
 800aba2:	6813      	ldr	r3, [r2, #0]
 800aba4:	1c58      	adds	r0, r3, #1
 800aba6:	6010      	str	r0, [r2, #0]
 800aba8:	7019      	strb	r1, [r3, #0]
 800abaa:	4608      	mov	r0, r1
 800abac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abb0:	4770      	bx	lr

0800abb2 <__sfputs_r>:
 800abb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abb4:	4606      	mov	r6, r0
 800abb6:	460f      	mov	r7, r1
 800abb8:	4614      	mov	r4, r2
 800abba:	18d5      	adds	r5, r2, r3
 800abbc:	42ac      	cmp	r4, r5
 800abbe:	d101      	bne.n	800abc4 <__sfputs_r+0x12>
 800abc0:	2000      	movs	r0, #0
 800abc2:	e007      	b.n	800abd4 <__sfputs_r+0x22>
 800abc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abc8:	463a      	mov	r2, r7
 800abca:	4630      	mov	r0, r6
 800abcc:	f7ff ffda 	bl	800ab84 <__sfputc_r>
 800abd0:	1c43      	adds	r3, r0, #1
 800abd2:	d1f3      	bne.n	800abbc <__sfputs_r+0xa>
 800abd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800abd8 <_vfiprintf_r>:
 800abd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abdc:	460d      	mov	r5, r1
 800abde:	b09d      	sub	sp, #116	; 0x74
 800abe0:	4614      	mov	r4, r2
 800abe2:	4698      	mov	r8, r3
 800abe4:	4606      	mov	r6, r0
 800abe6:	b118      	cbz	r0, 800abf0 <_vfiprintf_r+0x18>
 800abe8:	6983      	ldr	r3, [r0, #24]
 800abea:	b90b      	cbnz	r3, 800abf0 <_vfiprintf_r+0x18>
 800abec:	f7ff fde4 	bl	800a7b8 <__sinit>
 800abf0:	4b89      	ldr	r3, [pc, #548]	; (800ae18 <_vfiprintf_r+0x240>)
 800abf2:	429d      	cmp	r5, r3
 800abf4:	d11b      	bne.n	800ac2e <_vfiprintf_r+0x56>
 800abf6:	6875      	ldr	r5, [r6, #4]
 800abf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abfa:	07d9      	lsls	r1, r3, #31
 800abfc:	d405      	bmi.n	800ac0a <_vfiprintf_r+0x32>
 800abfe:	89ab      	ldrh	r3, [r5, #12]
 800ac00:	059a      	lsls	r2, r3, #22
 800ac02:	d402      	bmi.n	800ac0a <_vfiprintf_r+0x32>
 800ac04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac06:	f7ff fe75 	bl	800a8f4 <__retarget_lock_acquire_recursive>
 800ac0a:	89ab      	ldrh	r3, [r5, #12]
 800ac0c:	071b      	lsls	r3, r3, #28
 800ac0e:	d501      	bpl.n	800ac14 <_vfiprintf_r+0x3c>
 800ac10:	692b      	ldr	r3, [r5, #16]
 800ac12:	b9eb      	cbnz	r3, 800ac50 <_vfiprintf_r+0x78>
 800ac14:	4629      	mov	r1, r5
 800ac16:	4630      	mov	r0, r6
 800ac18:	f7ff fc46 	bl	800a4a8 <__swsetup_r>
 800ac1c:	b1c0      	cbz	r0, 800ac50 <_vfiprintf_r+0x78>
 800ac1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac20:	07dc      	lsls	r4, r3, #31
 800ac22:	d50e      	bpl.n	800ac42 <_vfiprintf_r+0x6a>
 800ac24:	f04f 30ff 	mov.w	r0, #4294967295
 800ac28:	b01d      	add	sp, #116	; 0x74
 800ac2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac2e:	4b7b      	ldr	r3, [pc, #492]	; (800ae1c <_vfiprintf_r+0x244>)
 800ac30:	429d      	cmp	r5, r3
 800ac32:	d101      	bne.n	800ac38 <_vfiprintf_r+0x60>
 800ac34:	68b5      	ldr	r5, [r6, #8]
 800ac36:	e7df      	b.n	800abf8 <_vfiprintf_r+0x20>
 800ac38:	4b79      	ldr	r3, [pc, #484]	; (800ae20 <_vfiprintf_r+0x248>)
 800ac3a:	429d      	cmp	r5, r3
 800ac3c:	bf08      	it	eq
 800ac3e:	68f5      	ldreq	r5, [r6, #12]
 800ac40:	e7da      	b.n	800abf8 <_vfiprintf_r+0x20>
 800ac42:	89ab      	ldrh	r3, [r5, #12]
 800ac44:	0598      	lsls	r0, r3, #22
 800ac46:	d4ed      	bmi.n	800ac24 <_vfiprintf_r+0x4c>
 800ac48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac4a:	f7ff fe54 	bl	800a8f6 <__retarget_lock_release_recursive>
 800ac4e:	e7e9      	b.n	800ac24 <_vfiprintf_r+0x4c>
 800ac50:	2300      	movs	r3, #0
 800ac52:	9309      	str	r3, [sp, #36]	; 0x24
 800ac54:	2320      	movs	r3, #32
 800ac56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ac5a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac5e:	2330      	movs	r3, #48	; 0x30
 800ac60:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ae24 <_vfiprintf_r+0x24c>
 800ac64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ac68:	f04f 0901 	mov.w	r9, #1
 800ac6c:	4623      	mov	r3, r4
 800ac6e:	469a      	mov	sl, r3
 800ac70:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac74:	b10a      	cbz	r2, 800ac7a <_vfiprintf_r+0xa2>
 800ac76:	2a25      	cmp	r2, #37	; 0x25
 800ac78:	d1f9      	bne.n	800ac6e <_vfiprintf_r+0x96>
 800ac7a:	ebba 0b04 	subs.w	fp, sl, r4
 800ac7e:	d00b      	beq.n	800ac98 <_vfiprintf_r+0xc0>
 800ac80:	465b      	mov	r3, fp
 800ac82:	4622      	mov	r2, r4
 800ac84:	4629      	mov	r1, r5
 800ac86:	4630      	mov	r0, r6
 800ac88:	f7ff ff93 	bl	800abb2 <__sfputs_r>
 800ac8c:	3001      	adds	r0, #1
 800ac8e:	f000 80aa 	beq.w	800ade6 <_vfiprintf_r+0x20e>
 800ac92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac94:	445a      	add	r2, fp
 800ac96:	9209      	str	r2, [sp, #36]	; 0x24
 800ac98:	f89a 3000 	ldrb.w	r3, [sl]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	f000 80a2 	beq.w	800ade6 <_vfiprintf_r+0x20e>
 800aca2:	2300      	movs	r3, #0
 800aca4:	f04f 32ff 	mov.w	r2, #4294967295
 800aca8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acac:	f10a 0a01 	add.w	sl, sl, #1
 800acb0:	9304      	str	r3, [sp, #16]
 800acb2:	9307      	str	r3, [sp, #28]
 800acb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800acb8:	931a      	str	r3, [sp, #104]	; 0x68
 800acba:	4654      	mov	r4, sl
 800acbc:	2205      	movs	r2, #5
 800acbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acc2:	4858      	ldr	r0, [pc, #352]	; (800ae24 <_vfiprintf_r+0x24c>)
 800acc4:	f7f5 faa4 	bl	8000210 <memchr>
 800acc8:	9a04      	ldr	r2, [sp, #16]
 800acca:	b9d8      	cbnz	r0, 800ad04 <_vfiprintf_r+0x12c>
 800accc:	06d1      	lsls	r1, r2, #27
 800acce:	bf44      	itt	mi
 800acd0:	2320      	movmi	r3, #32
 800acd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800acd6:	0713      	lsls	r3, r2, #28
 800acd8:	bf44      	itt	mi
 800acda:	232b      	movmi	r3, #43	; 0x2b
 800acdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ace0:	f89a 3000 	ldrb.w	r3, [sl]
 800ace4:	2b2a      	cmp	r3, #42	; 0x2a
 800ace6:	d015      	beq.n	800ad14 <_vfiprintf_r+0x13c>
 800ace8:	9a07      	ldr	r2, [sp, #28]
 800acea:	4654      	mov	r4, sl
 800acec:	2000      	movs	r0, #0
 800acee:	f04f 0c0a 	mov.w	ip, #10
 800acf2:	4621      	mov	r1, r4
 800acf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acf8:	3b30      	subs	r3, #48	; 0x30
 800acfa:	2b09      	cmp	r3, #9
 800acfc:	d94e      	bls.n	800ad9c <_vfiprintf_r+0x1c4>
 800acfe:	b1b0      	cbz	r0, 800ad2e <_vfiprintf_r+0x156>
 800ad00:	9207      	str	r2, [sp, #28]
 800ad02:	e014      	b.n	800ad2e <_vfiprintf_r+0x156>
 800ad04:	eba0 0308 	sub.w	r3, r0, r8
 800ad08:	fa09 f303 	lsl.w	r3, r9, r3
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	9304      	str	r3, [sp, #16]
 800ad10:	46a2      	mov	sl, r4
 800ad12:	e7d2      	b.n	800acba <_vfiprintf_r+0xe2>
 800ad14:	9b03      	ldr	r3, [sp, #12]
 800ad16:	1d19      	adds	r1, r3, #4
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	9103      	str	r1, [sp, #12]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	bfbb      	ittet	lt
 800ad20:	425b      	neglt	r3, r3
 800ad22:	f042 0202 	orrlt.w	r2, r2, #2
 800ad26:	9307      	strge	r3, [sp, #28]
 800ad28:	9307      	strlt	r3, [sp, #28]
 800ad2a:	bfb8      	it	lt
 800ad2c:	9204      	strlt	r2, [sp, #16]
 800ad2e:	7823      	ldrb	r3, [r4, #0]
 800ad30:	2b2e      	cmp	r3, #46	; 0x2e
 800ad32:	d10c      	bne.n	800ad4e <_vfiprintf_r+0x176>
 800ad34:	7863      	ldrb	r3, [r4, #1]
 800ad36:	2b2a      	cmp	r3, #42	; 0x2a
 800ad38:	d135      	bne.n	800ada6 <_vfiprintf_r+0x1ce>
 800ad3a:	9b03      	ldr	r3, [sp, #12]
 800ad3c:	1d1a      	adds	r2, r3, #4
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	9203      	str	r2, [sp, #12]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	bfb8      	it	lt
 800ad46:	f04f 33ff 	movlt.w	r3, #4294967295
 800ad4a:	3402      	adds	r4, #2
 800ad4c:	9305      	str	r3, [sp, #20]
 800ad4e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ae34 <_vfiprintf_r+0x25c>
 800ad52:	7821      	ldrb	r1, [r4, #0]
 800ad54:	2203      	movs	r2, #3
 800ad56:	4650      	mov	r0, sl
 800ad58:	f7f5 fa5a 	bl	8000210 <memchr>
 800ad5c:	b140      	cbz	r0, 800ad70 <_vfiprintf_r+0x198>
 800ad5e:	2340      	movs	r3, #64	; 0x40
 800ad60:	eba0 000a 	sub.w	r0, r0, sl
 800ad64:	fa03 f000 	lsl.w	r0, r3, r0
 800ad68:	9b04      	ldr	r3, [sp, #16]
 800ad6a:	4303      	orrs	r3, r0
 800ad6c:	3401      	adds	r4, #1
 800ad6e:	9304      	str	r3, [sp, #16]
 800ad70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad74:	482c      	ldr	r0, [pc, #176]	; (800ae28 <_vfiprintf_r+0x250>)
 800ad76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ad7a:	2206      	movs	r2, #6
 800ad7c:	f7f5 fa48 	bl	8000210 <memchr>
 800ad80:	2800      	cmp	r0, #0
 800ad82:	d03f      	beq.n	800ae04 <_vfiprintf_r+0x22c>
 800ad84:	4b29      	ldr	r3, [pc, #164]	; (800ae2c <_vfiprintf_r+0x254>)
 800ad86:	bb1b      	cbnz	r3, 800add0 <_vfiprintf_r+0x1f8>
 800ad88:	9b03      	ldr	r3, [sp, #12]
 800ad8a:	3307      	adds	r3, #7
 800ad8c:	f023 0307 	bic.w	r3, r3, #7
 800ad90:	3308      	adds	r3, #8
 800ad92:	9303      	str	r3, [sp, #12]
 800ad94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad96:	443b      	add	r3, r7
 800ad98:	9309      	str	r3, [sp, #36]	; 0x24
 800ad9a:	e767      	b.n	800ac6c <_vfiprintf_r+0x94>
 800ad9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ada0:	460c      	mov	r4, r1
 800ada2:	2001      	movs	r0, #1
 800ada4:	e7a5      	b.n	800acf2 <_vfiprintf_r+0x11a>
 800ada6:	2300      	movs	r3, #0
 800ada8:	3401      	adds	r4, #1
 800adaa:	9305      	str	r3, [sp, #20]
 800adac:	4619      	mov	r1, r3
 800adae:	f04f 0c0a 	mov.w	ip, #10
 800adb2:	4620      	mov	r0, r4
 800adb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adb8:	3a30      	subs	r2, #48	; 0x30
 800adba:	2a09      	cmp	r2, #9
 800adbc:	d903      	bls.n	800adc6 <_vfiprintf_r+0x1ee>
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d0c5      	beq.n	800ad4e <_vfiprintf_r+0x176>
 800adc2:	9105      	str	r1, [sp, #20]
 800adc4:	e7c3      	b.n	800ad4e <_vfiprintf_r+0x176>
 800adc6:	fb0c 2101 	mla	r1, ip, r1, r2
 800adca:	4604      	mov	r4, r0
 800adcc:	2301      	movs	r3, #1
 800adce:	e7f0      	b.n	800adb2 <_vfiprintf_r+0x1da>
 800add0:	ab03      	add	r3, sp, #12
 800add2:	9300      	str	r3, [sp, #0]
 800add4:	462a      	mov	r2, r5
 800add6:	4b16      	ldr	r3, [pc, #88]	; (800ae30 <_vfiprintf_r+0x258>)
 800add8:	a904      	add	r1, sp, #16
 800adda:	4630      	mov	r0, r6
 800addc:	f3af 8000 	nop.w
 800ade0:	4607      	mov	r7, r0
 800ade2:	1c78      	adds	r0, r7, #1
 800ade4:	d1d6      	bne.n	800ad94 <_vfiprintf_r+0x1bc>
 800ade6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ade8:	07d9      	lsls	r1, r3, #31
 800adea:	d405      	bmi.n	800adf8 <_vfiprintf_r+0x220>
 800adec:	89ab      	ldrh	r3, [r5, #12]
 800adee:	059a      	lsls	r2, r3, #22
 800adf0:	d402      	bmi.n	800adf8 <_vfiprintf_r+0x220>
 800adf2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800adf4:	f7ff fd7f 	bl	800a8f6 <__retarget_lock_release_recursive>
 800adf8:	89ab      	ldrh	r3, [r5, #12]
 800adfa:	065b      	lsls	r3, r3, #25
 800adfc:	f53f af12 	bmi.w	800ac24 <_vfiprintf_r+0x4c>
 800ae00:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae02:	e711      	b.n	800ac28 <_vfiprintf_r+0x50>
 800ae04:	ab03      	add	r3, sp, #12
 800ae06:	9300      	str	r3, [sp, #0]
 800ae08:	462a      	mov	r2, r5
 800ae0a:	4b09      	ldr	r3, [pc, #36]	; (800ae30 <_vfiprintf_r+0x258>)
 800ae0c:	a904      	add	r1, sp, #16
 800ae0e:	4630      	mov	r0, r6
 800ae10:	f000 f880 	bl	800af14 <_printf_i>
 800ae14:	e7e4      	b.n	800ade0 <_vfiprintf_r+0x208>
 800ae16:	bf00      	nop
 800ae18:	0800b4b0 	.word	0x0800b4b0
 800ae1c:	0800b4d0 	.word	0x0800b4d0
 800ae20:	0800b490 	.word	0x0800b490
 800ae24:	0800b4f0 	.word	0x0800b4f0
 800ae28:	0800b4fa 	.word	0x0800b4fa
 800ae2c:	00000000 	.word	0x00000000
 800ae30:	0800abb3 	.word	0x0800abb3
 800ae34:	0800b4f6 	.word	0x0800b4f6

0800ae38 <_printf_common>:
 800ae38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae3c:	4616      	mov	r6, r2
 800ae3e:	4699      	mov	r9, r3
 800ae40:	688a      	ldr	r2, [r1, #8]
 800ae42:	690b      	ldr	r3, [r1, #16]
 800ae44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ae48:	4293      	cmp	r3, r2
 800ae4a:	bfb8      	it	lt
 800ae4c:	4613      	movlt	r3, r2
 800ae4e:	6033      	str	r3, [r6, #0]
 800ae50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ae54:	4607      	mov	r7, r0
 800ae56:	460c      	mov	r4, r1
 800ae58:	b10a      	cbz	r2, 800ae5e <_printf_common+0x26>
 800ae5a:	3301      	adds	r3, #1
 800ae5c:	6033      	str	r3, [r6, #0]
 800ae5e:	6823      	ldr	r3, [r4, #0]
 800ae60:	0699      	lsls	r1, r3, #26
 800ae62:	bf42      	ittt	mi
 800ae64:	6833      	ldrmi	r3, [r6, #0]
 800ae66:	3302      	addmi	r3, #2
 800ae68:	6033      	strmi	r3, [r6, #0]
 800ae6a:	6825      	ldr	r5, [r4, #0]
 800ae6c:	f015 0506 	ands.w	r5, r5, #6
 800ae70:	d106      	bne.n	800ae80 <_printf_common+0x48>
 800ae72:	f104 0a19 	add.w	sl, r4, #25
 800ae76:	68e3      	ldr	r3, [r4, #12]
 800ae78:	6832      	ldr	r2, [r6, #0]
 800ae7a:	1a9b      	subs	r3, r3, r2
 800ae7c:	42ab      	cmp	r3, r5
 800ae7e:	dc26      	bgt.n	800aece <_printf_common+0x96>
 800ae80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ae84:	1e13      	subs	r3, r2, #0
 800ae86:	6822      	ldr	r2, [r4, #0]
 800ae88:	bf18      	it	ne
 800ae8a:	2301      	movne	r3, #1
 800ae8c:	0692      	lsls	r2, r2, #26
 800ae8e:	d42b      	bmi.n	800aee8 <_printf_common+0xb0>
 800ae90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ae94:	4649      	mov	r1, r9
 800ae96:	4638      	mov	r0, r7
 800ae98:	47c0      	blx	r8
 800ae9a:	3001      	adds	r0, #1
 800ae9c:	d01e      	beq.n	800aedc <_printf_common+0xa4>
 800ae9e:	6823      	ldr	r3, [r4, #0]
 800aea0:	68e5      	ldr	r5, [r4, #12]
 800aea2:	6832      	ldr	r2, [r6, #0]
 800aea4:	f003 0306 	and.w	r3, r3, #6
 800aea8:	2b04      	cmp	r3, #4
 800aeaa:	bf08      	it	eq
 800aeac:	1aad      	subeq	r5, r5, r2
 800aeae:	68a3      	ldr	r3, [r4, #8]
 800aeb0:	6922      	ldr	r2, [r4, #16]
 800aeb2:	bf0c      	ite	eq
 800aeb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aeb8:	2500      	movne	r5, #0
 800aeba:	4293      	cmp	r3, r2
 800aebc:	bfc4      	itt	gt
 800aebe:	1a9b      	subgt	r3, r3, r2
 800aec0:	18ed      	addgt	r5, r5, r3
 800aec2:	2600      	movs	r6, #0
 800aec4:	341a      	adds	r4, #26
 800aec6:	42b5      	cmp	r5, r6
 800aec8:	d11a      	bne.n	800af00 <_printf_common+0xc8>
 800aeca:	2000      	movs	r0, #0
 800aecc:	e008      	b.n	800aee0 <_printf_common+0xa8>
 800aece:	2301      	movs	r3, #1
 800aed0:	4652      	mov	r2, sl
 800aed2:	4649      	mov	r1, r9
 800aed4:	4638      	mov	r0, r7
 800aed6:	47c0      	blx	r8
 800aed8:	3001      	adds	r0, #1
 800aeda:	d103      	bne.n	800aee4 <_printf_common+0xac>
 800aedc:	f04f 30ff 	mov.w	r0, #4294967295
 800aee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aee4:	3501      	adds	r5, #1
 800aee6:	e7c6      	b.n	800ae76 <_printf_common+0x3e>
 800aee8:	18e1      	adds	r1, r4, r3
 800aeea:	1c5a      	adds	r2, r3, #1
 800aeec:	2030      	movs	r0, #48	; 0x30
 800aeee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aef2:	4422      	add	r2, r4
 800aef4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aef8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aefc:	3302      	adds	r3, #2
 800aefe:	e7c7      	b.n	800ae90 <_printf_common+0x58>
 800af00:	2301      	movs	r3, #1
 800af02:	4622      	mov	r2, r4
 800af04:	4649      	mov	r1, r9
 800af06:	4638      	mov	r0, r7
 800af08:	47c0      	blx	r8
 800af0a:	3001      	adds	r0, #1
 800af0c:	d0e6      	beq.n	800aedc <_printf_common+0xa4>
 800af0e:	3601      	adds	r6, #1
 800af10:	e7d9      	b.n	800aec6 <_printf_common+0x8e>
	...

0800af14 <_printf_i>:
 800af14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af18:	7e0f      	ldrb	r7, [r1, #24]
 800af1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800af1c:	2f78      	cmp	r7, #120	; 0x78
 800af1e:	4691      	mov	r9, r2
 800af20:	4680      	mov	r8, r0
 800af22:	460c      	mov	r4, r1
 800af24:	469a      	mov	sl, r3
 800af26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800af2a:	d807      	bhi.n	800af3c <_printf_i+0x28>
 800af2c:	2f62      	cmp	r7, #98	; 0x62
 800af2e:	d80a      	bhi.n	800af46 <_printf_i+0x32>
 800af30:	2f00      	cmp	r7, #0
 800af32:	f000 80d8 	beq.w	800b0e6 <_printf_i+0x1d2>
 800af36:	2f58      	cmp	r7, #88	; 0x58
 800af38:	f000 80a3 	beq.w	800b082 <_printf_i+0x16e>
 800af3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800af44:	e03a      	b.n	800afbc <_printf_i+0xa8>
 800af46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800af4a:	2b15      	cmp	r3, #21
 800af4c:	d8f6      	bhi.n	800af3c <_printf_i+0x28>
 800af4e:	a101      	add	r1, pc, #4	; (adr r1, 800af54 <_printf_i+0x40>)
 800af50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af54:	0800afad 	.word	0x0800afad
 800af58:	0800afc1 	.word	0x0800afc1
 800af5c:	0800af3d 	.word	0x0800af3d
 800af60:	0800af3d 	.word	0x0800af3d
 800af64:	0800af3d 	.word	0x0800af3d
 800af68:	0800af3d 	.word	0x0800af3d
 800af6c:	0800afc1 	.word	0x0800afc1
 800af70:	0800af3d 	.word	0x0800af3d
 800af74:	0800af3d 	.word	0x0800af3d
 800af78:	0800af3d 	.word	0x0800af3d
 800af7c:	0800af3d 	.word	0x0800af3d
 800af80:	0800b0cd 	.word	0x0800b0cd
 800af84:	0800aff1 	.word	0x0800aff1
 800af88:	0800b0af 	.word	0x0800b0af
 800af8c:	0800af3d 	.word	0x0800af3d
 800af90:	0800af3d 	.word	0x0800af3d
 800af94:	0800b0ef 	.word	0x0800b0ef
 800af98:	0800af3d 	.word	0x0800af3d
 800af9c:	0800aff1 	.word	0x0800aff1
 800afa0:	0800af3d 	.word	0x0800af3d
 800afa4:	0800af3d 	.word	0x0800af3d
 800afa8:	0800b0b7 	.word	0x0800b0b7
 800afac:	682b      	ldr	r3, [r5, #0]
 800afae:	1d1a      	adds	r2, r3, #4
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	602a      	str	r2, [r5, #0]
 800afb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800afb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800afbc:	2301      	movs	r3, #1
 800afbe:	e0a3      	b.n	800b108 <_printf_i+0x1f4>
 800afc0:	6820      	ldr	r0, [r4, #0]
 800afc2:	6829      	ldr	r1, [r5, #0]
 800afc4:	0606      	lsls	r6, r0, #24
 800afc6:	f101 0304 	add.w	r3, r1, #4
 800afca:	d50a      	bpl.n	800afe2 <_printf_i+0xce>
 800afcc:	680e      	ldr	r6, [r1, #0]
 800afce:	602b      	str	r3, [r5, #0]
 800afd0:	2e00      	cmp	r6, #0
 800afd2:	da03      	bge.n	800afdc <_printf_i+0xc8>
 800afd4:	232d      	movs	r3, #45	; 0x2d
 800afd6:	4276      	negs	r6, r6
 800afd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800afdc:	485e      	ldr	r0, [pc, #376]	; (800b158 <_printf_i+0x244>)
 800afde:	230a      	movs	r3, #10
 800afe0:	e019      	b.n	800b016 <_printf_i+0x102>
 800afe2:	680e      	ldr	r6, [r1, #0]
 800afe4:	602b      	str	r3, [r5, #0]
 800afe6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800afea:	bf18      	it	ne
 800afec:	b236      	sxthne	r6, r6
 800afee:	e7ef      	b.n	800afd0 <_printf_i+0xbc>
 800aff0:	682b      	ldr	r3, [r5, #0]
 800aff2:	6820      	ldr	r0, [r4, #0]
 800aff4:	1d19      	adds	r1, r3, #4
 800aff6:	6029      	str	r1, [r5, #0]
 800aff8:	0601      	lsls	r1, r0, #24
 800affa:	d501      	bpl.n	800b000 <_printf_i+0xec>
 800affc:	681e      	ldr	r6, [r3, #0]
 800affe:	e002      	b.n	800b006 <_printf_i+0xf2>
 800b000:	0646      	lsls	r6, r0, #25
 800b002:	d5fb      	bpl.n	800affc <_printf_i+0xe8>
 800b004:	881e      	ldrh	r6, [r3, #0]
 800b006:	4854      	ldr	r0, [pc, #336]	; (800b158 <_printf_i+0x244>)
 800b008:	2f6f      	cmp	r7, #111	; 0x6f
 800b00a:	bf0c      	ite	eq
 800b00c:	2308      	moveq	r3, #8
 800b00e:	230a      	movne	r3, #10
 800b010:	2100      	movs	r1, #0
 800b012:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b016:	6865      	ldr	r5, [r4, #4]
 800b018:	60a5      	str	r5, [r4, #8]
 800b01a:	2d00      	cmp	r5, #0
 800b01c:	bfa2      	ittt	ge
 800b01e:	6821      	ldrge	r1, [r4, #0]
 800b020:	f021 0104 	bicge.w	r1, r1, #4
 800b024:	6021      	strge	r1, [r4, #0]
 800b026:	b90e      	cbnz	r6, 800b02c <_printf_i+0x118>
 800b028:	2d00      	cmp	r5, #0
 800b02a:	d04d      	beq.n	800b0c8 <_printf_i+0x1b4>
 800b02c:	4615      	mov	r5, r2
 800b02e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b032:	fb03 6711 	mls	r7, r3, r1, r6
 800b036:	5dc7      	ldrb	r7, [r0, r7]
 800b038:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b03c:	4637      	mov	r7, r6
 800b03e:	42bb      	cmp	r3, r7
 800b040:	460e      	mov	r6, r1
 800b042:	d9f4      	bls.n	800b02e <_printf_i+0x11a>
 800b044:	2b08      	cmp	r3, #8
 800b046:	d10b      	bne.n	800b060 <_printf_i+0x14c>
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	07de      	lsls	r6, r3, #31
 800b04c:	d508      	bpl.n	800b060 <_printf_i+0x14c>
 800b04e:	6923      	ldr	r3, [r4, #16]
 800b050:	6861      	ldr	r1, [r4, #4]
 800b052:	4299      	cmp	r1, r3
 800b054:	bfde      	ittt	le
 800b056:	2330      	movle	r3, #48	; 0x30
 800b058:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b05c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b060:	1b52      	subs	r2, r2, r5
 800b062:	6122      	str	r2, [r4, #16]
 800b064:	f8cd a000 	str.w	sl, [sp]
 800b068:	464b      	mov	r3, r9
 800b06a:	aa03      	add	r2, sp, #12
 800b06c:	4621      	mov	r1, r4
 800b06e:	4640      	mov	r0, r8
 800b070:	f7ff fee2 	bl	800ae38 <_printf_common>
 800b074:	3001      	adds	r0, #1
 800b076:	d14c      	bne.n	800b112 <_printf_i+0x1fe>
 800b078:	f04f 30ff 	mov.w	r0, #4294967295
 800b07c:	b004      	add	sp, #16
 800b07e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b082:	4835      	ldr	r0, [pc, #212]	; (800b158 <_printf_i+0x244>)
 800b084:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b088:	6829      	ldr	r1, [r5, #0]
 800b08a:	6823      	ldr	r3, [r4, #0]
 800b08c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b090:	6029      	str	r1, [r5, #0]
 800b092:	061d      	lsls	r5, r3, #24
 800b094:	d514      	bpl.n	800b0c0 <_printf_i+0x1ac>
 800b096:	07df      	lsls	r7, r3, #31
 800b098:	bf44      	itt	mi
 800b09a:	f043 0320 	orrmi.w	r3, r3, #32
 800b09e:	6023      	strmi	r3, [r4, #0]
 800b0a0:	b91e      	cbnz	r6, 800b0aa <_printf_i+0x196>
 800b0a2:	6823      	ldr	r3, [r4, #0]
 800b0a4:	f023 0320 	bic.w	r3, r3, #32
 800b0a8:	6023      	str	r3, [r4, #0]
 800b0aa:	2310      	movs	r3, #16
 800b0ac:	e7b0      	b.n	800b010 <_printf_i+0xfc>
 800b0ae:	6823      	ldr	r3, [r4, #0]
 800b0b0:	f043 0320 	orr.w	r3, r3, #32
 800b0b4:	6023      	str	r3, [r4, #0]
 800b0b6:	2378      	movs	r3, #120	; 0x78
 800b0b8:	4828      	ldr	r0, [pc, #160]	; (800b15c <_printf_i+0x248>)
 800b0ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b0be:	e7e3      	b.n	800b088 <_printf_i+0x174>
 800b0c0:	0659      	lsls	r1, r3, #25
 800b0c2:	bf48      	it	mi
 800b0c4:	b2b6      	uxthmi	r6, r6
 800b0c6:	e7e6      	b.n	800b096 <_printf_i+0x182>
 800b0c8:	4615      	mov	r5, r2
 800b0ca:	e7bb      	b.n	800b044 <_printf_i+0x130>
 800b0cc:	682b      	ldr	r3, [r5, #0]
 800b0ce:	6826      	ldr	r6, [r4, #0]
 800b0d0:	6961      	ldr	r1, [r4, #20]
 800b0d2:	1d18      	adds	r0, r3, #4
 800b0d4:	6028      	str	r0, [r5, #0]
 800b0d6:	0635      	lsls	r5, r6, #24
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	d501      	bpl.n	800b0e0 <_printf_i+0x1cc>
 800b0dc:	6019      	str	r1, [r3, #0]
 800b0de:	e002      	b.n	800b0e6 <_printf_i+0x1d2>
 800b0e0:	0670      	lsls	r0, r6, #25
 800b0e2:	d5fb      	bpl.n	800b0dc <_printf_i+0x1c8>
 800b0e4:	8019      	strh	r1, [r3, #0]
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	6123      	str	r3, [r4, #16]
 800b0ea:	4615      	mov	r5, r2
 800b0ec:	e7ba      	b.n	800b064 <_printf_i+0x150>
 800b0ee:	682b      	ldr	r3, [r5, #0]
 800b0f0:	1d1a      	adds	r2, r3, #4
 800b0f2:	602a      	str	r2, [r5, #0]
 800b0f4:	681d      	ldr	r5, [r3, #0]
 800b0f6:	6862      	ldr	r2, [r4, #4]
 800b0f8:	2100      	movs	r1, #0
 800b0fa:	4628      	mov	r0, r5
 800b0fc:	f7f5 f888 	bl	8000210 <memchr>
 800b100:	b108      	cbz	r0, 800b106 <_printf_i+0x1f2>
 800b102:	1b40      	subs	r0, r0, r5
 800b104:	6060      	str	r0, [r4, #4]
 800b106:	6863      	ldr	r3, [r4, #4]
 800b108:	6123      	str	r3, [r4, #16]
 800b10a:	2300      	movs	r3, #0
 800b10c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b110:	e7a8      	b.n	800b064 <_printf_i+0x150>
 800b112:	6923      	ldr	r3, [r4, #16]
 800b114:	462a      	mov	r2, r5
 800b116:	4649      	mov	r1, r9
 800b118:	4640      	mov	r0, r8
 800b11a:	47d0      	blx	sl
 800b11c:	3001      	adds	r0, #1
 800b11e:	d0ab      	beq.n	800b078 <_printf_i+0x164>
 800b120:	6823      	ldr	r3, [r4, #0]
 800b122:	079b      	lsls	r3, r3, #30
 800b124:	d413      	bmi.n	800b14e <_printf_i+0x23a>
 800b126:	68e0      	ldr	r0, [r4, #12]
 800b128:	9b03      	ldr	r3, [sp, #12]
 800b12a:	4298      	cmp	r0, r3
 800b12c:	bfb8      	it	lt
 800b12e:	4618      	movlt	r0, r3
 800b130:	e7a4      	b.n	800b07c <_printf_i+0x168>
 800b132:	2301      	movs	r3, #1
 800b134:	4632      	mov	r2, r6
 800b136:	4649      	mov	r1, r9
 800b138:	4640      	mov	r0, r8
 800b13a:	47d0      	blx	sl
 800b13c:	3001      	adds	r0, #1
 800b13e:	d09b      	beq.n	800b078 <_printf_i+0x164>
 800b140:	3501      	adds	r5, #1
 800b142:	68e3      	ldr	r3, [r4, #12]
 800b144:	9903      	ldr	r1, [sp, #12]
 800b146:	1a5b      	subs	r3, r3, r1
 800b148:	42ab      	cmp	r3, r5
 800b14a:	dcf2      	bgt.n	800b132 <_printf_i+0x21e>
 800b14c:	e7eb      	b.n	800b126 <_printf_i+0x212>
 800b14e:	2500      	movs	r5, #0
 800b150:	f104 0619 	add.w	r6, r4, #25
 800b154:	e7f5      	b.n	800b142 <_printf_i+0x22e>
 800b156:	bf00      	nop
 800b158:	0800b501 	.word	0x0800b501
 800b15c:	0800b512 	.word	0x0800b512

0800b160 <_sbrk_r>:
 800b160:	b538      	push	{r3, r4, r5, lr}
 800b162:	4d06      	ldr	r5, [pc, #24]	; (800b17c <_sbrk_r+0x1c>)
 800b164:	2300      	movs	r3, #0
 800b166:	4604      	mov	r4, r0
 800b168:	4608      	mov	r0, r1
 800b16a:	602b      	str	r3, [r5, #0]
 800b16c:	f7fa f86c 	bl	8005248 <_sbrk>
 800b170:	1c43      	adds	r3, r0, #1
 800b172:	d102      	bne.n	800b17a <_sbrk_r+0x1a>
 800b174:	682b      	ldr	r3, [r5, #0]
 800b176:	b103      	cbz	r3, 800b17a <_sbrk_r+0x1a>
 800b178:	6023      	str	r3, [r4, #0]
 800b17a:	bd38      	pop	{r3, r4, r5, pc}
 800b17c:	20000598 	.word	0x20000598

0800b180 <__sread>:
 800b180:	b510      	push	{r4, lr}
 800b182:	460c      	mov	r4, r1
 800b184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b188:	f000 f8a0 	bl	800b2cc <_read_r>
 800b18c:	2800      	cmp	r0, #0
 800b18e:	bfab      	itete	ge
 800b190:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b192:	89a3      	ldrhlt	r3, [r4, #12]
 800b194:	181b      	addge	r3, r3, r0
 800b196:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b19a:	bfac      	ite	ge
 800b19c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b19e:	81a3      	strhlt	r3, [r4, #12]
 800b1a0:	bd10      	pop	{r4, pc}

0800b1a2 <__swrite>:
 800b1a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1a6:	461f      	mov	r7, r3
 800b1a8:	898b      	ldrh	r3, [r1, #12]
 800b1aa:	05db      	lsls	r3, r3, #23
 800b1ac:	4605      	mov	r5, r0
 800b1ae:	460c      	mov	r4, r1
 800b1b0:	4616      	mov	r6, r2
 800b1b2:	d505      	bpl.n	800b1c0 <__swrite+0x1e>
 800b1b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1b8:	2302      	movs	r3, #2
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f000 f868 	bl	800b290 <_lseek_r>
 800b1c0:	89a3      	ldrh	r3, [r4, #12]
 800b1c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b1ca:	81a3      	strh	r3, [r4, #12]
 800b1cc:	4632      	mov	r2, r6
 800b1ce:	463b      	mov	r3, r7
 800b1d0:	4628      	mov	r0, r5
 800b1d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1d6:	f000 b817 	b.w	800b208 <_write_r>

0800b1da <__sseek>:
 800b1da:	b510      	push	{r4, lr}
 800b1dc:	460c      	mov	r4, r1
 800b1de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1e2:	f000 f855 	bl	800b290 <_lseek_r>
 800b1e6:	1c43      	adds	r3, r0, #1
 800b1e8:	89a3      	ldrh	r3, [r4, #12]
 800b1ea:	bf15      	itete	ne
 800b1ec:	6560      	strne	r0, [r4, #84]	; 0x54
 800b1ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b1f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b1f6:	81a3      	strheq	r3, [r4, #12]
 800b1f8:	bf18      	it	ne
 800b1fa:	81a3      	strhne	r3, [r4, #12]
 800b1fc:	bd10      	pop	{r4, pc}

0800b1fe <__sclose>:
 800b1fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b202:	f000 b813 	b.w	800b22c <_close_r>
	...

0800b208 <_write_r>:
 800b208:	b538      	push	{r3, r4, r5, lr}
 800b20a:	4d07      	ldr	r5, [pc, #28]	; (800b228 <_write_r+0x20>)
 800b20c:	4604      	mov	r4, r0
 800b20e:	4608      	mov	r0, r1
 800b210:	4611      	mov	r1, r2
 800b212:	2200      	movs	r2, #0
 800b214:	602a      	str	r2, [r5, #0]
 800b216:	461a      	mov	r2, r3
 800b218:	f7f8 fa3d 	bl	8003696 <_write>
 800b21c:	1c43      	adds	r3, r0, #1
 800b21e:	d102      	bne.n	800b226 <_write_r+0x1e>
 800b220:	682b      	ldr	r3, [r5, #0]
 800b222:	b103      	cbz	r3, 800b226 <_write_r+0x1e>
 800b224:	6023      	str	r3, [r4, #0]
 800b226:	bd38      	pop	{r3, r4, r5, pc}
 800b228:	20000598 	.word	0x20000598

0800b22c <_close_r>:
 800b22c:	b538      	push	{r3, r4, r5, lr}
 800b22e:	4d06      	ldr	r5, [pc, #24]	; (800b248 <_close_r+0x1c>)
 800b230:	2300      	movs	r3, #0
 800b232:	4604      	mov	r4, r0
 800b234:	4608      	mov	r0, r1
 800b236:	602b      	str	r3, [r5, #0]
 800b238:	f7f9 ffd1 	bl	80051de <_close>
 800b23c:	1c43      	adds	r3, r0, #1
 800b23e:	d102      	bne.n	800b246 <_close_r+0x1a>
 800b240:	682b      	ldr	r3, [r5, #0]
 800b242:	b103      	cbz	r3, 800b246 <_close_r+0x1a>
 800b244:	6023      	str	r3, [r4, #0]
 800b246:	bd38      	pop	{r3, r4, r5, pc}
 800b248:	20000598 	.word	0x20000598

0800b24c <_fstat_r>:
 800b24c:	b538      	push	{r3, r4, r5, lr}
 800b24e:	4d07      	ldr	r5, [pc, #28]	; (800b26c <_fstat_r+0x20>)
 800b250:	2300      	movs	r3, #0
 800b252:	4604      	mov	r4, r0
 800b254:	4608      	mov	r0, r1
 800b256:	4611      	mov	r1, r2
 800b258:	602b      	str	r3, [r5, #0]
 800b25a:	f7f9 ffcc 	bl	80051f6 <_fstat>
 800b25e:	1c43      	adds	r3, r0, #1
 800b260:	d102      	bne.n	800b268 <_fstat_r+0x1c>
 800b262:	682b      	ldr	r3, [r5, #0]
 800b264:	b103      	cbz	r3, 800b268 <_fstat_r+0x1c>
 800b266:	6023      	str	r3, [r4, #0]
 800b268:	bd38      	pop	{r3, r4, r5, pc}
 800b26a:	bf00      	nop
 800b26c:	20000598 	.word	0x20000598

0800b270 <_isatty_r>:
 800b270:	b538      	push	{r3, r4, r5, lr}
 800b272:	4d06      	ldr	r5, [pc, #24]	; (800b28c <_isatty_r+0x1c>)
 800b274:	2300      	movs	r3, #0
 800b276:	4604      	mov	r4, r0
 800b278:	4608      	mov	r0, r1
 800b27a:	602b      	str	r3, [r5, #0]
 800b27c:	f7f9 ffcb 	bl	8005216 <_isatty>
 800b280:	1c43      	adds	r3, r0, #1
 800b282:	d102      	bne.n	800b28a <_isatty_r+0x1a>
 800b284:	682b      	ldr	r3, [r5, #0]
 800b286:	b103      	cbz	r3, 800b28a <_isatty_r+0x1a>
 800b288:	6023      	str	r3, [r4, #0]
 800b28a:	bd38      	pop	{r3, r4, r5, pc}
 800b28c:	20000598 	.word	0x20000598

0800b290 <_lseek_r>:
 800b290:	b538      	push	{r3, r4, r5, lr}
 800b292:	4d07      	ldr	r5, [pc, #28]	; (800b2b0 <_lseek_r+0x20>)
 800b294:	4604      	mov	r4, r0
 800b296:	4608      	mov	r0, r1
 800b298:	4611      	mov	r1, r2
 800b29a:	2200      	movs	r2, #0
 800b29c:	602a      	str	r2, [r5, #0]
 800b29e:	461a      	mov	r2, r3
 800b2a0:	f7f9 ffc4 	bl	800522c <_lseek>
 800b2a4:	1c43      	adds	r3, r0, #1
 800b2a6:	d102      	bne.n	800b2ae <_lseek_r+0x1e>
 800b2a8:	682b      	ldr	r3, [r5, #0]
 800b2aa:	b103      	cbz	r3, 800b2ae <_lseek_r+0x1e>
 800b2ac:	6023      	str	r3, [r4, #0]
 800b2ae:	bd38      	pop	{r3, r4, r5, pc}
 800b2b0:	20000598 	.word	0x20000598

0800b2b4 <__malloc_lock>:
 800b2b4:	4801      	ldr	r0, [pc, #4]	; (800b2bc <__malloc_lock+0x8>)
 800b2b6:	f7ff bb1d 	b.w	800a8f4 <__retarget_lock_acquire_recursive>
 800b2ba:	bf00      	nop
 800b2bc:	2000058c 	.word	0x2000058c

0800b2c0 <__malloc_unlock>:
 800b2c0:	4801      	ldr	r0, [pc, #4]	; (800b2c8 <__malloc_unlock+0x8>)
 800b2c2:	f7ff bb18 	b.w	800a8f6 <__retarget_lock_release_recursive>
 800b2c6:	bf00      	nop
 800b2c8:	2000058c 	.word	0x2000058c

0800b2cc <_read_r>:
 800b2cc:	b538      	push	{r3, r4, r5, lr}
 800b2ce:	4d07      	ldr	r5, [pc, #28]	; (800b2ec <_read_r+0x20>)
 800b2d0:	4604      	mov	r4, r0
 800b2d2:	4608      	mov	r0, r1
 800b2d4:	4611      	mov	r1, r2
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	602a      	str	r2, [r5, #0]
 800b2da:	461a      	mov	r2, r3
 800b2dc:	f7f9 ff62 	bl	80051a4 <_read>
 800b2e0:	1c43      	adds	r3, r0, #1
 800b2e2:	d102      	bne.n	800b2ea <_read_r+0x1e>
 800b2e4:	682b      	ldr	r3, [r5, #0]
 800b2e6:	b103      	cbz	r3, 800b2ea <_read_r+0x1e>
 800b2e8:	6023      	str	r3, [r4, #0]
 800b2ea:	bd38      	pop	{r3, r4, r5, pc}
 800b2ec:	20000598 	.word	0x20000598

0800b2f0 <_init>:
 800b2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2f2:	bf00      	nop
 800b2f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2f6:	bc08      	pop	{r3}
 800b2f8:	469e      	mov	lr, r3
 800b2fa:	4770      	bx	lr

0800b2fc <_fini>:
 800b2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2fe:	bf00      	nop
 800b300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b302:	bc08      	pop	{r3}
 800b304:	469e      	mov	lr, r3
 800b306:	4770      	bx	lr
