
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: synth_design -top processor -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6900 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 469.582 ; gain = 170.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:25]
INFO: [Synth 8-3491] module 'registers' declared at 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/BANCO.vhd:7' bound to instance 'Registers1' of component 'registers' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:249]
INFO: [Synth 8-638] synthesizing module 'registers' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/BANCO.vhd:17]
WARNING: [Synth 8-614] signal 'regs' is read in the process but is not in the sensitivity list [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/BANCO.vhd:40]
WARNING: [Synth 8-614] signal 'regs' is read in the process but is not in the sensitivity list [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/BANCO.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'registers' (1#1) [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/BANCO.vhd:17]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/P1C.vhd:10' bound to instance 'EX_ALU' of component 'Alu' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:278]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/P1C.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/P1C.vhd:18]
WARNING: [Synth 8-3919] null assignment ignored [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:280]
WARNING: [Synth 8-614] signal 'CodigoR' is read in the process but is not in the sensitivity list [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element IF_ID_PC_4_reg was removed.  [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element ID_EX_Ctrl_Branch_reg was removed.  [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:356]
WARNING: [Synth 8-6014] Unused sequential element ID_EX_PC_4_reg was removed.  [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element ID_EX_RegA_reg was removed.  [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element EX_MEM_Ctrl_Branch_reg was removed.  [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element EX_MEM_ADD_reg was removed.  [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:375]
WARNING: [Synth 8-3848] Net I_Addr in module/entity processor does not have driver. [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:11]
WARNING: [Synth 8-3848] Net I_RdStb in module/entity processor does not have driver. [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:12]
WARNING: [Synth 8-3848] Net I_WrStb in module/entity processor does not have driver. [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:13]
WARNING: [Synth 8-3848] Net I_DataOut in module/entity processor does not have driver. [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:14]
WARNING: [Synth 8-3848] Net CodigoR in module/entity processor does not have driver. [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'processor' (3#1) [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:25]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[31]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[30]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[29]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[28]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[27]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[26]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[25]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[24]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[23]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[22]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[21]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[20]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[19]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[18]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[17]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[16]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[15]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[14]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[13]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[12]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[11]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[10]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[9]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[8]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[7]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[6]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[5]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[4]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[3]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[2]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[1]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[0]
WARNING: [Synth 8-3331] design processor has unconnected port I_RdStb
WARNING: [Synth 8-3331] design processor has unconnected port I_WrStb
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[31]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[30]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[29]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[28]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[27]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[26]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[25]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[24]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[23]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[22]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[21]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[20]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[19]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[18]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[17]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[16]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[15]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[14]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[13]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[12]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[11]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[10]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[9]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[8]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[7]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[6]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[5]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[4]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[3]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[2]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[1]
WARNING: [Synth 8-3331] design processor has unconnected port I_DataOut[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 533.562 ; gain = 234.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 533.562 ; gain = 234.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 533.562 ; gain = 234.738
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data1_rd_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/BANCO.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'data2_rd_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/BANCO.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/P1C.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/P1C.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:152]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:149]
WARNING: [Synth 8-327] inferring latch for variable 'AluControl_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:278]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:148]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:150]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:151]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp1_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:156]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp0_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:157]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp2_reg' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd:155]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 533.562 ; gain = 234.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   9 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processor 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[31]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[30]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[29]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[28]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[27]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[26]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[25]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[24]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[23]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[22]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[21]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[20]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[19]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[18]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[17]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[16]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[15]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[14]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[13]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[12]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[11]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[10]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[9]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[8]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[7]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[6]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[5]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[4]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[3]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[2]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[1]
WARNING: [Synth 8-3331] design processor has unconnected port I_Addr[0]
WARNING: [Synth 8-3331] design processor has unconnected port I_RdStb
WARNING: [Synth 8-3331] design processor has unconnected port I_WrStb
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ID_EX_RegD_TR_reg[3]' (FDC) to 'ID_EX_DataInm_reg[14]'
INFO: [Synth 8-3886] merging instance 'ID_EX_RegD_TR_reg[4]' (FDC) to 'ID_EX_DataInm_reg[15]'
INFO: [Synth 8-3886] merging instance 'ID_EX_RegD_TR_reg[2]' (FDC) to 'ID_EX_DataInm_reg[13]'
INFO: [Synth 8-3886] merging instance 'ID_EX_RegD_TR_reg[1]' (FDC) to 'ID_EX_DataInm_reg[12]'
INFO: [Synth 8-3886] merging instance 'ID_EX_RegD_TR_reg[0]' (FDC) to 'ID_EX_DataInm_reg[11]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[15]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[16]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[17]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[18]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[19]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[20]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[21]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[22]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[23]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[24]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[25]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[26]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[27]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[28]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[29]' (FDC) to 'ID_EX_DataInm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX_DataInm_reg[30]' (FDC) to 'ID_EX_DataInm_reg[31]'
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[30]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[29]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[28]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[27]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[26]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[25]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[24]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[23]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[22]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[21]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[20]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[19]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[18]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[17]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[16]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[15]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[14]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[13]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[12]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[11]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[10]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[9]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[8]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Registers1/data1_rd_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_ALU/zero_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_ALU/zero_reg__0) is unused and will be removed from module processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registers1/regs_reg[0][31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    20|
|3     |LUT2   |    20|
|4     |LUT3   |   111|
|5     |LUT4   |    19|
|6     |LUT5   |    77|
|7     |LUT6   |   339|
|8     |MUXF7  |   143|
|9     |FDCE   |  1229|
|10    |LD     |    44|
|11    |IBUF   |    61|
|12    |OBUF   |    66|
|13    |OBUFT  |    66|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |  2197|
|2     |  EX_ALU     |ALU       |   183|
|3     |  Registers1 |registers |  1503|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 752.785 ; gain = 453.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 196 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 752.785 ; gain = 453.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 752.785 ; gain = 453.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LD => LDCE: 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 797.406 ; gain = 498.582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 16 15:04:09 2021...
