Hardware Architecture
Skip to main content
We gratefully acknowledge support from the Simons Foundation, member institutions, and all contributors.
Donate
>
cs.AR
Help | Advanced Search
All fields
Title
Author
Abstract
Comments
Journal reference
ACM classification
MSC classification
Report number
arXiv identifier
DOI
ORCID
arXiv author ID
Help pages
Full text
Search
open search
GO
open navigation menu
quick links
Login
Help Pages
About
Hardware Architecture
Authors and titles for recent submissions
Thu, 18 Sep 2025
Wed, 17 Sep 2025
Tue, 16 Sep 2025
Mon, 15 Sep 2025
Fri, 12 Sep 2025
See today's new changes
Total of 27 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
Thu, 18 Sep 2025 (showing 6 of 6 entries )
[1]
arXiv:2509.14041
[pdf, html, other]
Title:
A TRRIP Down Memory Lane: Temperature-Based Re-Reference Interval Prediction For Instruction Caching
Henry Kao, Nikhil Sreekumar, Prabhdeep Singh Soni, Ali Sedaghati, Fang Su, Bryan Chan, Maziar Goudarzi, Reza Azimi
Subjects:
Hardware Architecture (cs.AR); Computation and Language (cs.CL); Operating Systems (cs.OS); Performance (cs.PF)
[2]
arXiv:2509.13997
[pdf, html, other]
Title:
An RDMA-First Object Storage System with SmartNIC Offload
Yu Zhu, Aditya Dhakal, Pedro Bruel, Gourav Rattihalli, Yunming Xiao, Johann Lombardi, Dejan Milojicic
Subjects:
Hardware Architecture (cs.AR)
[3]
arXiv:2509.13765
[pdf, html, other]
Title:
TENET: An Efficient Sparsity-Aware LUT-Centric Architecture for Ternary LLM Inference On Edge
Zhirui Huang, Rui Ma, Shijie Cao, Ran Shu, Ian Wang, Ting Cao, Chixiao Chen, Yongqiang Xiong
Subjects:
Hardware Architecture (cs.AR)
[4]
arXiv:2509.13710
[pdf, html, other]
Title:
CompAir: Synergizing Complementary PIMs and In-Transit NoC Computation for Efficient LLM Acceleration
Hongyi Li, Songchen Ma, Huanyu Qu, Weihao Zhang, Jia Chen, Junfeng Lin, Fengbin Tu, Rong Zhao
Subjects:
Hardware Architecture (cs.AR)
[5]
arXiv:2509.13694
[pdf, html, other]
Title:
StreamTensor: Make Tensors Stream in Dataflow Accelerators for LLMs
Hanchen Ye, Deming Chen
Comments:
Accepted by MICRO'25
Subjects:
Hardware Architecture (cs.AR)
[6]
arXiv:2509.13557
[pdf, html, other]
Title:
MACO: A Multi-Agent LLM-Based Hardware/Software Co-Design Framework for CGRAs
Zesong Jiang, Yuqi Sun, Qing Zhong, Mahathi Krishna, Deepak Patil, Cheng Tan, Sriram Krishnamoorthy, Jeff Zhang
Subjects:
Hardware Architecture (cs.AR)
Wed, 17 Sep 2025 (showing 5 of 5 entries )
[7]
arXiv:2509.13029
[pdf, html, other]
Title:
Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization
Yi Ren, Baokang Peng, Chenhao Xue, Kairong Guo, Yukun Wang, Guoyao Cheng, Yibo Lin, Lining Zhang, Guangyu Sun
Comments:
Accepted by ICCAD 2025
Subjects:
Hardware Architecture (cs.AR)
[8]
arXiv:2509.12993
[pdf, html, other]
Title:
HPIM: Heterogeneous Processing-In-Memory-based Accelerator for Large Language Models Inference
Cenlin Duan, Jianlei Yang, Rubing Yang, Yikun Wang, Yiou Wang, Lingkun Long, Yingjie Qi, Xiaolin He, Ao Zhou, Xueyan Wang, Weisheng Zhao
Subjects:
Hardware Architecture (cs.AR)
[9]
arXiv:2509.12676
[pdf, html, other]
Title:
A Scalable Architecture for Efficient Multi-bit Fully Homomorphic Encryption
Jiaao Ma, Ceyu Xu, Lisa Wu Wills
Comments:
13 pages, 16 figures
Subjects:
Hardware Architecture (cs.AR); Cryptography and Security (cs.CR)
[10]
arXiv:2509.12494
(cross-list from cs.CR)
[pdf, html, other]
Title:
Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
Naifeng Zhang, Sophia Fu, Franz Franchetti
Comments:
Accepted at the IEEE/ACM International Symposium on Microarchitecture (MICRO), 2025
Subjects:
Cryptography and Security (cs.CR); Hardware Architecture (cs.AR)
[11]
arXiv:2509.12458
(cross-list from cs.RO)
[pdf, html, other]
Title:
Neural 3D Object Reconstruction with Small-Scale Unmanned Aerial Vehicles
Àlmos Veres-Vitàlyos, Genis Castillo Gomez-Raya, Filip Lemic, Daniel Johannes Bugelnig, Bernhard Rinner, Sergi Abadal, Xavier Costa-Pérez
Comments:
13 pages, 16 figures, 3 tables, 45 references
Subjects:
Robotics (cs.RO); Hardware Architecture (cs.AR); Computer Vision and Pattern Recognition (cs.CV); Emerging Technologies (cs.ET); Systems and Control (eess.SY)
Tue, 16 Sep 2025 (showing 10 of 10 entries )
[12]
arXiv:2509.12053
[pdf, html, other]
Title:
LEGO: Spatial Accelerator Generation and Optimization for Tensor Applications
Yujun Lin, Zhekai Zhang, Song Han
Comments:
The first two authors have equal contributions; Published as a conference paper in HPCA 2025; 13 pages, 14 figures
Subjects:
Hardware Architecture (cs.AR); Artificial Intelligence (cs.AI); Machine Learning (cs.LG)
[13]
arXiv:2509.11529
[pdf, html, other]
Title:
SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
Rishab Parthasarathy
Comments:
7 pages, 6 figures, work done as the Citadel Undergraduate Research Scholar in the MIT SuperUROP program
Subjects:
Hardware Architecture (cs.AR)
[14]
arXiv:2509.11503
[pdf, html, other]
Title:
always_comm: An FPGA-based Hardware Accelerator for Audio/Video Compression and Transmission
Rishab Parthasarathy, Akshay Attaluri, Gilford Ting
Comments:
8 pages, 8 figures, 1 table, equal contribution
Subjects:
Hardware Architecture (cs.AR)
[15]
arXiv:2509.10751
[pdf, html, other]
Title:
Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction
Lucas M. Leipnitz de Fraga, Cláudio Machado Diniz
Comments:
Accepted SBCCI 2025
Subjects:
Hardware Architecture (cs.AR)
[16]
arXiv:2509.10702
[pdf, html, other]
Title:
DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
Charles Hong, Qijing Huang, Grace Dinh, Mahesh Subedar, Yakun Sophia Shao
Comments:
Published at MICRO 2023
Subjects:
Hardware Architecture (cs.AR); Machine Learning (cs.LG)
[17]
arXiv:2509.10627
[pdf, html, other]
Title:
ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
Yu-Hong Lai, Chieh-Lin Tsai, Wen Sheng Lim, Han-Wen Hu, Tei-Wei Kuo, Yuan-Hao Chang
Subjects:
Hardware Architecture (cs.AR); Emerging Technologies (cs.ET)
[18]
arXiv:2509.11767
(cross-list from cs.ET)
[pdf, html, other]
Title:
Vital Signs Monitoring with mmWave OFDM JCAS System
Jakub Dobosz, Maximilian Engelhardt, Diego Dupleich, Maciej Stapor, Pawel Kulakowski
Subjects:
Emerging Technologies (cs.ET); Hardware Architecture (cs.AR)
[19]
arXiv:2509.10934
(cross-list from math.NA)
[pdf, html, other]
Title:
Design and accuracy trade-offs in Computational Statistics
Tiancheng Xu, Alan L. Cox, Scott Rixner
Comments:
Quantitative analysis of using posits versus binary64 in log-space in the context of statistical bioinformatics. Published at 2025 IEEE IISWC (this https URL)
Subjects:
Numerical Analysis (math.NA); Hardware Architecture (cs.AR)
[20]
arXiv:2509.10719
(cross-list from cs.DC)
[pdf, html, other]
Title:
Coordinated Reinforcement Learning Prefetching Architecture for Multicore Systems
Mohammed Humaid Siddiqui, Fernando Guzman, Yufei Wu, Ruishu Ann
Comments:
47 pages, 12 figures, technical report prepared at Fairleigh Dickinson University
Subjects:
Distributed, Parallel, and Cluster Computing (cs.DC); Hardware Architecture (cs.AR); Machine Learning (cs.LG); Performance (cs.PF)
[21]
arXiv:2509.10703
(cross-list from cs.CR)
[pdf, html, other]
Title:
Side-channel Inference of User Activities in AR/VR Using GPU Profiling
Seonghun Son, Chandrika Mukherjee, Reham Mohamed Aburas, Berk Gulmezoglu, Z. Berkay Celik
Comments:
Accepted to the 2026 Network and Distributed System Security (NDSS) Symposium
Subjects:
Cryptography and Security (cs.CR); Hardware Architecture (cs.AR)
Mon, 15 Sep 2025 (showing 4 of 4 entries )
[22]
arXiv:2509.10400
[pdf, html, other]
Title:
TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
Yang Zhong, Haoran Wu, Xueqi Li, Sa Wang, David Boland, Yungang Bao, Kan Shi
Subjects:
Hardware Architecture (cs.AR)
[23]
arXiv:2509.10372
[pdf, html, other]
Title:
MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
Huizheng Wang, Zichuan Wang, Zhiheng Yue, Yousheng Long, Taiquan Wei, Jianxun Yang, Yang Wang, Chao Li, Shaojun Wei, Yang Hu, Shouyi Yin
Subjects:
Hardware Architecture (cs.AR)
[24]
arXiv:2509.10051
[pdf, html, other]
Title:
Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
Tianwei Pan, Tianao Dai, Jianlei Yang, Hongbin Jing, Yang Su, Zeyu Hao, Xiaotao Jia, Chunming Hu, Weisheng Zhao
Comments:
Published on 52nd Annual International Symposium on Computer Architecture (ISCA'25)
Subjects:
Hardware Architecture (cs.AR)
[25]
arXiv:2509.09774
[pdf, html, other]
Title:
Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads
Doru Thom Popovici, Mario Vega, Angelos Ioannou, Fabien Chaix, Dania Mosuli, Blair Reasoner, Tan Nguyen, Xiaokun Yang, John Shalf
Comments:
9 pages, 8 figures
Subjects:
Hardware Architecture (cs.AR)
Fri, 12 Sep 2025 (showing 2 of 2 entries )
[26]
arXiv:2509.09505
[pdf, html, other]
Title:
Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
Haoran Wu, Can Xiao, Jiayi Nie, Xuan Guo, Binglei Lou, Jeffrey T. H. Wong, Zhiwen Mo, Cheng Zhang, Przemyslaw Forys, Wayne Luk, Hongxiang Fan, Jianyi Cheng, Timothy M. Jones, Rika Antonova, Robert Mullins, Aaron Zhao
Subjects:
Hardware Architecture (cs.AR)
[27]
arXiv:2509.09178
[pdf, html, other]
Title:
Implementation of a 8-bit Wallace Tree Multiplier
Ayan Biswas, Jimmy Jin
Subjects:
Hardware Architecture (cs.AR); Systems and Control (eess.SY)
Total of 27 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
About
Help
contact arXivClick here to contact arXiv
Contact
subscribe to arXiv mailingsClick here to subscribe
Subscribe
Copyright
Privacy Policy
Web Accessibility Assistance
arXiv Operational Status
Get status notifications via
email
or slack