Model {
  Name			  "pocketcorr2"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.111"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Tue Aug 08 13:01:23 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "dejesusc"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Aug 25 14:02:59 2006"
  ModelVersionFormat	  "1.%<AutoIncrement:111>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "1000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "pocketcorr2"
    Location		    [2, 74, 998, 706]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [127, 28, 178, 78]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp50"
      speed		      "-7"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./pocketcorr2/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "6.6667"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "CICiim"
      Description	      "Cascaded integrator-comb filter.  Linear phase "
"response."
      Ports		      [5, 2]
      Position		      [500, 212, 595, 338]
      BackgroundColor	      "magenta"
      SourceBlock	      "cic_library/CIC"
      SourceType	      "BEE2 CIC"
      ShowPortLabels	      on
      inputs		      "4"
      input_bitwidth	      "16"
      input_binary_pt	      "14"
      D			      "1"
      R			      "1"
      stages		      "1"
      pipeline		      off
      add_latency	      "2"
      int_latency	      "1"
      comb_latency	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "CICireal"
      Description	      "Cascaded integrator-comb filter.  Linear phase "
"response."
      Ports		      [5, 2]
      Position		      [500, 64, 595, 196]
      BackgroundColor	      "magenta"
      SourceBlock	      "cic_library/CIC"
      SourceType	      "BEE2 CIC"
      ShowPortLabels	      on
      inputs		      "4"
      input_bitwidth	      "16"
      input_binary_pt	      "14"
      D			      "1"
      R			      "1"
      stages		      "1"
      pipeline		      off
      add_latency	      "2"
      int_latency	      "1"
      comb_latency	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "CICqim"
      Description	      "Cascaded integrator-comb filter.  Linear phase "
"response."
      Ports		      [5, 2]
      Position		      [500, 478, 600, 612]
      BackgroundColor	      "magenta"
      SourceBlock	      "cic_library/CIC"
      SourceType	      "BEE2 CIC"
      ShowPortLabels	      on
      inputs		      "4"
      input_bitwidth	      "16"
      input_binary_pt	      "14"
      D			      "1"
      R			      "1"
      stages		      "1"
      pipeline		      off
      add_latency	      "2"
      int_latency	      "1"
      comb_latency	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "CICqreal"
      Description	      "Cascaded integrator-comb filter.  Linear phase "
"response."
      Ports		      [5, 2]
      Position		      [500, 355, 595, 465]
      BackgroundColor	      "magenta"
      SourceBlock	      "cic_library/CIC"
      SourceType	      "BEE2 CIC"
      ShowPortLabels	      on
      inputs		      "4"
      input_bitwidth	      "16"
      input_binary_pt	      "14"
      D			      "1"
      R			      "1"
      stages		      "1"
      pipeline		      off
      add_latency	      "2"
      int_latency	      "1"
      comb_latency	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      Position		      [495, 15, 525, 45]
      Value		      "2^32-1"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [15, 315, 45, 345]
    }
    Block {
      BlockType		      Reference
      Name		      "Constant2"
      Ports		      [0, 1]
      Position		      [1530, 328, 1555, 342]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant3"
      Ports		      [0, 1]
      Position		      [1440, 403, 1465, 417]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "64"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "7"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      Ports		      [0, 1]
      Position		      [1390, 43, 1415, 57]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "2^4"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "6"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant5"
      Ports		      [0, 1]
      Position		      [825, 253, 850, 267]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter1"
      Ports		      [1, 1]
      Position		      [1320, 20, 1370, 50]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "5"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter2"
      Ports		      [1, 1]
      Position		      [1415, 350, 1465, 380]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "8"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "DDS"
      Ports		      [0, 8]
      Position		      [245, 38, 275, 122]
      LinkData {
	BlockName		"ddc_lo0/ddc_lo_const/const"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"ddc_lo0/ddc_lo_const/const1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"ddc_lo1/ddc_lo_const/const"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"ddc_lo1/ddc_lo_const/const1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"ddc_lo2/ddc_lo_const/const"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"ddc_lo2/ddc_lo_const/const1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"ddc_lo3/ddc_lo_const/const"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"ddc_lo3/ddc_lo_const/const1"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "ddc_library/DDS"
      SourceType	      ""
      ShowPortLabels	      on
      freq_div		      "8"
      freq		      "2"
      num_lo		      "4"
      BitWidth		      "8"
      latency		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      Ports		      [1, 1]
      Position		      [1405, 276, 1450, 314]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay16"
      Ports		      [1, 1]
      Position		      [1130, 16, 1175, 54]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "5"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      Ports		      [1, 1]
      Position		      [1405, 216, 1450, 254]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      Ports		      [1, 1]
      Position		      [1405, 161, 1450, 199]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret"
      Ports		      [1, 1]
      Position		      [1245, 172, 1285, 188]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "20"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret1"
      Ports		      [1, 1]
      Position		      [1245, 227, 1285, 243]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "20"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret2"
      Ports		      [1, 1]
      Position		      [1245, 297, 1285, 313]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "20"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Relational1"
      Ports		      [2, 1]
      Position		      [1455, 26, 1485, 59]
      SourceBlock	      "xbsIndex_r3/Relational"
      SourceType	      "Xilinx Relational Block"
      mode		      "a<b"
      latency		      "1"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Relational2"
      Ports		      [2, 1]
      Position		      [1495, 356, 1525, 389]
      SourceBlock	      "xbsIndex_r3/Relational"
      SourceType	      "Xilinx Relational Block"
      mode		      "a<b"
      latency		      "1"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      Ports		      [0, 1]
      Position		      [25, 175, 55, 205]
      SineType		      "Time based"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave1"
      Ports		      [0, 1]
      Position		      [25, 240, 55, 270]
      SineType		      "Time based"
      Frequency		      "2"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      Ports		      [1, 1]
      Position		      [630, 231, 655, 259]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "9"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      Ports		      [1, 1]
      Position		      [615, 151, 640, 179]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "9"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      Ports		      [1, 1]
      Position		      [615, 426, 640, 454]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "9"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      Ports		      [1, 1]
      Position		      [620, 566, 640, 594]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "9"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice4"
      Ports		      [1, 1]
      Position		      [960, 36, 985, 64]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "9"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Step
      Name		      "Step"
      Position		      [15, 400, 45, 430]
      Time		      "10"
      Before		      "1"
      After		      "0"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [40, 24, 86, 67]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      ""
      ShowPortLabels	      on
      hw_sys		      "iBOB"
      clk_src		      "adc0_clk"
      clk_rate		      "150"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "accen"
      Ports		      [1, 1]
      Position		      [1580, 514, 1635, 536]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "adc"
      Tag		      "xps:adc"
      Ports		      [4, 17]
      Position		      [130, 155, 275, 655]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/adc"
      SourceType	      ""
      ShowPortLabels	      on
      adc_brd		      "iBOB:adc0"
      adc_clk_rate	      "600"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "apower"
      Ports		      [2, 1]
      Position		      [1130, 122, 1180, 173]
      SourceBlock	      "xbsIndex_r3/Mult"
      SourceType	      "Xilinx Multiplier"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "5"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mult_type		      "Parallel"
      oversample	      "2"
      use_embedded	      off
      pipeline		      on
      use_rpm		      on
      placement_style	      "Rectangular Shape"
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bpower"
      Ports		      [2, 1]
      Position		      [1130, 282, 1180, 333]
      SourceBlock	      "xbsIndex_r3/Mult"
      SourceType	      "Xilinx Multiplier"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "5"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mult_type		      "Parallel"
      oversample	      "2"
      use_embedded	      off
      pipeline		      on
      use_rpm		      on
      placement_style	      "Rectangular Shape"
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "c_to_ri"
      Ports		      [1, 2]
      Position		      [1030, 193, 1055, 222]
      FontSize		      10
      SourceBlock	      "fft_library/c_to_ri"
      SourceType	      ""
      ShowPortLabels	      on
      BitWidth		      "18"
    }
    Block {
      BlockType		      Scope
      Name		      "cic-fft"
      Ports		      [3]
      Position		      [835, 497, 900, 593]
      Location		      [5, 49, 1021, 735]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData3"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      Scope
      Name		      "controlsignals"
      Ports		      [4]
      Position		      [1665, 492, 1720, 568]
      Location		      [5, 49, 1021, 735]
      Open		      off
      NumInputPorts	      "4"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5~-5"
      YMax		      "5~5~5~5"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      Scope
      Name		      "correlated"
      Ports		      [4]
      Position		      [1425, 497, 1480, 573]
      Location		      [5, 49, 1021, 735]
      Open		      off
      NumInputPorts	      "4"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5~-5"
      YMax		      "5~5~5~5"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      Reference
      Name		      "f0"
      Ports		      [1, 1]
      Position		      [1230, 444, 1285, 466]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "f1"
      Ports		      [1, 1]
      Position		      [1230, 484, 1285, 506]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "f2"
      Ports		      [1, 1]
      Position		      [735, 469, 790, 491]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Automatic"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "f3"
      Ports		      [1, 1]
      Position		      [735, 509, 790, 531]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "f4"
      Ports		      [1, 1]
      Position		      [1025, 499, 1080, 521]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "f5"
      Ports		      [1, 1]
      Position		      [1025, 539, 1080, 561]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "f6"
      Ports		      [1, 1]
      Position		      [1025, 574, 1080, 596]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "f7"
      Ports		      [1, 1]
      Position		      [1230, 519, 1285, 541]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "f8"
      Ports		      [1, 1]
      Position		      [735, 544, 790, 566]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "fft1"
      Ports		      [4, 3]
      Position		      [880, 301, 950, 434]
      BackgroundColor	      "magenta"
      SourceBlock	      "fft_library/fft"
      SourceType	      ""
      ShowPortLabels	      on
      FFTSize		      "5"
      BitWidth		      "72"
      n_inputs		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      add_latency	      "2"
      mult_latency	      "3"
      bram_latency	      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "fft2"
      Ports		      [4, 3]
      Position		      [880, 141, 950, 274]
      BackgroundColor	      "magenta"
      SourceBlock	      "fft_library/fft"
      SourceType	      ""
      ShowPortLabels	      on
      FFTSize		      "5"
      BitWidth		      "72"
      n_inputs		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      add_latency	      "2"
      mult_latency	      "3"
      bram_latency	      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "fft_shift_reg"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [550, 15, 650, 45]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "pocketcorr2_fft_shift_reg_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "input"
      Ports		      [1, 1]
      Position		      [1580, 594, 1635, 616]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "mixer"
      Ports		      [3, 2]
      Position		      [375, 60, 415, 100]
      SourceBlock	      "ddc_library/mixer"
      SourceType	      ""
      ShowPortLabels	      on
      BitWidth		      "18"
      latency		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "mixer1"
      Ports		      [3, 2]
      Position		      [375, 110, 415, 150]
      SourceBlock	      "ddc_library/mixer"
      SourceType	      ""
      ShowPortLabels	      on
      BitWidth		      "18"
      latency		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "mixer2"
      Ports		      [3, 2]
      Position		      [375, 165, 415, 205]
      SourceBlock	      "ddc_library/mixer"
      SourceType	      ""
      ShowPortLabels	      on
      BitWidth		      "18"
      latency		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "mixer3"
      Ports		      [3, 2]
      Position		      [375, 215, 415, 255]
      SourceBlock	      "ddc_library/mixer"
      SourceType	      ""
      ShowPortLabels	      on
      BitWidth		      "18"
      latency		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "mixer4"
      Ports		      [3, 2]
      Position		      [375, 280, 415, 320]
      SourceBlock	      "ddc_library/mixer"
      SourceType	      ""
      ShowPortLabels	      on
      BitWidth		      "18"
      latency		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "mixer5"
      Ports		      [3, 2]
      Position		      [375, 335, 415, 375]
      SourceBlock	      "ddc_library/mixer"
      SourceType	      ""
      ShowPortLabels	      on
      BitWidth		      "18"
      latency		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "mixer6"
      Ports		      [3, 2]
      Position		      [375, 390, 415, 430]
      SourceBlock	      "ddc_library/mixer"
      SourceType	      ""
      ShowPortLabels	      on
      BitWidth		      "18"
      latency		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "mixer7"
      Ports		      [3, 2]
      Position		      [375, 445, 415, 485]
      SourceBlock	      "ddc_library/mixer"
      SourceType	      ""
      ShowPortLabels	      on
      BitWidth		      "18"
      latency		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "pfb_fir"
      Ports		      [2, 2]
      Position		      [740, 65, 825, 200]
      BackgroundColor	      "magenta"
      LinkData {
	BlockName		"pol1_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "pfb_library/pfb_fir"
      SourceType	      ""
      ShowPortLabels	      on
      PFBSize		      "5"
      TotalTaps		      "2"
      WindowType	      "hamming"
      n_inputs		      "0"
      MakeBiplex	      off
      BitWidthIn	      "18"
      BitWidthOut	      "36"
      CoeffBitWidth	      "8"
      CoeffDistMem	      off
      add_latency	      "2"
      mult_latency	      "3"
      bram_latency	      "2"
      quantization	      "Round  (unbiased: +/- Inf)"
      fwidth		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "pfb_fir1"
      Ports		      [2, 2]
      Position		      [740, 290, 825, 425]
      BackgroundColor	      "magenta"
      LinkData {
	BlockName		"pol1_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "pfb_library/pfb_fir"
      SourceType	      ""
      ShowPortLabels	      on
      PFBSize		      "5"
      TotalTaps		      "2"
      WindowType	      "hamming"
      n_inputs		      "0"
      MakeBiplex	      off
      BitWidthIn	      "18"
      BitWidthOut	      "36"
      CoeffBitWidth	      "8"
      CoeffDistMem	      off
      add_latency	      "2"
      mult_latency	      "3"
      bram_latency	      "2"
      quantization	      "Round  (unbiased: +/- Inf)"
      fwidth		      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "powera"
      Ports		      [4]
      Position		      [1580, 43, 1635, 142]
      BackgroundColor	      "magenta"
      AncestorBlock	      "correlator_library/vacc"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Vector Length|Output Sample Bit Width|Output Bi"
"nary Point|Add Latency|Arithmetic Type|Input Bit Width|Input Binary Point|Num"
"ber of Parallel Streams"
      MaskStyleString	      "edit,edit,edit,edit,popup(Unsigned|Signed  (2's"
" comp)),edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,"
      MaskVariables	      "vlen=@1;n_bits=@2;bin_pt=@3;add_latency=@4;arit"
"h_type=&5;BitWidthIn=@6;BinPtIn=@7;streams=@8;"
      MaskInitialization      "cursys = gcb;\ndisp(cursys);\n\ncore = [cursys,"
"'/acc_core'];\nif ~strcmp(get_param(core, 'arith_type'), arith_type),\n    se"
"t_param(core, 'arith_type', arith_type);\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "32/2-1|32|0|2|Unsigned|72|20|1"
      MaskTabNameString	      ",,,,,,,"
      System {
	Name			"powera"
	Location		[0, 78, 1012, 744]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [20, 53, 50, 67]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [20, 78, 50, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 103, 50, 117]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_en"
	  Position		  [20, 243, 50, 257]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [605, 218, 645, 262]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [15, 275, 45, 305]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [410, 56, 430, 74]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [410, 101, 430, 119]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [385, 251, 405, 269]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "6"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [445, 141, 465, 159]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [410, 191, 430, 209]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [410, 31, 430, 49]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [175, 211, 195, 229]
	  Orientation		  "left"
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [660, 144, 715, 166]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [660, 184, 715, 206]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [660, 104, 715, 126]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [490, 212, 520, 228]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [175, 242, 205, 258]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [540, 228, 585, 272]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [245, 238, 290, 282]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [510, 14, 555, 66]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [5]
	  Position		  [790, 80, 870, 260]
	  Location		  [5, 49, 1021, 733]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  YMin			  "0~0~0~0~0"
	  YMax			  "50~200~4~1~3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [175, 279, 210, 301]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "acc_core"
	  Ports			  [5, 3]
	  Position		  [135, 45, 220, 175]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Vector Length|Output Sample Bit Width|Outpu"
"t Binary Point|Add Latency|Arithmetic Type|Input Bit Width|Input Binary Point"
"|Number of Parallel Streams"
	  MaskStyleString	  "edit,edit,edit,edit,popup(Unsigned|Signed  "
"(2's comp)),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "vlen=@1;n_bits=@2;bin_pt=@3;add_latency=@4;"
"arith_type=&5;BitWidthIn=@6;BinPtIn=@7;streams=@8;"
	  MaskInitialization	  "acc_core_mask;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "vlen|n_bits|bin_pt|add_latency|Unsigned|Bit"
"WidthIn|BinPtIn|streams"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "acc_core"
	    Location		    [130, 301, 906, 709]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 23, 65, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [35, 163, 65, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [35, 193, 65, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [35, 228, 65, 242]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const0"
	      Ports		      [0, 1]
	      Position		      [35, 102, 65, 118]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const1"
	      Ports		      [0, 1]
	      Position		      [35, 133, 65, 147]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "vacc_fifo1"
	      Ports		      [7, 8]
	      Position		      [130, 75, 230, 165]
	      LinkData {
		BlockName		"constant"
		DialogParameters {
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		}
	      }
	      SourceBlock	      "correlator_library/vacc_fifo"
	      SourceType	      "vacc_fifo"
	      ShowPortLabels	      on
	      vlen		      "vlen"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      add_latency	      "add_latency"
	      arith_type	      "Unsigned"
	      BitWidthIn	      "BitWidthIn"
	      BinPtIn		      "BinPtIn"
	      streams		      "streams"
	      stream		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [250, 103, 280, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [250, 123, 280, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [250, 143, 280, 157]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "const0"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "const1"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "vacc_fifo1"
	      SrcPort		      3
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_fifo1"
	      SrcPort		      4
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_fifo1"
	      SrcPort		      8
	      DstBlock		      "empty"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [575, 25, 675, 55]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pocketcorr2_powera_addr_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [500, 76, 580, 134]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "bin_pt"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ctrl"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 275, 160, 305]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pocketcorr2_powera_ctrl_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "done"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [660, 225, 760, 255]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pocketcorr2_powera_done_user_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "freeze_cntr1"
	  Ports			  [1, 2]
	  Position		  [375, 140, 425, 180]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Counter Length (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "CounterBits=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "freeze_cntr1"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [35, 208, 65, 222]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [250, 274, 320, 306]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^CounterBits - 2"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "CounterBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [270, 200, 320, 255]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "CounterBits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1023"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [285, 117, 330, 163]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [300, 38, 350, 72]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [445, 117, 490, 173]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [365, 132, 410, 188]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [185, 232, 230, 288]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational5"
	      Ports		      [2, 1]
	      Position		      [345, 258, 390, 302]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Ports		      [1, 1]
	      Position		      [120, 233, 165, 257]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[72, 372, 493, 522]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [85, 27, 130, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [155, 73, 205, 107]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [240, 31, 320, 109]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [350, 63, 380, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "addr"
	      Position		      [420, 223, 450, 237]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      Position		      [525, 138, 555, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational5"
	      SrcPort		      1
	      Points		      [5, 0; 0, 45; -230, 0]
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -20]
	      Branch {
		Points			[0, -65]
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Counter3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	      Branch {
		Points			[95, 0]
		Branch {
		  Points		  [0, -160]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Counter3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"addr"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Ports			  [1, 1]
	  Position		  [310, 148, 355, 172]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [72, 372, 493, 522]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [85, 27, 130, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [160, 33, 210, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [240, 31, 320, 109]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [350, 63, 380, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [-115, 0; 0, -85]
	  DstBlock		  "acc_core"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [155, 0]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "acc_core"
	  SrcPort		  3
	  Points		  [10, 0; 0, 45]
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [165, 0]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 15; 35, 0]
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      Points		      [0, 45]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [165, 0; 0, 20]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 40; 40, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "acc_core"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "acc_core"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "acc_core"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "acc_core"
	  SrcPort		  2
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr1"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 50]
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_core"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_en"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "acc_core"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "Inverter2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ctrl"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "freeze_cntr1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "done"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [25, 0; 0, 10]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [25, 0; 0, 15]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  Points		  [45, 0; 0, 60]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [25, 0; 0, 20]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "powerb"
      Ports		      [4]
      Position		      [1580, 273, 1635, 372]
      BackgroundColor	      "magenta"
      AncestorBlock	      "correlator_library/vacc"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Vector Length|Output Sample Bit Width|Output Bi"
"nary Point|Add Latency|Arithmetic Type|Input Bit Width|Input Binary Point|Num"
"ber of Parallel Streams"
      MaskStyleString	      "edit,edit,edit,edit,popup(Unsigned|Signed  (2's"
" comp)),edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,"
      MaskVariables	      "vlen=@1;n_bits=@2;bin_pt=@3;add_latency=@4;arit"
"h_type=&5;BitWidthIn=@6;BinPtIn=@7;streams=@8;"
      MaskInitialization      "cursys = gcb;\ndisp(cursys);\n\ncore = [cursys,"
"'/acc_core'];\nif ~strcmp(get_param(core, 'arith_type'), arith_type),\n    se"
"t_param(core, 'arith_type', arith_type);\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "32/2-1|32|0|2|Unsigned|72|20|1"
      MaskTabNameString	      ",,,,,,,"
      System {
	Name			"powerb"
	Location		[0, 78, 1012, 744]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [20, 53, 50, 67]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [20, 78, 50, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 103, 50, 117]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_en"
	  Position		  [20, 243, 50, 257]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [605, 218, 645, 262]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [15, 275, 45, 305]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [410, 56, 430, 74]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [410, 101, 430, 119]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [385, 251, 405, 269]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "6"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [445, 141, 465, 159]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [410, 191, 430, 209]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [410, 31, 430, 49]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [175, 211, 195, 229]
	  Orientation		  "left"
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [660, 144, 715, 166]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [660, 184, 715, 206]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [660, 104, 715, 126]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [490, 212, 520, 228]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [175, 242, 205, 258]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [540, 228, 585, 272]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [245, 238, 290, 282]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [510, 14, 555, 66]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [5]
	  Position		  [790, 80, 870, 260]
	  Location		  [5, 49, 1021, 733]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  YMin			  "0~0~0~0~0"
	  YMax			  "50~200~4~1~3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [175, 279, 210, 301]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "acc_core"
	  Ports			  [5, 3]
	  Position		  [135, 45, 220, 175]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Vector Length|Output Sample Bit Width|Outpu"
"t Binary Point|Add Latency|Arithmetic Type|Input Bit Width|Input Binary Point"
"|Number of Parallel Streams"
	  MaskStyleString	  "edit,edit,edit,edit,popup(Unsigned|Signed  "
"(2's comp)),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "vlen=@1;n_bits=@2;bin_pt=@3;add_latency=@4;"
"arith_type=&5;BitWidthIn=@6;BinPtIn=@7;streams=@8;"
	  MaskInitialization	  "acc_core_mask;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "vlen|n_bits|bin_pt|add_latency|Unsigned|Bit"
"WidthIn|BinPtIn|streams"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "acc_core"
	    Location		    [130, 301, 906, 709]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 23, 65, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [35, 163, 65, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [35, 193, 65, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [35, 228, 65, 242]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const0"
	      Ports		      [0, 1]
	      Position		      [35, 102, 65, 118]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const1"
	      Ports		      [0, 1]
	      Position		      [35, 133, 65, 147]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "vacc_fifo1"
	      Ports		      [7, 8]
	      Position		      [130, 75, 230, 165]
	      LinkData {
		BlockName		"constant"
		DialogParameters {
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		}
	      }
	      SourceBlock	      "correlator_library/vacc_fifo"
	      SourceType	      "vacc_fifo"
	      ShowPortLabels	      on
	      vlen		      "vlen"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      add_latency	      "add_latency"
	      arith_type	      "Unsigned"
	      BitWidthIn	      "BitWidthIn"
	      BinPtIn		      "BinPtIn"
	      streams		      "streams"
	      stream		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [250, 103, 280, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [250, 123, 280, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [250, 143, 280, 157]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "const0"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "const1"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "vacc_fifo1"
	      SrcPort		      3
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_fifo1"
	      SrcPort		      4
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_fifo1"
	      SrcPort		      8
	      DstBlock		      "empty"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [575, 25, 675, 55]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pocketcorr2_powerb_addr_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [500, 76, 580, 134]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "bin_pt"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ctrl"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 275, 160, 305]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pocketcorr2_powerb_ctrl_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "done"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [660, 225, 760, 255]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pocketcorr2_powerb_done_user_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "freeze_cntr1"
	  Ports			  [1, 2]
	  Position		  [375, 140, 425, 180]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Counter Length (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "CounterBits=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "freeze_cntr1"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [35, 208, 65, 222]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [250, 274, 320, 306]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^CounterBits - 2"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "CounterBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [270, 200, 320, 255]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "CounterBits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1023"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [285, 117, 330, 163]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [300, 38, 350, 72]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [445, 117, 490, 173]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [365, 132, 410, 188]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [185, 232, 230, 288]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational5"
	      Ports		      [2, 1]
	      Position		      [345, 258, 390, 302]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Ports		      [1, 1]
	      Position		      [120, 233, 165, 257]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[72, 372, 493, 522]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [85, 27, 130, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [155, 73, 205, 107]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [240, 31, 320, 109]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [350, 63, 380, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "addr"
	      Position		      [420, 223, 450, 237]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      Position		      [525, 138, 555, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational5"
	      SrcPort		      1
	      Points		      [5, 0; 0, 45; -230, 0]
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -20]
	      Branch {
		Points			[0, -65]
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Counter3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	      Branch {
		Points			[95, 0]
		Branch {
		  Points		  [0, -160]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Counter3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"addr"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Ports			  [1, 1]
	  Position		  [310, 148, 355, 172]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [72, 372, 493, 522]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [85, 27, 130, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [160, 33, 210, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [240, 31, 320, 109]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [350, 63, 380, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [-115, 0; 0, -85]
	  DstBlock		  "acc_core"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [155, 0]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "acc_core"
	  SrcPort		  3
	  Points		  [10, 0; 0, 45]
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [165, 0]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 15; 35, 0]
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      Points		      [0, 45]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [165, 0; 0, 20]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 40; 40, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "acc_core"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "acc_core"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "acc_core"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "acc_core"
	  SrcPort		  2
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr1"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 50]
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_core"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_en"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "acc_core"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "Inverter2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ctrl"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "freeze_cntr1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "done"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [25, 0; 0, 10]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [25, 0; 0, 15]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  Points		  [45, 0; 0, 60]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [25, 0; 0, 20]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "reset"
      Ports		      [1, 1]
      Position		      [1580, 554, 1635, 576]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "ri_to_c"
      Ports		      [2, 1]
      Position		      [675, 215, 705, 255]
      AncestorBlock	      "fft_library/ri_to_c"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "I think cookies are delicious"
      MaskStyleString	      "checkbox"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "likes_cookies=@1;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "on"
      System {
	Name			"ri_to_c"
	Location		[512, 151, 787, 285]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "re"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "im"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [145, 40, 195, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [80, 29, 120, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [80, 79, 120, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "c"
	  Position		  [220, 63, 250, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "im"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "re"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ri_to_c2"
      Ports		      [2, 1]
      Position		      [660, 410, 690, 450]
      AncestorBlock	      "fft_library/ri_to_c"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "I think cookies are delicious"
      MaskStyleString	      "checkbox"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "likes_cookies=@1;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "on"
      System {
	Name			"ri_to_c2"
	Location		[512, 151, 787, 285]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "re"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "im"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [145, 40, 195, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [80, 29, 120, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [80, 79, 120, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "c"
	  Position		  [220, 63, 250, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "im"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "re"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sync"
      Ports		      [1, 1]
      Position		      [1230, 559, 1285, 581]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sync_delay"
      Ports		      [1, 1]
      Position		      [325, 511, 360, 539]
      BackgroundColor	      "magenta"
      LinkData {
	BlockName		"Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "delay_lib/sync_delay"
      SourceType	      ""
      ShowPortLabels	      on
      DelayLen		      "4"
    }
    Block {
      BlockType		      Scope
      Name		      "uncorrelated"
      Ports		      [3]
      Position		      [1125, 497, 1190, 593]
      Location		      [5, 49, 1021, 735]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      Reference
      Name		      "we1"
      Ports		      [1, 1]
      Position		      [1580, 479, 1635, 501]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "xcorr"
      Ports		      [4]
      Position		      [1580, 158, 1635, 257]
      BackgroundColor	      "magenta"
      AncestorBlock	      "correlator_library/vacc"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Vector Length|Output Sample Bit Width|Output Bi"
"nary Point|Add Latency|Arithmetic Type|Input Bit Width|Input Binary Point|Num"
"ber of Parallel Streams"
      MaskStyleString	      "edit,edit,edit,edit,popup(Unsigned|Signed  (2's"
" comp)),edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,"
      MaskVariables	      "vlen=@1;n_bits=@2;bin_pt=@3;add_latency=@4;arit"
"h_type=&5;BitWidthIn=@6;BinPtIn=@7;streams=@8;"
      MaskInitialization      "cursys = gcb;\ndisp(cursys);\n\ncore = [cursys,"
"'/acc_core'];\nif ~strcmp(get_param(core, 'arith_type'), arith_type),\n    se"
"t_param(core, 'arith_type', arith_type);\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "32/2-1|32|0|2|Unsigned|72|20|1"
      MaskTabNameString	      ",,,,,,,"
      System {
	Name			"xcorr"
	Location		[0, 78, 1012, 744]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [20, 53, 50, 67]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [20, 78, 50, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 103, 50, 117]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_en"
	  Position		  [20, 243, 50, 257]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [605, 218, 645, 262]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [15, 275, 45, 305]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [410, 56, 430, 74]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [410, 101, 430, 119]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [385, 251, 405, 269]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "6"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [445, 141, 465, 159]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [410, 191, 430, 209]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [410, 31, 430, 49]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [175, 211, 195, 229]
	  Orientation		  "left"
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [660, 144, 715, 166]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [660, 184, 715, 206]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [660, 104, 715, 126]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [490, 212, 520, 228]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [175, 242, 205, 258]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [540, 228, 585, 272]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [245, 238, 290, 282]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [510, 14, 555, 66]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [5]
	  Position		  [790, 80, 870, 260]
	  Location		  [5, 49, 1021, 733]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  YMin			  "0~0~0~0~0"
	  YMax			  "50~200~4~1~3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [175, 279, 210, 301]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "acc_core"
	  Ports			  [5, 3]
	  Position		  [135, 45, 220, 175]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Vector Length|Output Sample Bit Width|Outpu"
"t Binary Point|Add Latency|Arithmetic Type|Input Bit Width|Input Binary Point"
"|Number of Parallel Streams"
	  MaskStyleString	  "edit,edit,edit,edit,popup(Unsigned|Signed  "
"(2's comp)),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "vlen=@1;n_bits=@2;bin_pt=@3;add_latency=@4;"
"arith_type=&5;BitWidthIn=@6;BinPtIn=@7;streams=@8;"
	  MaskInitialization	  "acc_core_mask;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "vlen|n_bits|bin_pt|add_latency|Unsigned|Bit"
"WidthIn|BinPtIn|streams"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "acc_core"
	    Location		    [130, 301, 906, 709]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 23, 65, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [35, 163, 65, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [35, 193, 65, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [35, 228, 65, 242]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const0"
	      Ports		      [0, 1]
	      Position		      [35, 102, 65, 118]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const1"
	      Ports		      [0, 1]
	      Position		      [35, 133, 65, 147]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "vacc_fifo1"
	      Ports		      [7, 8]
	      Position		      [130, 75, 230, 165]
	      LinkData {
		BlockName		"constant"
		DialogParameters {
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		}
	      }
	      SourceBlock	      "correlator_library/vacc_fifo"
	      SourceType	      "vacc_fifo"
	      ShowPortLabels	      on
	      vlen		      "vlen"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      add_latency	      "add_latency"
	      arith_type	      "Unsigned"
	      BitWidthIn	      "BitWidthIn"
	      BinPtIn		      "BinPtIn"
	      streams		      "streams"
	      stream		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [250, 103, 280, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [250, 123, 280, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [250, 143, 280, 157]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "const0"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "const1"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      DstBlock		      "vacc_fifo1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "vacc_fifo1"
	      SrcPort		      3
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_fifo1"
	      SrcPort		      4
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_fifo1"
	      SrcPort		      8
	      DstBlock		      "empty"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [575, 25, 675, 55]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pocketcorr2_xcorr_addr_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [500, 76, 580, 134]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "bin_pt"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ctrl"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 275, 160, 305]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pocketcorr2_xcorr_ctrl_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "done"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [660, 225, 760, 255]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pocketcorr2_xcorr_done_user_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "freeze_cntr1"
	  Ports			  [1, 2]
	  Position		  [375, 140, 425, 180]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Counter Length (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "CounterBits=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "freeze_cntr1"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [35, 208, 65, 222]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [250, 274, 320, 306]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^CounterBits - 2"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "CounterBits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [270, 200, 320, 255]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "CounterBits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1023"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [285, 117, 330, 163]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [300, 38, 350, 72]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [445, 117, 490, 173]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [365, 132, 410, 188]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [185, 232, 230, 288]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational5"
	      Ports		      [2, 1]
	      Position		      [345, 258, 390, 302]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Ports		      [1, 1]
	      Position		      [120, 233, 165, 257]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[72, 372, 493, 522]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [85, 27, 130, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [155, 73, 205, 107]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [240, 31, 320, 109]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [350, 63, 380, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "addr"
	      Position		      [420, 223, 450, 237]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      Position		      [525, 138, 555, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"addr"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[95, 0]
		Branch {
		  DstBlock		  "Counter3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -160]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -20]
	      Branch {
		DstBlock		"Counter3"
		DstPort			2
	      }
	      Branch {
		Points			[0, -65]
		Branch {
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Relational5"
	      SrcPort		      1
	      Points		      [5, 0; 0, 45; -230, 0]
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Ports			  [1, 1]
	  Position		  [310, 148, 355, 172]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [72, 372, 493, 522]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [85, 27, 130, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [160, 33, 210, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [240, 31, 320, 109]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [350, 63, 380, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [25, 0; 0, 20]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  Points		  [45, 0; 0, 60]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [25, 0; 0, 15]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [25, 0; 0, 10]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "done"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "freeze_cntr1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ctrl"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_en"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Inverter2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "acc_core"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_core"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 50]
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr1"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_core"
	  SrcPort		  2
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "acc_core"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "acc_core"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "acc_core"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 40; 40, 0]
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 15; 35, 0]
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      Points		      [165, 0; 0, 20]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 45]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [165, 0]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_core"
	  SrcPort		  3
	  Points		  [10, 0; 0, 45]
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [155, 0]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [-115, 0; 0, -85]
	  DstBlock		  "acc_core"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "xcorrmult"
      Ports		      [2, 1]
      Position		      [1130, 207, 1180, 258]
      SourceBlock	      "xbsIndex_r3/Mult"
      SourceType	      "Xilinx Multiplier"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "5"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mult_type		      "Parallel"
      oversample	      "2"
      use_embedded	      off
      pipeline		      on
      use_rpm		      on
      placement_style	      "Rectangular Shape"
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "fft_shift_reg"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [25, 0; 0, 265]
      DstBlock		      "adc"
      DstPort		      4
    }
    Line {
      SrcBlock		      "apower"
      SrcPort		      1
      Points		      [30, 0; 0, 30]
      Branch {
	DstBlock		"f0"
	DstPort			1
      }
      Branch {
	DstBlock		"Reinterpret"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "xcorrmult"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, 260]
	DstBlock		"f1"
	DstPort			1
      }
      Branch {
	DstBlock		"Reinterpret1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay16"
      SrcPort		      1
      Points		      [0, 0; 20, 0]
      Branch {
	Points			[95, 0]
	Branch {
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 330]
	  Branch {
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 200]
	    DstBlock		    "reset"
	    DstPort		    1
	  }
	}
      }
      Branch {
	Points			[0, 535]
	DstBlock		"sync"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Step"
      SrcPort		      1
      Points		      [65, 0]
      DstBlock		      "adc"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      Points		      [20, 0; 0, 30]
      DstBlock		      "adc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Counter1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Relational1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Relational1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Relational1"
      SrcPort		      1
      Points		      [75, 0; 0, 10]
      Branch {
	DstBlock		"powera"
	DstPort			2
      }
      Branch {
	Points			[0, 115]
	Branch {
	  Points		  [0, 115]
	  Branch {
	    DstBlock		    "powerb"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "we1"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "xcorr"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	DstBlock		"powerb"
	DstPort			3
      }
      Branch {
	Points			[0, -115]
	Branch {
	  DstBlock		  "xcorr"
	  DstPort		  3
	}
	Branch {
	  Points		  [0, -115]
	  DstBlock		  "powera"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "Relational2"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	Points			[0, 150]
	DstBlock		"accen"
	DstPort			1
      }
      Branch {
	Points			[0, -15]
	Branch {
	  DstBlock		  "powerb"
	  DstPort		  4
	}
	Branch {
	  Points		  [0, -115]
	  Branch {
	    DstBlock		    "xcorr"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -115]
	    DstBlock		    "powera"
	    DstPort		    4
	  }
	}
      }
    }
    Line {
      SrcBlock		      "Counter2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Relational2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      Points		      [5, 0; 0, -30]
      DstBlock		      "Relational2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "f0"
      SrcPort		      1
      Points		      [15, 0; 0, 50]
      DstBlock		      "correlated"
      DstPort		      1
    }
    Line {
      SrcBlock		      "f1"
      SrcPort		      1
      Points		      [120, 0]
      DstBlock		      "correlated"
      DstPort		      2
    }
    Line {
      SrcBlock		      "f4"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "uncorrelated"
      DstPort		      1
    }
    Line {
      SrcBlock		      "f5"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "uncorrelated"
      DstPort		      2
    }
    Line {
      SrcBlock		      "f6"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "uncorrelated"
      DstPort		      3
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      1
      Points		      [75, 0; 0, 35]
      Branch {
	DstBlock		"mixer"
	DstPort			2
      }
      Branch {
	Points			[0, 220]
	DstBlock		"mixer4"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      2
      Points		      [65, 0; 0, 40]
      Branch {
	DstBlock		"mixer"
	DstPort			3
      }
      Branch {
	Points			[0, 220]
	DstBlock		"mixer4"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      1
      Points		      [0, -100]
      DstBlock		      "mixer"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      3
      Points		      [60, 0; 0, 50]
      Branch {
	Points			[15, 0; 0, 15]
	DstBlock		"mixer1"
	DstPort			2
      }
      Branch {
	Points			[0, 240]
	DstBlock		"mixer5"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      4
      Points		      [55, 0; 0, 55]
      Branch {
	Points			[20, 0; 0, 15]
	DstBlock		"mixer1"
	DstPort			3
      }
      Branch {
	Points			[0, 240]
	DstBlock		"mixer5"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      5
      Points		      [50, 0; 0, 85]
      Branch {
	Points			[25, 0; 0, 15]
	DstBlock		"mixer2"
	DstPort			2
      }
      Branch {
	Points			[0, 240]
	DstBlock		"mixer6"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      6
      Points		      [45, 0; 0, 90]
      Branch {
	Points			[30, 0; 0, 15]
	DstBlock		"mixer2"
	DstPort			3
      }
      Branch {
	Points			[0, 240]
	DstBlock		"mixer6"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      2
      Points		      [5, 0; 0, -80]
      DstBlock		      "mixer1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      3
      Points		      [40, 0; 0, -55]
      DstBlock		      "mixer2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      4
      Points		      [50, 0; 0, -35]
      DstBlock		      "mixer3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      5
      DstBlock		      "mixer4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      6
      Points		      [45, 0; 0, 25]
      DstBlock		      "mixer5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      7
      Points		      [45, 0; 0, 50]
      DstBlock		      "mixer6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      8
      Points		      [35, 0; 0, 75]
      DstBlock		      "mixer7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      7
      Points		      [40, 0; 0, 115]
      Branch {
	Points			[35, 0; 0, 15]
	DstBlock		"mixer3"
	DstPort			2
      }
      Branch {
	Points			[0, 245]
	DstBlock		"mixer7"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      8
      Points		      [35, 0; 0, 120]
      Branch {
	Points			[0, 15]
	DstBlock		"mixer3"
	DstPort			3
      }
      Branch {
	Points			[0, 245]
	DstBlock		"mixer7"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      13
      DstBlock		      "sync_delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bpower"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	Points			[25, 0]
	DstBlock		"Reinterpret2"
	DstPort			1
      }
      Branch {
	Points			[0, 220]
	DstBlock		"f7"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "fft_shift_reg"
      SrcPort		      1
      Points		      [205, 0; 0, 160]
      Branch {
	DstBlock		"fft2"
	DstPort			2
      }
      Branch {
	Points			[0, 160]
	DstBlock		"fft1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "fft2"
      SrcPort		      1
      Points		      [95, 0; 0, -130]
      DstBlock		      "Delay16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft1"
      SrcPort		      2
      Points		      [20, 0]
      Branch {
	Points			[0, -50]
	Branch {
	  Points		  [0, -25]
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "xcorrmult"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "bpower"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "bpower"
	  DstPort		  2
	}
      }
      Branch {
	Points			[0, 180]
	DstBlock		"f5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "fft2"
      SrcPort		      2
      Points		      [55, 0]
      Branch {
	DstBlock		"f4"
	DstPort			1
      }
      Branch {
	DstBlock		"c_to_ri"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "fft1"
      SrcPort		      1
      Points		      [5, 0; 0, 260]
      DstBlock		      "f6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync"
      SrcPort		      1
      Points		      [120, 0]
      DstBlock		      "correlated"
      DstPort		      4
    }
    Line {
      SrcBlock		      "f7"
      SrcPort		      1
      Points		      [120, 0]
      DstBlock		      "correlated"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CICireal"
      SrcPort		      2
      DstBlock		      "Slice1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CICiim"
      SrcPort		      2
      Points		      [15, 0]
      DstBlock		      "Slice"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CICqreal"
      SrcPort		      2
      DstBlock		      "Slice2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CICqim"
      SrcPort		      2
      DstBlock		      "Slice3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c2"
      SrcPort		      1
      Points		      [5, 0; 0, 0]
      Branch {
	Points			[0, 125]
	DstBlock		"f8"
	DstPort			1
      }
      Branch {
	Points			[0, -40]
	DstBlock		"pfb_fir1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "ri_to_c"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	Points			[0, 285]
	DstBlock		"f3"
	DstPort			1
      }
      Branch {
	Points			[0, -70]
	DstBlock		"pfb_fir"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "CICireal"
      SrcPort		      1
      Points		      [120, 0]
      Branch {
	DstBlock		"f2"
	DstPort			1
      }
      Branch {
	DstBlock		"pfb_fir"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "f2"
      SrcPort		      1
      Points		      [0, 35]
      DstBlock		      "cic-fft"
      DstPort		      1
    }
    Line {
      SrcBlock		      "f3"
      SrcPort		      1
      Points		      [0, 25]
      DstBlock		      "cic-fft"
      DstPort		      2
    }
    Line {
      SrcBlock		      "f8"
      SrcPort		      1
      Points		      [0, 20]
      DstBlock		      "cic-fft"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      Points		      [-5, 0]
      Branch {
	DstBlock		"fft2"
	DstPort			4
      }
      Branch {
	Points			[0, 160]
	DstBlock		"fft1"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      DstBlock		      "ri_to_c"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "ri_to_c"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      DstBlock		      "ri_to_c2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      DstBlock		      "ri_to_c2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "we1"
      SrcPort		      1
      Points		      [0, 10]
      DstBlock		      "controlsignals"
      DstPort		      1
    }
    Line {
      SrcBlock		      "accen"
      SrcPort		      1
      Points		      [0, -5]
      DstBlock		      "controlsignals"
      DstPort		      2
    }
    Line {
      SrcBlock		      "reset"
      SrcPort		      1
      Points		      [5, 0; 0, -25]
      DstBlock		      "controlsignals"
      DstPort		      3
    }
    Line {
      SrcBlock		      "input"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "controlsignals"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      Points		      [0, -10]
      DstBlock		      "powerb"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret"
      SrcPort		      1
      DstBlock		      "Delay3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret1"
      SrcPort		      1
      DstBlock		      "Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret2"
      SrcPort		      1
      Points		      [100, 0]
      DstBlock		      "Delay1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      Points		      [30, 0]
      Branch {
	Points			[45, 0; 0, -65]
	DstBlock		"xcorr"
	DstPort			1
      }
      Branch {
	Points			[0, 370]
	DstBlock		"input"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      Points		      [0, -5; 100, 0; 0, -120]
      DstBlock		      "powera"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_delay"
      SrcPort		      1
      Points		      [110, 0; 0, -30]
      Branch {
	DstBlock		"CICqim"
	DstPort			1
      }
      Branch {
	Points			[0, -125]
	Branch {
	  DstBlock		  "CICqreal"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -145]
	  Branch {
	    DstBlock		    "CICiim"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -145]
	    DstBlock		    "CICireal"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      1
      Points		      [60, 0; 0, 35]
      DstBlock		      "CICireal"
      DstPort		      2
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      2
      Points		      [0, -10; 50, 0; 0, 170]
      DstBlock		      "CICiim"
      DstPort		      2
    }
    Line {
      SrcBlock		      "mixer1"
      SrcPort		      1
      Points		      [65, 0]
      DstBlock		      "CICireal"
      DstPort		      3
    }
    Line {
      SrcBlock		      "mixer1"
      SrcPort		      2
      Points		      [60, 0; 0, 135]
      DstBlock		      "CICiim"
      DstPort		      3
    }
    Line {
      SrcBlock		      "mixer2"
      SrcPort		      1
      Points		      [65, 0]
      DstBlock		      "CICireal"
      DstPort		      4
    }
    Line {
      SrcBlock		      "mixer2"
      SrcPort		      2
      Points		      [45, 0; 0, 105]
      DstBlock		      "CICiim"
      DstPort		      4
    }
    Line {
      SrcBlock		      "mixer3"
      SrcPort		      1
      Points		      [35, 0; 0, -45]
      DstBlock		      "CICireal"
      DstPort		      5
    }
    Line {
      SrcBlock		      "mixer3"
      SrcPort		      2
      Points		      [40, 0; 0, 80]
      DstBlock		      "CICiim"
      DstPort		      5
    }
    Line {
      SrcBlock		      "mixer4"
      SrcPort		      1
      Points		      [60, 0; 0, 100]
      DstBlock		      "CICqreal"
      DstPort		      2
    }
    Line {
      SrcBlock		      "mixer5"
      SrcPort		      1
      Points		      [50, 0; 0, 65]
      DstBlock		      "CICqreal"
      DstPort		      3
    }
    Line {
      SrcBlock		      "mixer6"
      SrcPort		      1
      Points		      [60, 0; 0, 30]
      DstBlock		      "CICqreal"
      DstPort		      4
    }
    Line {
      SrcBlock		      "mixer7"
      SrcPort		      1
      Points		      [65, 0]
      DstBlock		      "CICqreal"
      DstPort		      5
    }
    Line {
      SrcBlock		      "mixer4"
      SrcPort		      2
      Points		      [35, 0; 0, 210]
      DstBlock		      "CICqim"
      DstPort		      2
    }
    Line {
      SrcBlock		      "mixer5"
      SrcPort		      2
      Points		      [30, 0; 0, 180]
      DstBlock		      "CICqim"
      DstPort		      3
    }
    Line {
      SrcBlock		      "mixer6"
      SrcPort		      2
      Points		      [25, 0; 0, 150]
      DstBlock		      "CICqim"
      DstPort		      4
    }
    Line {
      SrcBlock		      "mixer7"
      SrcPort		      2
      Points		      [20, 0; 0, 120]
      DstBlock		      "CICqim"
      DstPort		      5
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      2
      Points		      [35, 0]
      DstBlock		      "fft1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      1
      Points		      [35, 0]
      DstBlock		      "fft1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CICqreal"
      SrcPort		      1
      Points		      [100, 0; 0, -60]
      DstBlock		      "pfb_fir1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      2
      Points		      [20, 0; 0, 60]
      DstBlock		      "fft2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      1
      Points		      [35, 0]
      DstBlock		      "fft2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sine Wave1"
      SrcPort		      1
      Points		      [30, 0; 0, 90]
      DstBlock		      "adc"
      DstPort		      2
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, -65]
	DstBlock		"apower"
	DstPort			1
      }
      Branch {
	Points			[0, 20]
	DstBlock		"xcorrmult"
	DstPort			1
      }
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    >!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    0"
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"H\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   .@#   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    2     8 "
"   (    !          %    \"     $    4     0         0    %    \"XO<&]C:V5T8V]"
"R<C(O<WES9V5N      X    P    !@    @    $          4    (     0    ,    !    "
"     !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !@    $     "
"    $     8    V+C8V-C<   X   !(    !@    @    $          4    (     0   !@  "
"  !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"    "
" 0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    ! "
"         %    \"     $    !     0         0  $ ,     X    P    !@    @    $  "
"        4    (               !         !          #@   &@$   &    \"     (   "
"      !0    @    !     0    $         !0 $ !,    !    T0   &YG8U]C;VYF:6<    "
"       !S>6YT:&5S:7-?;&%N9W5A9V4 <WEN=&AE<VES7W1O;VP      'AI;&EN>&9A;6EL>0  "
"      !P87)T                    <W!E960                  '1E<W1B96YC:        "
"     !P86-K86=E                9&ER96-T;W)Y             '-Y<V-L:U]P97)I;V0   "
"    !C;&]C:U]L;V,                       X   #H    !@    @    \"          4   "
" (     0    $    !          4 !  5     0   \"H   !I;F-L=61E7V-L;V-K=W)A<'!E<@"
"!I;F-L=61E7V-F                       .    .     8    (    !@         %    \" "
"    $    !     0         )    \"            / _#@   #@    &    \"     8      "
"   !0    @    !     0    $         \"0    @               X    P    !@    @  "
"  $          4    (     0    0    !         !  ! !62$1,#@   #     &    \"    "
" 0         !0    @    !     P    $         $  # %A35  .    .     8    (    ! "
"         %    \"     $    (     0         0    \"    %9I<G1E>#)0#@   #@    & "
"   \"     0         !0    @    !    !P    $         $     <   !X8S)V<#4P  X  "
"  P    !@    @    $          4    (     0    (    !         !   @ M-P  #@   #"
"     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    . "
"    8    (    !          %    \"     $    &     0         0    !@   &9F,3$U,@"
"  #@   $@    &    \"     0         !0    @    !    %     $         $    !0   "
" N+W!O8VME=&-O<G(R+W-Y<V=E;@     .    .     8    (    !          %    \"     "
"$    &     0         0    !@   #8N-C8V-P  #@   #     &    \"     0         !0"
"    @               $         $          .    $ T   8    (     @         %   "
" \"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL871"
"I;VX #@    @$   &    \"     (         !0    @    !     0    $         !0 $ !,"
"    !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?"
"<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0  "
"            &1E<')E8V%T961?8V]N=')O;      .    .     8    (    !          %  "
"  \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (  "
"       !0    @    !     0    $         !0 $  <    !    #@   &ME>7,   !V86QU97"
",    .    N     8    (     0         %    \"     $    \"     0         .    0"
"     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!"
".971L:7-T       .    0     8    (    !          %    \"     $    +     0     "
"    0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0         %    \" "
"    $    \"     0         .    .     8    (    !          %    \"     $    ' "
"    0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @  "
"  !    !P    $         $     <   !T87)G970R  X    P    !@    @    $          "
"4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0"
"    @    !     P    $         $  # &]F9@ .    2     8    (    !          %   "
" \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !"
"(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D"
":6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P  "
"  $         $  # &]F9@ .    J @   8    (     @         %    \"     $    !    "
" 0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #H P  !@    @    "
"\"          4    (     0    $    !          4 !  0     0   ,    !X:6QI;GAF86U"
"I;'D     <&%R=                '-P965D              !P86-K86=E            <WEN"
"=&AE<VES7W1O;VP  &1I<F5C=&]R>0        !T97-T8F5N8V@         <WES8VQK7W!E<FEO9"
"    &-O<F5?9V5N97)A=&EO;@!R=6Y?8V]R96=E;@      979A;%]F:65L9        &-L;V-K7V"
"QO8P         .    .     8    (    !          %    \"     $    (     0        "
" 0    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P   "
" $         $     <   !X8S)V<#4P  X    P    !@    @    $          4    (     0"
"    (    !         !   @ M-P  #@   #@    &    \"     0         !0    @    !  "
"  !@    $         $     8   !F9C$Q-3(   X    P    !@    @    $          4    "
"(     0    ,    !         !   P!84U0 #@   $@    &    \"     0         !0    @"
"    !    %     $         $    !0    N+W!O8VME=&-O<G(R+W-Y<V=E;@     .    ,   "
"  8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    "
"!@    @    $          4    (     0    8    !         !     &    -BXV-C8W   . "
"   2     8    (    !          %    \"     $    8     0         0    &    $%C8"
"V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0   "
" ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     "
"0    $         $  ! #     .    ,     8    (    !          %    \"            "
"    0         0          X   !H!   !@    @    \"          4    (     0    $  "
"  !          4 !  3     0   -$   !N9V-?8V]N9FEG            <WEN=&AE<VES7VQA;F"
"=U86=E '-Y;G1H97-I<U]T;V]L      !X:6QI;GAF86UI;'D         <&%R=              "
"      '-P965D                  !T97-T8F5N8V@             <&%C:V%G90          "
"     &1I<F5C=&]R>0            !S>7-C;&M?<&5R:6]D        8VQO8VM?;&]C         "
"              .    Z     8    (     @         %    \"     $    !     0       "
"  %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D95]C9@            "
"          #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @           #P/PX    X    !@    @    &          4    (     0    $    !  "
"        D    (               .    ,     8    (    !          %    \"     $   "
" $     0         0  0 5DA$3 X    P    !@    @    $          4    (     0    ,"
"    !         !   P!84U0 #@   #@    &    \"     0         !0    @    !    \" "
"    $         $     @   !6:7)T97@R4 X    X    !@    @    $          4    (   "
"  0    <    !         !     '    >&,R=G U,  .    ,     8    (    !          %"
"    \"     $    \"     0         0  ( +3<   X    P    !@    @    $          4"
"    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0 "
"   @    !    !@    $         $     8   !F9C$Q-3(   X   !(    !@    @    $    "
"      4    (     0   !0    !         !     4    +B]P;V-K971C;W)R,B]S>7-G96X  "
"   #@   #@    &    \"     0         !0    @    !    !@    $         $     8  "
"  V+C8V-C<   X    P    !@    @    $          4    (               !         !"
"          "
  }
}
