// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/10/2015 23:46:42"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module synthesizer (
	CLOCK2_50,
	CLOCK_50,
	EXT_CLOCK,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDG,
	LEDR,
	UART_TXD,
	UART_RXD,
	IRDA_TXD,
	IRDA_RXD,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLK,
	DRAM_CKE,
	FL_DQ,
	FL_ADDR,
	FL_WE_N,
	FL_RST_N,
	FL_OE_N,
	FL_CE_N,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_OE_N,
	OTG_DATA,
	OTG_ADDR,
	OTG_CS_N,
	OTG_RD_N,
	OTG_WR_N,
	OTG_RST_N,
	OTG_FSPEED,
	OTG_LSPEED,
	OTG_INT0,
	OTG_INT1,
	OTG_DREQ0,
	OTG_DREQ1,
	OTG_DACK0_N,
	OTG_DACK1_N,
	LCD_DATA,
	LCD_ON,
	LCD_BLON,
	LCD_RW,
	LCD_EN,
	LCD_RS,
	SD_DAT,
	SD_DAT3,
	SD_CMD,
	SD_CLK,
	I2C_SDAT,
	I2C_SCLK,
	PS2_DAT,
	PS2_CLK,
	TDI,
	TCK,
	TCS,
	TDO,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	ENET_DATA,
	ENET_CMD,
	ENET_CS_N,
	ENET_WR_N,
	ENET_RD_N,
	ENET_RST_N,
	ENET_INT,
	ENET_CLK,
	AUD_ADCLRCK,
	AUD_ADCDAT,
	AUD_DACLRCK,
	AUD_DACDAT,
	AUD_BCLK,
	AUD_XCK,
	TD_DATA,
	TD_HS,
	TD_VS,
	TD_RESET,
	GPIO_0,
	GPIO_1);
input 	CLOCK2_50;
input 	CLOCK_50;
input 	EXT_CLOCK;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
output 	UART_TXD;
input 	UART_RXD;
output 	IRDA_TXD;
input 	IRDA_RXD;
inout 	[15:0] DRAM_DQ;
output 	[11:0] DRAM_ADDR;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_BA_0;
output 	DRAM_BA_1;
output 	DRAM_CLK;
output 	DRAM_CKE;
inout 	[7:0] FL_DQ;
output 	[21:0] FL_ADDR;
output 	FL_WE_N;
output 	FL_RST_N;
output 	FL_OE_N;
output 	FL_CE_N;
inout 	[15:0] SRAM_DQ;
output 	[17:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
inout 	[15:0] OTG_DATA;
output 	[1:0] OTG_ADDR;
output 	OTG_CS_N;
output 	OTG_RD_N;
output 	OTG_WR_N;
output 	OTG_RST_N;
output 	OTG_FSPEED;
output 	OTG_LSPEED;
input 	OTG_INT0;
input 	OTG_INT1;
input 	OTG_DREQ0;
input 	OTG_DREQ1;
output 	OTG_DACK0_N;
output 	OTG_DACK1_N;
inout 	[7:0] LCD_DATA;
output 	LCD_ON;
output 	LCD_BLON;
output 	LCD_RW;
output 	LCD_EN;
output 	LCD_RS;
inout 	SD_DAT;
inout 	SD_DAT3;
inout 	SD_CMD;
output 	SD_CLK;
inout 	I2C_SDAT;
output 	I2C_SCLK;
input 	PS2_DAT;
input 	PS2_CLK;
input 	TDI;
input 	TCK;
input 	TCS;
output 	TDO;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
inout 	[15:0] ENET_DATA;
output 	ENET_CMD;
output 	ENET_CS_N;
output 	ENET_WR_N;
output 	ENET_RD_N;
output 	ENET_RST_N;
input 	ENET_INT;
output 	ENET_CLK;
inout 	AUD_ADCLRCK;
input 	AUD_ADCDAT;
inout 	AUD_DACLRCK;
output 	AUD_DACDAT;
inout 	AUD_BCLK;
output 	AUD_XCK;
input 	[7:0] TD_DATA;
input 	TD_HS;
input 	TD_VS;
output 	TD_RESET;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

// Design Ports Information
// EXT_CLOCK	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA_0	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA_1	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[0]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[1]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[8]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[11]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[12]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[13]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[14]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[16]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[17]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[20]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[21]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_WE_N	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RST_N	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_OE_N	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_CE_N	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RD_N	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_WR_N	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_FSPEED	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_LSPEED	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_INT0	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_INT1	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DREQ0	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DREQ1	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DACK0_N	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DACK1_N	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CLK	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TDI	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TCK	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TCS	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TDO	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_CMD	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_CS_N	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_WR_N	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_RD_N	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_RST_N	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_INT	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_CLK	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_VS	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_DAT3	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CMD	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[0]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[3]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[5]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[6]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET_DATA[0]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[1]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[2]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[4]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[5]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[7]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[8]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[9]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[10]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[11]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[12]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[13]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[14]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_DATA[15]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[0]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE2_TOP_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \p1|altpll_component|_clk0 ;
wire \p1|altpll_component|pll~CLK3 ;
wire \p1|altpll_component|pll~CLK4 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a15 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a14 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a13 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a12 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a11 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a10 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a9 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a8 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a7 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a6 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a2 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a15 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a14 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a13 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a12 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a11 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a10 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a9 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a8 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a5 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a4 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a3 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a1 ;
wire \u4|AUD_outL[5]~26_combout ;
wire \u4|AUD_outL[6]~28_combout ;
wire \u4|AUD_outL[7]~31 ;
wire \u4|AUD_outL[8]~33 ;
wire \u4|AUD_outL[8]~32_combout ;
wire \u4|AUD_outL[9]~35 ;
wire \u4|AUD_outL[9]~34_combout ;
wire \u4|AUD_outL[10]~37 ;
wire \u4|AUD_outL[10]~36_combout ;
wire \u4|AUD_outL[11]~39 ;
wire \u4|AUD_outL[11]~38_combout ;
wire \u4|AUD_outL[12]~41 ;
wire \u4|AUD_outL[12]~40_combout ;
wire \u4|AUD_outL[13]~43 ;
wire \u4|AUD_outL[13]~42_combout ;
wire \u4|AUD_outL[14]~45 ;
wire \u4|AUD_outL[14]~44_combout ;
wire \u4|AUD_outL[15]~46_combout ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a15 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a13 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a12 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a10 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a7 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a6 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a5 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a3 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a2 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a1 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a15 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a14 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a11 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a9 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a8 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a4 ;
wire \u4|AUD_outR[1]~18_combout ;
wire \u4|AUD_outR[4]~24_combout ;
wire \u4|AUD_outR[6]~28_combout ;
wire \u4|AUD_outR[7]~30_combout ;
wire \u4|AUD_outR[8]~32_combout ;
wire \u4|AUD_outR[10]~36_combout ;
wire \u4|AUD_outR[13]~42_combout ;
wire \u4|AUD_outR[14]~45 ;
wire \u4|AUD_outR[15]~46_combout ;
wire \u3|mI2C_CLK_DIV[6]~28_combout ;
wire \u3|mI2C_CLK_DIV[14]~45 ;
wire \u3|mI2C_CLK_DIV[15]~46_combout ;
wire \u4|LRCK_1X_DIV[6]~21_combout ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Cont[16]~49_combout ;
wire \DDS_accum[18]~26_combout ;
wire \DDS_accum[20]~30_combout ;
wire \DDS_accum[22]~34_combout ;
wire \DDS_accum2[18]~26_combout ;
wire \DDS_accum2[20]~30_combout ;
wire \DDS_accum2[22]~34_combout ;
wire \u4|Mux1~2_combout ;
wire \u4|Mux1~3_combout ;
wire \u4|Mux1~4_combout ;
wire \u4|Mux1~5_combout ;
wire \u4|Mux1~6_combout ;
wire \u3|LessThan0~3_combout ;
wire \u3|mSetup_ST.0001~q ;
wire \r0|Equal0~3_combout ;
wire \u3|Selector2~0_combout ;
wire \r0|Cont[0]~57_combout ;
wire \save|s_address~q ;
wire \u4|BCK_DIV~2_combout ;
wire \u3|u0|Mux0~7_combout ;
wire \u3|u0|Mux0~9_combout ;
wire \u3|u0|Selector4~0_combout ;
wire \save|S~q ;
wire \save|s_address~0_combout ;
wire \save|S~0_combout ;
wire \u3|WideOr7~0_combout ;
wire \u3|LUT_DATA~0_combout ;
wire \EXT_CLOCK~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \UART_RXD~input_o ;
wire \IRDA_RXD~input_o ;
wire \OTG_INT0~input_o ;
wire \OTG_INT1~input_o ;
wire \OTG_DREQ0~input_o ;
wire \OTG_DREQ1~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_CLK~input_o ;
wire \TDI~input_o ;
wire \TCK~input_o ;
wire \TCS~input_o ;
wire \ENET_INT~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \SD_DAT3~input_o ;
wire \SD_CMD~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \FL_DQ[0]~input_o ;
wire \FL_DQ[1]~input_o ;
wire \FL_DQ[2]~input_o ;
wire \FL_DQ[3]~input_o ;
wire \FL_DQ[4]~input_o ;
wire \FL_DQ[5]~input_o ;
wire \FL_DQ[6]~input_o ;
wire \FL_DQ[7]~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \OTG_DATA[0]~input_o ;
wire \OTG_DATA[1]~input_o ;
wire \OTG_DATA[2]~input_o ;
wire \OTG_DATA[3]~input_o ;
wire \OTG_DATA[4]~input_o ;
wire \OTG_DATA[5]~input_o ;
wire \OTG_DATA[6]~input_o ;
wire \OTG_DATA[7]~input_o ;
wire \OTG_DATA[8]~input_o ;
wire \OTG_DATA[9]~input_o ;
wire \OTG_DATA[10]~input_o ;
wire \OTG_DATA[11]~input_o ;
wire \OTG_DATA[12]~input_o ;
wire \OTG_DATA[13]~input_o ;
wire \OTG_DATA[14]~input_o ;
wire \OTG_DATA[15]~input_o ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \SD_DAT~input_o ;
wire \I2C_SDAT~input_o ;
wire \ENET_DATA[0]~input_o ;
wire \ENET_DATA[1]~input_o ;
wire \ENET_DATA[2]~input_o ;
wire \ENET_DATA[3]~input_o ;
wire \ENET_DATA[4]~input_o ;
wire \ENET_DATA[5]~input_o ;
wire \ENET_DATA[6]~input_o ;
wire \ENET_DATA[7]~input_o ;
wire \ENET_DATA[8]~input_o ;
wire \ENET_DATA[9]~input_o ;
wire \ENET_DATA[10]~input_o ;
wire \ENET_DATA[11]~input_o ;
wire \ENET_DATA[12]~input_o ;
wire \ENET_DATA[13]~input_o ;
wire \ENET_DATA[14]~input_o ;
wire \ENET_DATA[15]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \SW[10]~input_o ;
wire \SW[9]~input_o ;
wire \SW[7]~input_o ;
wire \SW[5]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[11]~input_o ;
wire \SW[13]~input_o ;
wire \KEY[3]~input_o ;
wire \u4|LRCK_1X~clkctrl_outclk ;
wire \u4|oAUD_BCK~clkctrl_outclk ;
wire \u3|u0|SD[9]~feeder_combout ;
wire \u3|mI2C_CLK_DIV[0]~16_combout ;
wire \KEY[0]~input_o ;
wire \u3|mI2C_CLK_DIV[0]~17 ;
wire \u3|mI2C_CLK_DIV[1]~18_combout ;
wire \u3|mI2C_CLK_DIV[1]~19 ;
wire \u3|mI2C_CLK_DIV[2]~20_combout ;
wire \u3|mI2C_CLK_DIV[2]~21 ;
wire \u3|mI2C_CLK_DIV[3]~23 ;
wire \u3|mI2C_CLK_DIV[4]~24_combout ;
wire \u3|mI2C_CLK_DIV[4]~25 ;
wire \u3|mI2C_CLK_DIV[5]~27 ;
wire \u3|mI2C_CLK_DIV[6]~29 ;
wire \u3|mI2C_CLK_DIV[7]~30_combout ;
wire \u3|mI2C_CLK_DIV[7]~31 ;
wire \u3|mI2C_CLK_DIV[8]~32_combout ;
wire \u3|mI2C_CLK_DIV[8]~33 ;
wire \u3|mI2C_CLK_DIV[9]~34_combout ;
wire \u3|mI2C_CLK_DIV[9]~35 ;
wire \u3|mI2C_CLK_DIV[10]~36_combout ;
wire \u3|mI2C_CLK_DIV[10]~37 ;
wire \u3|mI2C_CLK_DIV[11]~38_combout ;
wire \u3|mI2C_CLK_DIV[11]~39 ;
wire \u3|mI2C_CLK_DIV[12]~40_combout ;
wire \u3|mI2C_CLK_DIV[12]~41 ;
wire \u3|mI2C_CLK_DIV[13]~42_combout ;
wire \u3|mI2C_CLK_DIV[13]~43 ;
wire \u3|mI2C_CLK_DIV[14]~44_combout ;
wire \u3|LessThan0~0_combout ;
wire \u3|mI2C_CLK_DIV[5]~26_combout ;
wire \u3|mI2C_CLK_DIV[3]~22_combout ;
wire \u3|LessThan0~1_combout ;
wire \u3|LessThan0~2_combout ;
wire \u3|LessThan0~4_combout ;
wire \u3|mI2C_CTRL_CLK~0_combout ;
wire \u3|mI2C_CTRL_CLK~q ;
wire \u3|mI2C_CTRL_CLK~clkctrl_outclk ;
wire \u3|u0|SD_COUNTER[0]~6_combout ;
wire \u3|u0|SD_COUNTER[2]~13 ;
wire \u3|u0|SD_COUNTER[3]~15 ;
wire \u3|u0|SD_COUNTER[4]~17 ;
wire \u3|u0|SD_COUNTER[5]~18_combout ;
wire \u3|u0|SD_COUNTER[3]~14_combout ;
wire \u3|u0|SD_COUNTER[2]~8_combout ;
wire \u3|u0|SD_COUNTER[2]~9_combout ;
wire \u3|u0|SD_COUNTER[4]~16_combout ;
wire \u3|u0|Selector1~0_combout ;
wire \u3|u0|END~0_combout ;
wire \u3|u0|END~1_combout ;
wire \u3|u0|END~q ;
wire \u3|u0|SD_COUNTER[1]~10_combout ;
wire \u3|u0|ACK3~0_combout ;
wire \u3|u0|ACK3~1_combout ;
wire \u3|u0|ACK3~2_combout ;
wire \u3|u0|ACK3~q ;
wire \u3|u0|ACK1~0_combout ;
wire \u3|u0|ACK1~1_combout ;
wire \u3|u0|ACK1~q ;
wire \u3|u0|ACK2~0_combout ;
wire \u3|u0|ACK2~1_combout ;
wire \u3|u0|ACK2~2_combout ;
wire \u3|u0|ACK2~q ;
wire \u3|mSetup_ST~12_combout ;
wire \u3|mSetup_ST~13_combout ;
wire \u3|LUT_INDEX[0]~5_combout ;
wire \u3|LUT_INDEX[1]~7 ;
wire \u3|LUT_INDEX[2]~9_combout ;
wire \u3|LUT_INDEX[4]~14 ;
wire \u3|LUT_INDEX[5]~15_combout ;
wire \u3|LUT_INDEX[3]~11_combout ;
wire \u3|LessThan1~0_combout ;
wire \u3|LUT_INDEX[5]~8_combout ;
wire \u3|LUT_INDEX[2]~10 ;
wire \u3|LUT_INDEX[3]~12 ;
wire \u3|LUT_INDEX[4]~13_combout ;
wire \u3|LessThan1~1_combout ;
wire \u3|mSetup_ST.0010~q ;
wire \u3|Selector0~0_combout ;
wire \u3|mI2C_GO~q ;
wire \u3|u0|SD_COUNTER[0]~7 ;
wire \u3|u0|SD_COUNTER[1]~11 ;
wire \u3|u0|SD_COUNTER[2]~12_combout ;
wire \u3|u0|Mux0~0_combout ;
wire \u3|u0|Mux0~10_combout ;
wire \u3|LUT_INDEX[1]~6_combout ;
wire \u3|LessThan2~0_combout ;
wire \u3|LessThan2~1_combout ;
wire \u3|Selector1~0_combout ;
wire \u3|mSetup_ST.0000~q ;
wire \u3|mI2C_DATA[22]~0_combout ;
wire \u3|mI2C_DATA[22]~1_combout ;
wire \u3|u0|SD[22]~0_combout ;
wire \u3|u0|SD[22]~1_combout ;
wire \u3|WideOr1~0_combout ;
wire \u3|u0|Mux0~11_combout ;
wire \u3|mI2C_DATA[22]~2_combout ;
wire \u3|u0|Mux0~12_combout ;
wire \u3|u0|Mux0~13_combout ;
wire \u3|WideOr16~0_combout ;
wire \u3|WideOr14~0_combout ;
wire \u3|u0|Mux0~1_combout ;
wire \u3|u0|Mux0~2_combout ;
wire \u3|WideOr18~0_combout ;
wire \u3|u0|Mux0~3_combout ;
wire \u3|WideOr10~0_combout ;
wire \u3|u0|SD[4]~feeder_combout ;
wire \u3|WideOr12~0_combout ;
wire \u3|WideOr5~0_combout ;
wire \u3|u0|SD[10]~feeder_combout ;
wire \u3|WideOr3~0_combout ;
wire \u3|u0|Mux0~4_combout ;
wire \u3|u0|Mux0~5_combout ;
wire \u3|u0|Mux0~6_combout ;
wire \u3|u0|Mux0~8_combout ;
wire \u3|u0|Mux0~14_combout ;
wire \u3|u0|Mux0~15_combout ;
wire \u3|u0|SDO~q ;
wire \CLOCK2_50~input_o ;
wire \p1|altpll_component|pll~FBOUT ;
wire \p1|altpll_component|_clk1 ;
wire \p1|altpll_component|_clk1~clkctrl_outclk ;
wire \u4|LRCK_1X_DIV[0]~9_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~feeder_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|Equal0~6_wirecell_combout ;
wire \r0|oRESET~q ;
wire \u4|LRCK_1X_DIV[4]~18 ;
wire \u4|LRCK_1X_DIV[5]~19_combout ;
wire \u4|LRCK_1X_DIV[5]~20 ;
wire \u4|LRCK_1X_DIV[6]~22 ;
wire \u4|LRCK_1X_DIV[7]~23_combout ;
wire \u4|LRCK_1X_DIV[7]~24 ;
wire \u4|LRCK_1X_DIV[8]~25_combout ;
wire \u4|LessThan1~2_combout ;
wire \u4|LRCK_1X_DIV[0]~10 ;
wire \u4|LRCK_1X_DIV[1]~11_combout ;
wire \u4|LRCK_1X_DIV[1]~12 ;
wire \u4|LRCK_1X_DIV[2]~13_combout ;
wire \u4|LRCK_1X_DIV[2]~14 ;
wire \u4|LRCK_1X_DIV[3]~15_combout ;
wire \u4|LRCK_1X_DIV[3]~16 ;
wire \u4|LRCK_1X_DIV[4]~17_combout ;
wire \u4|LessThan1~0_combout ;
wire \u4|LessThan1~1_combout ;
wire \u4|LRCK_1X~0_combout ;
wire \u4|LRCK_1X~q ;
wire \u4|BCK_DIV~0_combout ;
wire \u4|BCK_DIV~1_combout ;
wire \u4|oAUD_BCK~0_combout ;
wire \u4|oAUD_BCK~q ;
wire \u3|u0|SCLK~0_combout ;
wire \u3|u0|SCLK~1_combout ;
wire \u3|u0|SCLK~2_combout ;
wire \u3|u0|SCLK~3_combout ;
wire \u3|u0|SCLK~q ;
wire \u3|u0|I2C_SCLK~0_combout ;
wire \u3|u0|I2C_SCLK~1_combout ;
wire \u3|u0|I2C_SCLK~2_combout ;
wire \p1|altpll_component|_clk2 ;
wire \p1|altpll_component|_clk2~clkctrl_outclk ;
wire \u4|SEL_Cont[0]~3_combout ;
wire \u4|SEL_Cont[1]~0_combout ;
wire \u4|SEL_Cont[2]~2_combout ;
wire \u4|SEL_Cont[3]~1_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \DDS_accum2[14]~18_combout ;
wire \DDS_accum2[14]~19 ;
wire \DDS_accum2[15]~20_combout ;
wire \DDS_accum2[15]~21 ;
wire \DDS_accum2[16]~22_combout ;
wire \DDS_accum2[16]~23 ;
wire \DDS_accum2[17]~24_combout ;
wire \DDS_accum2[17]~25 ;
wire \DDS_accum2[18]~27 ;
wire \DDS_accum2[19]~28_combout ;
wire \DDS_accum2[19]~29 ;
wire \DDS_accum2[20]~31 ;
wire \DDS_accum2[21]~32_combout ;
wire \DDS_accum2[21]~33 ;
wire \DDS_accum2[22]~35 ;
wire \DDS_accum2[23]~36_combout ;
wire \DDS_accum2[23]~37 ;
wire \DDS_accum2[24]~38_combout ;
wire \DDS_accum2[24]~39 ;
wire \DDS_accum2[25]~40_combout ;
wire \DDS_accum2[25]~41 ;
wire \DDS_accum2[26]~42_combout ;
wire \DDS_accum2[26]~43 ;
wire \DDS_accum2[27]~44_combout ;
wire \DDS_accum2[27]~45 ;
wire \DDS_accum2[28]~46_combout ;
wire \DDS_accum2[28]~47 ;
wire \DDS_accum2[29]~48_combout ;
wire \DDS_accum2[29]~49 ;
wire \DDS_accum2[30]~50_combout ;
wire \DDS_accum2[30]~_wirecell_combout ;
wire \DDS_accum2[30]~51 ;
wire \DDS_accum2[31]~52_combout ;
wire \Add5~0_combout ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a7 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a6 ;
wire \SW[8]~input_o ;
wire \SW[6]~input_o ;
wire \SW[4]~input_o ;
wire \DDS_accum[14]~18_combout ;
wire \DDS_accum[14]~19 ;
wire \DDS_accum[15]~20_combout ;
wire \DDS_accum[15]~21 ;
wire \DDS_accum[16]~22_combout ;
wire \DDS_accum[16]~23 ;
wire \DDS_accum[17]~24_combout ;
wire \DDS_accum[17]~25 ;
wire \DDS_accum[18]~27 ;
wire \DDS_accum[19]~28_combout ;
wire \DDS_accum[19]~29 ;
wire \DDS_accum[20]~31 ;
wire \DDS_accum[21]~32_combout ;
wire \DDS_accum[21]~33 ;
wire \DDS_accum[22]~35 ;
wire \DDS_accum[23]~36_combout ;
wire \DDS_accum[23]~37 ;
wire \DDS_accum[24]~38_combout ;
wire \DDS_accum[24]~39 ;
wire \DDS_accum[25]~40_combout ;
wire \SW[12]~input_o ;
wire \DDS_accum[25]~41 ;
wire \DDS_accum[26]~42_combout ;
wire \DDS_accum[26]~43 ;
wire \DDS_accum[27]~44_combout ;
wire \SW[14]~input_o ;
wire \DDS_accum[27]~45 ;
wire \DDS_accum[28]~46_combout ;
wire \SW[15]~input_o ;
wire \DDS_accum[28]~47 ;
wire \DDS_accum[29]~48_combout ;
wire \SW[16]~input_o ;
wire \DDS_accum[29]~49 ;
wire \DDS_accum[30]~50_combout ;
wire \DDS_accum[30]~_wirecell_combout ;
wire \SW[17]~input_o ;
wire \DDS_accum[30]~51 ;
wire \DDS_accum[31]~52_combout ;
wire \Add4~0_combout ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a5 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a4 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a3 ;
wire \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a2 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a1 ;
wire \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \u4|AUD_outL[0]~17 ;
wire \u4|AUD_outL[1]~19 ;
wire \u4|AUD_outL[2]~21 ;
wire \u4|AUD_outL[3]~23 ;
wire \u4|AUD_outL[4]~25 ;
wire \u4|AUD_outL[5]~27 ;
wire \u4|AUD_outL[6]~29 ;
wire \u4|AUD_outL[7]~30_combout ;
wire \u4|Mux1~0_combout ;
wire \u4|AUD_outL[4]~24_combout ;
wire \u4|Mux1~1_combout ;
wire \u4|AUD_outL[3]~22_combout ;
wire \u4|AUD_outL[2]~20_combout ;
wire \u4|Mux1~7_combout ;
wire \u4|AUD_outL[0]~16_combout ;
wire \u4|AUD_outL[1]~18_combout ;
wire \u4|Mux1~8_combout ;
wire \u4|Mux1~9_combout ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \u4|AUD_outR[0]~16_combout ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a12 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a11 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a10 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a9 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a8 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a7 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a6 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a5 ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a4 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a3 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a2 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a1 ;
wire \u4|AUD_outR[0]~17 ;
wire \u4|AUD_outR[1]~19 ;
wire \u4|AUD_outR[2]~21 ;
wire \u4|AUD_outR[3]~23 ;
wire \u4|AUD_outR[4]~25 ;
wire \u4|AUD_outR[5]~27 ;
wire \u4|AUD_outR[6]~29 ;
wire \u4|AUD_outR[7]~31 ;
wire \u4|AUD_outR[8]~33 ;
wire \u4|AUD_outR[9]~35 ;
wire \u4|AUD_outR[10]~37 ;
wire \u4|AUD_outR[11]~39 ;
wire \u4|AUD_outR[12]~40_combout ;
wire \u4|Mux1~17_combout ;
wire \u4|Mux1~18_combout ;
wire \u4|AUD_outR[9]~34_combout ;
wire \u4|AUD_outR[5]~26_combout ;
wire \u4|Mux1~10_combout ;
wire \u4|Mux1~11_combout ;
wire \u4|AUD_outR[2]~20_combout ;
wire \sineTable|Ram0_rtl_0|auto_generated|ram_block1a14 ;
wire \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a13 ;
wire \u4|AUD_outR[12]~41 ;
wire \u4|AUD_outR[13]~43 ;
wire \u4|AUD_outR[14]~44_combout ;
wire \u4|Mux1~12_combout ;
wire \u4|Mux1~13_combout ;
wire \u4|AUD_outR[3]~22_combout ;
wire \u4|AUD_outR[11]~38_combout ;
wire \u4|Mux1~14_combout ;
wire \u4|Mux1~15_combout ;
wire \u4|Mux1~16_combout ;
wire \u4|Mux1~19_combout ;
wire \u4|Mux1~20_combout ;
wire [31:0] DDS_accum2;
wire [31:0] DDS_accum;
wire [19:0] \r0|Cont ;
wire [23:0] \u3|mI2C_DATA ;
wire [15:0] \u3|mI2C_CLK_DIV ;
wire [5:0] \u3|LUT_INDEX ;
wire [5:0] \u3|u0|SD_COUNTER ;
wire [23:0] \u3|u0|SD ;
wire [3:0] \u4|SEL_Cont ;
wire [8:0] \u4|LRCK_1X_DIV ;
wire [3:0] \u4|BCK_DIV ;
wire [15:0] \u4|AUD_outR ;
wire [15:0] \u4|AUD_outL ;

wire [4:0] \p1|altpll_component|pll_CLK_bus ;
wire [17:0] \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \p1|altpll_component|_clk0  = \p1|altpll_component|pll_CLK_bus [0];
assign \p1|altpll_component|_clk1  = \p1|altpll_component|pll_CLK_bus [1];
assign \p1|altpll_component|_clk2  = \p1|altpll_component|pll_CLK_bus [2];
assign \p1|altpll_component|pll~CLK3  = \p1|altpll_component|pll_CLK_bus [3];
assign \p1|altpll_component|pll~CLK4  = \p1|altpll_component|pll_CLK_bus [4];

assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a1  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a2  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a3  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a4  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a5  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a6  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a7  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a8  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a9  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a10  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a11  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a12  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a13  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a14  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a15  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a1  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a2  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a3  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a4  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a5  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a6  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a7  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a8  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a9  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a10  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a11  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a12  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a13  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a14  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a15  = \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a1  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a2  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a3  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a4  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a5  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a6  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a7  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a8  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a9  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a10  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a11  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a12  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a13  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a14  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \sineTable|Ram0_rtl_0|auto_generated|ram_block1a15  = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a1  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a2  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a3  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a4  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a5  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a6  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a7  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a8  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a9  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a10  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a11  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a12  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a13  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a14  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a15  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: FF_X105_Y4_N11
dffeas \u4|AUD_outL[5] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[5] .is_wysiwyg = "true";
defparam \u4|AUD_outL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N13
dffeas \u4|AUD_outL[6] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[6] .is_wysiwyg = "true";
defparam \u4|AUD_outL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N21
dffeas \u4|AUD_outL[10] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[10] .is_wysiwyg = "true";
defparam \u4|AUD_outL[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N19
dffeas \u4|AUD_outL[9] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[9] .is_wysiwyg = "true";
defparam \u4|AUD_outL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N23
dffeas \u4|AUD_outL[11] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[11] .is_wysiwyg = "true";
defparam \u4|AUD_outL[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N17
dffeas \u4|AUD_outL[8] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[8] .is_wysiwyg = "true";
defparam \u4|AUD_outL[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N29
dffeas \u4|AUD_outL[14] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[14] .is_wysiwyg = "true";
defparam \u4|AUD_outL[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N27
dffeas \u4|AUD_outL[13] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[13] .is_wysiwyg = "true";
defparam \u4|AUD_outL[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N31
dffeas \u4|AUD_outL[15] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[15] .is_wysiwyg = "true";
defparam \u4|AUD_outL[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N25
dffeas \u4|AUD_outL[12] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[12] .is_wysiwyg = "true";
defparam \u4|AUD_outL[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N27
dffeas \u4|AUD_outR[13] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[13] .is_wysiwyg = "true";
defparam \u4|AUD_outR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N3
dffeas \u4|AUD_outR[1] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[1] .is_wysiwyg = "true";
defparam \u4|AUD_outR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N13
dffeas \u4|AUD_outR[6] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[6] .is_wysiwyg = "true";
defparam \u4|AUD_outR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N21
dffeas \u4|AUD_outR[10] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[10] .is_wysiwyg = "true";
defparam \u4|AUD_outR[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N15
dffeas \u4|AUD_outR[7] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[7] .is_wysiwyg = "true";
defparam \u4|AUD_outR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N31
dffeas \u4|AUD_outR[15] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[15] .is_wysiwyg = "true";
defparam \u4|AUD_outR[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N17
dffeas \u4|AUD_outR[8] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[8] .is_wysiwyg = "true";
defparam \u4|AUD_outR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N9
dffeas \u4|AUD_outR[4] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[4] .is_wysiwyg = "true";
defparam \u4|AUD_outR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y36_N31
dffeas \u3|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[15]~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y36_N13
dffeas \u3|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[6]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y4_N0
cycloneive_ram_block \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\Add4~0_combout ,\DDS_accum[30]~_wirecell_combout ,DDS_accum[29],DDS_accum[28],DDS_accum[27],DDS_accum[26],DDS_accum[25],DDS_accum[24]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "sync_rom:sineTable_90|altsyncram:Ram0_rtl_0|altsyncram_aj71:auto_generated|ALTSYNCRAM";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h3F9B8FCDD3ED2CF9BB3E0ACF69D3D440F3843C7ECF0743BBBCED6D3AFB4EA713A3E0E78339844E4A438CECE1D6381D4DF1A37710DC7336C9CD9E136284D76735;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h8D0D50634F80D2C03469CD09533E2CCE8833634CC9A32EB8CACB327BCC91C32148C79031B5CC626315FCC4E13112CC3BF30CF0C2C33094CC1EC30640C13C303CCC0B3301F4C050300B8C01530018C00130018C015300B8C050301F4C0B3303CCC13C30640C1EC3094CC2C330CF0C3BF3112CC4E1315FCC62631B5CC79032148C91C327BCCACB32EB8CC9A33634CE8833E2CD0953469CD2C034F80D506358D0D76736284D9E136C9CDC7337710DF1A381D4E1D638CECE4A439844E7833A3E0EA713AFB4ED6D3BBBCF0743C7ECF3843D440F69D3E0ACF9BB3ED2CFCDD3F9B80000006480323012D4064501F54096302BC00C7C038140F8C0444412930504C158F0;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h5C20187D067BC1B5C073141E2A07E2C20E6088F0238D09364261F09D7C28990A7302AFA0B0802D400B9642F6B0C1D431780C9CC33660D14835350D84436E40DEB838700E4A439DA0EA043B1F0EED43C410F3103D3D0F6B43E140F9C03EC40FC343F4D0FE0C3FB00FF483FEB0FFE83FFF0FFE83FEB0FF483FB00FE0C3F4D0FC343EC40F9C03E140F6B43D3D0F3103C410EED43B1F0EA0439DA0E4A438700DEB836E40D84435350D14833660C9CC31780C1D42F6B0B9642D400B0802AFA0A730289909D7C261F09364238D088F020E607E2C1E2A073141B5C067BC187D05C20158F0504C1293044440F8C038140C7C02BC0096301F540645012D40323006480000;
// synopsys translate_on

// Location: M9K_X104_Y1_N0
cycloneive_ram_block \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\Add5~0_combout ,\DDS_accum2[30]~_wirecell_combout ,DDS_accum2[29],DDS_accum2[28],DDS_accum2[27],DDS_accum2[26],DDS_accum2[25],DDS_accum2[24]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "sync_rom:sineTable_90_2|altsyncram:Ram0_rtl_0|altsyncram_aj71:auto_generated|ALTSYNCRAM";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h3F9B8FCDD3ED2CF9BB3E0ACF69D3D440F3843C7ECF0743BBBCED6D3AFB4EA713A3E0E78339844E4A438CECE1D6381D4DF1A37710DC7336C9CD9E136284D76735;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h8D0D50634F80D2C03469CD09533E2CCE8833634CC9A32EB8CACB327BCC91C32148C79031B5CC626315FCC4E13112CC3BF30CF0C2C33094CC1EC30640C13C303CCC0B3301F4C050300B8C01530018C00130018C015300B8C050301F4C0B3303CCC13C30640C1EC3094CC2C330CF0C3BF3112CC4E1315FCC62631B5CC79032148C91C327BCCACB32EB8CC9A33634CE8833E2CD0953469CD2C034F80D506358D0D76736284D9E136C9CDC7337710DF1A381D4E1D638CECE4A439844E7833A3E0EA713AFB4ED6D3BBBCF0743C7ECF3843D440F69D3E0ACF9BB3ED2CFCDD3F9B80000006480323012D4064501F54096302BC00C7C038140F8C0444412930504C158F0;
defparam \sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h5C20187D067BC1B5C073141E2A07E2C20E6088F0238D09364261F09D7C28990A7302AFA0B0802D400B9642F6B0C1D431780C9CC33660D14835350D84436E40DEB838700E4A439DA0EA043B1F0EED43C410F3103D3D0F6B43E140F9C03EC40FC343F4D0FE0C3FB00FF483FEB0FFE83FFF0FFE83FEB0FF483FB00FE0C3F4D0FC343EC40F9C03E140F6B43D3D0F3103C410EED43B1F0EA0439DA0E4A438700DEB836E40D84435350D14833660C9CC31780C1D42F6B0B9642D400B0802AFA0A730289909D7C261F09364238D088F020E607E2C1E2A073141B5C067BC187D05C20158F0504C1293044440F8C038140C7C02BC0096301F540645012D40323006480000;
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N10
cycloneive_lcell_comb \u4|AUD_outL[5]~26 (
// Equation(s):
// \u4|AUD_outL[5]~26_combout  = (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a5  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a5  & (\u4|AUD_outL[4]~25  & VCC)) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a5  & 
// (!\u4|AUD_outL[4]~25 )))) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a5  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a5  & (!\u4|AUD_outL[4]~25 )) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a5  & ((\u4|AUD_outL[4]~25 ) # 
// (GND)))))
// \u4|AUD_outL[5]~27  = CARRY((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a5  & (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a5  & !\u4|AUD_outL[4]~25 )) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a5  & ((!\u4|AUD_outL[4]~25 ) # 
// (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[4]~25 ),
	.combout(\u4|AUD_outL[5]~26_combout ),
	.cout(\u4|AUD_outL[5]~27 ));
// synopsys translate_off
defparam \u4|AUD_outL[5]~26 .lut_mask = 16'h9617;
defparam \u4|AUD_outL[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N12
cycloneive_lcell_comb \u4|AUD_outL[6]~28 (
// Equation(s):
// \u4|AUD_outL[6]~28_combout  = ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a6  $ (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a6  $ (!\u4|AUD_outL[5]~27 )))) # (GND)
// \u4|AUD_outL[6]~29  = CARRY((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a6  & ((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a6 ) # (!\u4|AUD_outL[5]~27 ))) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a6  & 
// (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a6  & !\u4|AUD_outL[5]~27 )))

	.dataa(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[5]~27 ),
	.combout(\u4|AUD_outL[6]~28_combout ),
	.cout(\u4|AUD_outL[6]~29 ));
// synopsys translate_off
defparam \u4|AUD_outL[6]~28 .lut_mask = 16'h698E;
defparam \u4|AUD_outL[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N14
cycloneive_lcell_comb \u4|AUD_outL[7]~30 (
// Equation(s):
// \u4|AUD_outL[7]~30_combout  = (\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a7  & ((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a7  & (\u4|AUD_outL[6]~29  & VCC)) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a7  & 
// (!\u4|AUD_outL[6]~29 )))) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a7  & ((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a7  & (!\u4|AUD_outL[6]~29 )) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a7  & ((\u4|AUD_outL[6]~29 ) 
// # (GND)))))
// \u4|AUD_outL[7]~31  = CARRY((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a7  & (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a7  & !\u4|AUD_outL[6]~29 )) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a7  & ((!\u4|AUD_outL[6]~29 ) # 
// (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[6]~29 ),
	.combout(\u4|AUD_outL[7]~30_combout ),
	.cout(\u4|AUD_outL[7]~31 ));
// synopsys translate_off
defparam \u4|AUD_outL[7]~30 .lut_mask = 16'h9617;
defparam \u4|AUD_outL[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N16
cycloneive_lcell_comb \u4|AUD_outL[8]~32 (
// Equation(s):
// \u4|AUD_outL[8]~32_combout  = ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a8  $ (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a8  $ (!\u4|AUD_outL[7]~31 )))) # (GND)
// \u4|AUD_outL[8]~33  = CARRY((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a8  & ((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a8 ) # (!\u4|AUD_outL[7]~31 ))) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a8  & 
// (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a8  & !\u4|AUD_outL[7]~31 )))

	.dataa(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[7]~31 ),
	.combout(\u4|AUD_outL[8]~32_combout ),
	.cout(\u4|AUD_outL[8]~33 ));
// synopsys translate_off
defparam \u4|AUD_outL[8]~32 .lut_mask = 16'h698E;
defparam \u4|AUD_outL[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N18
cycloneive_lcell_comb \u4|AUD_outL[9]~34 (
// Equation(s):
// \u4|AUD_outL[9]~34_combout  = (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a9  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a9  & (\u4|AUD_outL[8]~33  & VCC)) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a9  & 
// (!\u4|AUD_outL[8]~33 )))) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a9  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a9  & (!\u4|AUD_outL[8]~33 )) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a9  & ((\u4|AUD_outL[8]~33 ) # 
// (GND)))))
// \u4|AUD_outL[9]~35  = CARRY((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a9  & (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a9  & !\u4|AUD_outL[8]~33 )) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a9  & ((!\u4|AUD_outL[8]~33 ) # 
// (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[8]~33 ),
	.combout(\u4|AUD_outL[9]~34_combout ),
	.cout(\u4|AUD_outL[9]~35 ));
// synopsys translate_off
defparam \u4|AUD_outL[9]~34 .lut_mask = 16'h9617;
defparam \u4|AUD_outL[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N20
cycloneive_lcell_comb \u4|AUD_outL[10]~36 (
// Equation(s):
// \u4|AUD_outL[10]~36_combout  = ((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a10  $ (\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a10  $ (!\u4|AUD_outL[9]~35 )))) # (GND)
// \u4|AUD_outL[10]~37  = CARRY((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a10  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a10 ) # (!\u4|AUD_outL[9]~35 ))) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a10  & 
// (\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a10  & !\u4|AUD_outL[9]~35 )))

	.dataa(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[9]~35 ),
	.combout(\u4|AUD_outL[10]~36_combout ),
	.cout(\u4|AUD_outL[10]~37 ));
// synopsys translate_off
defparam \u4|AUD_outL[10]~36 .lut_mask = 16'h698E;
defparam \u4|AUD_outL[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N22
cycloneive_lcell_comb \u4|AUD_outL[11]~38 (
// Equation(s):
// \u4|AUD_outL[11]~38_combout  = (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a11  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a11  & (\u4|AUD_outL[10]~37  & VCC)) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a11  & 
// (!\u4|AUD_outL[10]~37 )))) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a11  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a11  & (!\u4|AUD_outL[10]~37 )) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a11  & 
// ((\u4|AUD_outL[10]~37 ) # (GND)))))
// \u4|AUD_outL[11]~39  = CARRY((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a11  & (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a11  & !\u4|AUD_outL[10]~37 )) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a11  & 
// ((!\u4|AUD_outL[10]~37 ) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[10]~37 ),
	.combout(\u4|AUD_outL[11]~38_combout ),
	.cout(\u4|AUD_outL[11]~39 ));
// synopsys translate_off
defparam \u4|AUD_outL[11]~38 .lut_mask = 16'h9617;
defparam \u4|AUD_outL[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N24
cycloneive_lcell_comb \u4|AUD_outL[12]~40 (
// Equation(s):
// \u4|AUD_outL[12]~40_combout  = ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a12  $ (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a12  $ (!\u4|AUD_outL[11]~39 )))) # (GND)
// \u4|AUD_outL[12]~41  = CARRY((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a12  & ((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a12 ) # (!\u4|AUD_outL[11]~39 ))) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a12  & 
// (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a12  & !\u4|AUD_outL[11]~39 )))

	.dataa(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[11]~39 ),
	.combout(\u4|AUD_outL[12]~40_combout ),
	.cout(\u4|AUD_outL[12]~41 ));
// synopsys translate_off
defparam \u4|AUD_outL[12]~40 .lut_mask = 16'h698E;
defparam \u4|AUD_outL[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N26
cycloneive_lcell_comb \u4|AUD_outL[13]~42 (
// Equation(s):
// \u4|AUD_outL[13]~42_combout  = (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a13  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a13  & (\u4|AUD_outL[12]~41  & VCC)) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a13  & 
// (!\u4|AUD_outL[12]~41 )))) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a13  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a13  & (!\u4|AUD_outL[12]~41 )) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a13  & 
// ((\u4|AUD_outL[12]~41 ) # (GND)))))
// \u4|AUD_outL[13]~43  = CARRY((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a13  & (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a13  & !\u4|AUD_outL[12]~41 )) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a13  & 
// ((!\u4|AUD_outL[12]~41 ) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[12]~41 ),
	.combout(\u4|AUD_outL[13]~42_combout ),
	.cout(\u4|AUD_outL[13]~43 ));
// synopsys translate_off
defparam \u4|AUD_outL[13]~42 .lut_mask = 16'h9617;
defparam \u4|AUD_outL[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N28
cycloneive_lcell_comb \u4|AUD_outL[14]~44 (
// Equation(s):
// \u4|AUD_outL[14]~44_combout  = ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a14  $ (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a14  $ (!\u4|AUD_outL[13]~43 )))) # (GND)
// \u4|AUD_outL[14]~45  = CARRY((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a14  & ((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a14 ) # (!\u4|AUD_outL[13]~43 ))) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a14  & 
// (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a14  & !\u4|AUD_outL[13]~43 )))

	.dataa(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[13]~43 ),
	.combout(\u4|AUD_outL[14]~44_combout ),
	.cout(\u4|AUD_outL[14]~45 ));
// synopsys translate_off
defparam \u4|AUD_outL[14]~44 .lut_mask = 16'h698E;
defparam \u4|AUD_outL[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N30
cycloneive_lcell_comb \u4|AUD_outL[15]~46 (
// Equation(s):
// \u4|AUD_outL[15]~46_combout  = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a15  $ (\u4|AUD_outL[14]~45  $ (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a15 ),
	.cin(\u4|AUD_outL[14]~45 ),
	.combout(\u4|AUD_outL[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u4|AUD_outL[15]~46 .lut_mask = 16'hA55A;
defparam \u4|AUD_outL[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X104_Y3_N0
cycloneive_ram_block \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({DDS_accum[31],DDS_accum[30],DDS_accum[29],DDS_accum[28],DDS_accum[27],DDS_accum[26],DDS_accum[25],DDS_accum[24]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "sync_rom:sineTable|altsyncram:Ram0_rtl_0|altsyncram_aj71:auto_generated|ALTSYNCRAM";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h3F9B8FCDD3ED2CF9BB3E0ACF69D3D440F3843C7ECF0743BBBCED6D3AFB4EA713A3E0E78339844E4A438CECE1D6381D4DF1A37710DC7336C9CD9E136284D76735;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h8D0D50634F80D2C03469CD09533E2CCE8833634CC9A32EB8CACB327BCC91C32148C79031B5CC626315FCC4E13112CC3BF30CF0C2C33094CC1EC30640C13C303CCC0B3301F4C050300B8C01530018C00130018C015300B8C050301F4C0B3303CCC13C30640C1EC3094CC2C330CF0C3BF3112CC4E1315FCC62631B5CC79032148C91C327BCCACB32EB8CC9A33634CE8833E2CD0953469CD2C034F80D506358D0D76736284D9E136C9CDC7337710DF1A381D4E1D638CECE4A439844E7833A3E0EA713AFB4ED6D3BBBCF0743C7ECF3843D440F69D3E0ACF9BB3ED2CFCDD3F9B80000006480323012D4064501F54096302BC00C7C038140F8C0444412930504C158F0;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h5C20187D067BC1B5C073141E2A07E2C20E6088F0238D09364261F09D7C28990A7302AFA0B0802D400B9642F6B0C1D431780C9CC33660D14835350D84436E40DEB838700E4A439DA0EA043B1F0EED43C410F3103D3D0F6B43E140F9C03EC40FC343F4D0FE0C3FB00FF483FEB0FFE83FFF0FFE83FEB0FF483FB00FE0C3F4D0FC343EC40F9C03E140F6B43D3D0F3103C410EED43B1F0EA0439DA0E4A438700DEB836E40D84435350D14833660C9CC31780C1D42F6B0B9642D400B0802AFA0A730289909D7C261F09364238D088F020E607E2C1E2A073141B5C067BC187D05C20158F0504C1293044440F8C038140C7C02BC0096301F540645012D40323006480000;
// synopsys translate_on

// Location: M9K_X104_Y2_N0
cycloneive_ram_block \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({DDS_accum2[31],DDS_accum2[30],DDS_accum2[29],DDS_accum2[28],DDS_accum2[27],DDS_accum2[26],DDS_accum2[25],DDS_accum2[24]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "sync_rom:sineTable_2|altsyncram:Ram0_rtl_0|altsyncram_aj71:auto_generated|ALTSYNCRAM";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h3F9B8FCDD3ED2CF9BB3E0ACF69D3D440F3843C7ECF0743BBBCED6D3AFB4EA713A3E0E78339844E4A438CECE1D6381D4DF1A37710DC7336C9CD9E136284D76735;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h8D0D50634F80D2C03469CD09533E2CCE8833634CC9A32EB8CACB327BCC91C32148C79031B5CC626315FCC4E13112CC3BF30CF0C2C33094CC1EC30640C13C303CCC0B3301F4C050300B8C01530018C00130018C015300B8C050301F4C0B3303CCC13C30640C1EC3094CC2C330CF0C3BF3112CC4E1315FCC62631B5CC79032148C91C327BCCACB32EB8CC9A33634CE8833E2CD0953469CD2C034F80D506358D0D76736284D9E136C9CDC7337710DF1A381D4E1D638CECE4A439844E7833A3E0EA713AFB4ED6D3BBBCF0743C7ECF3843D440F69D3E0ACF9BB3ED2CFCDD3F9B80000006480323012D4064501F54096302BC00C7C038140F8C0444412930504C158F0;
defparam \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h5C20187D067BC1B5C073141E2A07E2C20E6088F0238D09364261F09D7C28990A7302AFA0B0802D400B9642F6B0C1D431780C9CC33660D14835350D84436E40DEB838700E4A439DA0EA043B1F0EED43C410F3103D3D0F6B43E140F9C03EC40FC343F4D0FE0C3FB00FF483FEB0FFE83FFF0FFE83FEB0FF483FB00FE0C3F4D0FC343EC40F9C03E140F6B43D3D0F3103C410EED43B1F0EA0439DA0E4A438700DEB836E40D84435350D14833660C9CC31780C1D42F6B0B9642D400B0802AFA0A730289909D7C261F09364238D088F020E607E2C1E2A073141B5C067BC187D05C20158F0504C1293044440F8C038140C7C02BC0096301F540645012D40323006480000;
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N2
cycloneive_lcell_comb \u4|AUD_outR[1]~18 (
// Equation(s):
// \u4|AUD_outR[1]~18_combout  = (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a1  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a1  & (\u4|AUD_outR[0]~17  & VCC)) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a1  & (!\u4|AUD_outR[0]~17 )))) 
// # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a1  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a1  & (!\u4|AUD_outR[0]~17 )) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a1  & ((\u4|AUD_outR[0]~17 ) # (GND)))))
// \u4|AUD_outR[1]~19  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a1  & (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a1  & !\u4|AUD_outR[0]~17 )) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a1  & ((!\u4|AUD_outR[0]~17 ) # 
// (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[0]~17 ),
	.combout(\u4|AUD_outR[1]~18_combout ),
	.cout(\u4|AUD_outR[1]~19 ));
// synopsys translate_off
defparam \u4|AUD_outR[1]~18 .lut_mask = 16'h9617;
defparam \u4|AUD_outR[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N8
cycloneive_lcell_comb \u4|AUD_outR[4]~24 (
// Equation(s):
// \u4|AUD_outR[4]~24_combout  = ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a4  $ (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a4  $ (!\u4|AUD_outR[3]~23 )))) # (GND)
// \u4|AUD_outR[4]~25  = CARRY((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a4  & ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a4 ) # (!\u4|AUD_outR[3]~23 ))) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a4  & 
// (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a4  & !\u4|AUD_outR[3]~23 )))

	.dataa(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[3]~23 ),
	.combout(\u4|AUD_outR[4]~24_combout ),
	.cout(\u4|AUD_outR[4]~25 ));
// synopsys translate_off
defparam \u4|AUD_outR[4]~24 .lut_mask = 16'h698E;
defparam \u4|AUD_outR[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N12
cycloneive_lcell_comb \u4|AUD_outR[6]~28 (
// Equation(s):
// \u4|AUD_outR[6]~28_combout  = ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a6  $ (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a6  $ (!\u4|AUD_outR[5]~27 )))) # (GND)
// \u4|AUD_outR[6]~29  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a6  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a6 ) # (!\u4|AUD_outR[5]~27 ))) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a6  & 
// (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a6  & !\u4|AUD_outR[5]~27 )))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[5]~27 ),
	.combout(\u4|AUD_outR[6]~28_combout ),
	.cout(\u4|AUD_outR[6]~29 ));
// synopsys translate_off
defparam \u4|AUD_outR[6]~28 .lut_mask = 16'h698E;
defparam \u4|AUD_outR[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N14
cycloneive_lcell_comb \u4|AUD_outR[7]~30 (
// Equation(s):
// \u4|AUD_outR[7]~30_combout  = (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a7  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a7  & (\u4|AUD_outR[6]~29  & VCC)) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a7  & (!\u4|AUD_outR[6]~29 )))) 
// # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a7  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a7  & (!\u4|AUD_outR[6]~29 )) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a7  & ((\u4|AUD_outR[6]~29 ) # (GND)))))
// \u4|AUD_outR[7]~31  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a7  & (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a7  & !\u4|AUD_outR[6]~29 )) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a7  & ((!\u4|AUD_outR[6]~29 ) # 
// (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[6]~29 ),
	.combout(\u4|AUD_outR[7]~30_combout ),
	.cout(\u4|AUD_outR[7]~31 ));
// synopsys translate_off
defparam \u4|AUD_outR[7]~30 .lut_mask = 16'h9617;
defparam \u4|AUD_outR[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N16
cycloneive_lcell_comb \u4|AUD_outR[8]~32 (
// Equation(s):
// \u4|AUD_outR[8]~32_combout  = ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a8  $ (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a8  $ (!\u4|AUD_outR[7]~31 )))) # (GND)
// \u4|AUD_outR[8]~33  = CARRY((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a8  & ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a8 ) # (!\u4|AUD_outR[7]~31 ))) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a8  & 
// (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a8  & !\u4|AUD_outR[7]~31 )))

	.dataa(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[7]~31 ),
	.combout(\u4|AUD_outR[8]~32_combout ),
	.cout(\u4|AUD_outR[8]~33 ));
// synopsys translate_off
defparam \u4|AUD_outR[8]~32 .lut_mask = 16'h698E;
defparam \u4|AUD_outR[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N20
cycloneive_lcell_comb \u4|AUD_outR[10]~36 (
// Equation(s):
// \u4|AUD_outR[10]~36_combout  = ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a10  $ (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a10  $ (!\u4|AUD_outR[9]~35 )))) # (GND)
// \u4|AUD_outR[10]~37  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a10  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a10 ) # (!\u4|AUD_outR[9]~35 ))) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a10  & 
// (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a10  & !\u4|AUD_outR[9]~35 )))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[9]~35 ),
	.combout(\u4|AUD_outR[10]~36_combout ),
	.cout(\u4|AUD_outR[10]~37 ));
// synopsys translate_off
defparam \u4|AUD_outR[10]~36 .lut_mask = 16'h698E;
defparam \u4|AUD_outR[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N26
cycloneive_lcell_comb \u4|AUD_outR[13]~42 (
// Equation(s):
// \u4|AUD_outR[13]~42_combout  = (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a13  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a13  & (\u4|AUD_outR[12]~41  & VCC)) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a13  & (!\u4|AUD_outR[12]~41 
// )))) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a13  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a13  & (!\u4|AUD_outR[12]~41 )) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a13  & ((\u4|AUD_outR[12]~41 ) # (GND)))))
// \u4|AUD_outR[13]~43  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a13  & (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a13  & !\u4|AUD_outR[12]~41 )) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a13  & ((!\u4|AUD_outR[12]~41 ) # 
// (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[12]~41 ),
	.combout(\u4|AUD_outR[13]~42_combout ),
	.cout(\u4|AUD_outR[13]~43 ));
// synopsys translate_off
defparam \u4|AUD_outR[13]~42 .lut_mask = 16'h9617;
defparam \u4|AUD_outR[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N28
cycloneive_lcell_comb \u4|AUD_outR[14]~44 (
// Equation(s):
// \u4|AUD_outR[14]~44_combout  = ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a14  $ (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a14  $ (!\u4|AUD_outR[13]~43 )))) # (GND)
// \u4|AUD_outR[14]~45  = CARRY((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a14  & ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a14 ) # (!\u4|AUD_outR[13]~43 ))) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a14  & 
// (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a14  & !\u4|AUD_outR[13]~43 )))

	.dataa(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[13]~43 ),
	.combout(\u4|AUD_outR[14]~44_combout ),
	.cout(\u4|AUD_outR[14]~45 ));
// synopsys translate_off
defparam \u4|AUD_outR[14]~44 .lut_mask = 16'h698E;
defparam \u4|AUD_outR[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N30
cycloneive_lcell_comb \u4|AUD_outR[15]~46 (
// Equation(s):
// \u4|AUD_outR[15]~46_combout  = \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a15  $ (\u4|AUD_outR[14]~45  $ (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a15 ),
	.cin(\u4|AUD_outR[14]~45 ),
	.combout(\u4|AUD_outR[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u4|AUD_outR[15]~46 .lut_mask = 16'hA55A;
defparam \u4|AUD_outR[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y6_N13
dffeas \u4|LRCK_1X_DIV[6] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|LRCK_1X_DIV[6]~21_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[6] .is_wysiwyg = "true";
defparam \u4|LRCK_1X_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N12
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[6]~28 (
// Equation(s):
// \u3|mI2C_CLK_DIV[6]~28_combout  = (\u3|mI2C_CLK_DIV [6] & (\u3|mI2C_CLK_DIV[5]~27  $ (GND))) # (!\u3|mI2C_CLK_DIV [6] & (!\u3|mI2C_CLK_DIV[5]~27  & VCC))
// \u3|mI2C_CLK_DIV[6]~29  = CARRY((\u3|mI2C_CLK_DIV [6] & !\u3|mI2C_CLK_DIV[5]~27 ))

	.dataa(\u3|mI2C_CLK_DIV [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[5]~27 ),
	.combout(\u3|mI2C_CLK_DIV[6]~28_combout ),
	.cout(\u3|mI2C_CLK_DIV[6]~29 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[6]~28 .lut_mask = 16'hA50A;
defparam \u3|mI2C_CLK_DIV[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N28
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[14]~44 (
// Equation(s):
// \u3|mI2C_CLK_DIV[14]~44_combout  = (\u3|mI2C_CLK_DIV [14] & (\u3|mI2C_CLK_DIV[13]~43  $ (GND))) # (!\u3|mI2C_CLK_DIV [14] & (!\u3|mI2C_CLK_DIV[13]~43  & VCC))
// \u3|mI2C_CLK_DIV[14]~45  = CARRY((\u3|mI2C_CLK_DIV [14] & !\u3|mI2C_CLK_DIV[13]~43 ))

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[13]~43 ),
	.combout(\u3|mI2C_CLK_DIV[14]~44_combout ),
	.cout(\u3|mI2C_CLK_DIV[14]~45 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[14]~44 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N30
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[15]~46 (
// Equation(s):
// \u3|mI2C_CLK_DIV[15]~46_combout  = \u3|mI2C_CLK_DIV[14]~45  $ (\u3|mI2C_CLK_DIV [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|mI2C_CLK_DIV [15]),
	.cin(\u3|mI2C_CLK_DIV[14]~45 ),
	.combout(\u3|mI2C_CLK_DIV[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[15]~46 .lut_mask = 16'h0FF0;
defparam \u3|mI2C_CLK_DIV[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y6_N13
dffeas \r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[16] .is_wysiwyg = "true";
defparam \r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y7_N23
dffeas \r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[5] .is_wysiwyg = "true";
defparam \r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y6_N7
dffeas \r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[13] .is_wysiwyg = "true";
defparam \r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N24
cycloneive_lcell_comb \u4|LRCK_1X_DIV[6]~21 (
// Equation(s):
// \u4|LRCK_1X_DIV[6]~21_combout  = (\u4|LRCK_1X_DIV [6] & (\u4|LRCK_1X_DIV[5]~20  $ (GND))) # (!\u4|LRCK_1X_DIV [6] & (!\u4|LRCK_1X_DIV[5]~20  & VCC))
// \u4|LRCK_1X_DIV[6]~22  = CARRY((\u4|LRCK_1X_DIV [6] & !\u4|LRCK_1X_DIV[5]~20 ))

	.dataa(\u4|LRCK_1X_DIV [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[5]~20 ),
	.combout(\u4|LRCK_1X_DIV[6]~21_combout ),
	.cout(\u4|LRCK_1X_DIV[6]~22 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[6]~21 .lut_mask = 16'hA50A;
defparam \u4|LRCK_1X_DIV[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N22
cycloneive_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(\r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N6
cycloneive_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N12
cycloneive_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y5_N31
dffeas \DDS_accum[22] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[22]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[22]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[22] .is_wysiwyg = "true";
defparam \DDS_accum[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y5_N27
dffeas \DDS_accum[20] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[20]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[20]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[20] .is_wysiwyg = "true";
defparam \DDS_accum[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y5_N23
dffeas \DDS_accum[18] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[18]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[18]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[18] .is_wysiwyg = "true";
defparam \DDS_accum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y5_N22
cycloneive_lcell_comb \DDS_accum[18]~26 (
// Equation(s):
// \DDS_accum[18]~26_combout  = ((DDS_accum[18] $ (\SW[4]~input_o  $ (!\DDS_accum[17]~25 )))) # (GND)
// \DDS_accum[18]~27  = CARRY((DDS_accum[18] & ((\SW[4]~input_o ) # (!\DDS_accum[17]~25 ))) # (!DDS_accum[18] & (\SW[4]~input_o  & !\DDS_accum[17]~25 )))

	.dataa(DDS_accum[18]),
	.datab(\SW[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[17]~25 ),
	.combout(\DDS_accum[18]~26_combout ),
	.cout(\DDS_accum[18]~27 ));
// synopsys translate_off
defparam \DDS_accum[18]~26 .lut_mask = 16'h698E;
defparam \DDS_accum[18]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y5_N26
cycloneive_lcell_comb \DDS_accum[20]~30 (
// Equation(s):
// \DDS_accum[20]~30_combout  = ((DDS_accum[20] $ (\SW[6]~input_o  $ (!\DDS_accum[19]~29 )))) # (GND)
// \DDS_accum[20]~31  = CARRY((DDS_accum[20] & ((\SW[6]~input_o ) # (!\DDS_accum[19]~29 ))) # (!DDS_accum[20] & (\SW[6]~input_o  & !\DDS_accum[19]~29 )))

	.dataa(DDS_accum[20]),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[19]~29 ),
	.combout(\DDS_accum[20]~30_combout ),
	.cout(\DDS_accum[20]~31 ));
// synopsys translate_off
defparam \DDS_accum[20]~30 .lut_mask = 16'h698E;
defparam \DDS_accum[20]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y5_N30
cycloneive_lcell_comb \DDS_accum[22]~34 (
// Equation(s):
// \DDS_accum[22]~34_combout  = ((DDS_accum[22] $ (\SW[8]~input_o  $ (!\DDS_accum[21]~33 )))) # (GND)
// \DDS_accum[22]~35  = CARRY((DDS_accum[22] & ((\SW[8]~input_o ) # (!\DDS_accum[21]~33 ))) # (!DDS_accum[22] & (\SW[8]~input_o  & !\DDS_accum[21]~33 )))

	.dataa(DDS_accum[22]),
	.datab(\SW[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[21]~33 ),
	.combout(\DDS_accum[22]~34_combout ),
	.cout(\DDS_accum[22]~35 ));
// synopsys translate_off
defparam \DDS_accum[22]~34 .lut_mask = 16'h698E;
defparam \DDS_accum[22]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y3_N31
dffeas \DDS_accum2[22] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[22]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[22]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[22] .is_wysiwyg = "true";
defparam \DDS_accum2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y3_N27
dffeas \DDS_accum2[20] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[20]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[20]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[20] .is_wysiwyg = "true";
defparam \DDS_accum2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y3_N23
dffeas \DDS_accum2[18] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[18]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[18]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[18] .is_wysiwyg = "true";
defparam \DDS_accum2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N22
cycloneive_lcell_comb \DDS_accum2[18]~26 (
// Equation(s):
// \DDS_accum2[18]~26_combout  = (DDS_accum2[18] & (\DDS_accum2[17]~25  $ (GND))) # (!DDS_accum2[18] & (!\DDS_accum2[17]~25  & VCC))
// \DDS_accum2[18]~27  = CARRY((DDS_accum2[18] & !\DDS_accum2[17]~25 ))

	.dataa(DDS_accum2[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[17]~25 ),
	.combout(\DDS_accum2[18]~26_combout ),
	.cout(\DDS_accum2[18]~27 ));
// synopsys translate_off
defparam \DDS_accum2[18]~26 .lut_mask = 16'hA50A;
defparam \DDS_accum2[18]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N26
cycloneive_lcell_comb \DDS_accum2[20]~30 (
// Equation(s):
// \DDS_accum2[20]~30_combout  = (DDS_accum2[20] & (\DDS_accum2[19]~29  $ (GND))) # (!DDS_accum2[20] & (!\DDS_accum2[19]~29  & VCC))
// \DDS_accum2[20]~31  = CARRY((DDS_accum2[20] & !\DDS_accum2[19]~29 ))

	.dataa(DDS_accum2[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[19]~29 ),
	.combout(\DDS_accum2[20]~30_combout ),
	.cout(\DDS_accum2[20]~31 ));
// synopsys translate_off
defparam \DDS_accum2[20]~30 .lut_mask = 16'hA50A;
defparam \DDS_accum2[20]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N30
cycloneive_lcell_comb \DDS_accum2[22]~34 (
// Equation(s):
// \DDS_accum2[22]~34_combout  = (DDS_accum2[22] & (\DDS_accum2[21]~33  $ (GND))) # (!DDS_accum2[22] & (!\DDS_accum2[21]~33  & VCC))
// \DDS_accum2[22]~35  = CARRY((DDS_accum2[22] & !\DDS_accum2[21]~33 ))

	.dataa(DDS_accum2[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[21]~33 ),
	.combout(\DDS_accum2[22]~34_combout ),
	.cout(\DDS_accum2[22]~35 ));
// synopsys translate_off
defparam \DDS_accum2[22]~34 .lut_mask = 16'hA50A;
defparam \DDS_accum2[22]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N8
cycloneive_lcell_comb \u4|Mux1~2 (
// Equation(s):
// \u4|Mux1~2_combout  = (\u4|SEL_Cont [1] & ((\u4|SEL_Cont [0]) # ((\u4|AUD_outL [9])))) # (!\u4|SEL_Cont [1] & (!\u4|SEL_Cont [0] & (\u4|AUD_outL [11])))

	.dataa(\u4|SEL_Cont [1]),
	.datab(\u4|SEL_Cont [0]),
	.datac(\u4|AUD_outL [11]),
	.datad(\u4|AUD_outL [9]),
	.cin(gnd),
	.combout(\u4|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~2 .lut_mask = 16'hBA98;
defparam \u4|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y4_N28
cycloneive_lcell_comb \u4|Mux1~3 (
// Equation(s):
// \u4|Mux1~3_combout  = (\u4|SEL_Cont [0] & ((\u4|Mux1~2_combout  & (\u4|AUD_outL [8])) # (!\u4|Mux1~2_combout  & ((\u4|AUD_outL [10]))))) # (!\u4|SEL_Cont [0] & (((\u4|Mux1~2_combout ))))

	.dataa(\u4|AUD_outL [8]),
	.datab(\u4|AUD_outL [10]),
	.datac(\u4|SEL_Cont [0]),
	.datad(\u4|Mux1~2_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~3 .lut_mask = 16'hAFC0;
defparam \u4|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y4_N22
cycloneive_lcell_comb \u4|Mux1~4 (
// Equation(s):
// \u4|Mux1~4_combout  = (\u4|SEL_Cont [1] & ((\u4|SEL_Cont [0]) # ((\u4|AUD_outL [13])))) # (!\u4|SEL_Cont [1] & (!\u4|SEL_Cont [0] & ((\u4|AUD_outL [15]))))

	.dataa(\u4|SEL_Cont [1]),
	.datab(\u4|SEL_Cont [0]),
	.datac(\u4|AUD_outL [13]),
	.datad(\u4|AUD_outL [15]),
	.cin(gnd),
	.combout(\u4|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~4 .lut_mask = 16'hB9A8;
defparam \u4|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y4_N12
cycloneive_lcell_comb \u4|Mux1~5 (
// Equation(s):
// \u4|Mux1~5_combout  = (\u4|Mux1~4_combout  & ((\u4|AUD_outL [12]) # ((!\u4|SEL_Cont [0])))) # (!\u4|Mux1~4_combout  & (((\u4|AUD_outL [14] & \u4|SEL_Cont [0]))))

	.dataa(\u4|AUD_outL [12]),
	.datab(\u4|AUD_outL [14]),
	.datac(\u4|Mux1~4_combout ),
	.datad(\u4|SEL_Cont [0]),
	.cin(gnd),
	.combout(\u4|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~5 .lut_mask = 16'hACF0;
defparam \u4|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N26
cycloneive_lcell_comb \u4|Mux1~6 (
// Equation(s):
// \u4|Mux1~6_combout  = (\u4|SEL_Cont [3] & (((\u4|SEL_Cont [2])))) # (!\u4|SEL_Cont [3] & ((\u4|SEL_Cont [2] & (\u4|Mux1~3_combout )) # (!\u4|SEL_Cont [2] & ((\u4|Mux1~5_combout )))))

	.dataa(\u4|Mux1~3_combout ),
	.datab(\u4|Mux1~5_combout ),
	.datac(\u4|SEL_Cont [3]),
	.datad(\u4|SEL_Cont [2]),
	.cin(gnd),
	.combout(\u4|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~6 .lut_mask = 16'hFA0C;
defparam \u4|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N26
cycloneive_lcell_comb \u3|LessThan0~3 (
// Equation(s):
// \u3|LessThan0~3_combout  = (!\u3|mI2C_CLK_DIV [10] & !\u3|mI2C_CLK_DIV [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|mI2C_CLK_DIV [10]),
	.datad(\u3|mI2C_CLK_DIV [9]),
	.cin(gnd),
	.combout(\u3|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~3 .lut_mask = 16'h000F;
defparam \u3|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N21
dffeas \u3|mSetup_ST.0001 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LessThan1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \u3|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y7_N13
dffeas \r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[0] .is_wysiwyg = "true";
defparam \r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N26
cycloneive_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Cont [8] & (\r0|Cont [10] & (\r0|Cont [9] & \r0|Cont [11])))

	.dataa(\r0|Cont [8]),
	.datab(\r0|Cont [10]),
	.datac(\r0|Cont [9]),
	.datad(\r0|Cont [11]),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y6_N3
dffeas \u4|BCK_DIV[0] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(\u4|BCK_DIV~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|BCK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|BCK_DIV[0] .is_wysiwyg = "true";
defparam \u4|BCK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N20
cycloneive_lcell_comb \u3|Selector2~0 (
// Equation(s):
// \u3|Selector2~0_combout  = ((\u3|u0|END~q  & \u3|mSetup_ST.0001~q )) # (!\u3|mSetup_ST.0000~q )

	.dataa(gnd),
	.datab(\u3|u0|END~q ),
	.datac(\u3|mSetup_ST.0001~q ),
	.datad(\u3|mSetup_ST.0000~q ),
	.cin(gnd),
	.combout(\u3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Selector2~0 .lut_mask = 16'hC0FF;
defparam \u3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N12
cycloneive_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = ((\r0|Equal0~0_combout  & \r0|Equal0~5_combout )) # (!\r0|Cont [0])

	.dataa(gnd),
	.datab(\r0|Equal0~0_combout ),
	.datac(\r0|Cont [0]),
	.datad(\r0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hCF0F;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y3_N5
dffeas \save|s_address (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\save|s_address~0_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\save|s_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \save|s_address .is_wysiwyg = "true";
defparam \save|s_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N2
cycloneive_lcell_comb \u4|BCK_DIV~2 (
// Equation(s):
// \u4|BCK_DIV~2_combout  = (!\u4|BCK_DIV [0] & ((!\u4|BCK_DIV [2]) # (!\u4|BCK_DIV [1])))

	.dataa(gnd),
	.datab(\u4|BCK_DIV [1]),
	.datac(\u4|BCK_DIV [0]),
	.datad(\u4|BCK_DIV [2]),
	.cin(gnd),
	.combout(\u4|BCK_DIV~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|BCK_DIV~2 .lut_mask = 16'h030F;
defparam \u4|BCK_DIV~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N31
dffeas \u3|u0|SD[9] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SD[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[9] .is_wysiwyg = "true";
defparam \u3|u0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N7
dffeas \u3|u0|SD[5] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_DATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[5] .is_wysiwyg = "true";
defparam \u3|u0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N6
cycloneive_lcell_comb \u3|u0|Mux0~7 (
// Equation(s):
// \u3|u0|Mux0~7_combout  = (\u3|u0|SD_COUNTER [3] & (((\u3|u0|SD [5])))) # (!\u3|u0|SD_COUNTER [3] & (!\u3|u0|SDO~q  & ((!\u3|u0|SD_COUNTER [0]))))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SDO~q ),
	.datac(\u3|u0|SD [5]),
	.datad(\u3|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~7 .lut_mask = 16'hA0B1;
defparam \u3|u0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N16
cycloneive_lcell_comb \u3|u0|Mux0~9 (
// Equation(s):
// \u3|u0|Mux0~9_combout  = (\u3|u0|SD_COUNTER [0] & ((\u3|u0|SD_COUNTER [2] & ((!\u3|u0|SD_COUNTER [1]))) # (!\u3|u0|SD_COUNTER [2] & ((\u3|u0|SD_COUNTER [1]) # (!\u3|u0|SD_COUNTER [3]))))) # (!\u3|u0|SD_COUNTER [0] & ((\u3|u0|SD_COUNTER [3] & 
// ((\u3|u0|SD_COUNTER [2]) # (!\u3|u0|SD_COUNTER [1]))) # (!\u3|u0|SD_COUNTER [3] & ((\u3|u0|SD_COUNTER [1])))))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD_COUNTER [2]),
	.datad(\u3|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~9 .lut_mask = 16'h3DE6;
defparam \u3|u0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N12
cycloneive_lcell_comb \u3|u0|Selector4~0 (
// Equation(s):
// \u3|u0|Selector4~0_combout  = (\u3|u0|SD_COUNTER [0] & (((!\u3|u0|SD_COUNTER [2] & \I2C_SDAT~input_o )))) # (!\u3|u0|SD_COUNTER [0] & (\u3|u0|ACK1~q ))

	.dataa(\u3|u0|ACK1~q ),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [0]),
	.datad(\I2C_SDAT~input_o ),
	.cin(gnd),
	.combout(\u3|u0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Selector4~0 .lut_mask = 16'h3A0A;
defparam \u3|u0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y3_N3
dffeas \save|S (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\save|S~0_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\save|S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \save|S .is_wysiwyg = "true";
defparam \save|S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N4
cycloneive_lcell_comb \save|s_address~0 (
// Equation(s):
// \save|s_address~0_combout  = (\SW[0]~input_o  & \save|S~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\save|S~q ),
	.cin(gnd),
	.combout(\save|s_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \save|s_address~0 .lut_mask = 16'hF000;
defparam \save|s_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N3
dffeas \u3|mI2C_DATA[9] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y35_N7
dffeas \u3|mI2C_DATA[5] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|LUT_DATA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N2
cycloneive_lcell_comb \save|S~0 (
// Equation(s):
// \save|S~0_combout  = (\save|S~q ) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\save|S~q ),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\save|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \save|S~0 .lut_mask = 16'hF0FF;
defparam \save|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N2
cycloneive_lcell_comb \u3|WideOr7~0 (
// Equation(s):
// \u3|WideOr7~0_combout  = (\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [2]) # ((\u3|LUT_INDEX [1]) # (!\u3|LUT_INDEX [0])))) # (!\u3|LUT_INDEX [3] & (!\u3|LUT_INDEX [0] & ((\u3|LUT_INDEX [2]) # (\u3|LUT_INDEX [1]))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [2]),
	.datac(\u3|LUT_INDEX [1]),
	.datad(\u3|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u3|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr7~0 .lut_mask = 16'hA8FE;
defparam \u3|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N6
cycloneive_lcell_comb \u3|LUT_DATA~0 (
// Equation(s):
// \u3|LUT_DATA~0_combout  = (!\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [2] & (!\u3|LUT_INDEX [1] & !\u3|LUT_INDEX [0])) # (!\u3|LUT_INDEX [2] & (\u3|LUT_INDEX [1] & \u3|LUT_INDEX [0]))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [2]),
	.datac(\u3|LUT_INDEX [1]),
	.datad(\u3|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u3|LUT_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LUT_DATA~0 .lut_mask = 16'h1004;
defparam \u3|LUT_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \u4|LRCK_1X~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u4|LRCK_1X~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u4|LRCK_1X~clkctrl_outclk ));
// synopsys translate_off
defparam \u4|LRCK_1X~clkctrl .clock_type = "global clock";
defparam \u4|LRCK_1X~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \u4|oAUD_BCK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u4|oAUD_BCK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u4|oAUD_BCK~clkctrl_outclk ));
// synopsys translate_off
defparam \u4|oAUD_BCK~clkctrl .clock_type = "global clock";
defparam \u4|oAUD_BCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N30
cycloneive_lcell_comb \u3|u0|SD[9]~feeder (
// Equation(s):
// \u3|u0|SD[9]~feeder_combout  = \u3|mI2C_DATA [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|mI2C_DATA [9]),
	.cin(gnd),
	.combout(\u3|u0|SD[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD[9]~feeder .lut_mask = 16'hFF00;
defparam \u3|u0|SD[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[8]),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TXD),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \DRAM_BA_0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA_0),
	.obar());
// synopsys translate_off
defparam \DRAM_BA_0~output .bus_hold = "false";
defparam \DRAM_BA_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \DRAM_BA_1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA_1),
	.obar());
// synopsys translate_off
defparam \DRAM_BA_1~output .bus_hold = "false";
defparam \DRAM_BA_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \FL_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[0]~output .bus_hold = "false";
defparam \FL_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \FL_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[1]~output .bus_hold = "false";
defparam \FL_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \FL_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[2]~output .bus_hold = "false";
defparam \FL_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \FL_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[3]~output .bus_hold = "false";
defparam \FL_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \FL_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[4]~output .bus_hold = "false";
defparam \FL_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \FL_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[5]~output .bus_hold = "false";
defparam \FL_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \FL_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[6]~output .bus_hold = "false";
defparam \FL_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \FL_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[7]~output .bus_hold = "false";
defparam \FL_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \FL_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[8]~output .bus_hold = "false";
defparam \FL_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \FL_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[9]~output .bus_hold = "false";
defparam \FL_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \FL_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[10]~output .bus_hold = "false";
defparam \FL_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \FL_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[11]~output .bus_hold = "false";
defparam \FL_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \FL_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[12]~output .bus_hold = "false";
defparam \FL_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \FL_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[13]~output .bus_hold = "false";
defparam \FL_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \FL_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[14]~output .bus_hold = "false";
defparam \FL_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \FL_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[15]~output .bus_hold = "false";
defparam \FL_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \FL_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[16]~output .bus_hold = "false";
defparam \FL_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \FL_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[17]~output .bus_hold = "false";
defparam \FL_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \FL_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[18]~output .bus_hold = "false";
defparam \FL_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \FL_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[19]~output .bus_hold = "false";
defparam \FL_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \FL_ADDR[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[20]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[20]~output .bus_hold = "false";
defparam \FL_ADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \FL_ADDR[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[21]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[21]~output .bus_hold = "false";
defparam \FL_ADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \FL_WE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_WE_N),
	.obar());
// synopsys translate_off
defparam \FL_WE_N~output .bus_hold = "false";
defparam \FL_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \FL_RST_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_RST_N),
	.obar());
// synopsys translate_off
defparam \FL_RST_N~output .bus_hold = "false";
defparam \FL_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \FL_OE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_OE_N),
	.obar());
// synopsys translate_off
defparam \FL_OE_N~output .bus_hold = "false";
defparam \FL_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \FL_CE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_CE_N),
	.obar());
// synopsys translate_off
defparam \FL_CE_N~output .bus_hold = "false";
defparam \FL_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \OTG_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[0]~output .bus_hold = "false";
defparam \OTG_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \OTG_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[1]~output .bus_hold = "false";
defparam \OTG_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \OTG_CS_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_CS_N),
	.obar());
// synopsys translate_off
defparam \OTG_CS_N~output .bus_hold = "false";
defparam \OTG_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \OTG_RD_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_RD_N),
	.obar());
// synopsys translate_off
defparam \OTG_RD_N~output .bus_hold = "false";
defparam \OTG_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \OTG_WR_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_WR_N),
	.obar());
// synopsys translate_off
defparam \OTG_WR_N~output .bus_hold = "false";
defparam \OTG_WR_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \OTG_RST_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_RST_N),
	.obar());
// synopsys translate_off
defparam \OTG_RST_N~output .bus_hold = "false";
defparam \OTG_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \OTG_FSPEED~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_FSPEED),
	.obar());
// synopsys translate_off
defparam \OTG_FSPEED~output .bus_hold = "false";
defparam \OTG_FSPEED~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \OTG_LSPEED~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_LSPEED),
	.obar());
// synopsys translate_off
defparam \OTG_LSPEED~output .bus_hold = "false";
defparam \OTG_LSPEED~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \OTG_DACK0_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DACK0_N),
	.obar());
// synopsys translate_off
defparam \OTG_DACK0_N~output .bus_hold = "false";
defparam \OTG_DACK0_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \OTG_DACK1_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DACK1_N),
	.obar());
// synopsys translate_off
defparam \OTG_DACK1_N~output .bus_hold = "false";
defparam \OTG_DACK1_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_ON),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_BLON),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RW),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_EN),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RS),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(\u3|u0|I2C_SCLK~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \TDO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TDO),
	.obar());
// synopsys translate_off
defparam \TDO~output .bus_hold = "false";
defparam \TDO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \VGA_BLANK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \VGA_R[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \VGA_R[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \VGA_G[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \VGA_G[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \VGA_B[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \VGA_B[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \ENET_CMD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_CMD),
	.obar());
// synopsys translate_off
defparam \ENET_CMD~output .bus_hold = "false";
defparam \ENET_CMD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \ENET_CS_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_CS_N),
	.obar());
// synopsys translate_off
defparam \ENET_CS_N~output .bus_hold = "false";
defparam \ENET_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \ENET_WR_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_WR_N),
	.obar());
// synopsys translate_off
defparam \ENET_WR_N~output .bus_hold = "false";
defparam \ENET_WR_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \ENET_RD_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_RD_N),
	.obar());
// synopsys translate_off
defparam \ENET_RD_N~output .bus_hold = "false";
defparam \ENET_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \ENET_RST_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_RST_N),
	.obar());
// synopsys translate_off
defparam \ENET_RST_N~output .bus_hold = "false";
defparam \ENET_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \ENET_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_CLK),
	.obar());
// synopsys translate_off
defparam \ENET_CLK~output .bus_hold = "false";
defparam \ENET_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(\u4|Mux1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \TD_RESET~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET),
	.obar());
// synopsys translate_off
defparam \TD_RESET~output .bus_hold = "false";
defparam \TD_RESET~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \SD_DAT3~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT3),
	.obar());
// synopsys translate_off
defparam \SD_DAT3~output .bus_hold = "false";
defparam \SD_DAT3~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \FL_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[0]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[0]~output .bus_hold = "false";
defparam \FL_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \FL_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[1]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[1]~output .bus_hold = "false";
defparam \FL_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \FL_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[2]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[2]~output .bus_hold = "false";
defparam \FL_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \FL_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[3]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[3]~output .bus_hold = "false";
defparam \FL_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \FL_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[4]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[4]~output .bus_hold = "false";
defparam \FL_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \FL_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[5]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[5]~output .bus_hold = "false";
defparam \FL_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \FL_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[6]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[6]~output .bus_hold = "false";
defparam \FL_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \FL_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[7]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[7]~output .bus_hold = "false";
defparam \FL_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \OTG_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[0]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[0]~output .bus_hold = "false";
defparam \OTG_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \OTG_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[1]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[1]~output .bus_hold = "false";
defparam \OTG_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \OTG_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[2]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[2]~output .bus_hold = "false";
defparam \OTG_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \OTG_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[3]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[3]~output .bus_hold = "false";
defparam \OTG_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \OTG_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[4]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[4]~output .bus_hold = "false";
defparam \OTG_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \OTG_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[5]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[5]~output .bus_hold = "false";
defparam \OTG_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \OTG_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[6]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[6]~output .bus_hold = "false";
defparam \OTG_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \OTG_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[7]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[7]~output .bus_hold = "false";
defparam \OTG_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \OTG_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[8]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[8]~output .bus_hold = "false";
defparam \OTG_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \OTG_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[9]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[9]~output .bus_hold = "false";
defparam \OTG_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \OTG_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[10]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[10]~output .bus_hold = "false";
defparam \OTG_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \OTG_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[11]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[11]~output .bus_hold = "false";
defparam \OTG_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \OTG_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[12]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[12]~output .bus_hold = "false";
defparam \OTG_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \OTG_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[13]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[13]~output .bus_hold = "false";
defparam \OTG_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \OTG_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[14]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[14]~output .bus_hold = "false";
defparam \OTG_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \OTG_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[15]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[15]~output .bus_hold = "false";
defparam \OTG_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[4]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[5]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[6]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[7]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \SD_DAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT),
	.obar());
// synopsys translate_off
defparam \SD_DAT~output .bus_hold = "false";
defparam \SD_DAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(!\u3|u0|SDO~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \ENET_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[0]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[0]~output .bus_hold = "false";
defparam \ENET_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \ENET_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[1]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[1]~output .bus_hold = "false";
defparam \ENET_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \ENET_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[2]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[2]~output .bus_hold = "false";
defparam \ENET_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ENET_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[3]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[3]~output .bus_hold = "false";
defparam \ENET_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \ENET_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[4]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[4]~output .bus_hold = "false";
defparam \ENET_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \ENET_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[5]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[5]~output .bus_hold = "false";
defparam \ENET_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \ENET_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[6]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[6]~output .bus_hold = "false";
defparam \ENET_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \ENET_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[7]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[7]~output .bus_hold = "false";
defparam \ENET_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \ENET_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[8]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[8]~output .bus_hold = "false";
defparam \ENET_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \ENET_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[9]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[9]~output .bus_hold = "false";
defparam \ENET_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \ENET_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[10]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[10]~output .bus_hold = "false";
defparam \ENET_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \ENET_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[11]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[11]~output .bus_hold = "false";
defparam \ENET_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \ENET_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[12]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[12]~output .bus_hold = "false";
defparam \ENET_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \ENET_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[13]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[13]~output .bus_hold = "false";
defparam \ENET_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \ENET_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[14]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[14]~output .bus_hold = "false";
defparam \ENET_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \ENET_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET_DATA[15]),
	.obar());
// synopsys translate_off
defparam \ENET_DATA[15]~output .bus_hold = "false";
defparam \ENET_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \AUD_ADCLRCK~output (
	.i(\u4|LRCK_1X~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(\u4|LRCK_1X~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(\u4|oAUD_BCK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N0
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[0]~16 (
// Equation(s):
// \u3|mI2C_CLK_DIV[0]~16_combout  = \u3|mI2C_CLK_DIV [0] $ (VCC)
// \u3|mI2C_CLK_DIV[0]~17  = CARRY(\u3|mI2C_CLK_DIV [0])

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|mI2C_CLK_DIV[0]~16_combout ),
	.cout(\u3|mI2C_CLK_DIV[0]~17 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[0]~16 .lut_mask = 16'h33CC;
defparam \u3|mI2C_CLK_DIV[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y36_N1
dffeas \u3|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[0]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N2
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[1]~18 (
// Equation(s):
// \u3|mI2C_CLK_DIV[1]~18_combout  = (\u3|mI2C_CLK_DIV [1] & (!\u3|mI2C_CLK_DIV[0]~17 )) # (!\u3|mI2C_CLK_DIV [1] & ((\u3|mI2C_CLK_DIV[0]~17 ) # (GND)))
// \u3|mI2C_CLK_DIV[1]~19  = CARRY((!\u3|mI2C_CLK_DIV[0]~17 ) # (!\u3|mI2C_CLK_DIV [1]))

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[0]~17 ),
	.combout(\u3|mI2C_CLK_DIV[1]~18_combout ),
	.cout(\u3|mI2C_CLK_DIV[1]~19 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[1]~18 .lut_mask = 16'h3C3F;
defparam \u3|mI2C_CLK_DIV[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N3
dffeas \u3|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[1]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N4
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[2]~20 (
// Equation(s):
// \u3|mI2C_CLK_DIV[2]~20_combout  = (\u3|mI2C_CLK_DIV [2] & (\u3|mI2C_CLK_DIV[1]~19  $ (GND))) # (!\u3|mI2C_CLK_DIV [2] & (!\u3|mI2C_CLK_DIV[1]~19  & VCC))
// \u3|mI2C_CLK_DIV[2]~21  = CARRY((\u3|mI2C_CLK_DIV [2] & !\u3|mI2C_CLK_DIV[1]~19 ))

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[1]~19 ),
	.combout(\u3|mI2C_CLK_DIV[2]~20_combout ),
	.cout(\u3|mI2C_CLK_DIV[2]~21 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[2]~20 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N5
dffeas \u3|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[2]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N6
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[3]~22 (
// Equation(s):
// \u3|mI2C_CLK_DIV[3]~22_combout  = (\u3|mI2C_CLK_DIV [3] & (!\u3|mI2C_CLK_DIV[2]~21 )) # (!\u3|mI2C_CLK_DIV [3] & ((\u3|mI2C_CLK_DIV[2]~21 ) # (GND)))
// \u3|mI2C_CLK_DIV[3]~23  = CARRY((!\u3|mI2C_CLK_DIV[2]~21 ) # (!\u3|mI2C_CLK_DIV [3]))

	.dataa(\u3|mI2C_CLK_DIV [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[2]~21 ),
	.combout(\u3|mI2C_CLK_DIV[3]~22_combout ),
	.cout(\u3|mI2C_CLK_DIV[3]~23 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[3]~22 .lut_mask = 16'h5A5F;
defparam \u3|mI2C_CLK_DIV[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N8
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[4]~24 (
// Equation(s):
// \u3|mI2C_CLK_DIV[4]~24_combout  = (\u3|mI2C_CLK_DIV [4] & (\u3|mI2C_CLK_DIV[3]~23  $ (GND))) # (!\u3|mI2C_CLK_DIV [4] & (!\u3|mI2C_CLK_DIV[3]~23  & VCC))
// \u3|mI2C_CLK_DIV[4]~25  = CARRY((\u3|mI2C_CLK_DIV [4] & !\u3|mI2C_CLK_DIV[3]~23 ))

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[3]~23 ),
	.combout(\u3|mI2C_CLK_DIV[4]~24_combout ),
	.cout(\u3|mI2C_CLK_DIV[4]~25 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[4]~24 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N9
dffeas \u3|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[4]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N10
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[5]~26 (
// Equation(s):
// \u3|mI2C_CLK_DIV[5]~26_combout  = (\u3|mI2C_CLK_DIV [5] & (!\u3|mI2C_CLK_DIV[4]~25 )) # (!\u3|mI2C_CLK_DIV [5] & ((\u3|mI2C_CLK_DIV[4]~25 ) # (GND)))
// \u3|mI2C_CLK_DIV[5]~27  = CARRY((!\u3|mI2C_CLK_DIV[4]~25 ) # (!\u3|mI2C_CLK_DIV [5]))

	.dataa(\u3|mI2C_CLK_DIV [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[4]~25 ),
	.combout(\u3|mI2C_CLK_DIV[5]~26_combout ),
	.cout(\u3|mI2C_CLK_DIV[5]~27 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[5]~26 .lut_mask = 16'h5A5F;
defparam \u3|mI2C_CLK_DIV[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N14
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[7]~30 (
// Equation(s):
// \u3|mI2C_CLK_DIV[7]~30_combout  = (\u3|mI2C_CLK_DIV [7] & (!\u3|mI2C_CLK_DIV[6]~29 )) # (!\u3|mI2C_CLK_DIV [7] & ((\u3|mI2C_CLK_DIV[6]~29 ) # (GND)))
// \u3|mI2C_CLK_DIV[7]~31  = CARRY((!\u3|mI2C_CLK_DIV[6]~29 ) # (!\u3|mI2C_CLK_DIV [7]))

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[6]~29 ),
	.combout(\u3|mI2C_CLK_DIV[7]~30_combout ),
	.cout(\u3|mI2C_CLK_DIV[7]~31 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[7]~30 .lut_mask = 16'h3C3F;
defparam \u3|mI2C_CLK_DIV[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N15
dffeas \u3|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[7]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N16
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[8]~32 (
// Equation(s):
// \u3|mI2C_CLK_DIV[8]~32_combout  = (\u3|mI2C_CLK_DIV [8] & (\u3|mI2C_CLK_DIV[7]~31  $ (GND))) # (!\u3|mI2C_CLK_DIV [8] & (!\u3|mI2C_CLK_DIV[7]~31  & VCC))
// \u3|mI2C_CLK_DIV[8]~33  = CARRY((\u3|mI2C_CLK_DIV [8] & !\u3|mI2C_CLK_DIV[7]~31 ))

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[7]~31 ),
	.combout(\u3|mI2C_CLK_DIV[8]~32_combout ),
	.cout(\u3|mI2C_CLK_DIV[8]~33 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[8]~32 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N17
dffeas \u3|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[8]~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N18
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[9]~34 (
// Equation(s):
// \u3|mI2C_CLK_DIV[9]~34_combout  = (\u3|mI2C_CLK_DIV [9] & (!\u3|mI2C_CLK_DIV[8]~33 )) # (!\u3|mI2C_CLK_DIV [9] & ((\u3|mI2C_CLK_DIV[8]~33 ) # (GND)))
// \u3|mI2C_CLK_DIV[9]~35  = CARRY((!\u3|mI2C_CLK_DIV[8]~33 ) # (!\u3|mI2C_CLK_DIV [9]))

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[8]~33 ),
	.combout(\u3|mI2C_CLK_DIV[9]~34_combout ),
	.cout(\u3|mI2C_CLK_DIV[9]~35 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[9]~34 .lut_mask = 16'h3C3F;
defparam \u3|mI2C_CLK_DIV[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N19
dffeas \u3|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[9]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N20
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[10]~36 (
// Equation(s):
// \u3|mI2C_CLK_DIV[10]~36_combout  = (\u3|mI2C_CLK_DIV [10] & (\u3|mI2C_CLK_DIV[9]~35  $ (GND))) # (!\u3|mI2C_CLK_DIV [10] & (!\u3|mI2C_CLK_DIV[9]~35  & VCC))
// \u3|mI2C_CLK_DIV[10]~37  = CARRY((\u3|mI2C_CLK_DIV [10] & !\u3|mI2C_CLK_DIV[9]~35 ))

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[9]~35 ),
	.combout(\u3|mI2C_CLK_DIV[10]~36_combout ),
	.cout(\u3|mI2C_CLK_DIV[10]~37 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[10]~36 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N21
dffeas \u3|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[10]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N22
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[11]~38 (
// Equation(s):
// \u3|mI2C_CLK_DIV[11]~38_combout  = (\u3|mI2C_CLK_DIV [11] & (!\u3|mI2C_CLK_DIV[10]~37 )) # (!\u3|mI2C_CLK_DIV [11] & ((\u3|mI2C_CLK_DIV[10]~37 ) # (GND)))
// \u3|mI2C_CLK_DIV[11]~39  = CARRY((!\u3|mI2C_CLK_DIV[10]~37 ) # (!\u3|mI2C_CLK_DIV [11]))

	.dataa(\u3|mI2C_CLK_DIV [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[10]~37 ),
	.combout(\u3|mI2C_CLK_DIV[11]~38_combout ),
	.cout(\u3|mI2C_CLK_DIV[11]~39 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[11]~38 .lut_mask = 16'h5A5F;
defparam \u3|mI2C_CLK_DIV[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N23
dffeas \u3|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[11]~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N24
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[12]~40 (
// Equation(s):
// \u3|mI2C_CLK_DIV[12]~40_combout  = (\u3|mI2C_CLK_DIV [12] & (\u3|mI2C_CLK_DIV[11]~39  $ (GND))) # (!\u3|mI2C_CLK_DIV [12] & (!\u3|mI2C_CLK_DIV[11]~39  & VCC))
// \u3|mI2C_CLK_DIV[12]~41  = CARRY((\u3|mI2C_CLK_DIV [12] & !\u3|mI2C_CLK_DIV[11]~39 ))

	.dataa(gnd),
	.datab(\u3|mI2C_CLK_DIV [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[11]~39 ),
	.combout(\u3|mI2C_CLK_DIV[12]~40_combout ),
	.cout(\u3|mI2C_CLK_DIV[12]~41 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[12]~40 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N25
dffeas \u3|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[12]~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N26
cycloneive_lcell_comb \u3|mI2C_CLK_DIV[13]~42 (
// Equation(s):
// \u3|mI2C_CLK_DIV[13]~42_combout  = (\u3|mI2C_CLK_DIV [13] & (!\u3|mI2C_CLK_DIV[12]~41 )) # (!\u3|mI2C_CLK_DIV [13] & ((\u3|mI2C_CLK_DIV[12]~41 ) # (GND)))
// \u3|mI2C_CLK_DIV[13]~43  = CARRY((!\u3|mI2C_CLK_DIV[12]~41 ) # (!\u3|mI2C_CLK_DIV [13]))

	.dataa(\u3|mI2C_CLK_DIV [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[12]~41 ),
	.combout(\u3|mI2C_CLK_DIV[13]~42_combout ),
	.cout(\u3|mI2C_CLK_DIV[13]~43 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[13]~42 .lut_mask = 16'h5A5F;
defparam \u3|mI2C_CLK_DIV[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X92_Y36_N27
dffeas \u3|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[13]~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y36_N29
dffeas \u3|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[14]~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N14
cycloneive_lcell_comb \u3|LessThan0~0 (
// Equation(s):
// \u3|LessThan0~0_combout  = (!\u3|mI2C_CLK_DIV [15] & (!\u3|mI2C_CLK_DIV [12] & (!\u3|mI2C_CLK_DIV [13] & !\u3|mI2C_CLK_DIV [14])))

	.dataa(\u3|mI2C_CLK_DIV [15]),
	.datab(\u3|mI2C_CLK_DIV [12]),
	.datac(\u3|mI2C_CLK_DIV [13]),
	.datad(\u3|mI2C_CLK_DIV [14]),
	.cin(gnd),
	.combout(\u3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~0 .lut_mask = 16'h0001;
defparam \u3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y36_N11
dffeas \u3|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[5]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y36_N7
dffeas \u3|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u3|mI2C_CLK_DIV[3]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \u3|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N2
cycloneive_lcell_comb \u3|LessThan0~1 (
// Equation(s):
// \u3|LessThan0~1_combout  = (!\u3|mI2C_CLK_DIV [2] & (!\u3|mI2C_CLK_DIV [4] & (!\u3|mI2C_CLK_DIV [5] & !\u3|mI2C_CLK_DIV [3])))

	.dataa(\u3|mI2C_CLK_DIV [2]),
	.datab(\u3|mI2C_CLK_DIV [4]),
	.datac(\u3|mI2C_CLK_DIV [5]),
	.datad(\u3|mI2C_CLK_DIV [3]),
	.cin(gnd),
	.combout(\u3|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~1 .lut_mask = 16'h0001;
defparam \u3|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N10
cycloneive_lcell_comb \u3|LessThan0~2 (
// Equation(s):
// \u3|LessThan0~2_combout  = (((\u3|LessThan0~1_combout ) # (!\u3|mI2C_CLK_DIV [7])) # (!\u3|mI2C_CLK_DIV [8])) # (!\u3|mI2C_CLK_DIV [6])

	.dataa(\u3|mI2C_CLK_DIV [6]),
	.datab(\u3|mI2C_CLK_DIV [8]),
	.datac(\u3|mI2C_CLK_DIV [7]),
	.datad(\u3|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u3|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~2 .lut_mask = 16'hFF7F;
defparam \u3|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N6
cycloneive_lcell_comb \u3|LessThan0~4 (
// Equation(s):
// \u3|LessThan0~4_combout  = ((\u3|mI2C_CLK_DIV [11] & ((!\u3|LessThan0~2_combout ) # (!\u3|LessThan0~3_combout )))) # (!\u3|LessThan0~0_combout )

	.dataa(\u3|LessThan0~3_combout ),
	.datab(\u3|mI2C_CLK_DIV [11]),
	.datac(\u3|LessThan0~0_combout ),
	.datad(\u3|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u3|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~4 .lut_mask = 16'h4FCF;
defparam \u3|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N16
cycloneive_lcell_comb \u3|mI2C_CTRL_CLK~0 (
// Equation(s):
// \u3|mI2C_CTRL_CLK~0_combout  = \u3|mI2C_CTRL_CLK~q  $ (\u3|LessThan0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|mI2C_CTRL_CLK~q ),
	.datad(\u3|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u3|mI2C_CTRL_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mI2C_CTRL_CLK~0 .lut_mask = 16'h0FF0;
defparam \u3|mI2C_CTRL_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y36_N13
dffeas \u3|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_CTRL_CLK~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \u3|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \u3|mI2C_CTRL_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u3|mI2C_CTRL_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \u3|mI2C_CTRL_CLK~clkctrl .clock_type = "global clock";
defparam \u3|mI2C_CTRL_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N4
cycloneive_lcell_comb \u3|u0|SD_COUNTER[0]~6 (
// Equation(s):
// \u3|u0|SD_COUNTER[0]~6_combout  = !\u3|u0|SD_COUNTER [0]
// \u3|u0|SD_COUNTER[0]~7  = CARRY(!\u3|u0|SD_COUNTER [0])

	.dataa(gnd),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|u0|SD_COUNTER[0]~6_combout ),
	.cout(\u3|u0|SD_COUNTER[0]~7 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[0]~6 .lut_mask = 16'h3333;
defparam \u3|u0|SD_COUNTER[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N8
cycloneive_lcell_comb \u3|u0|SD_COUNTER[2]~12 (
// Equation(s):
// \u3|u0|SD_COUNTER[2]~12_combout  = (\u3|u0|SD_COUNTER [2] & (\u3|u0|SD_COUNTER[1]~11  & VCC)) # (!\u3|u0|SD_COUNTER [2] & (!\u3|u0|SD_COUNTER[1]~11 ))
// \u3|u0|SD_COUNTER[2]~13  = CARRY((!\u3|u0|SD_COUNTER [2] & !\u3|u0|SD_COUNTER[1]~11 ))

	.dataa(gnd),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|u0|SD_COUNTER[1]~11 ),
	.combout(\u3|u0|SD_COUNTER[2]~12_combout ),
	.cout(\u3|u0|SD_COUNTER[2]~13 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[2]~12 .lut_mask = 16'hC303;
defparam \u3|u0|SD_COUNTER[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N10
cycloneive_lcell_comb \u3|u0|SD_COUNTER[3]~14 (
// Equation(s):
// \u3|u0|SD_COUNTER[3]~14_combout  = (\u3|u0|SD_COUNTER [3] & ((GND) # (!\u3|u0|SD_COUNTER[2]~13 ))) # (!\u3|u0|SD_COUNTER [3] & (\u3|u0|SD_COUNTER[2]~13  $ (GND)))
// \u3|u0|SD_COUNTER[3]~15  = CARRY((\u3|u0|SD_COUNTER [3]) # (!\u3|u0|SD_COUNTER[2]~13 ))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|u0|SD_COUNTER[2]~13 ),
	.combout(\u3|u0|SD_COUNTER[3]~14_combout ),
	.cout(\u3|u0|SD_COUNTER[3]~15 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[3]~14 .lut_mask = 16'h5AAF;
defparam \u3|u0|SD_COUNTER[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N12
cycloneive_lcell_comb \u3|u0|SD_COUNTER[4]~16 (
// Equation(s):
// \u3|u0|SD_COUNTER[4]~16_combout  = (\u3|u0|SD_COUNTER [4] & (\u3|u0|SD_COUNTER[3]~15  & VCC)) # (!\u3|u0|SD_COUNTER [4] & (!\u3|u0|SD_COUNTER[3]~15 ))
// \u3|u0|SD_COUNTER[4]~17  = CARRY((!\u3|u0|SD_COUNTER [4] & !\u3|u0|SD_COUNTER[3]~15 ))

	.dataa(\u3|u0|SD_COUNTER [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|u0|SD_COUNTER[3]~15 ),
	.combout(\u3|u0|SD_COUNTER[4]~16_combout ),
	.cout(\u3|u0|SD_COUNTER[4]~17 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[4]~16 .lut_mask = 16'hA505;
defparam \u3|u0|SD_COUNTER[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N14
cycloneive_lcell_comb \u3|u0|SD_COUNTER[5]~18 (
// Equation(s):
// \u3|u0|SD_COUNTER[5]~18_combout  = \u3|u0|SD_COUNTER [5] $ (\u3|u0|SD_COUNTER[4]~17 )

	.dataa(gnd),
	.datab(\u3|u0|SD_COUNTER [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u3|u0|SD_COUNTER[4]~17 ),
	.combout(\u3|u0|SD_COUNTER[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[5]~18 .lut_mask = 16'h3C3C;
defparam \u3|u0|SD_COUNTER[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y36_N11
dffeas \u3|u0|SD_COUNTER[3] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SD_COUNTER[3]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~q ),
	.ena(\u3|u0|SD_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \u3|u0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N2
cycloneive_lcell_comb \u3|u0|SD_COUNTER[2]~8 (
// Equation(s):
// \u3|u0|SD_COUNTER[2]~8_combout  = (!\u3|u0|SD_COUNTER [1] & (!\u3|u0|SD_COUNTER [3] & (!\u3|u0|SD_COUNTER [2] & \u3|mI2C_GO~q )))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [3]),
	.datac(\u3|u0|SD_COUNTER [2]),
	.datad(\u3|mI2C_GO~q ),
	.cin(gnd),
	.combout(\u3|u0|SD_COUNTER[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[2]~8 .lut_mask = 16'h0100;
defparam \u3|u0|SD_COUNTER[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N24
cycloneive_lcell_comb \u3|u0|SD_COUNTER[2]~9 (
// Equation(s):
// \u3|u0|SD_COUNTER[2]~9_combout  = (\u3|u0|SD_COUNTER [4]) # ((\u3|u0|SD_COUNTER [0]) # ((\u3|u0|SD_COUNTER [5]) # (!\u3|u0|SD_COUNTER[2]~8_combout )))

	.dataa(\u3|u0|SD_COUNTER [4]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD_COUNTER [5]),
	.datad(\u3|u0|SD_COUNTER[2]~8_combout ),
	.cin(gnd),
	.combout(\u3|u0|SD_COUNTER[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[2]~9 .lut_mask = 16'hFEFF;
defparam \u3|u0|SD_COUNTER[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N15
dffeas \u3|u0|SD_COUNTER[5] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SD_COUNTER[5]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~q ),
	.ena(\u3|u0|SD_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \u3|u0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y36_N13
dffeas \u3|u0|SD_COUNTER[4] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SD_COUNTER[4]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~q ),
	.ena(\u3|u0|SD_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \u3|u0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N26
cycloneive_lcell_comb \u3|u0|Selector1~0 (
// Equation(s):
// \u3|u0|Selector1~0_combout  = (!\u3|u0|SD_COUNTER [4]) # (!\u3|u0|SD_COUNTER [3])

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u3|u0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Selector1~0 .lut_mask = 16'h55FF;
defparam \u3|u0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N16
cycloneive_lcell_comb \u3|u0|END~0 (
// Equation(s):
// \u3|u0|END~0_combout  = (\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER [0] & (\u3|u0|SD_COUNTER [2] & !\u3|u0|Selector1~0_combout )))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD_COUNTER [2]),
	.datad(\u3|u0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|END~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|END~0 .lut_mask = 16'h0080;
defparam \u3|u0|END~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N30
cycloneive_lcell_comb \u3|u0|END~1 (
// Equation(s):
// \u3|u0|END~1_combout  = (\u3|u0|END~0_combout  & (\u3|u0|SD_COUNTER [5])) # (!\u3|u0|END~0_combout  & ((\u3|u0|END~q )))

	.dataa(gnd),
	.datab(\u3|u0|SD_COUNTER [5]),
	.datac(\u3|u0|END~q ),
	.datad(\u3|u0|END~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|END~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|END~1 .lut_mask = 16'hCCF0;
defparam \u3|u0|END~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N31
dffeas \u3|u0|END (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|END~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|END .is_wysiwyg = "true";
defparam \u3|u0|END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N6
cycloneive_lcell_comb \u3|u0|SD_COUNTER[1]~10 (
// Equation(s):
// \u3|u0|SD_COUNTER[1]~10_combout  = (\u3|u0|SD_COUNTER [1] & ((GND) # (!\u3|u0|SD_COUNTER[0]~7 ))) # (!\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER[0]~7  $ (GND)))
// \u3|u0|SD_COUNTER[1]~11  = CARRY((\u3|u0|SD_COUNTER [1]) # (!\u3|u0|SD_COUNTER[0]~7 ))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|u0|SD_COUNTER[0]~7 ),
	.combout(\u3|u0|SD_COUNTER[1]~10_combout ),
	.cout(\u3|u0|SD_COUNTER[1]~11 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[1]~10 .lut_mask = 16'h5AAF;
defparam \u3|u0|SD_COUNTER[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y36_N7
dffeas \u3|u0|SD_COUNTER[1] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SD_COUNTER[1]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~q ),
	.ena(\u3|u0|SD_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \u3|u0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N24
cycloneive_lcell_comb \u3|u0|ACK3~0 (
// Equation(s):
// \u3|u0|ACK3~0_combout  = (\u3|u0|SD_COUNTER [0] & (\u3|u0|SD_COUNTER [5] & (\u3|u0|SD_COUNTER [2] $ (!\u3|u0|SD_COUNTER [1]))))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [5]),
	.datad(\u3|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u3|u0|ACK3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK3~0 .lut_mask = 16'h8020;
defparam \u3|u0|ACK3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N18
cycloneive_lcell_comb \u3|u0|ACK3~1 (
// Equation(s):
// \u3|u0|ACK3~1_combout  = (\u3|u0|ACK3~0_combout  & ((\u3|u0|SD_COUNTER [3] & (\u3|u0|SD_COUNTER [2] & \u3|u0|SD_COUNTER [4])) # (!\u3|u0|SD_COUNTER [3] & (!\u3|u0|SD_COUNTER [2] & !\u3|u0|SD_COUNTER [4]))))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [4]),
	.datad(\u3|u0|ACK3~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK3~1 .lut_mask = 16'h8100;
defparam \u3|u0|ACK3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N14
cycloneive_lcell_comb \u3|u0|ACK3~2 (
// Equation(s):
// \u3|u0|ACK3~2_combout  = (\u3|u0|ACK3~1_combout  & (\I2C_SDAT~input_o  & (!\u3|u0|SD_COUNTER [4]))) # (!\u3|u0|ACK3~1_combout  & (((\u3|u0|ACK3~q ))))

	.dataa(\I2C_SDAT~input_o ),
	.datab(\u3|u0|SD_COUNTER [4]),
	.datac(\u3|u0|ACK3~q ),
	.datad(\u3|u0|ACK3~1_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK3~2 .lut_mask = 16'h22F0;
defparam \u3|u0|ACK3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N15
dffeas \u3|u0|ACK3 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|ACK3~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|ACK3 .is_wysiwyg = "true";
defparam \u3|u0|ACK3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N6
cycloneive_lcell_comb \u3|u0|ACK1~0 (
// Equation(s):
// \u3|u0|ACK1~0_combout  = (\u3|u0|SD_COUNTER [5] & (\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER [3] $ (!\u3|u0|SD_COUNTER [2]))))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [5]),
	.datad(\u3|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u3|u0|ACK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK1~0 .lut_mask = 16'h9000;
defparam \u3|u0|ACK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N22
cycloneive_lcell_comb \u3|u0|ACK1~1 (
// Equation(s):
// \u3|u0|ACK1~1_combout  = (\u3|u0|SD_COUNTER [4] & ((\u3|u0|ACK1~0_combout  & (\u3|u0|Selector4~0_combout )) # (!\u3|u0|ACK1~0_combout  & ((\u3|u0|ACK1~q ))))) # (!\u3|u0|SD_COUNTER [4] & (((\u3|u0|ACK1~q ))))

	.dataa(\u3|u0|Selector4~0_combout ),
	.datab(\u3|u0|SD_COUNTER [4]),
	.datac(\u3|u0|ACK1~q ),
	.datad(\u3|u0|ACK1~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK1~1 .lut_mask = 16'hB8F0;
defparam \u3|u0|ACK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N23
dffeas \u3|u0|ACK1 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|ACK1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|ACK1 .is_wysiwyg = "true";
defparam \u3|u0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N28
cycloneive_lcell_comb \u3|u0|ACK2~0 (
// Equation(s):
// \u3|u0|ACK2~0_combout  = (\u3|u0|SD_COUNTER [3] & (\u3|u0|SD_COUNTER [5] & \u3|u0|SD_COUNTER [1]))

	.dataa(gnd),
	.datab(\u3|u0|SD_COUNTER [3]),
	.datac(\u3|u0|SD_COUNTER [5]),
	.datad(\u3|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u3|u0|ACK2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK2~0 .lut_mask = 16'hC000;
defparam \u3|u0|ACK2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N10
cycloneive_lcell_comb \u3|u0|ACK2~1 (
// Equation(s):
// \u3|u0|ACK2~1_combout  = (\u3|u0|ACK2~0_combout  & ((\u3|u0|SD_COUNTER [4] & (\u3|u0|SD_COUNTER [2] & \u3|u0|SD_COUNTER [0])) # (!\u3|u0|SD_COUNTER [4] & (!\u3|u0|SD_COUNTER [2] & !\u3|u0|SD_COUNTER [0]))))

	.dataa(\u3|u0|SD_COUNTER [4]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [0]),
	.datad(\u3|u0|ACK2~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK2~1 .lut_mask = 16'h8100;
defparam \u3|u0|ACK2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N0
cycloneive_lcell_comb \u3|u0|ACK2~2 (
// Equation(s):
// \u3|u0|ACK2~2_combout  = (\u3|u0|ACK2~1_combout  & (\I2C_SDAT~input_o  & (!\u3|u0|SD_COUNTER [4]))) # (!\u3|u0|ACK2~1_combout  & (((\u3|u0|ACK2~q ))))

	.dataa(\I2C_SDAT~input_o ),
	.datab(\u3|u0|SD_COUNTER [4]),
	.datac(\u3|u0|ACK2~q ),
	.datad(\u3|u0|ACK2~1_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK2~2 .lut_mask = 16'h22F0;
defparam \u3|u0|ACK2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N1
dffeas \u3|u0|ACK2 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|ACK2~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|ACK2 .is_wysiwyg = "true";
defparam \u3|u0|ACK2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N8
cycloneive_lcell_comb \u3|mSetup_ST~12 (
// Equation(s):
// \u3|mSetup_ST~12_combout  = (!\u3|u0|ACK3~q  & (!\u3|u0|ACK1~q  & !\u3|u0|ACK2~q ))

	.dataa(gnd),
	.datab(\u3|u0|ACK3~q ),
	.datac(\u3|u0|ACK1~q ),
	.datad(\u3|u0|ACK2~q ),
	.cin(gnd),
	.combout(\u3|mSetup_ST~12_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mSetup_ST~12 .lut_mask = 16'h0003;
defparam \u3|mSetup_ST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N10
cycloneive_lcell_comb \u3|mSetup_ST~13 (
// Equation(s):
// \u3|mSetup_ST~13_combout  = (\u3|mSetup_ST.0001~q  & (!\u3|u0|END~q  & \u3|mSetup_ST~12_combout ))

	.dataa(\u3|mSetup_ST.0001~q ),
	.datab(gnd),
	.datac(\u3|u0|END~q ),
	.datad(\u3|mSetup_ST~12_combout ),
	.cin(gnd),
	.combout(\u3|mSetup_ST~13_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mSetup_ST~13 .lut_mask = 16'h0A00;
defparam \u3|mSetup_ST~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N4
cycloneive_lcell_comb \u3|LUT_INDEX[0]~5 (
// Equation(s):
// \u3|LUT_INDEX[0]~5_combout  = \u3|LUT_INDEX [0] $ (((\u3|mSetup_ST.0010~q  & \u3|LessThan1~1_combout )))

	.dataa(gnd),
	.datab(\u3|mSetup_ST.0010~q ),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u3|LUT_INDEX[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LUT_INDEX[0]~5 .lut_mask = 16'h3CF0;
defparam \u3|LUT_INDEX[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y35_N5
dffeas \u3|LUT_INDEX[0] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|LUT_INDEX[0]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \u3|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N22
cycloneive_lcell_comb \u3|LUT_INDEX[1]~6 (
// Equation(s):
// \u3|LUT_INDEX[1]~6_combout  = (\u3|LUT_INDEX [1] & (\u3|LUT_INDEX [0] $ (VCC))) # (!\u3|LUT_INDEX [1] & (\u3|LUT_INDEX [0] & VCC))
// \u3|LUT_INDEX[1]~7  = CARRY((\u3|LUT_INDEX [1] & \u3|LUT_INDEX [0]))

	.dataa(\u3|LUT_INDEX [1]),
	.datab(\u3|LUT_INDEX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|LUT_INDEX[1]~6_combout ),
	.cout(\u3|LUT_INDEX[1]~7 ));
// synopsys translate_off
defparam \u3|LUT_INDEX[1]~6 .lut_mask = 16'h6688;
defparam \u3|LUT_INDEX[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N24
cycloneive_lcell_comb \u3|LUT_INDEX[2]~9 (
// Equation(s):
// \u3|LUT_INDEX[2]~9_combout  = (\u3|LUT_INDEX [2] & (!\u3|LUT_INDEX[1]~7 )) # (!\u3|LUT_INDEX [2] & ((\u3|LUT_INDEX[1]~7 ) # (GND)))
// \u3|LUT_INDEX[2]~10  = CARRY((!\u3|LUT_INDEX[1]~7 ) # (!\u3|LUT_INDEX [2]))

	.dataa(gnd),
	.datab(\u3|LUT_INDEX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|LUT_INDEX[1]~7 ),
	.combout(\u3|LUT_INDEX[2]~9_combout ),
	.cout(\u3|LUT_INDEX[2]~10 ));
// synopsys translate_off
defparam \u3|LUT_INDEX[2]~9 .lut_mask = 16'h3C3F;
defparam \u3|LUT_INDEX[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N28
cycloneive_lcell_comb \u3|LUT_INDEX[4]~13 (
// Equation(s):
// \u3|LUT_INDEX[4]~13_combout  = (\u3|LUT_INDEX [4] & (!\u3|LUT_INDEX[3]~12 )) # (!\u3|LUT_INDEX [4] & ((\u3|LUT_INDEX[3]~12 ) # (GND)))
// \u3|LUT_INDEX[4]~14  = CARRY((!\u3|LUT_INDEX[3]~12 ) # (!\u3|LUT_INDEX [4]))

	.dataa(gnd),
	.datab(\u3|LUT_INDEX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|LUT_INDEX[3]~12 ),
	.combout(\u3|LUT_INDEX[4]~13_combout ),
	.cout(\u3|LUT_INDEX[4]~14 ));
// synopsys translate_off
defparam \u3|LUT_INDEX[4]~13 .lut_mask = 16'h3C3F;
defparam \u3|LUT_INDEX[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N30
cycloneive_lcell_comb \u3|LUT_INDEX[5]~15 (
// Equation(s):
// \u3|LUT_INDEX[5]~15_combout  = \u3|LUT_INDEX [5] $ (!\u3|LUT_INDEX[4]~14 )

	.dataa(\u3|LUT_INDEX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u3|LUT_INDEX[4]~14 ),
	.combout(\u3|LUT_INDEX[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LUT_INDEX[5]~15 .lut_mask = 16'hA5A5;
defparam \u3|LUT_INDEX[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y35_N31
dffeas \u3|LUT_INDEX[5] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|LUT_INDEX[5]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \u3|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N26
cycloneive_lcell_comb \u3|LUT_INDEX[3]~11 (
// Equation(s):
// \u3|LUT_INDEX[3]~11_combout  = (\u3|LUT_INDEX [3] & (\u3|LUT_INDEX[2]~10  $ (GND))) # (!\u3|LUT_INDEX [3] & (!\u3|LUT_INDEX[2]~10  & VCC))
// \u3|LUT_INDEX[3]~12  = CARRY((\u3|LUT_INDEX [3] & !\u3|LUT_INDEX[2]~10 ))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|LUT_INDEX[2]~10 ),
	.combout(\u3|LUT_INDEX[3]~11_combout ),
	.cout(\u3|LUT_INDEX[3]~12 ));
// synopsys translate_off
defparam \u3|LUT_INDEX[3]~11 .lut_mask = 16'hA50A;
defparam \u3|LUT_INDEX[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y35_N27
dffeas \u3|LUT_INDEX[3] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|LUT_INDEX[3]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \u3|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N20
cycloneive_lcell_comb \u3|LessThan1~0 (
// Equation(s):
// \u3|LessThan1~0_combout  = (((!\u3|LUT_INDEX [1] & !\u3|LUT_INDEX [0])) # (!\u3|LUT_INDEX [3])) # (!\u3|LUT_INDEX [2])

	.dataa(\u3|LUT_INDEX [1]),
	.datab(\u3|LUT_INDEX [2]),
	.datac(\u3|LUT_INDEX [3]),
	.datad(\u3|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u3|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan1~0 .lut_mask = 16'h3F7F;
defparam \u3|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N8
cycloneive_lcell_comb \u3|LUT_INDEX[5]~8 (
// Equation(s):
// \u3|LUT_INDEX[5]~8_combout  = (\u3|mSetup_ST.0010~q  & (!\u3|LUT_INDEX [4] & (!\u3|LUT_INDEX [5] & \u3|LessThan1~0_combout )))

	.dataa(\u3|mSetup_ST.0010~q ),
	.datab(\u3|LUT_INDEX [4]),
	.datac(\u3|LUT_INDEX [5]),
	.datad(\u3|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u3|LUT_INDEX[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LUT_INDEX[5]~8 .lut_mask = 16'h0200;
defparam \u3|LUT_INDEX[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N25
dffeas \u3|LUT_INDEX[2] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|LUT_INDEX[2]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \u3|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y35_N29
dffeas \u3|LUT_INDEX[4] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|LUT_INDEX[4]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \u3|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N18
cycloneive_lcell_comb \u3|LessThan1~1 (
// Equation(s):
// \u3|LessThan1~1_combout  = (!\u3|LUT_INDEX [5] & (!\u3|LUT_INDEX [4] & \u3|LessThan1~0_combout ))

	.dataa(\u3|LUT_INDEX [5]),
	.datab(\u3|LUT_INDEX [4]),
	.datac(gnd),
	.datad(\u3|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u3|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan1~1 .lut_mask = 16'h1100;
defparam \u3|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N11
dffeas \u3|mSetup_ST.0010 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|mSetup_ST~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LessThan1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \u3|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N0
cycloneive_lcell_comb \u3|Selector0~0 (
// Equation(s):
// \u3|Selector0~0_combout  = (\u3|mSetup_ST.0001~q  & (\u3|u0|END~q  & (\u3|mI2C_GO~q ))) # (!\u3|mSetup_ST.0001~q  & (((\u3|mI2C_GO~q ) # (!\u3|mSetup_ST.0010~q ))))

	.dataa(\u3|mSetup_ST.0001~q ),
	.datab(\u3|u0|END~q ),
	.datac(\u3|mI2C_GO~q ),
	.datad(\u3|mSetup_ST.0010~q ),
	.cin(gnd),
	.combout(\u3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Selector0~0 .lut_mask = 16'hD0D5;
defparam \u3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N1
dffeas \u3|mI2C_GO (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LessThan1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_GO .is_wysiwyg = "true";
defparam \u3|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y36_N5
dffeas \u3|u0|SD_COUNTER[0] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SD_COUNTER[0]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~q ),
	.ena(\u3|u0|SD_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \u3|u0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y36_N9
dffeas \u3|u0|SD_COUNTER[2] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SD_COUNTER[2]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~q ),
	.ena(\u3|u0|SD_COUNTER[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \u3|u0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N26
cycloneive_lcell_comb \u3|u0|Mux0~0 (
// Equation(s):
// \u3|u0|Mux0~0_combout  = (\u3|u0|SD_COUNTER [3] & (\u3|u0|SD_COUNTER [2] & (\u3|u0|SD_COUNTER [0] & \u3|u0|SD_COUNTER [1])))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [0]),
	.datad(\u3|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~0 .lut_mask = 16'h8000;
defparam \u3|u0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N22
cycloneive_lcell_comb \u3|u0|Mux0~10 (
// Equation(s):
// \u3|u0|Mux0~10_combout  = (\u3|u0|SD_COUNTER [1] & ((\u3|u0|SD_COUNTER [2] & (\u3|u0|SD_COUNTER [0] & !\u3|u0|SD_COUNTER [3])) # (!\u3|u0|SD_COUNTER [2] & ((\u3|u0|SD_COUNTER [3]))))) # (!\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER [0] & 
// ((\u3|u0|SD_COUNTER [3]))))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD_COUNTER [2]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~10 .lut_mask = 16'h4E80;
defparam \u3|u0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N23
dffeas \u3|LUT_INDEX[1] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|LUT_INDEX[1]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \u3|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N28
cycloneive_lcell_comb \u3|LessThan2~0 (
// Equation(s):
// \u3|LessThan2~0_combout  = ((!\u3|LUT_INDEX [2] & ((!\u3|LUT_INDEX [0]) # (!\u3|LUT_INDEX [1])))) # (!\u3|LUT_INDEX [3])

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\u3|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan2~0 .lut_mask = 16'h557F;
defparam \u3|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N12
cycloneive_lcell_comb \u3|LessThan2~1 (
// Equation(s):
// \u3|LessThan2~1_combout  = (!\u3|LUT_INDEX [4] & (!\u3|LUT_INDEX [5] & \u3|LessThan2~0_combout ))

	.dataa(gnd),
	.datab(\u3|LUT_INDEX [4]),
	.datac(\u3|LUT_INDEX [5]),
	.datad(\u3|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u3|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan2~1 .lut_mask = 16'h0300;
defparam \u3|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N28
cycloneive_lcell_comb \u3|Selector1~0 (
// Equation(s):
// \u3|Selector1~0_combout  = (!\u3|mSetup_ST.0010~q  & (((\u3|u0|END~q ) # (\u3|mSetup_ST~12_combout )) # (!\u3|mSetup_ST.0001~q )))

	.dataa(\u3|mSetup_ST.0001~q ),
	.datab(\u3|u0|END~q ),
	.datac(\u3|mSetup_ST~12_combout ),
	.datad(\u3|mSetup_ST.0010~q ),
	.cin(gnd),
	.combout(\u3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Selector1~0 .lut_mask = 16'h00FD;
defparam \u3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y36_N29
dffeas \u3|mSetup_ST.0000 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LessThan1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \u3|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N30
cycloneive_lcell_comb \u3|mI2C_DATA[22]~0 (
// Equation(s):
// \u3|mI2C_DATA[22]~0_combout  = (\KEY[0]~input_o  & !\u3|mSetup_ST.0000~q )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\u3|mSetup_ST.0000~q ),
	.cin(gnd),
	.combout(\u3|mI2C_DATA[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mI2C_DATA[22]~0 .lut_mask = 16'h00CC;
defparam \u3|mI2C_DATA[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N12
cycloneive_lcell_comb \u3|mI2C_DATA[22]~1 (
// Equation(s):
// \u3|mI2C_DATA[22]~1_combout  = (!\u3|LUT_INDEX [5] & (\u3|LessThan1~0_combout  & (\u3|mI2C_DATA[22]~0_combout  & !\u3|LUT_INDEX [4])))

	.dataa(\u3|LUT_INDEX [5]),
	.datab(\u3|LessThan1~0_combout ),
	.datac(\u3|mI2C_DATA[22]~0_combout ),
	.datad(\u3|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u3|mI2C_DATA[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mI2C_DATA[22]~1 .lut_mask = 16'h0040;
defparam \u3|mI2C_DATA[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N13
dffeas \u3|mI2C_DATA[18] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|LessThan2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[18] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N20
cycloneive_lcell_comb \u3|u0|SD[22]~0 (
// Equation(s):
// \u3|u0|SD[22]~0_combout  = (\u3|u0|SD_COUNTER [4] & (\u3|u0|SD_COUNTER [2] & (\u3|u0|SD_COUNTER [3] & \u3|u0|SD_COUNTER [1])))

	.dataa(\u3|u0|SD_COUNTER [4]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [3]),
	.datad(\u3|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u3|u0|SD[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD[22]~0 .lut_mask = 16'h8000;
defparam \u3|u0|SD[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N14
cycloneive_lcell_comb \u3|u0|SD[22]~1 (
// Equation(s):
// \u3|u0|SD[22]~1_combout  = (\u3|u0|SD_COUNTER [5] & (!\u3|u0|SD_COUNTER [0] & (\KEY[0]~input_o  & \u3|u0|SD[22]~0_combout )))

	.dataa(\u3|u0|SD_COUNTER [5]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\KEY[0]~input_o ),
	.datad(\u3|u0|SD[22]~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|SD[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD[22]~1 .lut_mask = 16'h2000;
defparam \u3|u0|SD[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N23
dffeas \u3|u0|SD[18] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_DATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[18] .is_wysiwyg = "true";
defparam \u3|u0|SD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N16
cycloneive_lcell_comb \u3|WideOr1~0 (
// Equation(s):
// \u3|WideOr1~0_combout  = (\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [1]) # ((\u3|LUT_INDEX [0]) # (\u3|LUT_INDEX [2]))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\u3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr1~0 .lut_mask = 16'hAAA8;
defparam \u3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N17
dffeas \u3|mI2C_DATA[12] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N3
dffeas \u3|u0|SD[12] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_DATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[12] .is_wysiwyg = "true";
defparam \u3|u0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N2
cycloneive_lcell_comb \u3|u0|Mux0~11 (
// Equation(s):
// \u3|u0|Mux0~11_combout  = (\u3|u0|SD_COUNTER [3] & (\u3|u0|SDO~q )) # (!\u3|u0|SD_COUNTER [3] & ((\u3|u0|SD [12])))

	.dataa(gnd),
	.datab(\u3|u0|SDO~q ),
	.datac(\u3|u0|SD [12]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~11 .lut_mask = 16'hCCF0;
defparam \u3|u0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N30
cycloneive_lcell_comb \u3|mI2C_DATA[22]~2 (
// Equation(s):
// \u3|mI2C_DATA[22]~2_combout  = !\u3|LessThan2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\u3|mI2C_DATA[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mI2C_DATA[22]~2 .lut_mask = 16'h00FF;
defparam \u3|mI2C_DATA[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N31
dffeas \u3|mI2C_DATA[22] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|mI2C_DATA[22]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[22] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N1
dffeas \u3|u0|SD[22] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_DATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[22] .is_wysiwyg = "true";
defparam \u3|u0|SD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N0
cycloneive_lcell_comb \u3|u0|Mux0~12 (
// Equation(s):
// \u3|u0|Mux0~12_combout  = (\u3|u0|SD_COUNTER [2] & (((!\u3|u0|Mux0~10_combout )) # (!\u3|u0|Mux0~11_combout ))) # (!\u3|u0|SD_COUNTER [2] & ((\u3|u0|Mux0~10_combout  & ((\u3|u0|SD [22]))) # (!\u3|u0|Mux0~10_combout  & (\u3|u0|Mux0~11_combout ))))

	.dataa(\u3|u0|SD_COUNTER [2]),
	.datab(\u3|u0|Mux0~11_combout ),
	.datac(\u3|u0|SD [22]),
	.datad(\u3|u0|Mux0~10_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~12 .lut_mask = 16'h72EE;
defparam \u3|u0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N22
cycloneive_lcell_comb \u3|u0|Mux0~13 (
// Equation(s):
// \u3|u0|Mux0~13_combout  = (\u3|u0|Mux0~9_combout  & (\u3|u0|Mux0~10_combout  & ((\u3|u0|Mux0~12_combout )))) # (!\u3|u0|Mux0~9_combout  & ((\u3|u0|Mux0~10_combout  & (\u3|u0|SD [18])) # (!\u3|u0|Mux0~10_combout  & ((\u3|u0|Mux0~12_combout )))))

	.dataa(\u3|u0|Mux0~9_combout ),
	.datab(\u3|u0|Mux0~10_combout ),
	.datac(\u3|u0|SD [18]),
	.datad(\u3|u0|Mux0~12_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~13 .lut_mask = 16'hD940;
defparam \u3|u0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N6
cycloneive_lcell_comb \u3|WideOr16~0 (
// Equation(s):
// \u3|WideOr16~0_combout  = (\u3|LUT_INDEX [1] & (!\u3|LUT_INDEX [3] & (!\u3|LUT_INDEX [0]))) # (!\u3|LUT_INDEX [1] & (((\u3|LUT_INDEX [0] & !\u3|LUT_INDEX [2]))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\u3|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr16~0 .lut_mask = 16'h0434;
defparam \u3|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N7
dffeas \u3|mI2C_DATA[1] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|WideOr16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N27
dffeas \u3|u0|SD[1] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[1] .is_wysiwyg = "true";
defparam \u3|u0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N0
cycloneive_lcell_comb \u3|WideOr14~0 (
// Equation(s):
// \u3|WideOr14~0_combout  = (!\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [1] & ((!\u3|LUT_INDEX [0]))) # (!\u3|LUT_INDEX [1] & (!\u3|LUT_INDEX [2] & \u3|LUT_INDEX [0]))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [2]),
	.datac(\u3|LUT_INDEX [1]),
	.datad(\u3|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u3|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr14~0 .lut_mask = 16'h0150;
defparam \u3|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N1
dffeas \u3|mI2C_DATA[2] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N13
dffeas \u3|u0|SD[2] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_DATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[2] .is_wysiwyg = "true";
defparam \u3|u0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N12
cycloneive_lcell_comb \u3|u0|Mux0~1 (
// Equation(s):
// \u3|u0|Mux0~1_combout  = (\u3|u0|SD_COUNTER [0] & ((\u3|u0|SD_COUNTER [3] & (\u3|u0|SD [9])) # (!\u3|u0|SD_COUNTER [3] & ((\u3|u0|SD [2])))))

	.dataa(\u3|u0|SD [9]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD [2]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~1 .lut_mask = 16'h88C0;
defparam \u3|u0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N26
cycloneive_lcell_comb \u3|u0|Mux0~2 (
// Equation(s):
// \u3|u0|Mux0~2_combout  = (\u3|u0|Mux0~1_combout ) # ((!\u3|u0|SD_COUNTER [3] & (!\u3|u0|SD_COUNTER [0] & \u3|u0|SD [1])))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD [1]),
	.datad(\u3|u0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~2 .lut_mask = 16'hFF10;
defparam \u3|u0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N14
cycloneive_lcell_comb \u3|WideOr18~0 (
// Equation(s):
// \u3|WideOr18~0_combout  = (\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [2]) # ((\u3|LUT_INDEX [1]) # (!\u3|LUT_INDEX [0])))) # (!\u3|LUT_INDEX [3] & (\u3|LUT_INDEX [2] $ (((\u3|LUT_INDEX [1]) # (\u3|LUT_INDEX [0])))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [2]),
	.datac(\u3|LUT_INDEX [1]),
	.datad(\u3|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u3|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr18~0 .lut_mask = 16'hB9BE;
defparam \u3|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N15
dffeas \u3|mI2C_DATA[0] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N9
dffeas \u3|u0|SD[0] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[0] .is_wysiwyg = "true";
defparam \u3|u0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N8
cycloneive_lcell_comb \u3|u0|Mux0~3 (
// Equation(s):
// \u3|u0|Mux0~3_combout  = (\u3|u0|SD_COUNTER [0] & ((\u3|u0|SD [0]) # (\u3|u0|SD_COUNTER [3]))) # (!\u3|u0|SD_COUNTER [0] & ((!\u3|u0|SD_COUNTER [3])))

	.dataa(gnd),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD [0]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~3 .lut_mask = 16'hCCF3;
defparam \u3|u0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N26
cycloneive_lcell_comb \u3|WideOr10~0 (
// Equation(s):
// \u3|WideOr10~0_combout  = (!\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [1] & ((!\u3|LUT_INDEX [2]))) # (!\u3|LUT_INDEX [1] & ((\u3|LUT_INDEX [0]) # (\u3|LUT_INDEX [2])))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\u3|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr10~0 .lut_mask = 16'h1154;
defparam \u3|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N19
dffeas \u3|mI2C_DATA[4] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|WideOr10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N28
cycloneive_lcell_comb \u3|u0|SD[4]~feeder (
// Equation(s):
// \u3|u0|SD[4]~feeder_combout  = \u3|mI2C_DATA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|mI2C_DATA [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|u0|SD[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD[4]~feeder .lut_mask = 16'hF0F0;
defparam \u3|u0|SD[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N29
dffeas \u3|u0|SD[4] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SD[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[4] .is_wysiwyg = "true";
defparam \u3|u0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N16
cycloneive_lcell_comb \u3|WideOr12~0 (
// Equation(s):
// \u3|WideOr12~0_combout  = (!\u3|LUT_INDEX [3] & (\u3|LUT_INDEX [2] $ (((\u3|LUT_INDEX [1]) # (\u3|LUT_INDEX [0])))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [2]),
	.datac(\u3|LUT_INDEX [1]),
	.datad(\u3|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u3|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr12~0 .lut_mask = 16'h1114;
defparam \u3|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N17
dffeas \u3|mI2C_DATA[3] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N11
dffeas \u3|u0|SD[3] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[3] .is_wysiwyg = "true";
defparam \u3|u0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N4
cycloneive_lcell_comb \u3|WideOr5~0 (
// Equation(s):
// \u3|WideOr5~0_combout  = (\u3|LUT_INDEX [1] & (!\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [0])))) # (!\u3|LUT_INDEX [1] & (!\u3|LUT_INDEX [0] & (\u3|LUT_INDEX [3] $ (\u3|LUT_INDEX [2]))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [2]),
	.datac(\u3|LUT_INDEX [1]),
	.datad(\u3|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr5~0 .lut_mask = 16'h5006;
defparam \u3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N5
dffeas \u3|mI2C_DATA[10] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N18
cycloneive_lcell_comb \u3|u0|SD[10]~feeder (
// Equation(s):
// \u3|u0|SD[10]~feeder_combout  = \u3|mI2C_DATA [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|mI2C_DATA [10]),
	.cin(gnd),
	.combout(\u3|u0|SD[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD[10]~feeder .lut_mask = 16'hFF00;
defparam \u3|u0|SD[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N19
dffeas \u3|u0|SD[10] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SD[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[10] .is_wysiwyg = "true";
defparam \u3|u0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N10
cycloneive_lcell_comb \u3|WideOr3~0 (
// Equation(s):
// \u3|WideOr3~0_combout  = (\u3|LUT_INDEX [3] & (!\u3|LUT_INDEX [2] & (!\u3|LUT_INDEX [1] & !\u3|LUT_INDEX [0]))) # (!\u3|LUT_INDEX [3] & (\u3|LUT_INDEX [2] & ((\u3|LUT_INDEX [1]) # (\u3|LUT_INDEX [0]))))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [2]),
	.datac(\u3|LUT_INDEX [1]),
	.datad(\u3|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr3~0 .lut_mask = 16'h4442;
defparam \u3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N11
dffeas \u3|mI2C_DATA[11] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \u3|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N25
dffeas \u3|u0|SD[11] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|mI2C_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SD[11] .is_wysiwyg = "true";
defparam \u3|u0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N24
cycloneive_lcell_comb \u3|u0|Mux0~4 (
// Equation(s):
// \u3|u0|Mux0~4_combout  = (\u3|u0|SD_COUNTER [3] & ((\u3|u0|SD_COUNTER [0] & ((\u3|u0|SD [11]))) # (!\u3|u0|SD_COUNTER [0] & (\u3|u0|SD [10])))) # (!\u3|u0|SD_COUNTER [3] & (((!\u3|u0|SD_COUNTER [0]))))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD [10]),
	.datac(\u3|u0|SD [11]),
	.datad(\u3|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~4 .lut_mask = 16'hA0DD;
defparam \u3|u0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N10
cycloneive_lcell_comb \u3|u0|Mux0~5 (
// Equation(s):
// \u3|u0|Mux0~5_combout  = (\u3|u0|SD_COUNTER [3] & (((\u3|u0|Mux0~4_combout )))) # (!\u3|u0|SD_COUNTER [3] & ((\u3|u0|Mux0~4_combout  & ((\u3|u0|SD [3]))) # (!\u3|u0|Mux0~4_combout  & (\u3|u0|SD [4]))))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD [4]),
	.datac(\u3|u0|SD [3]),
	.datad(\u3|u0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~5 .lut_mask = 16'hFA44;
defparam \u3|u0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N28
cycloneive_lcell_comb \u3|u0|Mux0~6 (
// Equation(s):
// \u3|u0|Mux0~6_combout  = (\u3|u0|SD_COUNTER [2] & (\u3|u0|SD_COUNTER [1] & ((\u3|u0|Mux0~5_combout )))) # (!\u3|u0|SD_COUNTER [2] & (((\u3|u0|Mux0~3_combout )) # (!\u3|u0|SD_COUNTER [1])))

	.dataa(\u3|u0|SD_COUNTER [2]),
	.datab(\u3|u0|SD_COUNTER [1]),
	.datac(\u3|u0|Mux0~3_combout ),
	.datad(\u3|u0|Mux0~5_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~6 .lut_mask = 16'hD951;
defparam \u3|u0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N20
cycloneive_lcell_comb \u3|u0|Mux0~8 (
// Equation(s):
// \u3|u0|Mux0~8_combout  = (\u3|u0|SD_COUNTER [1] & (((\u3|u0|Mux0~6_combout )))) # (!\u3|u0|SD_COUNTER [1] & ((\u3|u0|Mux0~6_combout  & (\u3|u0|Mux0~7_combout )) # (!\u3|u0|Mux0~6_combout  & ((\u3|u0|Mux0~2_combout )))))

	.dataa(\u3|u0|Mux0~7_combout ),
	.datab(\u3|u0|SD_COUNTER [1]),
	.datac(\u3|u0|Mux0~2_combout ),
	.datad(\u3|u0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~8 .lut_mask = 16'hEE30;
defparam \u3|u0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N16
cycloneive_lcell_comb \u3|u0|Mux0~14 (
// Equation(s):
// \u3|u0|Mux0~14_combout  = (\u3|u0|SD_COUNTER [5] & ((\u3|u0|SD_COUNTER [4] & (\u3|u0|Mux0~13_combout )) # (!\u3|u0|SD_COUNTER [4] & ((\u3|u0|Mux0~8_combout ))))) # (!\u3|u0|SD_COUNTER [5] & (!\u3|u0|SD_COUNTER [4]))

	.dataa(\u3|u0|SD_COUNTER [5]),
	.datab(\u3|u0|SD_COUNTER [4]),
	.datac(\u3|u0|Mux0~13_combout ),
	.datad(\u3|u0|Mux0~8_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~14 .lut_mask = 16'hB391;
defparam \u3|u0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N4
cycloneive_lcell_comb \u3|u0|Mux0~15 (
// Equation(s):
// \u3|u0|Mux0~15_combout  = (\u3|u0|SD_COUNTER [5] & (((!\u3|u0|Mux0~14_combout )))) # (!\u3|u0|SD_COUNTER [5] & (\u3|u0|SDO~q  & ((\u3|u0|Mux0~14_combout ) # (!\u3|u0|Mux0~0_combout ))))

	.dataa(\u3|u0|SD_COUNTER [5]),
	.datab(\u3|u0|Mux0~0_combout ),
	.datac(\u3|u0|SDO~q ),
	.datad(\u3|u0|Mux0~14_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~15 .lut_mask = 16'h50BA;
defparam \u3|u0|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N5
dffeas \u3|u0|SDO (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|Mux0~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SDO .is_wysiwyg = "true";
defparam \u3|u0|SDO .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \p1|altpll_component|pll (
	.areset(!\r0|oRESET~q ),
	.pfdena(vcc),
	.fbin(\p1|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK2_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\p1|altpll_component|pll~FBOUT ),
	.clk(\p1|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \p1|altpll_component|pll .auto_settings = "false";
defparam \p1|altpll_component|pll .bandwidth_type = "medium";
defparam \p1|altpll_component|pll .c0_high = 11;
defparam \p1|altpll_component|pll .c0_initial = 4;
defparam \p1|altpll_component|pll .c0_low = 10;
defparam \p1|altpll_component|pll .c0_mode = "odd";
defparam \p1|altpll_component|pll .c0_ph = 6;
defparam \p1|altpll_component|pll .c1_high = 8;
defparam \p1|altpll_component|pll .c1_initial = 1;
defparam \p1|altpll_component|pll .c1_low = 7;
defparam \p1|altpll_component|pll .c1_mode = "odd";
defparam \p1|altpll_component|pll .c1_ph = 0;
defparam \p1|altpll_component|pll .c1_use_casc_in = "off";
defparam \p1|altpll_component|pll .c2_high = 0;
defparam \p1|altpll_component|pll .c2_initial = 0;
defparam \p1|altpll_component|pll .c2_low = 0;
defparam \p1|altpll_component|pll .c2_mode = "bypass";
defparam \p1|altpll_component|pll .c2_ph = 0;
defparam \p1|altpll_component|pll .c2_use_casc_in = "off";
defparam \p1|altpll_component|pll .c3_high = 0;
defparam \p1|altpll_component|pll .c3_initial = 0;
defparam \p1|altpll_component|pll .c3_low = 0;
defparam \p1|altpll_component|pll .c3_mode = "bypass";
defparam \p1|altpll_component|pll .c3_ph = 0;
defparam \p1|altpll_component|pll .c3_use_casc_in = "off";
defparam \p1|altpll_component|pll .c4_high = 0;
defparam \p1|altpll_component|pll .c4_initial = 0;
defparam \p1|altpll_component|pll .c4_low = 0;
defparam \p1|altpll_component|pll .c4_mode = "bypass";
defparam \p1|altpll_component|pll .c4_ph = 0;
defparam \p1|altpll_component|pll .c4_use_casc_in = "off";
defparam \p1|altpll_component|pll .charge_pump_current_bits = 1;
defparam \p1|altpll_component|pll .clk0_counter = "unused";
defparam \p1|altpll_component|pll .clk0_divide_by = 0;
defparam \p1|altpll_component|pll .clk0_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk0_multiply_by = 0;
defparam \p1|altpll_component|pll .clk0_phase_shift = "0";
defparam \p1|altpll_component|pll .clk1_counter = "c0";
defparam \p1|altpll_component|pll .clk1_divide_by = 3;
defparam \p1|altpll_component|pll .clk1_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk1_multiply_by = 2;
defparam \p1|altpll_component|pll .clk1_phase_shift = "0";
defparam \p1|altpll_component|pll .clk2_counter = "c1";
defparam \p1|altpll_component|pll .clk2_divide_by = 15;
defparam \p1|altpll_component|pll .clk2_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk2_multiply_by = 14;
defparam \p1|altpll_component|pll .clk2_phase_shift = "-9921";
defparam \p1|altpll_component|pll .clk3_counter = "unused";
defparam \p1|altpll_component|pll .clk3_divide_by = 0;
defparam \p1|altpll_component|pll .clk3_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk3_multiply_by = 0;
defparam \p1|altpll_component|pll .clk3_phase_shift = "0";
defparam \p1|altpll_component|pll .clk4_counter = "unused";
defparam \p1|altpll_component|pll .clk4_divide_by = 0;
defparam \p1|altpll_component|pll .clk4_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk4_multiply_by = 0;
defparam \p1|altpll_component|pll .clk4_phase_shift = "0";
defparam \p1|altpll_component|pll .compensate_clock = "clock1";
defparam \p1|altpll_component|pll .inclk0_input_frequency = 37037;
defparam \p1|altpll_component|pll .inclk1_input_frequency = 0;
defparam \p1|altpll_component|pll .loop_filter_c_bits = 0;
defparam \p1|altpll_component|pll .loop_filter_r_bits = 27;
defparam \p1|altpll_component|pll .m = 14;
defparam \p1|altpll_component|pll .m_initial = 4;
defparam \p1|altpll_component|pll .m_ph = 6;
defparam \p1|altpll_component|pll .n = 1;
defparam \p1|altpll_component|pll .operation_mode = "normal";
defparam \p1|altpll_component|pll .pfd_max = 200000;
defparam \p1|altpll_component|pll .pfd_min = 3076;
defparam \p1|altpll_component|pll .pll_compensation_delay = 6204;
defparam \p1|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \p1|altpll_component|pll .simulation_type = "timing";
defparam \p1|altpll_component|pll .switch_over_type = "manual";
defparam \p1|altpll_component|pll .vco_center = 1538;
defparam \p1|altpll_component|pll .vco_divide_by = 0;
defparam \p1|altpll_component|pll .vco_frequency_control = "auto";
defparam \p1|altpll_component|pll .vco_max = 3333;
defparam \p1|altpll_component|pll .vco_min = 1538;
defparam \p1|altpll_component|pll .vco_multiply_by = 0;
defparam \p1|altpll_component|pll .vco_phase_shift_step = 330;
defparam \p1|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \p1|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N12
cycloneive_lcell_comb \u4|LRCK_1X_DIV[0]~9 (
// Equation(s):
// \u4|LRCK_1X_DIV[0]~9_combout  = \u4|LRCK_1X_DIV [0] $ (VCC)
// \u4|LRCK_1X_DIV[0]~10  = CARRY(\u4|LRCK_1X_DIV [0])

	.dataa(gnd),
	.datab(\u4|LRCK_1X_DIV [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|LRCK_1X_DIV[0]~9_combout ),
	.cout(\u4|LRCK_1X_DIV[0]~10 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[0]~9 .lut_mask = 16'h33CC;
defparam \u4|LRCK_1X_DIV[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N14
cycloneive_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [0] & (\r0|Cont [1] $ (VCC))) # (!\r0|Cont [0] & (\r0|Cont [1] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [0] & \r0|Cont [1]))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y7_N15
dffeas \r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[1] .is_wysiwyg = "true";
defparam \r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N16
cycloneive_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(gnd),
	.datab(\r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y7_N17
dffeas \r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[2] .is_wysiwyg = "true";
defparam \r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N18
cycloneive_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y7_N19
dffeas \r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[3] .is_wysiwyg = "true";
defparam \r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N20
cycloneive_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(gnd),
	.datab(\r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y7_N21
dffeas \r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[4] .is_wysiwyg = "true";
defparam \r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N24
cycloneive_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(gnd),
	.datab(\r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y7_N25
dffeas \r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[6] .is_wysiwyg = "true";
defparam \r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N26
cycloneive_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(gnd),
	.datab(\r0|Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hC30C;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y7_N27
dffeas \r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[7] .is_wysiwyg = "true";
defparam \r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N28
cycloneive_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(gnd),
	.datab(\r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N28
cycloneive_lcell_comb \r0|Cont[8]~feeder (
// Equation(s):
// \r0|Cont[8]~feeder_combout  = \r0|Cont[8]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Cont[8]~33_combout ),
	.cin(gnd),
	.combout(\r0|Cont[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[8]~feeder .lut_mask = 16'hFF00;
defparam \r0|Cont[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y6_N29
dffeas \r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[8] .is_wysiwyg = "true";
defparam \r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N30
cycloneive_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(gnd),
	.datab(\r0|Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hC30C;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y6_N27
dffeas \r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r0|Cont[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[9] .is_wysiwyg = "true";
defparam \r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N0
cycloneive_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(gnd),
	.datab(\r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y6_N1
dffeas \r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[10] .is_wysiwyg = "true";
defparam \r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N2
cycloneive_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y6_N3
dffeas \r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[11] .is_wysiwyg = "true";
defparam \r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N4
cycloneive_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(gnd),
	.datab(\r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y6_N5
dffeas \r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[12] .is_wysiwyg = "true";
defparam \r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N8
cycloneive_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(gnd),
	.datab(\r0|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y6_N9
dffeas \r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[14] .is_wysiwyg = "true";
defparam \r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N10
cycloneive_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N14
cycloneive_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y6_N15
dffeas \r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[17] .is_wysiwyg = "true";
defparam \r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N16
cycloneive_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(gnd),
	.datab(\r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y6_N17
dffeas \r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[18] .is_wysiwyg = "true";
defparam \r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N18
cycloneive_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y6_N19
dffeas \r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[19] .is_wysiwyg = "true";
defparam \r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N20
cycloneive_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [18] & (\r0|Cont [17] & \r0|Cont [19])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [18]),
	.datac(\r0|Cont [17]),
	.datad(\r0|Cont [19]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y6_N11
dffeas \r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[15] .is_wysiwyg = "true";
defparam \r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N30
cycloneive_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [13] & (\r0|Cont [12] & (\r0|Cont [14] & \r0|Cont [15])))

	.dataa(\r0|Cont [13]),
	.datab(\r0|Cont [12]),
	.datac(\r0|Cont [14]),
	.datad(\r0|Cont [15]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'h8000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N6
cycloneive_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [0] & (\r0|Cont [3] & (\r0|Cont [1] & \r0|Cont [2])))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [3]),
	.datac(\r0|Cont [1]),
	.datad(\r0|Cont [2]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'h8000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y7_N8
cycloneive_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [5] & (\r0|Cont [4] & (\r0|Cont [7] & \r0|Cont [6])))

	.dataa(\r0|Cont [5]),
	.datab(\r0|Cont [4]),
	.datac(\r0|Cont [7]),
	.datad(\r0|Cont [6]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'h8000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N24
cycloneive_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Equal0~3_combout  & (\r0|Equal0~4_combout  & (\r0|Equal0~1_combout  & \r0|Equal0~2_combout )))

	.dataa(\r0|Equal0~3_combout ),
	.datab(\r0|Equal0~4_combout ),
	.datac(\r0|Equal0~1_combout ),
	.datad(\r0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y6_N22
cycloneive_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (!\r0|Equal0~5_combout ) # (!\r0|Equal0~0_combout )

	.dataa(gnd),
	.datab(\r0|Equal0~0_combout ),
	.datac(gnd),
	.datad(\r0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h33FF;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N6
cycloneive_lcell_comb \r0|Equal0~6_wirecell (
// Equation(s):
// \r0|Equal0~6_wirecell_combout  = !\r0|Equal0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6_wirecell .lut_mask = 16'h00FF;
defparam \r0|Equal0~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y6_N7
dffeas \r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Equal0~6_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|oRESET .is_wysiwyg = "true";
defparam \r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N20
cycloneive_lcell_comb \u4|LRCK_1X_DIV[4]~17 (
// Equation(s):
// \u4|LRCK_1X_DIV[4]~17_combout  = (\u4|LRCK_1X_DIV [4] & (\u4|LRCK_1X_DIV[3]~16  $ (GND))) # (!\u4|LRCK_1X_DIV [4] & (!\u4|LRCK_1X_DIV[3]~16  & VCC))
// \u4|LRCK_1X_DIV[4]~18  = CARRY((\u4|LRCK_1X_DIV [4] & !\u4|LRCK_1X_DIV[3]~16 ))

	.dataa(gnd),
	.datab(\u4|LRCK_1X_DIV [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[3]~16 ),
	.combout(\u4|LRCK_1X_DIV[4]~17_combout ),
	.cout(\u4|LRCK_1X_DIV[4]~18 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[4]~17 .lut_mask = 16'hC30C;
defparam \u4|LRCK_1X_DIV[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N22
cycloneive_lcell_comb \u4|LRCK_1X_DIV[5]~19 (
// Equation(s):
// \u4|LRCK_1X_DIV[5]~19_combout  = (\u4|LRCK_1X_DIV [5] & (!\u4|LRCK_1X_DIV[4]~18 )) # (!\u4|LRCK_1X_DIV [5] & ((\u4|LRCK_1X_DIV[4]~18 ) # (GND)))
// \u4|LRCK_1X_DIV[5]~20  = CARRY((!\u4|LRCK_1X_DIV[4]~18 ) # (!\u4|LRCK_1X_DIV [5]))

	.dataa(gnd),
	.datab(\u4|LRCK_1X_DIV [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[4]~18 ),
	.combout(\u4|LRCK_1X_DIV[5]~19_combout ),
	.cout(\u4|LRCK_1X_DIV[5]~20 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[5]~19 .lut_mask = 16'h3C3F;
defparam \u4|LRCK_1X_DIV[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y6_N5
dffeas \u4|LRCK_1X_DIV[5] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|LRCK_1X_DIV[5]~19_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[5] .is_wysiwyg = "true";
defparam \u4|LRCK_1X_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N26
cycloneive_lcell_comb \u4|LRCK_1X_DIV[7]~23 (
// Equation(s):
// \u4|LRCK_1X_DIV[7]~23_combout  = (\u4|LRCK_1X_DIV [7] & (!\u4|LRCK_1X_DIV[6]~22 )) # (!\u4|LRCK_1X_DIV [7] & ((\u4|LRCK_1X_DIV[6]~22 ) # (GND)))
// \u4|LRCK_1X_DIV[7]~24  = CARRY((!\u4|LRCK_1X_DIV[6]~22 ) # (!\u4|LRCK_1X_DIV [7]))

	.dataa(gnd),
	.datab(\u4|LRCK_1X_DIV [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[6]~22 ),
	.combout(\u4|LRCK_1X_DIV[7]~23_combout ),
	.cout(\u4|LRCK_1X_DIV[7]~24 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[7]~23 .lut_mask = 16'h3C3F;
defparam \u4|LRCK_1X_DIV[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y6_N17
dffeas \u4|LRCK_1X_DIV[7] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|LRCK_1X_DIV[7]~23_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[7] .is_wysiwyg = "true";
defparam \u4|LRCK_1X_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N28
cycloneive_lcell_comb \u4|LRCK_1X_DIV[8]~25 (
// Equation(s):
// \u4|LRCK_1X_DIV[8]~25_combout  = \u4|LRCK_1X_DIV[7]~24  $ (!\u4|LRCK_1X_DIV [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|LRCK_1X_DIV [8]),
	.cin(\u4|LRCK_1X_DIV[7]~24 ),
	.combout(\u4|LRCK_1X_DIV[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[8]~25 .lut_mask = 16'hF00F;
defparam \u4|LRCK_1X_DIV[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y6_N23
dffeas \u4|LRCK_1X_DIV[8] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|LRCK_1X_DIV[8]~25_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[8] .is_wysiwyg = "true";
defparam \u4|LRCK_1X_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N30
cycloneive_lcell_comb \u4|LessThan1~2 (
// Equation(s):
// \u4|LessThan1~2_combout  = (\u4|LRCK_1X_DIV [8]) # ((!\u4|LessThan1~1_combout  & \u4|LRCK_1X_DIV [7]))

	.dataa(\u4|LessThan1~1_combout ),
	.datab(\u4|LRCK_1X_DIV [7]),
	.datac(gnd),
	.datad(\u4|LRCK_1X_DIV [8]),
	.cin(gnd),
	.combout(\u4|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~2 .lut_mask = 16'hFF44;
defparam \u4|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y6_N19
dffeas \u4|LRCK_1X_DIV[0] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|LRCK_1X_DIV[0]~9_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[0] .is_wysiwyg = "true";
defparam \u4|LRCK_1X_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N14
cycloneive_lcell_comb \u4|LRCK_1X_DIV[1]~11 (
// Equation(s):
// \u4|LRCK_1X_DIV[1]~11_combout  = (\u4|LRCK_1X_DIV [1] & (!\u4|LRCK_1X_DIV[0]~10 )) # (!\u4|LRCK_1X_DIV [1] & ((\u4|LRCK_1X_DIV[0]~10 ) # (GND)))
// \u4|LRCK_1X_DIV[1]~12  = CARRY((!\u4|LRCK_1X_DIV[0]~10 ) # (!\u4|LRCK_1X_DIV [1]))

	.dataa(gnd),
	.datab(\u4|LRCK_1X_DIV [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[0]~10 ),
	.combout(\u4|LRCK_1X_DIV[1]~11_combout ),
	.cout(\u4|LRCK_1X_DIV[1]~12 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[1]~11 .lut_mask = 16'h3C3F;
defparam \u4|LRCK_1X_DIV[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y6_N29
dffeas \u4|LRCK_1X_DIV[1] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|LRCK_1X_DIV[1]~11_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[1] .is_wysiwyg = "true";
defparam \u4|LRCK_1X_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N16
cycloneive_lcell_comb \u4|LRCK_1X_DIV[2]~13 (
// Equation(s):
// \u4|LRCK_1X_DIV[2]~13_combout  = (\u4|LRCK_1X_DIV [2] & (\u4|LRCK_1X_DIV[1]~12  $ (GND))) # (!\u4|LRCK_1X_DIV [2] & (!\u4|LRCK_1X_DIV[1]~12  & VCC))
// \u4|LRCK_1X_DIV[2]~14  = CARRY((\u4|LRCK_1X_DIV [2] & !\u4|LRCK_1X_DIV[1]~12 ))

	.dataa(gnd),
	.datab(\u4|LRCK_1X_DIV [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[1]~12 ),
	.combout(\u4|LRCK_1X_DIV[2]~13_combout ),
	.cout(\u4|LRCK_1X_DIV[2]~14 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[2]~13 .lut_mask = 16'hC30C;
defparam \u4|LRCK_1X_DIV[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y6_N21
dffeas \u4|LRCK_1X_DIV[2] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|LRCK_1X_DIV[2]~13_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[2] .is_wysiwyg = "true";
defparam \u4|LRCK_1X_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N18
cycloneive_lcell_comb \u4|LRCK_1X_DIV[3]~15 (
// Equation(s):
// \u4|LRCK_1X_DIV[3]~15_combout  = (\u4|LRCK_1X_DIV [3] & (!\u4|LRCK_1X_DIV[2]~14 )) # (!\u4|LRCK_1X_DIV [3] & ((\u4|LRCK_1X_DIV[2]~14 ) # (GND)))
// \u4|LRCK_1X_DIV[3]~16  = CARRY((!\u4|LRCK_1X_DIV[2]~14 ) # (!\u4|LRCK_1X_DIV [3]))

	.dataa(gnd),
	.datab(\u4|LRCK_1X_DIV [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[2]~14 ),
	.combout(\u4|LRCK_1X_DIV[3]~15_combout ),
	.cout(\u4|LRCK_1X_DIV[3]~16 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[3]~15 .lut_mask = 16'h3C3F;
defparam \u4|LRCK_1X_DIV[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y6_N25
dffeas \u4|LRCK_1X_DIV[3] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|LRCK_1X_DIV[3]~15_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[3] .is_wysiwyg = "true";
defparam \u4|LRCK_1X_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y6_N31
dffeas \u4|LRCK_1X_DIV[4] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|LRCK_1X_DIV[4]~17_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[4] .is_wysiwyg = "true";
defparam \u4|LRCK_1X_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y6_N18
cycloneive_lcell_comb \u4|LessThan1~0 (
// Equation(s):
// \u4|LessThan1~0_combout  = (((!\u4|LRCK_1X_DIV [0]) # (!\u4|LRCK_1X_DIV [3])) # (!\u4|LRCK_1X_DIV [2])) # (!\u4|LRCK_1X_DIV [1])

	.dataa(\u4|LRCK_1X_DIV [1]),
	.datab(\u4|LRCK_1X_DIV [2]),
	.datac(\u4|LRCK_1X_DIV [3]),
	.datad(\u4|LRCK_1X_DIV [0]),
	.cin(gnd),
	.combout(\u4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \u4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N4
cycloneive_lcell_comb \u4|LessThan1~1 (
// Equation(s):
// \u4|LessThan1~1_combout  = (!\u4|LRCK_1X_DIV [6] & (((\u4|LessThan1~0_combout ) # (!\u4|LRCK_1X_DIV [5])) # (!\u4|LRCK_1X_DIV [4])))

	.dataa(\u4|LRCK_1X_DIV [6]),
	.datab(\u4|LRCK_1X_DIV [4]),
	.datac(\u4|LRCK_1X_DIV [5]),
	.datad(\u4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u4|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~1 .lut_mask = 16'h5515;
defparam \u4|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y6_N30
cycloneive_lcell_comb \u4|LRCK_1X~0 (
// Equation(s):
// \u4|LRCK_1X~0_combout  = \u4|LRCK_1X~q  $ (((\u4|LRCK_1X_DIV [8]) # ((\u4|LRCK_1X_DIV [7] & !\u4|LessThan1~1_combout ))))

	.dataa(\u4|LRCK_1X_DIV [7]),
	.datab(\u4|LessThan1~1_combout ),
	.datac(\u4|LRCK_1X~q ),
	.datad(\u4|LRCK_1X_DIV [8]),
	.cin(gnd),
	.combout(\u4|LRCK_1X~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LRCK_1X~0 .lut_mask = 16'h0FD2;
defparam \u4|LRCK_1X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y6_N31
dffeas \u4|LRCK_1X (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(\u4|LRCK_1X~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|LRCK_1X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|LRCK_1X .is_wysiwyg = "true";
defparam \u4|LRCK_1X .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N0
cycloneive_lcell_comb \u4|BCK_DIV~0 (
// Equation(s):
// \u4|BCK_DIV~0_combout  = (\u4|BCK_DIV [0] & (\u4|BCK_DIV [1] & !\u4|BCK_DIV [2])) # (!\u4|BCK_DIV [0] & (!\u4|BCK_DIV [1] & \u4|BCK_DIV [2]))

	.dataa(\u4|BCK_DIV [0]),
	.datab(\u4|BCK_DIV [1]),
	.datac(\u4|BCK_DIV [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u4|BCK_DIV~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|BCK_DIV~0 .lut_mask = 16'h1818;
defparam \u4|BCK_DIV~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y6_N1
dffeas \u4|BCK_DIV[2] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(\u4|BCK_DIV~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|BCK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|BCK_DIV[2] .is_wysiwyg = "true";
defparam \u4|BCK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N8
cycloneive_lcell_comb \u4|BCK_DIV~1 (
// Equation(s):
// \u4|BCK_DIV~1_combout  = (!\u4|BCK_DIV [2] & (\u4|BCK_DIV [0] $ (\u4|BCK_DIV [1])))

	.dataa(\u4|BCK_DIV [0]),
	.datab(gnd),
	.datac(\u4|BCK_DIV [1]),
	.datad(\u4|BCK_DIV [2]),
	.cin(gnd),
	.combout(\u4|BCK_DIV~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|BCK_DIV~1 .lut_mask = 16'h005A;
defparam \u4|BCK_DIV~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y6_N9
dffeas \u4|BCK_DIV[1] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(\u4|BCK_DIV~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|BCK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|BCK_DIV[1] .is_wysiwyg = "true";
defparam \u4|BCK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y6_N10
cycloneive_lcell_comb \u4|oAUD_BCK~0 (
// Equation(s):
// \u4|oAUD_BCK~0_combout  = \u4|oAUD_BCK~q  $ (((\u4|BCK_DIV [2] & ((\u4|BCK_DIV [0]) # (\u4|BCK_DIV [1])))))

	.dataa(\u4|BCK_DIV [0]),
	.datab(\u4|BCK_DIV [1]),
	.datac(\u4|oAUD_BCK~q ),
	.datad(\u4|BCK_DIV [2]),
	.cin(gnd),
	.combout(\u4|oAUD_BCK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|oAUD_BCK~0 .lut_mask = 16'h1EF0;
defparam \u4|oAUD_BCK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y6_N11
dffeas \u4|oAUD_BCK (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.d(\u4|oAUD_BCK~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|oAUD_BCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|oAUD_BCK .is_wysiwyg = "true";
defparam \u4|oAUD_BCK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N28
cycloneive_lcell_comb \u3|u0|SCLK~0 (
// Equation(s):
// \u3|u0|SCLK~0_combout  = (\u3|u0|SD_COUNTER [1]) # ((!\u3|u0|SD_COUNTER [2] & ((\u3|u0|SD_COUNTER [3]) # (\u3|u0|SD_COUNTER [4]))))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [3]),
	.datac(\u3|u0|SD_COUNTER [2]),
	.datad(\u3|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u3|u0|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SCLK~0 .lut_mask = 16'hAFAE;
defparam \u3|u0|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N30
cycloneive_lcell_comb \u3|u0|SCLK~1 (
// Equation(s):
// \u3|u0|SCLK~1_combout  = (\u3|u0|SCLK~0_combout ) # ((\u3|u0|SD_COUNTER [2] & ((\u3|u0|Selector1~0_combout ) # (\u3|u0|SCLK~q ))))

	.dataa(\u3|u0|Selector1~0_combout ),
	.datab(\u3|u0|SCLK~0_combout ),
	.datac(\u3|u0|SD_COUNTER [2]),
	.datad(\u3|u0|SCLK~q ),
	.cin(gnd),
	.combout(\u3|u0|SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SCLK~1 .lut_mask = 16'hFCEC;
defparam \u3|u0|SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N18
cycloneive_lcell_comb \u3|u0|SCLK~2 (
// Equation(s):
// \u3|u0|SCLK~2_combout  = (\u3|u0|SD_COUNTER [0] & (\u3|u0|SCLK~1_combout  $ (!\u3|u0|SD[22]~0_combout )))

	.dataa(gnd),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SCLK~1_combout ),
	.datad(\u3|u0|SD[22]~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SCLK~2 .lut_mask = 16'hC00C;
defparam \u3|u0|SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N0
cycloneive_lcell_comb \u3|u0|SCLK~3 (
// Equation(s):
// \u3|u0|SCLK~3_combout  = (\u3|u0|SD_COUNTER [5] & ((\u3|u0|SCLK~1_combout  & (\u3|u0|SCLK~q  & !\u3|u0|SCLK~2_combout )) # (!\u3|u0|SCLK~1_combout  & ((\u3|u0|SCLK~2_combout ))))) # (!\u3|u0|SD_COUNTER [5] & (((\u3|u0|SCLK~q ))))

	.dataa(\u3|u0|SCLK~1_combout ),
	.datab(\u3|u0|SD_COUNTER [5]),
	.datac(\u3|u0|SCLK~q ),
	.datad(\u3|u0|SCLK~2_combout ),
	.cin(gnd),
	.combout(\u3|u0|SCLK~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SCLK~3 .lut_mask = 16'h74B0;
defparam \u3|u0|SCLK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N1
dffeas \u3|u0|SCLK (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.d(\u3|u0|SCLK~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u0|SCLK .is_wysiwyg = "true";
defparam \u3|u0|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N20
cycloneive_lcell_comb \u3|u0|I2C_SCLK~0 (
// Equation(s):
// \u3|u0|I2C_SCLK~0_combout  = (\u3|u0|SD_COUNTER [3]) # ((\u3|u0|SD_COUNTER [0]) # ((\u3|u0|SD_COUNTER [2]) # (\u3|u0|SD_COUNTER [1])))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD_COUNTER [2]),
	.datad(\u3|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u3|u0|I2C_SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|I2C_SCLK~0 .lut_mask = 16'hFFFE;
defparam \u3|u0|I2C_SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N2
cycloneive_lcell_comb \u3|u0|I2C_SCLK~1 (
// Equation(s):
// \u3|u0|I2C_SCLK~1_combout  = (\u3|u0|SD_COUNTER [4] & (((!\u3|u0|SD_COUNTER [2])) # (!\u3|u0|SD_COUNTER [3]))) # (!\u3|u0|SD_COUNTER [4] & (((\u3|u0|I2C_SCLK~0_combout ))))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [4]),
	.datad(\u3|u0|I2C_SCLK~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|I2C_SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|I2C_SCLK~1 .lut_mask = 16'h7F70;
defparam \u3|u0|I2C_SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N4
cycloneive_lcell_comb \u3|u0|I2C_SCLK~2 (
// Equation(s):
// \u3|u0|I2C_SCLK~2_combout  = ((!\u3|mI2C_CTRL_CLK~q  & (\u3|u0|SD_COUNTER [5] & \u3|u0|I2C_SCLK~1_combout ))) # (!\u3|u0|SCLK~q )

	.dataa(\u3|mI2C_CTRL_CLK~q ),
	.datab(\u3|u0|SCLK~q ),
	.datac(\u3|u0|SD_COUNTER [5]),
	.datad(\u3|u0|I2C_SCLK~1_combout ),
	.cin(gnd),
	.combout(\u3|u0|I2C_SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|I2C_SCLK~2 .lut_mask = 16'h7333;
defparam \u3|u0|I2C_SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \p1|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X106_Y6_N2
cycloneive_lcell_comb \u4|SEL_Cont[0]~3 (
// Equation(s):
// \u4|SEL_Cont[0]~3_combout  = !\u4|SEL_Cont [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u4|SEL_Cont [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u4|SEL_Cont[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|SEL_Cont[0]~3 .lut_mask = 16'h0F0F;
defparam \u4|SEL_Cont[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y6_N3
dffeas \u4|SEL_Cont[0] (
	.clk(!\u4|oAUD_BCK~clkctrl_outclk ),
	.d(\u4|SEL_Cont[0]~3_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|SEL_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|SEL_Cont[0] .is_wysiwyg = "true";
defparam \u4|SEL_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y6_N12
cycloneive_lcell_comb \u4|SEL_Cont[1]~0 (
// Equation(s):
// \u4|SEL_Cont[1]~0_combout  = \u4|SEL_Cont [1] $ (\u4|SEL_Cont [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u4|SEL_Cont [1]),
	.datad(\u4|SEL_Cont [0]),
	.cin(gnd),
	.combout(\u4|SEL_Cont[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|SEL_Cont[1]~0 .lut_mask = 16'h0FF0;
defparam \u4|SEL_Cont[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y6_N13
dffeas \u4|SEL_Cont[1] (
	.clk(!\u4|oAUD_BCK~clkctrl_outclk ),
	.d(\u4|SEL_Cont[1]~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|SEL_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|SEL_Cont[1] .is_wysiwyg = "true";
defparam \u4|SEL_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y6_N18
cycloneive_lcell_comb \u4|SEL_Cont[2]~2 (
// Equation(s):
// \u4|SEL_Cont[2]~2_combout  = \u4|SEL_Cont [2] $ (((\u4|SEL_Cont [0] & \u4|SEL_Cont [1])))

	.dataa(gnd),
	.datab(\u4|SEL_Cont [0]),
	.datac(\u4|SEL_Cont [2]),
	.datad(\u4|SEL_Cont [1]),
	.cin(gnd),
	.combout(\u4|SEL_Cont[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|SEL_Cont[2]~2 .lut_mask = 16'h3CF0;
defparam \u4|SEL_Cont[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y6_N19
dffeas \u4|SEL_Cont[2] (
	.clk(!\u4|oAUD_BCK~clkctrl_outclk ),
	.d(\u4|SEL_Cont[2]~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|SEL_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|SEL_Cont[2] .is_wysiwyg = "true";
defparam \u4|SEL_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y6_N8
cycloneive_lcell_comb \u4|SEL_Cont[3]~1 (
// Equation(s):
// \u4|SEL_Cont[3]~1_combout  = \u4|SEL_Cont [3] $ (((\u4|SEL_Cont [1] & (\u4|SEL_Cont [2] & \u4|SEL_Cont [0]))))

	.dataa(\u4|SEL_Cont [1]),
	.datab(\u4|SEL_Cont [2]),
	.datac(\u4|SEL_Cont [3]),
	.datad(\u4|SEL_Cont [0]),
	.cin(gnd),
	.combout(\u4|SEL_Cont[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|SEL_Cont[3]~1 .lut_mask = 16'h78F0;
defparam \u4|SEL_Cont[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y6_N9
dffeas \u4|SEL_Cont[3] (
	.clk(!\u4|oAUD_BCK~clkctrl_outclk ),
	.d(\u4|SEL_Cont[3]~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|SEL_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|SEL_Cont[3] .is_wysiwyg = "true";
defparam \u4|SEL_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N14
cycloneive_lcell_comb \DDS_accum2[14]~18 (
// Equation(s):
// \DDS_accum2[14]~18_combout  = (\save|s_address~q  & (DDS_accum2[14] $ (VCC))) # (!\save|s_address~q  & (DDS_accum2[14] & VCC))
// \DDS_accum2[14]~19  = CARRY((\save|s_address~q  & DDS_accum2[14]))

	.dataa(\save|s_address~q ),
	.datab(DDS_accum2[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DDS_accum2[14]~18_combout ),
	.cout(\DDS_accum2[14]~19 ));
// synopsys translate_off
defparam \DDS_accum2[14]~18 .lut_mask = 16'h6688;
defparam \DDS_accum2[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y3_N15
dffeas \DDS_accum2[14] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[14] .is_wysiwyg = "true";
defparam \DDS_accum2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N16
cycloneive_lcell_comb \DDS_accum2[15]~20 (
// Equation(s):
// \DDS_accum2[15]~20_combout  = (DDS_accum2[15] & (!\DDS_accum2[14]~19 )) # (!DDS_accum2[15] & ((\DDS_accum2[14]~19 ) # (GND)))
// \DDS_accum2[15]~21  = CARRY((!\DDS_accum2[14]~19 ) # (!DDS_accum2[15]))

	.dataa(gnd),
	.datab(DDS_accum2[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[14]~19 ),
	.combout(\DDS_accum2[15]~20_combout ),
	.cout(\DDS_accum2[15]~21 ));
// synopsys translate_off
defparam \DDS_accum2[15]~20 .lut_mask = 16'h3C3F;
defparam \DDS_accum2[15]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y3_N17
dffeas \DDS_accum2[15] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[15]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[15] .is_wysiwyg = "true";
defparam \DDS_accum2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N18
cycloneive_lcell_comb \DDS_accum2[16]~22 (
// Equation(s):
// \DDS_accum2[16]~22_combout  = (DDS_accum2[16] & (\DDS_accum2[15]~21  $ (GND))) # (!DDS_accum2[16] & (!\DDS_accum2[15]~21  & VCC))
// \DDS_accum2[16]~23  = CARRY((DDS_accum2[16] & !\DDS_accum2[15]~21 ))

	.dataa(gnd),
	.datab(DDS_accum2[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[15]~21 ),
	.combout(\DDS_accum2[16]~22_combout ),
	.cout(\DDS_accum2[16]~23 ));
// synopsys translate_off
defparam \DDS_accum2[16]~22 .lut_mask = 16'hC30C;
defparam \DDS_accum2[16]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y3_N19
dffeas \DDS_accum2[16] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[16]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[16] .is_wysiwyg = "true";
defparam \DDS_accum2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N20
cycloneive_lcell_comb \DDS_accum2[17]~24 (
// Equation(s):
// \DDS_accum2[17]~24_combout  = (DDS_accum2[17] & (!\DDS_accum2[16]~23 )) # (!DDS_accum2[17] & ((\DDS_accum2[16]~23 ) # (GND)))
// \DDS_accum2[17]~25  = CARRY((!\DDS_accum2[16]~23 ) # (!DDS_accum2[17]))

	.dataa(gnd),
	.datab(DDS_accum2[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[16]~23 ),
	.combout(\DDS_accum2[17]~24_combout ),
	.cout(\DDS_accum2[17]~25 ));
// synopsys translate_off
defparam \DDS_accum2[17]~24 .lut_mask = 16'h3C3F;
defparam \DDS_accum2[17]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y3_N21
dffeas \DDS_accum2[17] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[17]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[17]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[17] .is_wysiwyg = "true";
defparam \DDS_accum2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N24
cycloneive_lcell_comb \DDS_accum2[19]~28 (
// Equation(s):
// \DDS_accum2[19]~28_combout  = (DDS_accum2[19] & (!\DDS_accum2[18]~27 )) # (!DDS_accum2[19] & ((\DDS_accum2[18]~27 ) # (GND)))
// \DDS_accum2[19]~29  = CARRY((!\DDS_accum2[18]~27 ) # (!DDS_accum2[19]))

	.dataa(gnd),
	.datab(DDS_accum2[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[18]~27 ),
	.combout(\DDS_accum2[19]~28_combout ),
	.cout(\DDS_accum2[19]~29 ));
// synopsys translate_off
defparam \DDS_accum2[19]~28 .lut_mask = 16'h3C3F;
defparam \DDS_accum2[19]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y3_N25
dffeas \DDS_accum2[19] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[19]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[19]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[19] .is_wysiwyg = "true";
defparam \DDS_accum2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y3_N28
cycloneive_lcell_comb \DDS_accum2[21]~32 (
// Equation(s):
// \DDS_accum2[21]~32_combout  = (DDS_accum2[21] & (!\DDS_accum2[20]~31 )) # (!DDS_accum2[21] & ((\DDS_accum2[20]~31 ) # (GND)))
// \DDS_accum2[21]~33  = CARRY((!\DDS_accum2[20]~31 ) # (!DDS_accum2[21]))

	.dataa(gnd),
	.datab(DDS_accum2[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[20]~31 ),
	.combout(\DDS_accum2[21]~32_combout ),
	.cout(\DDS_accum2[21]~33 ));
// synopsys translate_off
defparam \DDS_accum2[21]~32 .lut_mask = 16'h3C3F;
defparam \DDS_accum2[21]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y3_N29
dffeas \DDS_accum2[21] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[21]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[21]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[21] .is_wysiwyg = "true";
defparam \DDS_accum2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N0
cycloneive_lcell_comb \DDS_accum2[23]~36 (
// Equation(s):
// \DDS_accum2[23]~36_combout  = (DDS_accum2[23] & (!\DDS_accum2[22]~35 )) # (!DDS_accum2[23] & ((\DDS_accum2[22]~35 ) # (GND)))
// \DDS_accum2[23]~37  = CARRY((!\DDS_accum2[22]~35 ) # (!DDS_accum2[23]))

	.dataa(gnd),
	.datab(DDS_accum2[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[22]~35 ),
	.combout(\DDS_accum2[23]~36_combout ),
	.cout(\DDS_accum2[23]~37 ));
// synopsys translate_off
defparam \DDS_accum2[23]~36 .lut_mask = 16'h3C3F;
defparam \DDS_accum2[23]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y2_N1
dffeas \DDS_accum2[23] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[23]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[23]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[23] .is_wysiwyg = "true";
defparam \DDS_accum2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N2
cycloneive_lcell_comb \DDS_accum2[24]~38 (
// Equation(s):
// \DDS_accum2[24]~38_combout  = (DDS_accum2[24] & (\DDS_accum2[23]~37  $ (GND))) # (!DDS_accum2[24] & (!\DDS_accum2[23]~37  & VCC))
// \DDS_accum2[24]~39  = CARRY((DDS_accum2[24] & !\DDS_accum2[23]~37 ))

	.dataa(gnd),
	.datab(DDS_accum2[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[23]~37 ),
	.combout(\DDS_accum2[24]~38_combout ),
	.cout(\DDS_accum2[24]~39 ));
// synopsys translate_off
defparam \DDS_accum2[24]~38 .lut_mask = 16'hC30C;
defparam \DDS_accum2[24]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y2_N3
dffeas \DDS_accum2[24] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[24]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[24]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[24] .is_wysiwyg = "true";
defparam \DDS_accum2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N4
cycloneive_lcell_comb \DDS_accum2[25]~40 (
// Equation(s):
// \DDS_accum2[25]~40_combout  = (DDS_accum2[25] & (!\DDS_accum2[24]~39 )) # (!DDS_accum2[25] & ((\DDS_accum2[24]~39 ) # (GND)))
// \DDS_accum2[25]~41  = CARRY((!\DDS_accum2[24]~39 ) # (!DDS_accum2[25]))

	.dataa(gnd),
	.datab(DDS_accum2[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[24]~39 ),
	.combout(\DDS_accum2[25]~40_combout ),
	.cout(\DDS_accum2[25]~41 ));
// synopsys translate_off
defparam \DDS_accum2[25]~40 .lut_mask = 16'h3C3F;
defparam \DDS_accum2[25]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y2_N5
dffeas \DDS_accum2[25] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[25]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[25]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[25] .is_wysiwyg = "true";
defparam \DDS_accum2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N6
cycloneive_lcell_comb \DDS_accum2[26]~42 (
// Equation(s):
// \DDS_accum2[26]~42_combout  = (DDS_accum2[26] & (\DDS_accum2[25]~41  $ (GND))) # (!DDS_accum2[26] & (!\DDS_accum2[25]~41  & VCC))
// \DDS_accum2[26]~43  = CARRY((DDS_accum2[26] & !\DDS_accum2[25]~41 ))

	.dataa(DDS_accum2[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[25]~41 ),
	.combout(\DDS_accum2[26]~42_combout ),
	.cout(\DDS_accum2[26]~43 ));
// synopsys translate_off
defparam \DDS_accum2[26]~42 .lut_mask = 16'hA50A;
defparam \DDS_accum2[26]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y2_N7
dffeas \DDS_accum2[26] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[26]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[26]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[26] .is_wysiwyg = "true";
defparam \DDS_accum2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N8
cycloneive_lcell_comb \DDS_accum2[27]~44 (
// Equation(s):
// \DDS_accum2[27]~44_combout  = (DDS_accum2[27] & (!\DDS_accum2[26]~43 )) # (!DDS_accum2[27] & ((\DDS_accum2[26]~43 ) # (GND)))
// \DDS_accum2[27]~45  = CARRY((!\DDS_accum2[26]~43 ) # (!DDS_accum2[27]))

	.dataa(gnd),
	.datab(DDS_accum2[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[26]~43 ),
	.combout(\DDS_accum2[27]~44_combout ),
	.cout(\DDS_accum2[27]~45 ));
// synopsys translate_off
defparam \DDS_accum2[27]~44 .lut_mask = 16'h3C3F;
defparam \DDS_accum2[27]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y2_N9
dffeas \DDS_accum2[27] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[27]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[27]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[27] .is_wysiwyg = "true";
defparam \DDS_accum2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N10
cycloneive_lcell_comb \DDS_accum2[28]~46 (
// Equation(s):
// \DDS_accum2[28]~46_combout  = (DDS_accum2[28] & (\DDS_accum2[27]~45  $ (GND))) # (!DDS_accum2[28] & (!\DDS_accum2[27]~45  & VCC))
// \DDS_accum2[28]~47  = CARRY((DDS_accum2[28] & !\DDS_accum2[27]~45 ))

	.dataa(DDS_accum2[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[27]~45 ),
	.combout(\DDS_accum2[28]~46_combout ),
	.cout(\DDS_accum2[28]~47 ));
// synopsys translate_off
defparam \DDS_accum2[28]~46 .lut_mask = 16'hA50A;
defparam \DDS_accum2[28]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y2_N11
dffeas \DDS_accum2[28] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[28]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[28]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[28] .is_wysiwyg = "true";
defparam \DDS_accum2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N12
cycloneive_lcell_comb \DDS_accum2[29]~48 (
// Equation(s):
// \DDS_accum2[29]~48_combout  = (DDS_accum2[29] & (!\DDS_accum2[28]~47 )) # (!DDS_accum2[29] & ((\DDS_accum2[28]~47 ) # (GND)))
// \DDS_accum2[29]~49  = CARRY((!\DDS_accum2[28]~47 ) # (!DDS_accum2[29]))

	.dataa(DDS_accum2[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[28]~47 ),
	.combout(\DDS_accum2[29]~48_combout ),
	.cout(\DDS_accum2[29]~49 ));
// synopsys translate_off
defparam \DDS_accum2[29]~48 .lut_mask = 16'h5A5F;
defparam \DDS_accum2[29]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y2_N13
dffeas \DDS_accum2[29] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[29]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[29]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[29] .is_wysiwyg = "true";
defparam \DDS_accum2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N14
cycloneive_lcell_comb \DDS_accum2[30]~50 (
// Equation(s):
// \DDS_accum2[30]~50_combout  = (DDS_accum2[30] & (\DDS_accum2[29]~49  $ (GND))) # (!DDS_accum2[30] & (!\DDS_accum2[29]~49  & VCC))
// \DDS_accum2[30]~51  = CARRY((DDS_accum2[30] & !\DDS_accum2[29]~49 ))

	.dataa(DDS_accum2[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum2[29]~49 ),
	.combout(\DDS_accum2[30]~50_combout ),
	.cout(\DDS_accum2[30]~51 ));
// synopsys translate_off
defparam \DDS_accum2[30]~50 .lut_mask = 16'hA50A;
defparam \DDS_accum2[30]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y2_N15
dffeas \DDS_accum2[30] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[30]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[30]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[30] .is_wysiwyg = "true";
defparam \DDS_accum2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N28
cycloneive_lcell_comb \DDS_accum2[30]~_wirecell (
// Equation(s):
// \DDS_accum2[30]~_wirecell_combout  = !DDS_accum2[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(DDS_accum2[30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS_accum2[30]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \DDS_accum2[30]~_wirecell .lut_mask = 16'h0F0F;
defparam \DDS_accum2[30]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N16
cycloneive_lcell_comb \DDS_accum2[31]~52 (
// Equation(s):
// \DDS_accum2[31]~52_combout  = \DDS_accum2[30]~51  $ (DDS_accum2[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DDS_accum2[31]),
	.cin(\DDS_accum2[30]~51 ),
	.combout(\DDS_accum2[31]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DDS_accum2[31]~52 .lut_mask = 16'h0FF0;
defparam \DDS_accum2[31]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y2_N17
dffeas \DDS_accum2[31] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum2[31]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum2[31]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum2[31] .is_wysiwyg = "true";
defparam \DDS_accum2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N30
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = DDS_accum2[30] $ (DDS_accum2[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(DDS_accum2[30]),
	.datad(DDS_accum2[31]),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h0FF0;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y5_N14
cycloneive_lcell_comb \DDS_accum[14]~18 (
// Equation(s):
// \DDS_accum[14]~18_combout  = (\SW[0]~input_o  & (DDS_accum[14] $ (VCC))) # (!\SW[0]~input_o  & (DDS_accum[14] & VCC))
// \DDS_accum[14]~19  = CARRY((\SW[0]~input_o  & DDS_accum[14]))

	.dataa(\SW[0]~input_o ),
	.datab(DDS_accum[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DDS_accum[14]~18_combout ),
	.cout(\DDS_accum[14]~19 ));
// synopsys translate_off
defparam \DDS_accum[14]~18 .lut_mask = 16'h6688;
defparam \DDS_accum[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y5_N15
dffeas \DDS_accum[14] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[14] .is_wysiwyg = "true";
defparam \DDS_accum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y5_N16
cycloneive_lcell_comb \DDS_accum[15]~20 (
// Equation(s):
// \DDS_accum[15]~20_combout  = (\SW[1]~input_o  & ((DDS_accum[15] & (\DDS_accum[14]~19  & VCC)) # (!DDS_accum[15] & (!\DDS_accum[14]~19 )))) # (!\SW[1]~input_o  & ((DDS_accum[15] & (!\DDS_accum[14]~19 )) # (!DDS_accum[15] & ((\DDS_accum[14]~19 ) # (GND)))))
// \DDS_accum[15]~21  = CARRY((\SW[1]~input_o  & (!DDS_accum[15] & !\DDS_accum[14]~19 )) # (!\SW[1]~input_o  & ((!\DDS_accum[14]~19 ) # (!DDS_accum[15]))))

	.dataa(\SW[1]~input_o ),
	.datab(DDS_accum[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[14]~19 ),
	.combout(\DDS_accum[15]~20_combout ),
	.cout(\DDS_accum[15]~21 ));
// synopsys translate_off
defparam \DDS_accum[15]~20 .lut_mask = 16'h9617;
defparam \DDS_accum[15]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y5_N17
dffeas \DDS_accum[15] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[15]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[15] .is_wysiwyg = "true";
defparam \DDS_accum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y5_N18
cycloneive_lcell_comb \DDS_accum[16]~22 (
// Equation(s):
// \DDS_accum[16]~22_combout  = ((\SW[2]~input_o  $ (DDS_accum[16] $ (!\DDS_accum[15]~21 )))) # (GND)
// \DDS_accum[16]~23  = CARRY((\SW[2]~input_o  & ((DDS_accum[16]) # (!\DDS_accum[15]~21 ))) # (!\SW[2]~input_o  & (DDS_accum[16] & !\DDS_accum[15]~21 )))

	.dataa(\SW[2]~input_o ),
	.datab(DDS_accum[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[15]~21 ),
	.combout(\DDS_accum[16]~22_combout ),
	.cout(\DDS_accum[16]~23 ));
// synopsys translate_off
defparam \DDS_accum[16]~22 .lut_mask = 16'h698E;
defparam \DDS_accum[16]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y5_N19
dffeas \DDS_accum[16] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[16]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[16]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[16] .is_wysiwyg = "true";
defparam \DDS_accum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y5_N20
cycloneive_lcell_comb \DDS_accum[17]~24 (
// Equation(s):
// \DDS_accum[17]~24_combout  = (\SW[3]~input_o  & ((DDS_accum[17] & (\DDS_accum[16]~23  & VCC)) # (!DDS_accum[17] & (!\DDS_accum[16]~23 )))) # (!\SW[3]~input_o  & ((DDS_accum[17] & (!\DDS_accum[16]~23 )) # (!DDS_accum[17] & ((\DDS_accum[16]~23 ) # (GND)))))
// \DDS_accum[17]~25  = CARRY((\SW[3]~input_o  & (!DDS_accum[17] & !\DDS_accum[16]~23 )) # (!\SW[3]~input_o  & ((!\DDS_accum[16]~23 ) # (!DDS_accum[17]))))

	.dataa(\SW[3]~input_o ),
	.datab(DDS_accum[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[16]~23 ),
	.combout(\DDS_accum[17]~24_combout ),
	.cout(\DDS_accum[17]~25 ));
// synopsys translate_off
defparam \DDS_accum[17]~24 .lut_mask = 16'h9617;
defparam \DDS_accum[17]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y5_N21
dffeas \DDS_accum[17] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[17]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[17]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[17] .is_wysiwyg = "true";
defparam \DDS_accum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y5_N24
cycloneive_lcell_comb \DDS_accum[19]~28 (
// Equation(s):
// \DDS_accum[19]~28_combout  = (\SW[5]~input_o  & ((DDS_accum[19] & (\DDS_accum[18]~27  & VCC)) # (!DDS_accum[19] & (!\DDS_accum[18]~27 )))) # (!\SW[5]~input_o  & ((DDS_accum[19] & (!\DDS_accum[18]~27 )) # (!DDS_accum[19] & ((\DDS_accum[18]~27 ) # (GND)))))
// \DDS_accum[19]~29  = CARRY((\SW[5]~input_o  & (!DDS_accum[19] & !\DDS_accum[18]~27 )) # (!\SW[5]~input_o  & ((!\DDS_accum[18]~27 ) # (!DDS_accum[19]))))

	.dataa(\SW[5]~input_o ),
	.datab(DDS_accum[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[18]~27 ),
	.combout(\DDS_accum[19]~28_combout ),
	.cout(\DDS_accum[19]~29 ));
// synopsys translate_off
defparam \DDS_accum[19]~28 .lut_mask = 16'h9617;
defparam \DDS_accum[19]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y5_N25
dffeas \DDS_accum[19] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[19]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[19]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[19] .is_wysiwyg = "true";
defparam \DDS_accum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y5_N28
cycloneive_lcell_comb \DDS_accum[21]~32 (
// Equation(s):
// \DDS_accum[21]~32_combout  = (\SW[7]~input_o  & ((DDS_accum[21] & (\DDS_accum[20]~31  & VCC)) # (!DDS_accum[21] & (!\DDS_accum[20]~31 )))) # (!\SW[7]~input_o  & ((DDS_accum[21] & (!\DDS_accum[20]~31 )) # (!DDS_accum[21] & ((\DDS_accum[20]~31 ) # (GND)))))
// \DDS_accum[21]~33  = CARRY((\SW[7]~input_o  & (!DDS_accum[21] & !\DDS_accum[20]~31 )) # (!\SW[7]~input_o  & ((!\DDS_accum[20]~31 ) # (!DDS_accum[21]))))

	.dataa(\SW[7]~input_o ),
	.datab(DDS_accum[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[20]~31 ),
	.combout(\DDS_accum[21]~32_combout ),
	.cout(\DDS_accum[21]~33 ));
// synopsys translate_off
defparam \DDS_accum[21]~32 .lut_mask = 16'h9617;
defparam \DDS_accum[21]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y5_N29
dffeas \DDS_accum[21] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[21]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[21]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[21] .is_wysiwyg = "true";
defparam \DDS_accum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N0
cycloneive_lcell_comb \DDS_accum[23]~36 (
// Equation(s):
// \DDS_accum[23]~36_combout  = (\SW[9]~input_o  & ((DDS_accum[23] & (\DDS_accum[22]~35  & VCC)) # (!DDS_accum[23] & (!\DDS_accum[22]~35 )))) # (!\SW[9]~input_o  & ((DDS_accum[23] & (!\DDS_accum[22]~35 )) # (!DDS_accum[23] & ((\DDS_accum[22]~35 ) # (GND)))))
// \DDS_accum[23]~37  = CARRY((\SW[9]~input_o  & (!DDS_accum[23] & !\DDS_accum[22]~35 )) # (!\SW[9]~input_o  & ((!\DDS_accum[22]~35 ) # (!DDS_accum[23]))))

	.dataa(\SW[9]~input_o ),
	.datab(DDS_accum[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[22]~35 ),
	.combout(\DDS_accum[23]~36_combout ),
	.cout(\DDS_accum[23]~37 ));
// synopsys translate_off
defparam \DDS_accum[23]~36 .lut_mask = 16'h9617;
defparam \DDS_accum[23]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y4_N1
dffeas \DDS_accum[23] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[23]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[23]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[23] .is_wysiwyg = "true";
defparam \DDS_accum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N2
cycloneive_lcell_comb \DDS_accum[24]~38 (
// Equation(s):
// \DDS_accum[24]~38_combout  = ((\SW[10]~input_o  $ (DDS_accum[24] $ (!\DDS_accum[23]~37 )))) # (GND)
// \DDS_accum[24]~39  = CARRY((\SW[10]~input_o  & ((DDS_accum[24]) # (!\DDS_accum[23]~37 ))) # (!\SW[10]~input_o  & (DDS_accum[24] & !\DDS_accum[23]~37 )))

	.dataa(\SW[10]~input_o ),
	.datab(DDS_accum[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[23]~37 ),
	.combout(\DDS_accum[24]~38_combout ),
	.cout(\DDS_accum[24]~39 ));
// synopsys translate_off
defparam \DDS_accum[24]~38 .lut_mask = 16'h698E;
defparam \DDS_accum[24]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y4_N3
dffeas \DDS_accum[24] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[24]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[24]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[24] .is_wysiwyg = "true";
defparam \DDS_accum[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N4
cycloneive_lcell_comb \DDS_accum[25]~40 (
// Equation(s):
// \DDS_accum[25]~40_combout  = (\SW[11]~input_o  & ((DDS_accum[25] & (\DDS_accum[24]~39  & VCC)) # (!DDS_accum[25] & (!\DDS_accum[24]~39 )))) # (!\SW[11]~input_o  & ((DDS_accum[25] & (!\DDS_accum[24]~39 )) # (!DDS_accum[25] & ((\DDS_accum[24]~39 ) # 
// (GND)))))
// \DDS_accum[25]~41  = CARRY((\SW[11]~input_o  & (!DDS_accum[25] & !\DDS_accum[24]~39 )) # (!\SW[11]~input_o  & ((!\DDS_accum[24]~39 ) # (!DDS_accum[25]))))

	.dataa(\SW[11]~input_o ),
	.datab(DDS_accum[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[24]~39 ),
	.combout(\DDS_accum[25]~40_combout ),
	.cout(\DDS_accum[25]~41 ));
// synopsys translate_off
defparam \DDS_accum[25]~40 .lut_mask = 16'h9617;
defparam \DDS_accum[25]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y4_N5
dffeas \DDS_accum[25] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[25]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[25]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[25] .is_wysiwyg = "true";
defparam \DDS_accum[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N6
cycloneive_lcell_comb \DDS_accum[26]~42 (
// Equation(s):
// \DDS_accum[26]~42_combout  = ((DDS_accum[26] $ (\SW[12]~input_o  $ (!\DDS_accum[25]~41 )))) # (GND)
// \DDS_accum[26]~43  = CARRY((DDS_accum[26] & ((\SW[12]~input_o ) # (!\DDS_accum[25]~41 ))) # (!DDS_accum[26] & (\SW[12]~input_o  & !\DDS_accum[25]~41 )))

	.dataa(DDS_accum[26]),
	.datab(\SW[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[25]~41 ),
	.combout(\DDS_accum[26]~42_combout ),
	.cout(\DDS_accum[26]~43 ));
// synopsys translate_off
defparam \DDS_accum[26]~42 .lut_mask = 16'h698E;
defparam \DDS_accum[26]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y4_N7
dffeas \DDS_accum[26] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[26]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[26]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[26] .is_wysiwyg = "true";
defparam \DDS_accum[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N8
cycloneive_lcell_comb \DDS_accum[27]~44 (
// Equation(s):
// \DDS_accum[27]~44_combout  = (\SW[13]~input_o  & ((DDS_accum[27] & (\DDS_accum[26]~43  & VCC)) # (!DDS_accum[27] & (!\DDS_accum[26]~43 )))) # (!\SW[13]~input_o  & ((DDS_accum[27] & (!\DDS_accum[26]~43 )) # (!DDS_accum[27] & ((\DDS_accum[26]~43 ) # 
// (GND)))))
// \DDS_accum[27]~45  = CARRY((\SW[13]~input_o  & (!DDS_accum[27] & !\DDS_accum[26]~43 )) # (!\SW[13]~input_o  & ((!\DDS_accum[26]~43 ) # (!DDS_accum[27]))))

	.dataa(\SW[13]~input_o ),
	.datab(DDS_accum[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[26]~43 ),
	.combout(\DDS_accum[27]~44_combout ),
	.cout(\DDS_accum[27]~45 ));
// synopsys translate_off
defparam \DDS_accum[27]~44 .lut_mask = 16'h9617;
defparam \DDS_accum[27]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y4_N9
dffeas \DDS_accum[27] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[27]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[27]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[27] .is_wysiwyg = "true";
defparam \DDS_accum[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N10
cycloneive_lcell_comb \DDS_accum[28]~46 (
// Equation(s):
// \DDS_accum[28]~46_combout  = ((DDS_accum[28] $ (\SW[14]~input_o  $ (!\DDS_accum[27]~45 )))) # (GND)
// \DDS_accum[28]~47  = CARRY((DDS_accum[28] & ((\SW[14]~input_o ) # (!\DDS_accum[27]~45 ))) # (!DDS_accum[28] & (\SW[14]~input_o  & !\DDS_accum[27]~45 )))

	.dataa(DDS_accum[28]),
	.datab(\SW[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[27]~45 ),
	.combout(\DDS_accum[28]~46_combout ),
	.cout(\DDS_accum[28]~47 ));
// synopsys translate_off
defparam \DDS_accum[28]~46 .lut_mask = 16'h698E;
defparam \DDS_accum[28]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y4_N11
dffeas \DDS_accum[28] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[28]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[28]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[28] .is_wysiwyg = "true";
defparam \DDS_accum[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N12
cycloneive_lcell_comb \DDS_accum[29]~48 (
// Equation(s):
// \DDS_accum[29]~48_combout  = (DDS_accum[29] & ((\SW[15]~input_o  & (\DDS_accum[28]~47  & VCC)) # (!\SW[15]~input_o  & (!\DDS_accum[28]~47 )))) # (!DDS_accum[29] & ((\SW[15]~input_o  & (!\DDS_accum[28]~47 )) # (!\SW[15]~input_o  & ((\DDS_accum[28]~47 ) # 
// (GND)))))
// \DDS_accum[29]~49  = CARRY((DDS_accum[29] & (!\SW[15]~input_o  & !\DDS_accum[28]~47 )) # (!DDS_accum[29] & ((!\DDS_accum[28]~47 ) # (!\SW[15]~input_o ))))

	.dataa(DDS_accum[29]),
	.datab(\SW[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[28]~47 ),
	.combout(\DDS_accum[29]~48_combout ),
	.cout(\DDS_accum[29]~49 ));
// synopsys translate_off
defparam \DDS_accum[29]~48 .lut_mask = 16'h9617;
defparam \DDS_accum[29]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y4_N13
dffeas \DDS_accum[29] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[29]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[29]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[29] .is_wysiwyg = "true";
defparam \DDS_accum[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N14
cycloneive_lcell_comb \DDS_accum[30]~50 (
// Equation(s):
// \DDS_accum[30]~50_combout  = ((DDS_accum[30] $ (\SW[16]~input_o  $ (!\DDS_accum[29]~49 )))) # (GND)
// \DDS_accum[30]~51  = CARRY((DDS_accum[30] & ((\SW[16]~input_o ) # (!\DDS_accum[29]~49 ))) # (!DDS_accum[30] & (\SW[16]~input_o  & !\DDS_accum[29]~49 )))

	.dataa(DDS_accum[30]),
	.datab(\SW[16]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DDS_accum[29]~49 ),
	.combout(\DDS_accum[30]~50_combout ),
	.cout(\DDS_accum[30]~51 ));
// synopsys translate_off
defparam \DDS_accum[30]~50 .lut_mask = 16'h698E;
defparam \DDS_accum[30]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y4_N15
dffeas \DDS_accum[30] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[30]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[30]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[30] .is_wysiwyg = "true";
defparam \DDS_accum[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N28
cycloneive_lcell_comb \DDS_accum[30]~_wirecell (
// Equation(s):
// \DDS_accum[30]~_wirecell_combout  = !DDS_accum[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(DDS_accum[30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DDS_accum[30]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \DDS_accum[30]~_wirecell .lut_mask = 16'h0F0F;
defparam \DDS_accum[30]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N16
cycloneive_lcell_comb \DDS_accum[31]~52 (
// Equation(s):
// \DDS_accum[31]~52_combout  = DDS_accum[31] $ (\DDS_accum[30]~51  $ (\SW[17]~input_o ))

	.dataa(gnd),
	.datab(DDS_accum[31]),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(\DDS_accum[30]~51 ),
	.combout(\DDS_accum[31]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DDS_accum[31]~52 .lut_mask = 16'hC33C;
defparam \DDS_accum[31]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y4_N17
dffeas \DDS_accum[31] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\DDS_accum[31]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DDS_accum[31]),
	.prn(vcc));
// synopsys translate_off
defparam \DDS_accum[31] .is_wysiwyg = "true";
defparam \DDS_accum[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y4_N26
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = DDS_accum[30] $ (DDS_accum[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(DDS_accum[30]),
	.datad(DDS_accum[31]),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h0FF0;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N0
cycloneive_lcell_comb \u4|AUD_outL[0]~16 (
// Equation(s):
// \u4|AUD_outL[0]~16_combout  = (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  & (\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  $ (VCC))) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  & VCC))
// \u4|AUD_outL[0]~17  = CARRY((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  & \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ))

	.dataa(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|AUD_outL[0]~16_combout ),
	.cout(\u4|AUD_outL[0]~17 ));
// synopsys translate_off
defparam \u4|AUD_outL[0]~16 .lut_mask = 16'h6688;
defparam \u4|AUD_outL[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N2
cycloneive_lcell_comb \u4|AUD_outL[1]~18 (
// Equation(s):
// \u4|AUD_outL[1]~18_combout  = (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a1  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a1  & (\u4|AUD_outL[0]~17  & VCC)) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a1  & 
// (!\u4|AUD_outL[0]~17 )))) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a1  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a1  & (!\u4|AUD_outL[0]~17 )) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a1  & ((\u4|AUD_outL[0]~17 ) # 
// (GND)))))
// \u4|AUD_outL[1]~19  = CARRY((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a1  & (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a1  & !\u4|AUD_outL[0]~17 )) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a1  & ((!\u4|AUD_outL[0]~17 ) # 
// (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[0]~17 ),
	.combout(\u4|AUD_outL[1]~18_combout ),
	.cout(\u4|AUD_outL[1]~19 ));
// synopsys translate_off
defparam \u4|AUD_outL[1]~18 .lut_mask = 16'h9617;
defparam \u4|AUD_outL[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N4
cycloneive_lcell_comb \u4|AUD_outL[2]~20 (
// Equation(s):
// \u4|AUD_outL[2]~20_combout  = ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a2  $ (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a2  $ (!\u4|AUD_outL[1]~19 )))) # (GND)
// \u4|AUD_outL[2]~21  = CARRY((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a2  & ((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a2 ) # (!\u4|AUD_outL[1]~19 ))) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a2  & 
// (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a2  & !\u4|AUD_outL[1]~19 )))

	.dataa(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[1]~19 ),
	.combout(\u4|AUD_outL[2]~20_combout ),
	.cout(\u4|AUD_outL[2]~21 ));
// synopsys translate_off
defparam \u4|AUD_outL[2]~20 .lut_mask = 16'h698E;
defparam \u4|AUD_outL[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N6
cycloneive_lcell_comb \u4|AUD_outL[3]~22 (
// Equation(s):
// \u4|AUD_outL[3]~22_combout  = (\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a3  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a3  & (\u4|AUD_outL[2]~21  & VCC)) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a3  & 
// (!\u4|AUD_outL[2]~21 )))) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a3  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a3  & (!\u4|AUD_outL[2]~21 )) # (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a3  & ((\u4|AUD_outL[2]~21 ) # 
// (GND)))))
// \u4|AUD_outL[3]~23  = CARRY((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a3  & (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a3  & !\u4|AUD_outL[2]~21 )) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a3  & ((!\u4|AUD_outL[2]~21 ) # 
// (!\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[2]~21 ),
	.combout(\u4|AUD_outL[3]~22_combout ),
	.cout(\u4|AUD_outL[3]~23 ));
// synopsys translate_off
defparam \u4|AUD_outL[3]~22 .lut_mask = 16'h9617;
defparam \u4|AUD_outL[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y4_N8
cycloneive_lcell_comb \u4|AUD_outL[4]~24 (
// Equation(s):
// \u4|AUD_outL[4]~24_combout  = ((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a4  $ (\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a4  $ (!\u4|AUD_outL[3]~23 )))) # (GND)
// \u4|AUD_outL[4]~25  = CARRY((\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a4  & ((\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a4 ) # (!\u4|AUD_outL[3]~23 ))) # (!\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a4  & 
// (\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a4  & !\u4|AUD_outL[3]~23 )))

	.dataa(\sineTable_90_2|Ram0_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outL[3]~23 ),
	.combout(\u4|AUD_outL[4]~24_combout ),
	.cout(\u4|AUD_outL[4]~25 ));
// synopsys translate_off
defparam \u4|AUD_outL[4]~24 .lut_mask = 16'h698E;
defparam \u4|AUD_outL[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y4_N15
dffeas \u4|AUD_outL[7] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[7] .is_wysiwyg = "true";
defparam \u4|AUD_outL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y4_N0
cycloneive_lcell_comb \u4|Mux1~0 (
// Equation(s):
// \u4|Mux1~0_combout  = (\u4|SEL_Cont [0] & ((\u4|AUD_outL [6]) # ((\u4|SEL_Cont [1])))) # (!\u4|SEL_Cont [0] & (((!\u4|SEL_Cont [1] & \u4|AUD_outL [7]))))

	.dataa(\u4|AUD_outL [6]),
	.datab(\u4|SEL_Cont [0]),
	.datac(\u4|SEL_Cont [1]),
	.datad(\u4|AUD_outL [7]),
	.cin(gnd),
	.combout(\u4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~0 .lut_mask = 16'hCBC8;
defparam \u4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y4_N9
dffeas \u4|AUD_outL[4] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[4] .is_wysiwyg = "true";
defparam \u4|AUD_outL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y4_N2
cycloneive_lcell_comb \u4|Mux1~1 (
// Equation(s):
// \u4|Mux1~1_combout  = (\u4|Mux1~0_combout  & (((\u4|AUD_outL [4]) # (!\u4|SEL_Cont [1])))) # (!\u4|Mux1~0_combout  & (\u4|AUD_outL [5] & (\u4|SEL_Cont [1])))

	.dataa(\u4|AUD_outL [5]),
	.datab(\u4|Mux1~0_combout ),
	.datac(\u4|SEL_Cont [1]),
	.datad(\u4|AUD_outL [4]),
	.cin(gnd),
	.combout(\u4|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~1 .lut_mask = 16'hEC2C;
defparam \u4|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y4_N7
dffeas \u4|AUD_outL[3] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[3] .is_wysiwyg = "true";
defparam \u4|AUD_outL[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N5
dffeas \u4|AUD_outL[2] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[2] .is_wysiwyg = "true";
defparam \u4|AUD_outL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y4_N26
cycloneive_lcell_comb \u4|Mux1~7 (
// Equation(s):
// \u4|Mux1~7_combout  = (\u4|SEL_Cont [1] & (((\u4|SEL_Cont [0])))) # (!\u4|SEL_Cont [1] & ((\u4|SEL_Cont [0] & ((\u4|AUD_outL [2]))) # (!\u4|SEL_Cont [0] & (\u4|AUD_outL [3]))))

	.dataa(\u4|SEL_Cont [1]),
	.datab(\u4|AUD_outL [3]),
	.datac(\u4|AUD_outL [2]),
	.datad(\u4|SEL_Cont [0]),
	.cin(gnd),
	.combout(\u4|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~7 .lut_mask = 16'hFA44;
defparam \u4|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y4_N1
dffeas \u4|AUD_outL[0] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[0] .is_wysiwyg = "true";
defparam \u4|AUD_outL[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y4_N3
dffeas \u4|AUD_outL[1] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outL[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outL[1] .is_wysiwyg = "true";
defparam \u4|AUD_outL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N0
cycloneive_lcell_comb \u4|Mux1~8 (
// Equation(s):
// \u4|Mux1~8_combout  = (\u4|SEL_Cont [1] & ((\u4|Mux1~7_combout  & (\u4|AUD_outL [0])) # (!\u4|Mux1~7_combout  & ((\u4|AUD_outL [1]))))) # (!\u4|SEL_Cont [1] & (\u4|Mux1~7_combout ))

	.dataa(\u4|SEL_Cont [1]),
	.datab(\u4|Mux1~7_combout ),
	.datac(\u4|AUD_outL [0]),
	.datad(\u4|AUD_outL [1]),
	.cin(gnd),
	.combout(\u4|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~8 .lut_mask = 16'hE6C4;
defparam \u4|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N14
cycloneive_lcell_comb \u4|Mux1~9 (
// Equation(s):
// \u4|Mux1~9_combout  = (\u4|Mux1~6_combout  & (((\u4|Mux1~8_combout )) # (!\u4|SEL_Cont [3]))) # (!\u4|Mux1~6_combout  & (\u4|SEL_Cont [3] & (\u4|Mux1~1_combout )))

	.dataa(\u4|Mux1~6_combout ),
	.datab(\u4|SEL_Cont [3]),
	.datac(\u4|Mux1~1_combout ),
	.datad(\u4|Mux1~8_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~9 .lut_mask = 16'hEA62;
defparam \u4|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N0
cycloneive_lcell_comb \u4|AUD_outR[0]~16 (
// Equation(s):
// \u4|AUD_outR[0]~16_combout  = (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  & (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  $ (VCC))) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  & VCC))
// \u4|AUD_outR[0]~17  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  & \sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|AUD_outR[0]~16_combout ),
	.cout(\u4|AUD_outR[0]~17 ));
// synopsys translate_off
defparam \u4|AUD_outR[0]~16 .lut_mask = 16'h6688;
defparam \u4|AUD_outR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y2_N1
dffeas \u4|AUD_outR[0] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[0] .is_wysiwyg = "true";
defparam \u4|AUD_outR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N4
cycloneive_lcell_comb \u4|AUD_outR[2]~20 (
// Equation(s):
// \u4|AUD_outR[2]~20_combout  = ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a2  $ (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a2  $ (!\u4|AUD_outR[1]~19 )))) # (GND)
// \u4|AUD_outR[2]~21  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a2  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a2 ) # (!\u4|AUD_outR[1]~19 ))) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a2  & 
// (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a2  & !\u4|AUD_outR[1]~19 )))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[1]~19 ),
	.combout(\u4|AUD_outR[2]~20_combout ),
	.cout(\u4|AUD_outR[2]~21 ));
// synopsys translate_off
defparam \u4|AUD_outR[2]~20 .lut_mask = 16'h698E;
defparam \u4|AUD_outR[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N6
cycloneive_lcell_comb \u4|AUD_outR[3]~22 (
// Equation(s):
// \u4|AUD_outR[3]~22_combout  = (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a3  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a3  & (\u4|AUD_outR[2]~21  & VCC)) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a3  & (!\u4|AUD_outR[2]~21 )))) 
// # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a3  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a3  & (!\u4|AUD_outR[2]~21 )) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a3  & ((\u4|AUD_outR[2]~21 ) # (GND)))))
// \u4|AUD_outR[3]~23  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a3  & (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a3  & !\u4|AUD_outR[2]~21 )) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a3  & ((!\u4|AUD_outR[2]~21 ) # 
// (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[2]~21 ),
	.combout(\u4|AUD_outR[3]~22_combout ),
	.cout(\u4|AUD_outR[3]~23 ));
// synopsys translate_off
defparam \u4|AUD_outR[3]~22 .lut_mask = 16'h9617;
defparam \u4|AUD_outR[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N10
cycloneive_lcell_comb \u4|AUD_outR[5]~26 (
// Equation(s):
// \u4|AUD_outR[5]~26_combout  = (\sineTable|Ram0_rtl_0|auto_generated|ram_block1a5  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a5  & (\u4|AUD_outR[4]~25  & VCC)) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a5  & (!\u4|AUD_outR[4]~25 )))) 
// # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a5  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a5  & (!\u4|AUD_outR[4]~25 )) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a5  & ((\u4|AUD_outR[4]~25 ) # (GND)))))
// \u4|AUD_outR[5]~27  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a5  & (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a5  & !\u4|AUD_outR[4]~25 )) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a5  & ((!\u4|AUD_outR[4]~25 ) # 
// (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[4]~25 ),
	.combout(\u4|AUD_outR[5]~26_combout ),
	.cout(\u4|AUD_outR[5]~27 ));
// synopsys translate_off
defparam \u4|AUD_outR[5]~26 .lut_mask = 16'h9617;
defparam \u4|AUD_outR[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N18
cycloneive_lcell_comb \u4|AUD_outR[9]~34 (
// Equation(s):
// \u4|AUD_outR[9]~34_combout  = (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a9  & ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a9  & (\u4|AUD_outR[8]~33  & VCC)) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a9  & (!\u4|AUD_outR[8]~33 )))) # 
// (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a9  & ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a9  & (!\u4|AUD_outR[8]~33 )) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a9  & ((\u4|AUD_outR[8]~33 ) # (GND)))))
// \u4|AUD_outR[9]~35  = CARRY((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a9  & (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a9  & !\u4|AUD_outR[8]~33 )) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a9  & ((!\u4|AUD_outR[8]~33 ) # 
// (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[8]~33 ),
	.combout(\u4|AUD_outR[9]~34_combout ),
	.cout(\u4|AUD_outR[9]~35 ));
// synopsys translate_off
defparam \u4|AUD_outR[9]~34 .lut_mask = 16'h9617;
defparam \u4|AUD_outR[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N22
cycloneive_lcell_comb \u4|AUD_outR[11]~38 (
// Equation(s):
// \u4|AUD_outR[11]~38_combout  = (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a11  & ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a11  & (\u4|AUD_outR[10]~37  & VCC)) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a11  & (!\u4|AUD_outR[10]~37 
// )))) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a11  & ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a11  & (!\u4|AUD_outR[10]~37 )) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a11  & ((\u4|AUD_outR[10]~37 ) # (GND)))))
// \u4|AUD_outR[11]~39  = CARRY((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a11  & (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a11  & !\u4|AUD_outR[10]~37 )) # (!\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a11  & ((!\u4|AUD_outR[10]~37 ) # 
// (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[10]~37 ),
	.combout(\u4|AUD_outR[11]~38_combout ),
	.cout(\u4|AUD_outR[11]~39 ));
// synopsys translate_off
defparam \u4|AUD_outR[11]~38 .lut_mask = 16'h9617;
defparam \u4|AUD_outR[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y2_N24
cycloneive_lcell_comb \u4|AUD_outR[12]~40 (
// Equation(s):
// \u4|AUD_outR[12]~40_combout  = ((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a12  $ (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a12  $ (!\u4|AUD_outR[11]~39 )))) # (GND)
// \u4|AUD_outR[12]~41  = CARRY((\sineTable|Ram0_rtl_0|auto_generated|ram_block1a12  & ((\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a12 ) # (!\u4|AUD_outR[11]~39 ))) # (!\sineTable|Ram0_rtl_0|auto_generated|ram_block1a12  & 
// (\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a12  & !\u4|AUD_outR[11]~39 )))

	.dataa(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\sineTable_2|Ram0_rtl_0|auto_generated|ram_block1a12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|AUD_outR[11]~39 ),
	.combout(\u4|AUD_outR[12]~40_combout ),
	.cout(\u4|AUD_outR[12]~41 ));
// synopsys translate_off
defparam \u4|AUD_outR[12]~40 .lut_mask = 16'h698E;
defparam \u4|AUD_outR[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y2_N25
dffeas \u4|AUD_outR[12] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[12] .is_wysiwyg = "true";
defparam \u4|AUD_outR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N10
cycloneive_lcell_comb \u4|Mux1~17 (
// Equation(s):
// \u4|Mux1~17_combout  = (\u4|SEL_Cont [3] & ((\u4|AUD_outR [4]) # ((\u4|SEL_Cont [2])))) # (!\u4|SEL_Cont [3] & (((\u4|AUD_outR [12] & !\u4|SEL_Cont [2]))))

	.dataa(\u4|AUD_outR [4]),
	.datab(\u4|AUD_outR [12]),
	.datac(\u4|SEL_Cont [3]),
	.datad(\u4|SEL_Cont [2]),
	.cin(gnd),
	.combout(\u4|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~17 .lut_mask = 16'hF0AC;
defparam \u4|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N20
cycloneive_lcell_comb \u4|Mux1~18 (
// Equation(s):
// \u4|Mux1~18_combout  = (\u4|SEL_Cont [2] & ((\u4|Mux1~17_combout  & ((\u4|AUD_outR [0]))) # (!\u4|Mux1~17_combout  & (\u4|AUD_outR [8])))) # (!\u4|SEL_Cont [2] & (((\u4|Mux1~17_combout ))))

	.dataa(\u4|AUD_outR [8]),
	.datab(\u4|SEL_Cont [2]),
	.datac(\u4|AUD_outR [0]),
	.datad(\u4|Mux1~17_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~18 .lut_mask = 16'hF388;
defparam \u4|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y2_N19
dffeas \u4|AUD_outR[9] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[9] .is_wysiwyg = "true";
defparam \u4|AUD_outR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N11
dffeas \u4|AUD_outR[5] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[5] .is_wysiwyg = "true";
defparam \u4|AUD_outR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N16
cycloneive_lcell_comb \u4|Mux1~10 (
// Equation(s):
// \u4|Mux1~10_combout  = (\u4|SEL_Cont [2] & (((\u4|SEL_Cont [3])))) # (!\u4|SEL_Cont [2] & ((\u4|SEL_Cont [3] & ((\u4|AUD_outR [5]))) # (!\u4|SEL_Cont [3] & (\u4|AUD_outR [13]))))

	.dataa(\u4|AUD_outR [13]),
	.datab(\u4|SEL_Cont [2]),
	.datac(\u4|SEL_Cont [3]),
	.datad(\u4|AUD_outR [5]),
	.cin(gnd),
	.combout(\u4|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~10 .lut_mask = 16'hF2C2;
defparam \u4|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N30
cycloneive_lcell_comb \u4|Mux1~11 (
// Equation(s):
// \u4|Mux1~11_combout  = (\u4|SEL_Cont [2] & ((\u4|Mux1~10_combout  & (\u4|AUD_outR [1])) # (!\u4|Mux1~10_combout  & ((\u4|AUD_outR [9]))))) # (!\u4|SEL_Cont [2] & (((\u4|Mux1~10_combout ))))

	.dataa(\u4|AUD_outR [1]),
	.datab(\u4|SEL_Cont [2]),
	.datac(\u4|AUD_outR [9]),
	.datad(\u4|Mux1~10_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~11 .lut_mask = 16'hBBC0;
defparam \u4|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y2_N5
dffeas \u4|AUD_outR[2] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[2] .is_wysiwyg = "true";
defparam \u4|AUD_outR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N29
dffeas \u4|AUD_outR[14] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[14] .is_wysiwyg = "true";
defparam \u4|AUD_outR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N28
cycloneive_lcell_comb \u4|Mux1~12 (
// Equation(s):
// \u4|Mux1~12_combout  = (\u4|SEL_Cont [2] & ((\u4|AUD_outR [10]) # ((\u4|SEL_Cont [3])))) # (!\u4|SEL_Cont [2] & (((!\u4|SEL_Cont [3] & \u4|AUD_outR [14]))))

	.dataa(\u4|AUD_outR [10]),
	.datab(\u4|SEL_Cont [2]),
	.datac(\u4|SEL_Cont [3]),
	.datad(\u4|AUD_outR [14]),
	.cin(gnd),
	.combout(\u4|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~12 .lut_mask = 16'hCBC8;
defparam \u4|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N22
cycloneive_lcell_comb \u4|Mux1~13 (
// Equation(s):
// \u4|Mux1~13_combout  = (\u4|SEL_Cont [3] & ((\u4|Mux1~12_combout  & ((\u4|AUD_outR [2]))) # (!\u4|Mux1~12_combout  & (\u4|AUD_outR [6])))) # (!\u4|SEL_Cont [3] & (((\u4|Mux1~12_combout ))))

	.dataa(\u4|AUD_outR [6]),
	.datab(\u4|AUD_outR [2]),
	.datac(\u4|SEL_Cont [3]),
	.datad(\u4|Mux1~12_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~13 .lut_mask = 16'hCFA0;
defparam \u4|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y2_N7
dffeas \u4|AUD_outR[3] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[3] .is_wysiwyg = "true";
defparam \u4|AUD_outR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y2_N23
dffeas \u4|AUD_outR[11] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.d(\u4|AUD_outR[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|AUD_outR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|AUD_outR[11] .is_wysiwyg = "true";
defparam \u4|AUD_outR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N24
cycloneive_lcell_comb \u4|Mux1~14 (
// Equation(s):
// \u4|Mux1~14_combout  = (\u4|SEL_Cont [3] & (((\u4|SEL_Cont [2])))) # (!\u4|SEL_Cont [3] & ((\u4|SEL_Cont [2] & ((\u4|AUD_outR [11]))) # (!\u4|SEL_Cont [2] & (\u4|AUD_outR [15]))))

	.dataa(\u4|AUD_outR [15]),
	.datab(\u4|AUD_outR [11]),
	.datac(\u4|SEL_Cont [3]),
	.datad(\u4|SEL_Cont [2]),
	.cin(gnd),
	.combout(\u4|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~14 .lut_mask = 16'hFC0A;
defparam \u4|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N18
cycloneive_lcell_comb \u4|Mux1~15 (
// Equation(s):
// \u4|Mux1~15_combout  = (\u4|SEL_Cont [3] & ((\u4|Mux1~14_combout  & ((\u4|AUD_outR [3]))) # (!\u4|Mux1~14_combout  & (\u4|AUD_outR [7])))) # (!\u4|SEL_Cont [3] & (((\u4|Mux1~14_combout ))))

	.dataa(\u4|AUD_outR [7]),
	.datab(\u4|AUD_outR [3]),
	.datac(\u4|SEL_Cont [3]),
	.datad(\u4|Mux1~14_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~15 .lut_mask = 16'hCFA0;
defparam \u4|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N12
cycloneive_lcell_comb \u4|Mux1~16 (
// Equation(s):
// \u4|Mux1~16_combout  = (\u4|SEL_Cont [1] & (\u4|SEL_Cont [0])) # (!\u4|SEL_Cont [1] & ((\u4|SEL_Cont [0] & (\u4|Mux1~13_combout )) # (!\u4|SEL_Cont [0] & ((\u4|Mux1~15_combout )))))

	.dataa(\u4|SEL_Cont [1]),
	.datab(\u4|SEL_Cont [0]),
	.datac(\u4|Mux1~13_combout ),
	.datad(\u4|Mux1~15_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~16 .lut_mask = 16'hD9C8;
defparam \u4|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y2_N2
cycloneive_lcell_comb \u4|Mux1~19 (
// Equation(s):
// \u4|Mux1~19_combout  = (\u4|SEL_Cont [1] & ((\u4|Mux1~16_combout  & (\u4|Mux1~18_combout )) # (!\u4|Mux1~16_combout  & ((\u4|Mux1~11_combout ))))) # (!\u4|SEL_Cont [1] & (((\u4|Mux1~16_combout ))))

	.dataa(\u4|SEL_Cont [1]),
	.datab(\u4|Mux1~18_combout ),
	.datac(\u4|Mux1~11_combout ),
	.datad(\u4|Mux1~16_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~19 .lut_mask = 16'hDDA0;
defparam \u4|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y6_N4
cycloneive_lcell_comb \u4|Mux1~20 (
// Equation(s):
// \u4|Mux1~20_combout  = (\u4|LRCK_1X~q  & (\u4|Mux1~9_combout )) # (!\u4|LRCK_1X~q  & ((\u4|Mux1~19_combout )))

	.dataa(gnd),
	.datab(\u4|Mux1~9_combout ),
	.datac(\u4|LRCK_1X~q ),
	.datad(\u4|Mux1~19_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~20 .lut_mask = 16'hCFC0;
defparam \u4|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \EXT_CLOCK~input (
	.i(EXT_CLOCK),
	.ibar(gnd),
	.o(\EXT_CLOCK~input_o ));
// synopsys translate_off
defparam \EXT_CLOCK~input .bus_hold = "false";
defparam \EXT_CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \OTG_INT0~input (
	.i(OTG_INT0),
	.ibar(gnd),
	.o(\OTG_INT0~input_o ));
// synopsys translate_off
defparam \OTG_INT0~input .bus_hold = "false";
defparam \OTG_INT0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \OTG_INT1~input (
	.i(OTG_INT1),
	.ibar(gnd),
	.o(\OTG_INT1~input_o ));
// synopsys translate_off
defparam \OTG_INT1~input .bus_hold = "false";
defparam \OTG_INT1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \OTG_DREQ0~input (
	.i(OTG_DREQ0),
	.ibar(gnd),
	.o(\OTG_DREQ0~input_o ));
// synopsys translate_off
defparam \OTG_DREQ0~input .bus_hold = "false";
defparam \OTG_DREQ0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N8
cycloneive_io_ibuf \OTG_DREQ1~input (
	.i(OTG_DREQ1),
	.ibar(gnd),
	.o(\OTG_DREQ1~input_o ));
// synopsys translate_off
defparam \OTG_DREQ1~input .bus_hold = "false";
defparam \OTG_DREQ1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N8
cycloneive_io_ibuf \TDI~input (
	.i(TDI),
	.ibar(gnd),
	.o(\TDI~input_o ));
// synopsys translate_off
defparam \TDI~input .bus_hold = "false";
defparam \TDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \TCK~input (
	.i(TCK),
	.ibar(gnd),
	.o(\TCK~input_o ));
// synopsys translate_off
defparam \TCK~input .bus_hold = "false";
defparam \TCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \TCS~input (
	.i(TCS),
	.ibar(gnd),
	.o(\TCS~input_o ));
// synopsys translate_off
defparam \TCS~input .bus_hold = "false";
defparam \TCS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \ENET_INT~input (
	.i(ENET_INT),
	.ibar(gnd),
	.o(\ENET_INT~input_o ));
// synopsys translate_off
defparam \ENET_INT~input .bus_hold = "false";
defparam \ENET_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N1
cycloneive_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N15
cycloneive_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N22
cycloneive_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N1
cycloneive_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N15
cycloneive_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N8
cycloneive_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N8
cycloneive_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N15
cycloneive_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N8
cycloneive_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \SD_DAT3~input (
	.i(SD_DAT3),
	.ibar(gnd),
	.o(\SD_DAT3~input_o ));
// synopsys translate_off
defparam \SD_DAT3~input .bus_hold = "false";
defparam \SD_DAT3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \FL_DQ[0]~input (
	.i(FL_DQ[0]),
	.ibar(gnd),
	.o(\FL_DQ[0]~input_o ));
// synopsys translate_off
defparam \FL_DQ[0]~input .bus_hold = "false";
defparam \FL_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \FL_DQ[1]~input (
	.i(FL_DQ[1]),
	.ibar(gnd),
	.o(\FL_DQ[1]~input_o ));
// synopsys translate_off
defparam \FL_DQ[1]~input .bus_hold = "false";
defparam \FL_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \FL_DQ[2]~input (
	.i(FL_DQ[2]),
	.ibar(gnd),
	.o(\FL_DQ[2]~input_o ));
// synopsys translate_off
defparam \FL_DQ[2]~input .bus_hold = "false";
defparam \FL_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \FL_DQ[3]~input (
	.i(FL_DQ[3]),
	.ibar(gnd),
	.o(\FL_DQ[3]~input_o ));
// synopsys translate_off
defparam \FL_DQ[3]~input .bus_hold = "false";
defparam \FL_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \FL_DQ[4]~input (
	.i(FL_DQ[4]),
	.ibar(gnd),
	.o(\FL_DQ[4]~input_o ));
// synopsys translate_off
defparam \FL_DQ[4]~input .bus_hold = "false";
defparam \FL_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \FL_DQ[5]~input (
	.i(FL_DQ[5]),
	.ibar(gnd),
	.o(\FL_DQ[5]~input_o ));
// synopsys translate_off
defparam \FL_DQ[5]~input .bus_hold = "false";
defparam \FL_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \FL_DQ[6]~input (
	.i(FL_DQ[6]),
	.ibar(gnd),
	.o(\FL_DQ[6]~input_o ));
// synopsys translate_off
defparam \FL_DQ[6]~input .bus_hold = "false";
defparam \FL_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \FL_DQ[7]~input (
	.i(FL_DQ[7]),
	.ibar(gnd),
	.o(\FL_DQ[7]~input_o ));
// synopsys translate_off
defparam \FL_DQ[7]~input .bus_hold = "false";
defparam \FL_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \OTG_DATA[0]~input (
	.i(OTG_DATA[0]),
	.ibar(gnd),
	.o(\OTG_DATA[0]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[0]~input .bus_hold = "false";
defparam \OTG_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \OTG_DATA[1]~input (
	.i(OTG_DATA[1]),
	.ibar(gnd),
	.o(\OTG_DATA[1]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[1]~input .bus_hold = "false";
defparam \OTG_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \OTG_DATA[2]~input (
	.i(OTG_DATA[2]),
	.ibar(gnd),
	.o(\OTG_DATA[2]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[2]~input .bus_hold = "false";
defparam \OTG_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \OTG_DATA[3]~input (
	.i(OTG_DATA[3]),
	.ibar(gnd),
	.o(\OTG_DATA[3]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[3]~input .bus_hold = "false";
defparam \OTG_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \OTG_DATA[4]~input (
	.i(OTG_DATA[4]),
	.ibar(gnd),
	.o(\OTG_DATA[4]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[4]~input .bus_hold = "false";
defparam \OTG_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \OTG_DATA[5]~input (
	.i(OTG_DATA[5]),
	.ibar(gnd),
	.o(\OTG_DATA[5]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[5]~input .bus_hold = "false";
defparam \OTG_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \OTG_DATA[6]~input (
	.i(OTG_DATA[6]),
	.ibar(gnd),
	.o(\OTG_DATA[6]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[6]~input .bus_hold = "false";
defparam \OTG_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \OTG_DATA[7]~input (
	.i(OTG_DATA[7]),
	.ibar(gnd),
	.o(\OTG_DATA[7]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[7]~input .bus_hold = "false";
defparam \OTG_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \OTG_DATA[8]~input (
	.i(OTG_DATA[8]),
	.ibar(gnd),
	.o(\OTG_DATA[8]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[8]~input .bus_hold = "false";
defparam \OTG_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \OTG_DATA[9]~input (
	.i(OTG_DATA[9]),
	.ibar(gnd),
	.o(\OTG_DATA[9]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[9]~input .bus_hold = "false";
defparam \OTG_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \OTG_DATA[10]~input (
	.i(OTG_DATA[10]),
	.ibar(gnd),
	.o(\OTG_DATA[10]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[10]~input .bus_hold = "false";
defparam \OTG_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \OTG_DATA[11]~input (
	.i(OTG_DATA[11]),
	.ibar(gnd),
	.o(\OTG_DATA[11]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[11]~input .bus_hold = "false";
defparam \OTG_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N22
cycloneive_io_ibuf \OTG_DATA[12]~input (
	.i(OTG_DATA[12]),
	.ibar(gnd),
	.o(\OTG_DATA[12]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[12]~input .bus_hold = "false";
defparam \OTG_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \OTG_DATA[13]~input (
	.i(OTG_DATA[13]),
	.ibar(gnd),
	.o(\OTG_DATA[13]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[13]~input .bus_hold = "false";
defparam \OTG_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \OTG_DATA[14]~input (
	.i(OTG_DATA[14]),
	.ibar(gnd),
	.o(\OTG_DATA[14]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[14]~input .bus_hold = "false";
defparam \OTG_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \OTG_DATA[15]~input (
	.i(OTG_DATA[15]),
	.ibar(gnd),
	.o(\OTG_DATA[15]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[15]~input .bus_hold = "false";
defparam \OTG_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N8
cycloneive_io_ibuf \SD_DAT~input (
	.i(SD_DAT),
	.ibar(gnd),
	.o(\SD_DAT~input_o ));
// synopsys translate_off
defparam \SD_DAT~input .bus_hold = "false";
defparam \SD_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \ENET_DATA[0]~input (
	.i(ENET_DATA[0]),
	.ibar(gnd),
	.o(\ENET_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[0]~input .bus_hold = "false";
defparam \ENET_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N22
cycloneive_io_ibuf \ENET_DATA[1]~input (
	.i(ENET_DATA[1]),
	.ibar(gnd),
	.o(\ENET_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[1]~input .bus_hold = "false";
defparam \ENET_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \ENET_DATA[2]~input (
	.i(ENET_DATA[2]),
	.ibar(gnd),
	.o(\ENET_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[2]~input .bus_hold = "false";
defparam \ENET_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \ENET_DATA[3]~input (
	.i(ENET_DATA[3]),
	.ibar(gnd),
	.o(\ENET_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[3]~input .bus_hold = "false";
defparam \ENET_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \ENET_DATA[4]~input (
	.i(ENET_DATA[4]),
	.ibar(gnd),
	.o(\ENET_DATA[4]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[4]~input .bus_hold = "false";
defparam \ENET_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \ENET_DATA[5]~input (
	.i(ENET_DATA[5]),
	.ibar(gnd),
	.o(\ENET_DATA[5]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[5]~input .bus_hold = "false";
defparam \ENET_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \ENET_DATA[6]~input (
	.i(ENET_DATA[6]),
	.ibar(gnd),
	.o(\ENET_DATA[6]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[6]~input .bus_hold = "false";
defparam \ENET_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \ENET_DATA[7]~input (
	.i(ENET_DATA[7]),
	.ibar(gnd),
	.o(\ENET_DATA[7]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[7]~input .bus_hold = "false";
defparam \ENET_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \ENET_DATA[8]~input (
	.i(ENET_DATA[8]),
	.ibar(gnd),
	.o(\ENET_DATA[8]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[8]~input .bus_hold = "false";
defparam \ENET_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \ENET_DATA[9]~input (
	.i(ENET_DATA[9]),
	.ibar(gnd),
	.o(\ENET_DATA[9]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[9]~input .bus_hold = "false";
defparam \ENET_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \ENET_DATA[10]~input (
	.i(ENET_DATA[10]),
	.ibar(gnd),
	.o(\ENET_DATA[10]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[10]~input .bus_hold = "false";
defparam \ENET_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N15
cycloneive_io_ibuf \ENET_DATA[11]~input (
	.i(ENET_DATA[11]),
	.ibar(gnd),
	.o(\ENET_DATA[11]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[11]~input .bus_hold = "false";
defparam \ENET_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \ENET_DATA[12]~input (
	.i(ENET_DATA[12]),
	.ibar(gnd),
	.o(\ENET_DATA[12]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[12]~input .bus_hold = "false";
defparam \ENET_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \ENET_DATA[13]~input (
	.i(ENET_DATA[13]),
	.ibar(gnd),
	.o(\ENET_DATA[13]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[13]~input .bus_hold = "false";
defparam \ENET_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N8
cycloneive_io_ibuf \ENET_DATA[14]~input (
	.i(ENET_DATA[14]),
	.ibar(gnd),
	.o(\ENET_DATA[14]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[14]~input .bus_hold = "false";
defparam \ENET_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N1
cycloneive_io_ibuf \ENET_DATA[15]~input (
	.i(ENET_DATA[15]),
	.ibar(gnd),
	.o(\ENET_DATA[15]~input_o ));
// synopsys translate_off
defparam \ENET_DATA[15]~input .bus_hold = "false";
defparam \ENET_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N1
cycloneive_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N22
cycloneive_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N22
cycloneive_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N1
cycloneive_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N22
cycloneive_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N15
cycloneive_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N22
cycloneive_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N8
cycloneive_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y60_N15
cycloneive_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N15
cycloneive_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N22
cycloneive_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N22
cycloneive_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N8
cycloneive_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N8
cycloneive_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N8
cycloneive_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N22
cycloneive_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N15
cycloneive_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N15
cycloneive_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N8
cycloneive_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N1
cycloneive_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N1
cycloneive_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N8
cycloneive_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N15
cycloneive_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N8
cycloneive_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N15
cycloneive_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N1
cycloneive_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N22
cycloneive_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N8
cycloneive_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N15
cycloneive_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N15
cycloneive_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N15
cycloneive_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N15
cycloneive_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N15
cycloneive_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N15
cycloneive_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N22
cycloneive_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
