$date
	Tue Apr  4 03:48:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_gate_tb $end
$var wire 1 ! Y_4 $end
$var wire 1 " Y_3 $end
$var wire 1 # Y_2 $end
$var wire 1 $ Y_1 $end
$var reg 1 % A $end
$var reg 1 & B $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ y_1 $end
$var wire 1 ! y_4 $end
$var reg 1 # y_2 $end
$var reg 1 " y_3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1%
#20
1&
0%
#30
1#
1$
1!
1"
1%
#40
