--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

Design file:              v6pcieDMA.ncd
Physical constraint file: v6pcieDMA.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y76.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.713ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.678ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.AQ      Tcklo                 0.469   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.A5      net (fanout=1)        0.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X30Y74.B5      net (fanout=2)        0.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y74.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119
    SLICE_X20Y74.B3      net (fanout=1)        0.756   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X20Y74.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X19Y76.A5      net (fanout=1)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X19Y76.CLK     Tas                   0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.859ns logic, 1.819ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X31Y74.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.443ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.AQ      Tcklo                 0.469   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.A5      net (fanout=1)        0.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X31Y74.DX      net (fanout=2)        0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X31Y74.CLK     Tdick                 0.024   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.598ns logic, 0.810ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X30Y74.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.919ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.884ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.AQ      Tcklo                 0.469   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.A5      net (fanout=1)        0.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.CLK     Tas                   0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.544ns logic, 0.340ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X30Y74.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.234ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.AQ      Tcklo                 0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.A5      net (fanout=1)        0.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.CLK     Tah         (-Th)     0.046   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.117ns logic, 0.152ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X31Y74.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.487ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.AQ      Tcklo                 0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.A5      net (fanout=1)        0.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.A       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X31Y74.DX      net (fanout=2)        0.240   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X31Y74.CLK     Tckdi       (-Th)     0.078   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.130ns logic, 0.392ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y76.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.059ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.094ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y74.AQ      Tcklo                 0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.A5      net (fanout=1)        0.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.A       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X30Y74.B5      net (fanout=2)        0.106   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y74.B       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119
    SLICE_X20Y74.B3      net (fanout=1)        0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X20Y74.B       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X19Y76.A5      net (fanout=1)        0.216   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X19Y76.CLK     Tah         (-Th)     0.046   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.252ns logic, 0.842ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X33Y74.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.049ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.049ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y90.AMUX    Tshcko                0.485   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X32Y90.A1      net (fanout=4)        0.704   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X32Y90.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y78.D1      net (fanout=10)       1.905   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X39Y78.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X33Y74.CLK     net (fanout=4)        0.745   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (0.695ns logic, 3.354ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.031ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.031ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y90.CMUX    Tshcko                0.483   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X32Y90.A2      net (fanout=4)        0.688   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X32Y90.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y78.D1      net (fanout=10)       1.905   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X39Y78.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X33Y74.CLK     net (fanout=4)        0.745   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (0.693ns logic, 3.338ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.800ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.800ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X32Y79.A5      net (fanout=8)        1.497   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X32Y79.AMUX    Tilo                  0.270   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X39Y78.D2      net (fanout=1)        0.804   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X39Y78.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X33Y74.CLK     net (fanout=4)        0.745   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (0.754ns logic, 3.046ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X33Y74.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.321ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.DMUX    Tshcko                0.485   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X33Y74.SR      net (fanout=10)       0.474   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X33Y74.CLK     Trck                  0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.812ns logic, 0.474ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X33Y74.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.492ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.DMUX    Tshcko                0.181   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X33Y74.SR      net (fanout=10)       0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X33Y74.CLK     Tremck      (-Th)    -0.085   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.266ns logic, 0.261ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3241 paths analyzed, 508 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.043ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X34Y90.A6), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.008ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y23.DOADO13 Trcko_DOA             2.125   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    SLICE_X8Y116.D2      net (fanout=1)        0.964   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<14>
    SLICE_X8Y116.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X9Y115.D1      net (fanout=1)        0.772   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X9Y115.CMUX    Topdc                 0.449   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X28Y87.C1      net (fanout=1)        2.009   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X28Y87.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X34Y90.A6      net (fanout=1)        0.404   icon_control0<3>
    SLICE_X34Y90.CLK     Tas                   0.075   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.008ns (2.859ns logic, 4.149ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.833ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y23.DOADO1  Trcko_DOA             2.125   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    SLICE_X9Y115.B2      net (fanout=1)        1.056   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<1>
    SLICE_X9Y115.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X9Y115.D3      net (fanout=1)        0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X9Y115.CMUX    Topdc                 0.449   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X28Y87.C1      net (fanout=1)        2.009   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X28Y87.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X34Y90.A6      net (fanout=1)        0.404   icon_control0<3>
    SLICE_X34Y90.CLK     Tas                   0.075   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.833ns (2.859ns logic, 3.974ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.748ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y23.DOADO14 Trcko_DOA             2.125   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    SLICE_X8Y116.D3      net (fanout=1)        0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<15>
    SLICE_X8Y116.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X9Y115.D1      net (fanout=1)        0.772   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X9Y115.CMUX    Topdc                 0.449   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X28Y87.C1      net (fanout=1)        2.009   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X28Y87.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X34Y90.A6      net (fanout=1)        0.404   icon_control0<3>
    SLICE_X34Y90.CLK     Tas                   0.075   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.748ns (2.859ns logic, 3.889ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y23.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          30.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y96.BQ         Tcko                  0.379   U_icon_pro/U0/U_ICON/iSYNC
                                                          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X36Y96.A5         net (fanout=1)        0.559   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X36Y96.AMUX       Tilo                  0.264   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y87.D1         net (fanout=10)       1.378   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y87.D          Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y23.ENARDENL   net (fanout=9)        2.196   icon_control0<6>
    RAMB36_X0Y23.CLKARDCLKL Trcck_RDEN            0.387   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         5.268ns (1.135ns logic, 4.133ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          30.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y89.DQ         Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X29Y87.A1         net (fanout=8)        0.971   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X29Y87.A          Tilo                  0.105   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X28Y87.D2         net (fanout=1)        0.653   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X28Y87.D          Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y23.ENARDENL   net (fanout=9)        2.196   icon_control0<6>
    RAMB36_X0Y23.CLKARDCLKL Trcck_RDEN            0.387   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         4.796ns (0.976ns logic, 3.820ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          30.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y90.AMUX       Tshcko                0.485   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X32Y90.A1         net (fanout=4)        0.704   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X32Y90.A          Tilo                  0.105   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y87.D4         net (fanout=10)       0.721   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y87.D          Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y23.ENARDENL   net (fanout=9)        2.196   icon_control0<6>
    RAMB36_X0Y23.CLKARDCLKL Trcck_RDEN            0.387   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         4.703ns (1.082ns logic, 3.621ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y23.ENARDENU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          30.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y96.BQ         Tcko                  0.379   U_icon_pro/U0/U_ICON/iSYNC
                                                          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X36Y96.A5         net (fanout=1)        0.559   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X36Y96.AMUX       Tilo                  0.264   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y87.D1         net (fanout=10)       1.378   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y87.D          Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y23.ENARDENU   net (fanout=9)        2.196   icon_control0<6>
    RAMB36_X0Y23.CLKARDCLKU Trcck_RDEN            0.387   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         5.268ns (1.135ns logic, 4.133ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          30.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y89.DQ         Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X29Y87.A1         net (fanout=8)        0.971   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X29Y87.A          Tilo                  0.105   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X28Y87.D2         net (fanout=1)        0.653   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X28Y87.D          Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y23.ENARDENU   net (fanout=9)        2.196   icon_control0<6>
    RAMB36_X0Y23.CLKARDCLKU Trcck_RDEN            0.387   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         4.796ns (0.976ns logic, 3.820ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          30.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y90.AMUX       Tshcko                0.485   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X32Y90.A1         net (fanout=4)        0.704   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X32Y90.A          Tilo                  0.105   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                          U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y87.D4         net (fanout=10)       0.721   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y87.D          Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                          U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y23.ENARDENU   net (fanout=9)        2.196   icon_control0<6>
    RAMB36_X0Y23.CLKARDCLKU Trcck_RDEN            0.387   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         4.703ns (1.082ns logic, 3.621ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y23.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X9Y117.CQ             Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    RAMB36_X0Y23.ADDRARDADDRL10 net (fanout=3)        0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    RAMB36_X0Y23.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    --------------------------------------------------------  ---------------------------
    Total                                             0.121ns (-0.042ns logic, 0.163ns route)
                                                              (-34.7% logic, 134.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y23.ADDRARDADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X9Y117.CQ             Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    RAMB36_X0Y23.ADDRARDADDRU10 net (fanout=3)        0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    RAMB36_X0Y23.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    --------------------------------------------------------  ---------------------------
    Total                                             0.121ns (-0.042ns logic, 0.163ns route)
                                                              (-34.7% logic, 134.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y23.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X9Y118.CQ             Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE
    RAMB36_X0Y23.ADDRARDADDRU14 net (fanout=3)        0.164   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
    RAMB36_X0Y23.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    --------------------------------------------------------  ---------------------------
    Total                                             0.122ns (-0.042ns logic, 0.164ns route)
                                                              (-34.4% logic, 134.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.830ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL
  Location pin: RAMB36_X0Y23.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.830ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKU
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKU
  Location pin: RAMB36_X0Y23.CLKARDCLKU
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.292ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X20Y90.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.044ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X48Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.009ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.AQ     Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y100.D1     net (fanout=3)        0.984   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y100.D      Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X48Y96.SR      net (fanout=2)        1.118   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X48Y96.CLK     Tsrck                 0.423   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.907ns logic, 2.102ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X48Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.009ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.AQ     Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y100.D1     net (fanout=3)        0.984   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y100.D      Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X48Y96.SR      net (fanout=2)        1.118   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X48Y96.CLK     Tsrck                 0.423   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.907ns logic, 2.102ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X48Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.009ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.AQ     Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y100.D1     net (fanout=3)        0.984   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y100.D      Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X48Y96.SR      net (fanout=2)        1.118   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X48Y96.CLK     Tsrck                 0.423   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.907ns logic, 2.102ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X35Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.AQ     Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X36Y100.D1     net (fanout=3)        0.415   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X36Y100.D      Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X35Y90.CE      net (fanout=3)        0.351   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X35Y90.CLK     Tckce       (-Th)    -0.039   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.225ns logic, 0.766ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X35Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.AQ     Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X36Y100.D1     net (fanout=3)        0.415   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X36Y100.D      Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X35Y90.CE      net (fanout=3)        0.351   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X35Y90.CLK     Tckce       (-Th)    -0.039   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.225ns logic, 0.766ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X35Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.AQ     Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X36Y100.D1     net (fanout=3)        0.415   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X36Y100.D      Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X35Y90.CE      net (fanout=3)        0.351   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X35Y90.CLK     Tckce       (-Th)    -0.039   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.225ns logic, 0.766ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.898ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X37Y110.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.AQ     Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y110.A3     net (fanout=3)        0.409   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y110.CLK    Tas                   0.075   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.454ns logic, 0.409ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X37Y110.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.AQ     Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y110.A3     net (fanout=3)        0.169   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y110.CLK    Tah         (-Th)     0.046   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.095ns logic, 0.169ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1081 paths analyzed, 163 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X6Y108.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.158ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.123ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y96.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X36Y96.A5      net (fanout=1)        0.559   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X36Y96.AMUX    Tilo                  0.264   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y87.B5      net (fanout=10)       1.047   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y87.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X6Y108.SR      net (fanout=8)        2.477   icon_control0<23>
    SLICE_X6Y108.CLK     Trck                  0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.040ns logic, 4.083ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.084ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.049ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X29Y87.A1      net (fanout=8)        0.971   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X29Y87.AMUX    Tilo                  0.281   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X28Y87.B3      net (fanout=1)        0.544   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X28Y87.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X6Y108.SR      net (fanout=8)        2.477   icon_control0<23>
    SLICE_X6Y108.CLK     Trck                  0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (1.057ns logic, 3.992ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.965ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.930ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X29Y87.A2      net (fanout=8)        0.856   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X29Y87.AMUX    Tilo                  0.277   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X28Y87.B3      net (fanout=1)        0.544   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X28Y87.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X6Y108.SR      net (fanout=8)        2.477   icon_control0<23>
    SLICE_X6Y108.CLK     Trck                  0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.930ns (1.053ns logic, 3.877ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X6Y108.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.158ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.123ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y96.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X36Y96.A5      net (fanout=1)        0.559   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X36Y96.AMUX    Tilo                  0.264   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y87.B5      net (fanout=10)       1.047   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y87.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X6Y108.SR      net (fanout=8)        2.477   icon_control0<23>
    SLICE_X6Y108.CLK     Trck                  0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.040ns logic, 4.083ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.084ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.049ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X29Y87.A1      net (fanout=8)        0.971   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X29Y87.AMUX    Tilo                  0.281   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X28Y87.B3      net (fanout=1)        0.544   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X28Y87.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X6Y108.SR      net (fanout=8)        2.477   icon_control0<23>
    SLICE_X6Y108.CLK     Trck                  0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (1.057ns logic, 3.992ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.965ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.930ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X29Y87.A2      net (fanout=8)        0.856   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X29Y87.AMUX    Tilo                  0.277   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X28Y87.B3      net (fanout=1)        0.544   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X28Y87.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X6Y108.SR      net (fanout=8)        2.477   icon_control0<23>
    SLICE_X6Y108.CLK     Trck                  0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.930ns (1.053ns logic, 3.877ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X6Y108.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.158ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.123ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y96.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X36Y96.A5      net (fanout=1)        0.559   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X36Y96.AMUX    Tilo                  0.264   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y87.B5      net (fanout=10)       1.047   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y87.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X6Y108.SR      net (fanout=8)        2.477   icon_control0<23>
    SLICE_X6Y108.CLK     Trck                  0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.040ns logic, 4.083ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.084ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.049ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.DQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X29Y87.A1      net (fanout=8)        0.971   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X29Y87.AMUX    Tilo                  0.281   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X28Y87.B3      net (fanout=1)        0.544   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X28Y87.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X6Y108.SR      net (fanout=8)        2.477   icon_control0<23>
    SLICE_X6Y108.CLK     Trck                  0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (1.057ns logic, 3.992ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.965ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.930ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X29Y87.A2      net (fanout=8)        0.856   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X29Y87.AMUX    Tilo                  0.277   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT
    SLICE_X28Y87.B3      net (fanout=1)        0.544   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>
    SLICE_X28Y87.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X6Y108.SR      net (fanout=8)        2.477   icon_control0<23>
    SLICE_X6Y108.CLK     Trck                  0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.930ns (1.053ns logic, 3.877ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X18Y65.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.121ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y65.DQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X18Y65.D5      net (fanout=2)        0.091   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X18Y65.CLK     Tah         (-Th)     0.076   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.065ns logic, 0.091ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X35Y78.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.137ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.BQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X35Y78.AX      net (fanout=1)        0.101   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X35Y78.CLK     Tckdi       (-Th)     0.070   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.071ns logic, 0.101ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X17Y66.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.176ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    trn_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y66.AQ      Tcko                  0.164   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X17Y66.A5      net (fanout=2)        0.093   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X17Y66.CLK     Tah         (-Th)     0.046   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.118ns logic, 0.093ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 365 paths analyzed, 275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y76.A5), 27 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.662ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.627ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y66.AMUX    Tshcko                0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X21Y66.C2      net (fanout=1)        0.544   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X21Y66.CMUX    Tilo                  0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X21Y74.D5      net (fanout=2)        0.610   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X21Y74.D       Tilo                  0.105   U_ila_pro_0/N20
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X20Y74.B2      net (fanout=1)        0.714   U_ila_pro_0/N20
    SLICE_X20Y74.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X19Y76.A5      net (fanout=1)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X19Y76.CLK     Tas                   0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (1.266ns logic, 2.361ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.607ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.572ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y66.DMUX    Tshcko                0.527   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X21Y66.C4      net (fanout=1)        0.487   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X21Y66.CMUX    Tilo                  0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X21Y74.D5      net (fanout=2)        0.610   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X21Y74.D       Tilo                  0.105   U_ila_pro_0/N20
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X20Y74.B2      net (fanout=1)        0.714   U_ila_pro_0/N20
    SLICE_X20Y74.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X19Y76.A5      net (fanout=1)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X19Y76.CLK     Tas                   0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (1.268ns logic, 2.304ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.571ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.536ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y66.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X21Y66.D1      net (fanout=1)        0.552   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X21Y66.CMUX    Topdc                 0.449   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X21Y74.D5      net (fanout=2)        0.610   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X21Y74.D       Tilo                  0.105   U_ila_pro_0/N20
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X20Y74.B2      net (fanout=1)        0.714   U_ila_pro_0/N20
    SLICE_X20Y74.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X19Y76.A5      net (fanout=1)        0.493   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X19Y76.CLK     Tas                   0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.167ns logic, 2.369ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X72Y92.B2), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.684ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.684ns (Levels of Logic = 2)
  Source Clock:         trn_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X68Y93.A3      net (fanout=34)       1.051   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X68Y93.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X68Y93.B5      net (fanout=1)        0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X68Y93.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X72Y92.B2      net (fanout=1)        0.768   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.643ns logic, 2.041ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.637ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.637ns (Levels of Logic = 2)
  Source Clock:         trn_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.BQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X68Y93.A4      net (fanout=18)       1.004   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X68Y93.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X68Y93.B5      net (fanout=1)        0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X68Y93.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X72Y92.B2      net (fanout=1)        0.768   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.643ns logic, 1.994ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.472ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.472ns (Levels of Logic = 2)
  Source Clock:         trn_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X68Y93.A5      net (fanout=18)       0.839   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
    SLICE_X68Y93.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X68Y93.B5      net (fanout=1)        0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X68Y93.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X72Y92.B2      net (fanout=1)        0.768   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.643ns logic, 1.829ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X70Y92.A2), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.665ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.665ns (Levels of Logic = 2)
  Source Clock:         trn_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X69Y92.C3      net (fanout=18)       0.893   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
    SLICE_X69Y92.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X69Y92.D4      net (fanout=1)        0.346   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X69Y92.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X70Y92.A2      net (fanout=1)        0.783   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.643ns logic, 2.022ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.624ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.624ns (Levels of Logic = 2)
  Source Clock:         trn_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.CQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X69Y92.C4      net (fanout=18)       0.852   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X69Y92.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X69Y92.D4      net (fanout=1)        0.346   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X69Y92.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X70Y92.A2      net (fanout=1)        0.783   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (0.643ns logic, 1.981ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.481ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.481ns (Levels of Logic = 2)
  Source Clock:         trn_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y92.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X69Y92.C5      net (fanout=34)       0.709   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X69Y92.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X69Y92.D4      net (fanout=1)        0.346   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X69Y92.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X70Y92.A2      net (fanout=1)        0.783   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.643ns logic, 1.838ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1889 paths analyzed, 268 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.830ns.
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (SLICE_X2Y135.A4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/start (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/start to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y138.AQ      Tcko                  0.379   ila0_trig3<1>
                                                       cmp_fmc_adc_100Ms_core/start
    SLICE_X3Y136.C3      net (fanout=9)        0.707   ila0_trig3<1>
    SLICE_X3Y136.C       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X2Y135.B6      net (fanout=2)        0.241   cmp_fmc_adc_100Ms_core/i2c_master_si570/N6
    SLICE_X2Y135.B       Tilo                  0.105   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y135.A4      net (fanout=1)        0.361   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y135.CLK     Tas                   0.033   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.622ns logic, 1.309ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/stop (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/stop to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y137.CQ      Tcko                  0.379   ila0_trig3<2>
                                                       cmp_fmc_adc_100Ms_core/stop
    SLICE_X3Y136.C2      net (fanout=6)        0.699   ila0_trig3<2>
    SLICE_X3Y136.C       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X2Y135.B6      net (fanout=2)        0.241   cmp_fmc_adc_100Ms_core/i2c_master_si570/N6
    SLICE_X2Y135.B       Tilo                  0.105   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y135.A4      net (fanout=1)        0.361   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y135.CLK     Tas                   0.033   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.622ns logic, 1.301ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/read (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/read to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y137.AQ      Tcko                  0.379   ila0_trig3<2>
                                                       cmp_fmc_adc_100Ms_core/read
    SLICE_X3Y136.C4      net (fanout=10)       0.637   ila0_trig3<3>
    SLICE_X3Y136.C       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X2Y135.B6      net (fanout=2)        0.241   cmp_fmc_adc_100Ms_core/i2c_master_si570/N6
    SLICE_X2Y135.B       Tilo                  0.105   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y135.A4      net (fanout=1)        0.361   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y135.CLK     Tas                   0.033   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.622ns logic, 1.239ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17 (SLICE_X4Y134.D6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/read (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/read to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y137.AQ      Tcko                  0.379   ila0_trig3<2>
                                                       cmp_fmc_adc_100Ms_core/read
    SLICE_X5Y134.A4      net (fanout=10)       0.678   ila0_trig3<3>
    SLICE_X5Y134.AMUX    Tilo                  0.288   cmp_fmc_adc_100Ms_core/status_iic<10>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In_SW0
    SLICE_X4Y134.D6      net (fanout=1)        0.270   cmp_fmc_adc_100Ms_core/i2c_master_si570/N14
    SLICE_X4Y134.CLK     Tas                   0.072   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (0.739ns logic, 0.948ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/write (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.589ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/write to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y136.CQ      Tcko                  0.379   ila0_trig3<4>
                                                       cmp_fmc_adc_100Ms_core/write
    SLICE_X5Y134.A5      net (fanout=8)        0.598   ila0_trig3<4>
    SLICE_X5Y134.AMUX    Tilo                  0.270   cmp_fmc_adc_100Ms_core/status_iic<10>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In_SW0
    SLICE_X4Y134.D6      net (fanout=1)        0.270   cmp_fmc_adc_100Ms_core/i2c_master_si570/N14
    SLICE_X4Y134.CLK     Tas                   0.072   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.721ns logic, 0.868ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.830 - 0.876)
  Source Clock:         sys_clk_c_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y136.AQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    SLICE_X5Y134.A3      net (fanout=12)       1.052   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    SLICE_X5Y134.AMUX    Tilo                  0.286   cmp_fmc_adc_100Ms_core/status_iic<10>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In_SW0
    SLICE_X4Y134.D6      net (fanout=1)        0.270   cmp_fmc_adc_100Ms_core/i2c_master_si570/N14
    SLICE_X4Y134.CLK     Tas                   0.072   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.737ns logic, 1.322ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr (SLICE_X2Y135.D6), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/send_ack (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/send_ack to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y136.AQ      Tcko                  0.379   ila0_trig3<4>
                                                       cmp_fmc_adc_100Ms_core/send_ack
    SLICE_X4Y135.C6      net (fanout=6)        0.272   ila0_trig0<0>
    SLICE_X4Y135.C       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o3
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o3
    SLICE_X4Y135.D4      net (fanout=1)        0.346   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o2
    SLICE_X4Y135.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o3
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o4
    SLICE_X2Y135.D6      net (fanout=1)        0.435   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o3
    SLICE_X2Y135.CLK     Tas                   0.031   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o5
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.620ns logic, 1.053ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_2 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.122 - 0.139)
  Source Clock:         sys_clk_c_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_2 to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y127.CMUX    Tshcko                0.483   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_2
    SLICE_X2Y129.A2      net (fanout=3)        0.906   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr<2>
    SLICE_X2Y129.COUT    Topcya                0.528   cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_lut<0>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy<3>
    SLICE_X2Y130.CIN     net (fanout=1)        0.000   cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy<3>
    SLICE_X2Y130.BMUX    Tcinb                 0.303   cmp_fmc_adc_100Ms_core/i2c_master_si570/N8
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/Mmux_i_scl_mstr_stm_mstr[4]_MUX_160_o11_SW0_cy1
    SLICE_X4Y135.D1      net (fanout=23)       1.495   cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy<5>
    SLICE_X4Y135.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o3
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o4
    SLICE_X2Y135.D6      net (fanout=1)        0.435   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o3
    SLICE_X2Y135.CLK     Tas                   0.031   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o5
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (1.450ns logic, 2.836ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_4 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.122 - 0.139)
  Source Clock:         sys_clk_c_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_4 to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y127.DMUX    Tshcko                0.485   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_4
    SLICE_X2Y129.A3      net (fanout=4)        0.781   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr<4>
    SLICE_X2Y129.COUT    Topcya                0.528   cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_lut<0>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy<3>
    SLICE_X2Y130.CIN     net (fanout=1)        0.000   cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy<3>
    SLICE_X2Y130.BMUX    Tcinb                 0.303   cmp_fmc_adc_100Ms_core/i2c_master_si570/N8
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/Mmux_i_scl_mstr_stm_mstr[4]_MUX_160_o11_SW0_cy1
    SLICE_X4Y135.D1      net (fanout=23)       1.495   cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy<5>
    SLICE_X4Y135.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o3
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o4
    SLICE_X2Y135.D6      net (fanout=1)        0.435   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o3
    SLICE_X2Y135.CLK     Tas                   0.031   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o5
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_sda_mstr
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (1.452ns logic, 2.711ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (SLICE_X2Y135.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.082 - 0.067)
  Source Clock:         sys_clk_c_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y136.AQ      Tcko                  0.141   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    SLICE_X2Y135.A6      net (fanout=12)       0.145   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    SLICE_X2Y135.CLK     Tah         (-Th)     0.075   ila0_trig3<8>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.066ns logic, 0.145ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (SLICE_X3Y136.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd21 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         sys_clk_c_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd21 to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y136.AQ      Tcko                  0.164   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd22
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd21
    SLICE_X3Y136.A5      net (fanout=6)        0.104   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd21
    SLICE_X3Y136.CLK     Tah         (-Th)     0.046   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.118ns logic, 0.104ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_5 (SLICE_X6Y119.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_5 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.077 - 0.062)
  Source Clock:         sys_clk_c_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_5 to cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y120.BQ      Tcko                  0.164   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<7>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_5
    SLICE_X6Y119.CX      net (fanout=2)        0.123   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<5>
    SLICE_X6Y119.CLK     Tckdi       (-Th)     0.063   ila0_trig4<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_5
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.101ns logic, 0.123ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: sys_clk_c_BUFG/I0
  Logical resource: sys_clk_c_BUFG/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtpper_GTGREFCLK0)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Location pin: GTPE2_COMMON_X0Y1.GTGREFCLK0
  Clock network: sys_clk_c_BUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr<3>/CLK
  Logical resource: cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_0/CK
  Location pin: SLICE_X1Y127.CLK
  Clock network: sys_clk_c_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6926 paths analyzed, 3401 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.121ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X61Y196.C6), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.500ns (1.163 - 1.663)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.RXVALID Tgtpcko_RXVALID       0.954   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X55Y196.D6           net (fanout=2)        1.649   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid<0>
    SLICE_X55Y196.D            Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/fsm_FSM_FFd1
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X55Y196.C5           net (fanout=1)        0.204   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/N0
    SLICE_X55Y196.C            Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/fsm_FSM_FFd1
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X61Y196.C6           net (fanout=1)        0.340   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<0>
    SLICE_X61Y196.CLK          Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_valid_gt
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------------  ---------------------------
    Total                                            3.430ns (1.237ns logic, 2.193ns route)
                                                             (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.057ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.677 - 0.722)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y192.BMUX   Tshcko                0.482   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X55Y196.C2     net (fanout=3)        1.057   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X55Y196.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/fsm_FSM_FFd1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X61Y196.C6     net (fanout=1)        0.340   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<0>
    SLICE_X61Y196.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_valid_gt
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      2.057ns (0.660ns logic, 1.397ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.677 - 0.722)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y193.BMUX   Tshcko                0.482   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_1
    SLICE_X55Y196.C1     net (fanout=4)        0.852   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt<1>
    SLICE_X55Y196.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/fsm_FSM_FFd1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X61Y196.C6     net (fanout=1)        0.340   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<0>
    SLICE_X61Y196.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_valid_gt
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.660ns logic, 1.192ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_0 (SLICE_X83Y196.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.528ns (1.135 - 1.663)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_0
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.PHYSTATUS Tgtpcko_PHYSTATUS     0.929   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X83Y196.A5             net (fanout=3)        2.364   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_phystatus<0>
    SLICE_X83Y196.CLK            Tas                   0.039   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1<3>
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mmux_RST_PHYSTATUS[3]_GND_494_o_mux_6_OUT11
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_0
    ---------------------------------------------------------  ---------------------------
    Total                                              3.332ns (0.968ns logic, 2.364ns route)
                                                               (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_1 (SLICE_X83Y196.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.521ns (1.135 - 1.656)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_1
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.PHYSTATUS Tgtpcko_PHYSTATUS     0.929   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X83Y196.A4             net (fanout=3)        2.267   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_phystatus<1>
    SLICE_X83Y196.CLK            Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1<3>
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mmux_RST_PHYSTATUS[3]_GND_494_o_mux_6_OUT21
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_1
    ---------------------------------------------------------  ---------------------------
    Total                                              3.271ns (1.004ns logic, 2.267ns route)
                                                               (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX3STATUS1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_status_q_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.391ns (0.924 - 0.533)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_status_q_1 to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X52Y197.BQ         Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/pipe_rx3_polarity_gt
                                                           make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_status_q_1
    PCIE_X0Y0.PIPERX3STATUS1 net (fanout=1)        0.731   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_status<1>
    PCIE_X0Y0.PIPECLK        Tpcickc_MGT3(-Th)     0.501   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.394ns (-0.337ns logic, 0.731ns route)
                                                           (-85.5% logic, 185.5% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX3DATA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_5 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.395ns (0.924 - 0.529)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_5 to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X59Y193.BMUX     Tshcko                0.181   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_data<3>
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_5
    PCIE_X0Y0.PIPERX3DATA5 net (fanout=1)        0.729   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_data<5>
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT3(-Th)     0.508   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.402ns (-0.327ns logic, 0.729ns route)
                                                         (-81.3% logic, 181.3% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg2_3 (SLICE_X85Y196.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.266ns (0.777 - 0.511)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y196.BQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_3
    SLICE_X85Y196.B5     net (fanout=1)        0.180   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1<3>
    SLICE_X85Y196.CLK    Tah         (-Th)     0.047   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mmux_phystatus_reg1[3]_GND_494_o_mux_13_OUT41
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.094ns logic, 0.180ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 959 paths analyzed, 896 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.196ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X65Y196.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (2.845 - 3.014)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y194.AMUX   Tshcko                0.485   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X81Y196.C3     net (fanout=2)        0.821   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16
    SLICE_X81Y196.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_RESET_N_inv
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X65Y196.C2     net (fanout=1)        1.165   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X65Y196.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_499_o_MUX_776_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.663ns logic, 1.986ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X87Y196.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.460ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (2.829 - 3.014)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y194.AMUX   Tshcko                0.485   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X81Y196.C3     net (fanout=2)        0.821   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16
    SLICE_X81Y196.CMUX   Tilo                  0.290   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_RESET_N_inv
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o1
    SLICE_X87Y196.C1     net (fanout=1)        0.791   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o
    SLICE_X87Y196.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_499_o_MUX_776_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.848ns logic, 1.612ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X65Y196.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.448ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (2.845 - 3.014)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y194.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X83Y195.B4     net (fanout=2)        0.594   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start
    SLICE_X83Y195.B      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o1
    SLICE_X65Y196.A2     net (fanout=1)        1.295   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
    SLICE_X65Y196.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_499_o_MUX_778_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.559ns logic, 1.889ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_0 (SLICE_X81Y198.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.779 - 0.513)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y198.BMUX   Tshcko                0.202   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<14>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_0
    SLICE_X81Y198.AX     net (fanout=1)        0.172   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<0>
    SLICE_X81Y198.CLK    Tckdi       (-Th)     0.070   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<51>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.132ns logic, 0.172ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_4 (SLICE_X87Y194.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.266ns (0.777 - 0.511)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y194.BQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1<8>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4
    SLICE_X87Y194.B5     net (fanout=1)        0.223   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1<4>
    SLICE_X87Y194.CLK    Tah         (-Th)     0.047   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<8>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_do_reg1[15]_GND_499_o_mux_2_OUT111
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.094ns logic, 0.223ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_2 (SLICE_X81Y198.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.779 - 0.513)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y198.AMUX   Tshcko                0.201   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<14>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_2
    SLICE_X81Y198.CX     net (fanout=1)        0.216   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<2>
    SLICE_X81Y198.CLK    Tckdi       (-Th)     0.070   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<51>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.131ns logic, 0.216ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y4.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y5.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y6.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 933 paths analyzed, 658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ADDRBWRADDRL14 net (fanout=8)        2.440   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<10>
    RAMB36_X1Y45.CLKBWRCLKL     Trcck_ADDRB           0.490   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.514ns (1.074ns logic, 2.440ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ADDRBWRADDRU14 net (fanout=8)        2.440   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<10>
    RAMB36_X1Y45.CLKBWRCLKU     Trcck_ADDRB           0.490   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.514ns (1.074ns logic, 2.440ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXREN      Tpcicko_RXRAM         0.587   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ENBWRENL   net (fanout=8)        2.524   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren
    RAMB36_X1Y45.CLKBWRCLKL Trcck_WREN            0.387   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         3.498ns (0.974ns logic, 2.524ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA57  Tpcicko_TXRAM         0.035   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI3     net (fanout=1)        0.457   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<57>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.196ns (-0.261ns logic, 0.457ns route)
                                                          (-133.2% logic, 233.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA59  Tpcicko_TXRAM         0.042   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI5     net (fanout=1)        0.457   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<59>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.203ns (-0.254ns logic, 0.457ns route)
                                                          (-125.1% logic, 225.1% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA66  Tpcicko_TXRAM         0.047   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI12    net (fanout=1)        0.455   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<66>
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.206ns (-0.249ns logic, 0.455ns route)
                                                          (-120.9% logic, 220.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X2Y46.CLKARDCLKL
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X2Y46.CLKARDCLKU
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 76910 paths analyzed, 30761 endpoints analyzed, 63 failing endpoints
 63 timing errors detected. (63 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.968ns.
--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (SLICE_X38Y165.BX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y39.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X38Y191.D3     net (fanout=1)        1.357   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<0>
    SLICE_X38Y191.CMUX   Topdc                 0.449   eb_dout<19>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8
    SLICE_X38Y165.BX     net (fanout=1)        0.958   eb_dout<19>
    SLICE_X38Y165.CLK    Tdick                 0.044   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<19>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (2.618ns logic, 2.315ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y39.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X38Y191.D3     net (fanout=1)        1.357   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<0>
    SLICE_X38Y191.CMUX   Topdc                 0.449   eb_dout<19>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8
    SLICE_X38Y165.BX     net (fanout=1)        0.958   eb_dout<19>
    SLICE_X38Y165.CLK    Tdick                 0.044   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<19>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (2.618ns logic, 2.315ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X38Y191.C3     net (fanout=1)        1.179   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<0>
    SLICE_X38Y191.CMUX   Tilo                  0.456   eb_dout<19>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8
    SLICE_X38Y165.BX     net (fanout=1)        0.958   eb_dout<19>
    SLICE_X38Y165.CLK    Tdick                 0.044   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<19>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (2.625ns logic, 2.137ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25 (SLICE_X38Y190.BX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y39.DOBDO6  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X17Y196.C3     net (fanout=1)        1.266   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<6>
    SLICE_X17Y196.CMUX   Tilo                  0.456   eb_dout<25>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_316
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_15
    SLICE_X38Y190.BX     net (fanout=1)        0.893   eb_dout<25>
    SLICE_X38Y190.CLK    Tdick                 0.059   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<27>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (2.640ns logic, 2.159ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y39.DOBDO6  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X17Y196.C3     net (fanout=1)        1.266   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<6>
    SLICE_X17Y196.CMUX   Tilo                  0.456   eb_dout<25>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_316
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_15
    SLICE_X38Y190.BX     net (fanout=1)        0.893   eb_dout<25>
    SLICE_X38Y190.CLK    Tdick                 0.059   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<27>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (2.640ns logic, 2.159ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y38.DOBDO6  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X17Y196.D5     net (fanout=1)        1.089   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<6>
    SLICE_X17Y196.CMUX   Topdc                 0.449   eb_dout<25>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_416
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_15
    SLICE_X38Y190.BX     net (fanout=1)        0.893   eb_dout<25>
    SLICE_X38Y190.CLK    Tdick                 0.059   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<27>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_25
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (2.633ns logic, 1.982ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27 (SLICE_X38Y190.DX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y38.DOPBDOP0Trcko_DOPB            2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X19Y196.D4     net (fanout=1)        1.352   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<8>
    SLICE_X19Y196.CMUX   Topdc                 0.449   eb_dout<27>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_418
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_17
    SLICE_X38Y190.DX     net (fanout=1)        0.784   eb_dout<27>
    SLICE_X38Y190.CLK    Tdick                 0.039   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<27>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (2.613ns logic, 2.136ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y38.DOPBDOP0Trcko_DOPB            2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X19Y196.D4     net (fanout=1)        1.352   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<8>
    SLICE_X19Y196.CMUX   Topdc                 0.449   eb_dout<27>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_418
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_17
    SLICE_X38Y190.DX     net (fanout=1)        0.784   eb_dout<27>
    SLICE_X38Y190.CLK    Tdick                 0.039   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<27>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (2.613ns logic, 2.136ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y37.DOPBDOP0Trcko_DOPB            2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X19Y196.C4     net (fanout=1)        1.088   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<8>
    SLICE_X19Y196.CMUX   Tilo                  0.456   eb_dout<27>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_318
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_17
    SLICE_X38Y190.DX     net (fanout=1)        0.784   eb_dout<27>
    SLICE_X38Y190.CLK    Tdick                 0.039   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<27>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_27
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (2.620ns logic, 1.872ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y32.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_53 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.016ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_53 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X49Y162.CQ        Tcko                  0.304   theTlpControl/tx_Itf/mbuf_Din<54>
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_53
    RAMB36_X2Y32.DIBDI17    net (fanout=1)        0.334   theTlpControl/tx_Itf/mbuf_Din<53>
    RAMB36_X2Y32.CLKBWRCLKU Trckd_DIB   (-Th)     0.622   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.016ns (-0.318ns logic, 0.334ns route)
                                                          (-1987.5% logic, 2087.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y23.DIBDI22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.021ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y115.AQ         Tcko                  0.347   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<20>
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF
    RAMB36_X0Y23.DIBDI22    net (fanout=1)        0.296   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<23>
    RAMB36_X0Y23.CLKBWRCLKL Trckd_DIB   (-Th)     0.622   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         0.021ns (-0.275ns logic, 0.296ns route)
                                                          (-1309.5% logic, 1409.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X0Y23.DIBDI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.021ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y118.BQ         Tcko                  0.347   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<32>
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF
    RAMB36_X0Y23.DIBDI31    net (fanout=1)        0.296   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<33>
    RAMB36_X0Y23.CLKBWRCLKU Trckd_DIB   (-Th)     0.622   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP
    ----------------------------------------------------  ---------------------------
    Total                                         0.021ns (-0.275ns logic, 0.296ns route)
                                                          (-1309.5% logic, 1409.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL
  Logical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL
  Location pin: RAMB36_X2Y32.CLKARDCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU
  Logical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU
  Location pin: RAMB36_X2Y32.CLKARDCLKU
  Clock network: trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 726 paths analyzed, 420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.230ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (SLICE_X81Y194.A1), 14 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y195.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X116Y194.B2    net (fanout=18)       1.925   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X116Y194.B     Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT12
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT121
    SLICE_X81Y194.B2     net (fanout=3)        1.693   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT12
    SLICE_X81Y194.BMUX   Tilo                  0.285   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT24
    SLICE_X81Y194.A1     net (fanout=1)        0.549   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT23
    SLICE_X81Y194.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT25
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (0.844ns logic, 4.167ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.140 - 1.284)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y194.DQ    Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    SLICE_X116Y194.B1    net (fanout=3)        0.575   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt<3>
    SLICE_X116Y194.B     Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT12
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT121
    SLICE_X81Y194.B2     net (fanout=3)        1.693   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT12
    SLICE_X81Y194.BMUX   Tilo                  0.285   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT24
    SLICE_X81Y194.A1     net (fanout=1)        0.549   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT23
    SLICE_X81Y194.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT25
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (0.844ns logic, 2.817ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.465ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.140 - 1.284)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y194.BQ    Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    SLICE_X116Y194.B4    net (fanout=4)        0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt<2>
    SLICE_X116Y194.B     Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT12
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT121
    SLICE_X81Y194.B2     net (fanout=3)        1.693   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT12
    SLICE_X81Y194.BMUX   Tilo                  0.285   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT24
    SLICE_X81Y194.A1     net (fanout=1)        0.549   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT23
    SLICE_X81Y194.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_497_o_wide_mux_36_OUT25
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (0.844ns logic, 2.621ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X65Y196.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (2.845 - 3.034)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y189.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X53Y193.D1     net (fanout=12)       1.209   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<0>
    SLICE_X53Y193.D      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X81Y196.C4     net (fanout=1)        1.845   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
    SLICE_X81Y196.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_RESET_N_inv
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X65Y196.C2     net (fanout=1)        1.165   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X65Y196.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_499_o_MUX_776_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (0.662ns logic, 4.219ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (2.845 - 3.034)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y189.CQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X53Y193.D2     net (fanout=19)       1.031   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X53Y193.D      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X81Y196.C4     net (fanout=1)        1.845   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
    SLICE_X81Y196.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_RESET_N_inv
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X65Y196.C2     net (fanout=1)        1.165   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X65Y196.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_499_o_MUX_776_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (0.662ns logic, 4.041ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.190ns (2.845 - 3.035)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.BQ     Tcko                  0.433   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X53Y193.D3     net (fanout=17)       0.873   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
    SLICE_X53Y193.D      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X81Y196.C4     net (fanout=1)        1.845   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
    SLICE_X81Y196.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_RESET_N_inv
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X65Y196.C2     net (fanout=1)        1.165   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X65Y196.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_499_o_MUX_776_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (0.716ns logic, 3.883ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (SLICE_X79Y195.B1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.654 - 0.709)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y194.AQ     Tcko                  0.433   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0
    SLICE_X117Y195.C1    net (fanout=2)        2.008   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2<0>
    SLICE_X117Y195.C     Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT<2>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_497_o_Mux_37_o1
    SLICE_X79Y195.B1     net (fanout=2)        1.972   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_497_o_Mux_37_o
    SLICE_X79Y195.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<6>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (0.611ns logic, 3.980ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.112 - 0.136)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y195.BQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X117Y195.C5    net (fanout=17)       1.310   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
    SLICE_X117Y195.C     Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT<2>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_497_o_Mux_37_o1
    SLICE_X79Y195.B1     net (fanout=2)        1.972   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_497_o_Mux_37_o
    SLICE_X79Y195.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<6>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.557ns logic, 3.282ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2 (SLICE_X80Y193.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.267ns (0.778 - 0.511)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y192.CMUX   Tshcko                0.181   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_done_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg1
    SLICE_X80Y193.C5     net (fanout=1)        0.222   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg1
    SLICE_X80Y193.CLK    Tah         (-Th)     0.076   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mmux_rate_idle_reg1_GND_496_o_MUX_674_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.105ns logic, 0.222ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (SLICE_X80Y196.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.257ns (0.778 - 0.521)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y197.AQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X80Y196.D5     net (fanout=12)       0.361   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<0>
    SLICE_X80Y196.CLK    Tah         (-Th)     0.076   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.065ns logic, 0.361ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus (SLICE_X90Y196.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.039ns (0.323 - 0.284)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y197.CQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X90Y196.A6     net (fanout=19)       0.147   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X90Y196.CLK    Tah         (-Th)     0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_glue_set
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.066ns logic, 0.147ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.039ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.605ns make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Arrival 2:            1.275ns make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      9.830ns|     12.420ns|            0|           65|         1889|        86454|
| TS_CLK_250                    |      4.000ns|      4.121ns|          N/A|            2|            0|         6926|            0|
| TS_CLK_125                    |      8.000ns|      6.196ns|          N/A|            0|            0|          959|            0|
| TS_CLK_USERCLK                |      4.000ns|      4.000ns|      2.615ns|            0|            0|          933|          726|
|  TS_PIPE_RATE                 |      8.000ns|      5.230ns|          N/A|            0|            0|          726|            0|
| TS_CLK_USERCLK2               |      4.000ns|      4.968ns|          N/A|           63|            0|        76910|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    4.785|         |         |         |
sys_clk_p      |    4.785|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    4.785|         |         |         |
sys_clk_p      |    4.785|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 65  Score: 17136  (Setup/Max: 17136, Hold: 0)

Constraints cover 93064 paths, 0 nets, and 41183 connections

Design statistics:
   Minimum period:   9.830ns{1}   (Maximum frequency: 101.729MHz)
   Maximum path delay from/to any node:   5.230ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 16 16:29:28 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1135 MB



