
ECSE-362 Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001560  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000844  0800171c  0800171c  0000271c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f60  08001f60  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001f60  08001f60  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001f60  08001f60  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f60  08001f60  00002f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001f64  08001f64  00002f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001f68  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001f74  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001f74  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000072c7  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000134f  00000000  00000000  0000a303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005c0  00000000  00000000  0000b658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003f1  00000000  00000000  0000bc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001c8d  00000000  00000000  0000c009  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005d41  00000000  00000000  0000dc96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff181  00000000  00000000  000139d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  00112b58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001420  00000000  00000000  00112c10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  00114030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  001140c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001141be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08001704 	.word	0x08001704

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08001704 	.word	0x08001704

080001fc <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b088      	sub	sp, #32
 8000200:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000202:	f000 f94a 	bl	800049a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000206:	f000 f835 	bl	8000274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800020a:	f000 f885 	bl	8000318 <MX_GPIO_Init>
	//	  82.70, 77.73};

  // Variables
  //float32_t x = 25;			// value to find square root of
  //float32_t sqrt_x;		// square root of value
  float32_t epsilon = 0.00000001;
 800020e:	4b16      	ldr	r3, [pc, #88]	@ (8000268 <main+0x6c>)
 8000210:	61bb      	str	r3, [r7, #24]
  uint16_t maxIter = 1000;
 8000212:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000216:	82fb      	strh	r3, [r7, #22]
  float32_t x0 = 0.5f;
 8000218:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800021c:	613b      	str	r3, [r7, #16]
  float32_t omega = 1.0f;
 800021e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000222:	60fb      	str	r3, [r7, #12]
  float32_t phi = PI_F * 0.25f;
 8000224:	4b11      	ldr	r3, [pc, #68]	@ (800026c <main+0x70>)
 8000226:	60bb      	str	r3, [r7, #8]





	  ITM_Port32(31) = 1;
 8000228:	4b11      	ldr	r3, [pc, #68]	@ (8000270 <main+0x74>)
 800022a:	2201      	movs	r2, #1
 800022c:	601a      	str	r2, [r3, #0]
	  for (uint32_t i=0; i<1000; i++) {
 800022e:	2300      	movs	r3, #0
 8000230:	61fb      	str	r3, [r7, #28]
 8000232:	e010      	b.n	8000256 <main+0x5a>

		  // C Transcendental Solver
		  //transcend(x0, omega, phi, epsilon, maxIter, &root);

		  // ASM Transcendental Solver
		  asmTrans(x0, omega, phi, epsilon, maxIter, &root);
 8000234:	1d3a      	adds	r2, r7, #4
 8000236:	8afb      	ldrh	r3, [r7, #22]
 8000238:	4611      	mov	r1, r2
 800023a:	4618      	mov	r0, r3
 800023c:	edd7 1a06 	vldr	s3, [r7, #24]
 8000240:	ed97 1a02 	vldr	s2, [r7, #8]
 8000244:	edd7 0a03 	vldr	s1, [r7, #12]
 8000248:	ed97 0a04 	vldr	s0, [r7, #16]
 800024c:	f000 f8e8 	bl	8000420 <asmTrans>
	  for (uint32_t i=0; i<1000; i++) {
 8000250:	69fb      	ldr	r3, [r7, #28]
 8000252:	3301      	adds	r3, #1
 8000254:	61fb      	str	r3, [r7, #28]
 8000256:	69fb      	ldr	r3, [r7, #28]
 8000258:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800025c:	d3ea      	bcc.n	8000234 <main+0x38>

	  }
	  ITM_Port32(31) = 2;
 800025e:	4b04      	ldr	r3, [pc, #16]	@ (8000270 <main+0x74>)
 8000260:	2202      	movs	r2, #2
 8000262:	601a      	str	r2, [r3, #0]
	  ITM_Port32(31) = 1;
 8000264:	e7e0      	b.n	8000228 <main+0x2c>
 8000266:	bf00      	nop
 8000268:	322bcc77 	.word	0x322bcc77
 800026c:	3f490fdb 	.word	0x3f490fdb
 8000270:	e000007c 	.word	0xe000007c

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b096      	sub	sp, #88	@ 0x58
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	f107 0314 	add.w	r3, r7, #20
 800027e:	2244      	movs	r2, #68	@ 0x44
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f001 fa12 	bl	80016ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000288:	463b      	mov	r3, r7
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
 8000292:	60da      	str	r2, [r3, #12]
 8000294:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000296:	2000      	movs	r0, #0
 8000298:	f000 fa7a 	bl	8000790 <HAL_PWREx_ControlVoltageScaling>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80002a2:	f000 f851 	bl	8000348 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002a6:	2310      	movs	r3, #16
 80002a8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002aa:	2301      	movs	r3, #1
 80002ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002ae:	2300      	movs	r3, #0
 80002b0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002b2:	2360      	movs	r3, #96	@ 0x60
 80002b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b6:	2302      	movs	r3, #2
 80002b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80002ba:	2301      	movs	r3, #1
 80002bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002be:	2301      	movs	r3, #1
 80002c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80002c2:	233c      	movs	r3, #60	@ 0x3c
 80002c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002c6:	2302      	movs	r3, #2
 80002c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002ca:	2302      	movs	r3, #2
 80002cc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002ce:	2302      	movs	r3, #2
 80002d0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d2:	f107 0314 	add.w	r3, r7, #20
 80002d6:	4618      	mov	r0, r3
 80002d8:	f000 fafe 	bl	80008d8 <HAL_RCC_OscConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80002e2:	f000 f831 	bl	8000348 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e6:	230f      	movs	r3, #15
 80002e8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ea:	2303      	movs	r3, #3
 80002ec:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ee:	2300      	movs	r3, #0
 80002f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f2:	2300      	movs	r3, #0
 80002f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f6:	2300      	movs	r3, #0
 80002f8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80002fa:	463b      	mov	r3, r7
 80002fc:	2105      	movs	r1, #5
 80002fe:	4618      	mov	r0, r3
 8000300:	f000 ff04 	bl	800110c <HAL_RCC_ClockConfig>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800030a:	f000 f81d 	bl	8000348 <Error_Handler>
  }
}
 800030e:	bf00      	nop
 8000310:	3758      	adds	r7, #88	@ 0x58
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
	...

08000318 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800031e:	4b09      	ldr	r3, [pc, #36]	@ (8000344 <MX_GPIO_Init+0x2c>)
 8000320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000322:	4a08      	ldr	r2, [pc, #32]	@ (8000344 <MX_GPIO_Init+0x2c>)
 8000324:	f043 0302 	orr.w	r3, r3, #2
 8000328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800032a:	4b06      	ldr	r3, [pc, #24]	@ (8000344 <MX_GPIO_Init+0x2c>)
 800032c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800032e:	f003 0302 	and.w	r3, r3, #2
 8000332:	607b      	str	r3, [r7, #4]
 8000334:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000336:	bf00      	nop
 8000338:	370c      	adds	r7, #12
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	40021000 	.word	0x40021000

08000348 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800034c:	b672      	cpsid	i
}
 800034e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000350:	bf00      	nop
 8000352:	e7fd      	b.n	8000350 <Error_Handler+0x8>

08000354 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800035a:	4b0f      	ldr	r3, [pc, #60]	@ (8000398 <HAL_MspInit+0x44>)
 800035c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800035e:	4a0e      	ldr	r2, [pc, #56]	@ (8000398 <HAL_MspInit+0x44>)
 8000360:	f043 0301 	orr.w	r3, r3, #1
 8000364:	6613      	str	r3, [r2, #96]	@ 0x60
 8000366:	4b0c      	ldr	r3, [pc, #48]	@ (8000398 <HAL_MspInit+0x44>)
 8000368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800036a:	f003 0301 	and.w	r3, r3, #1
 800036e:	607b      	str	r3, [r7, #4]
 8000370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000372:	4b09      	ldr	r3, [pc, #36]	@ (8000398 <HAL_MspInit+0x44>)
 8000374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000376:	4a08      	ldr	r2, [pc, #32]	@ (8000398 <HAL_MspInit+0x44>)
 8000378:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800037c:	6593      	str	r3, [r2, #88]	@ 0x58
 800037e:	4b06      	ldr	r3, [pc, #24]	@ (8000398 <HAL_MspInit+0x44>)
 8000380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000386:	603b      	str	r3, [r7, #0]
 8000388:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	40021000 	.word	0x40021000

0800039c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003a0:	bf00      	nop
 80003a2:	e7fd      	b.n	80003a0 <NMI_Handler+0x4>

080003a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003a8:	bf00      	nop
 80003aa:	e7fd      	b.n	80003a8 <HardFault_Handler+0x4>

080003ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b0:	bf00      	nop
 80003b2:	e7fd      	b.n	80003b0 <MemManage_Handler+0x4>

080003b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003b8:	bf00      	nop
 80003ba:	e7fd      	b.n	80003b8 <BusFault_Handler+0x4>

080003bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c0:	bf00      	nop
 80003c2:	e7fd      	b.n	80003c0 <UsageFault_Handler+0x4>

080003c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003c8:	bf00      	nop
 80003ca:	46bd      	mov	sp, r7
 80003cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d0:	4770      	bx	lr

080003d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003d2:	b480      	push	{r7}
 80003d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003d6:	bf00      	nop
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr

080003e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003e4:	bf00      	nop
 80003e6:	46bd      	mov	sp, r7
 80003e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ec:	4770      	bx	lr

080003ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ee:	b580      	push	{r7, lr}
 80003f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003f2:	f000 f8a7 	bl	8000544 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003f6:	bf00      	nop
 80003f8:	bd80      	pop	{r7, pc}
	...

080003fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000400:	4b06      	ldr	r3, [pc, #24]	@ (800041c <SystemInit+0x20>)
 8000402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000406:	4a05      	ldr	r2, [pc, #20]	@ (800041c <SystemInit+0x20>)
 8000408:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800040c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	e000ed00 	.word	0xe000ed00

08000420 <asmTrans>:
	// calculate (omega*x) + phi
	//VADD.F32 S10, S8, S2 // VADD Sd Sn Sm

	// calculate cos((omega*x) + phi)
	//VMOV S0, S10 		// move function argument into S0
	VMOV S0, S2			// TEMP: use phi as function argument
 8000420:	eeb0 0a41 	vmov.f32	s0, s2
	VPUSH.32 {S1-S15} 		// caller-saved S registers
 8000424:	ed6d 0a0f 	vpush	{s1-s15}
	PUSH {R0-R3, LR} 	// caller-saved R registers and LR
 8000428:	b50f      	push	{r0, r1, r2, r3, lr}
	BL arm_cos_f32		// cal cosine function, output put in S0
 800042a:	f001 f8f5 	bl	8001618 <arm_cos_f32>
	POP {R0-R3, LR} 	// caller-saved R registers and LR
 800042e:	e8bd 400f 	ldmia.w	sp!, {r0, r1, r2, r3, lr}
	VPOP.32 {S1-S15} 		// caller-saved S registers
 8000432:	ecfd 0a0f 	vpop	{s1-s15}
	VMOV S8, S0			// move output from S0 into S8
 8000436:	eeb0 4a40 	vmov.f32	s8, s0
	B end				// TEMP: branch directly to end
 800043a:	e7ff      	b.n	800043c <end>

0800043c <end>:
	//VSTR.F32 S12, [R1]
	//B end


end:
	BX LR
 800043c:	4770      	bx	lr

0800043e <two>:
 800043e:	0000      	.short	0x0000
 8000440:	4000      	.short	0x4000

08000442 <zero>:
 8000442:	0000      	.short	0x0000
 8000444:	00000000 	.word	0x00000000

08000448 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000448:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000480 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800044c:	f7ff ffd6 	bl	80003fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000450:	480c      	ldr	r0, [pc, #48]	@ (8000484 <LoopForever+0x6>)
  ldr r1, =_edata
 8000452:	490d      	ldr	r1, [pc, #52]	@ (8000488 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000454:	4a0d      	ldr	r2, [pc, #52]	@ (800048c <LoopForever+0xe>)
  movs r3, #0
 8000456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000458:	e002      	b.n	8000460 <LoopCopyDataInit>

0800045a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800045a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800045c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800045e:	3304      	adds	r3, #4

08000460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000464:	d3f9      	bcc.n	800045a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000466:	4a0a      	ldr	r2, [pc, #40]	@ (8000490 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000468:	4c0a      	ldr	r4, [pc, #40]	@ (8000494 <LoopForever+0x16>)
  movs r3, #0
 800046a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800046c:	e001      	b.n	8000472 <LoopFillZerobss>

0800046e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800046e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000470:	3204      	adds	r2, #4

08000472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000474:	d3fb      	bcc.n	800046e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000476:	f001 f921 	bl	80016bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800047a:	f7ff febf 	bl	80001fc <main>

0800047e <LoopForever>:

LoopForever:
    b LoopForever
 800047e:	e7fe      	b.n	800047e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000480:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000484:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000488:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800048c:	08001f68 	.word	0x08001f68
  ldr r2, =_sbss
 8000490:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000494:	2000002c 	.word	0x2000002c

08000498 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000498:	e7fe      	b.n	8000498 <ADC1_IRQHandler>

0800049a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800049a:	b580      	push	{r7, lr}
 800049c:	b082      	sub	sp, #8
 800049e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004a0:	2300      	movs	r3, #0
 80004a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004a4:	2003      	movs	r0, #3
 80004a6:	f000 f91f 	bl	80006e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004aa:	2000      	movs	r0, #0
 80004ac:	f000 f80e 	bl	80004cc <HAL_InitTick>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d002      	beq.n	80004bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004b6:	2301      	movs	r3, #1
 80004b8:	71fb      	strb	r3, [r7, #7]
 80004ba:	e001      	b.n	80004c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004bc:	f7ff ff4a 	bl	8000354 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004c0:	79fb      	ldrb	r3, [r7, #7]
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	3708      	adds	r7, #8
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
	...

080004cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004d4:	2300      	movs	r3, #0
 80004d6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80004d8:	4b17      	ldr	r3, [pc, #92]	@ (8000538 <HAL_InitTick+0x6c>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d023      	beq.n	8000528 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80004e0:	4b16      	ldr	r3, [pc, #88]	@ (800053c <HAL_InitTick+0x70>)
 80004e2:	681a      	ldr	r2, [r3, #0]
 80004e4:	4b14      	ldr	r3, [pc, #80]	@ (8000538 <HAL_InitTick+0x6c>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	4619      	mov	r1, r3
 80004ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80004f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004f6:	4618      	mov	r0, r3
 80004f8:	f000 f91d 	bl	8000736 <HAL_SYSTICK_Config>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d10f      	bne.n	8000522 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	2b0f      	cmp	r3, #15
 8000506:	d809      	bhi.n	800051c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000508:	2200      	movs	r2, #0
 800050a:	6879      	ldr	r1, [r7, #4]
 800050c:	f04f 30ff 	mov.w	r0, #4294967295
 8000510:	f000 f8f5 	bl	80006fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000514:	4a0a      	ldr	r2, [pc, #40]	@ (8000540 <HAL_InitTick+0x74>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	6013      	str	r3, [r2, #0]
 800051a:	e007      	b.n	800052c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800051c:	2301      	movs	r3, #1
 800051e:	73fb      	strb	r3, [r7, #15]
 8000520:	e004      	b.n	800052c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000522:	2301      	movs	r3, #1
 8000524:	73fb      	strb	r3, [r7, #15]
 8000526:	e001      	b.n	800052c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000528:	2301      	movs	r3, #1
 800052a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800052c:	7bfb      	ldrb	r3, [r7, #15]
}
 800052e:	4618      	mov	r0, r3
 8000530:	3710      	adds	r7, #16
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	20000008 	.word	0x20000008
 800053c:	20000000 	.word	0x20000000
 8000540:	20000004 	.word	0x20000004

08000544 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000548:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <HAL_IncTick+0x20>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	461a      	mov	r2, r3
 800054e:	4b06      	ldr	r3, [pc, #24]	@ (8000568 <HAL_IncTick+0x24>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4413      	add	r3, r2
 8000554:	4a04      	ldr	r2, [pc, #16]	@ (8000568 <HAL_IncTick+0x24>)
 8000556:	6013      	str	r3, [r2, #0]
}
 8000558:	bf00      	nop
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	20000008 	.word	0x20000008
 8000568:	20000028 	.word	0x20000028

0800056c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  return uwTick;
 8000570:	4b03      	ldr	r3, [pc, #12]	@ (8000580 <HAL_GetTick+0x14>)
 8000572:	681b      	ldr	r3, [r3, #0]
}
 8000574:	4618      	mov	r0, r3
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	20000028 	.word	0x20000028

08000584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	f003 0307 	and.w	r3, r3, #7
 8000592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000594:	4b0c      	ldr	r3, [pc, #48]	@ (80005c8 <__NVIC_SetPriorityGrouping+0x44>)
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800059a:	68ba      	ldr	r2, [r7, #8]
 800059c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005a0:	4013      	ands	r3, r2
 80005a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005a8:	68bb      	ldr	r3, [r7, #8]
 80005aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005b6:	4a04      	ldr	r2, [pc, #16]	@ (80005c8 <__NVIC_SetPriorityGrouping+0x44>)
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	60d3      	str	r3, [r2, #12]
}
 80005bc:	bf00      	nop
 80005be:	3714      	adds	r7, #20
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	e000ed00 	.word	0xe000ed00

080005cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005d0:	4b04      	ldr	r3, [pc, #16]	@ (80005e4 <__NVIC_GetPriorityGrouping+0x18>)
 80005d2:	68db      	ldr	r3, [r3, #12]
 80005d4:	0a1b      	lsrs	r3, r3, #8
 80005d6:	f003 0307 	and.w	r3, r3, #7
}
 80005da:	4618      	mov	r0, r3
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	6039      	str	r1, [r7, #0]
 80005f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	db0a      	blt.n	8000612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	b2da      	uxtb	r2, r3
 8000600:	490c      	ldr	r1, [pc, #48]	@ (8000634 <__NVIC_SetPriority+0x4c>)
 8000602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000606:	0112      	lsls	r2, r2, #4
 8000608:	b2d2      	uxtb	r2, r2
 800060a:	440b      	add	r3, r1
 800060c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000610:	e00a      	b.n	8000628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	b2da      	uxtb	r2, r3
 8000616:	4908      	ldr	r1, [pc, #32]	@ (8000638 <__NVIC_SetPriority+0x50>)
 8000618:	79fb      	ldrb	r3, [r7, #7]
 800061a:	f003 030f 	and.w	r3, r3, #15
 800061e:	3b04      	subs	r3, #4
 8000620:	0112      	lsls	r2, r2, #4
 8000622:	b2d2      	uxtb	r2, r2
 8000624:	440b      	add	r3, r1
 8000626:	761a      	strb	r2, [r3, #24]
}
 8000628:	bf00      	nop
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000e100 	.word	0xe000e100
 8000638:	e000ed00 	.word	0xe000ed00

0800063c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800063c:	b480      	push	{r7}
 800063e:	b089      	sub	sp, #36	@ 0x24
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	f003 0307 	and.w	r3, r3, #7
 800064e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000650:	69fb      	ldr	r3, [r7, #28]
 8000652:	f1c3 0307 	rsb	r3, r3, #7
 8000656:	2b04      	cmp	r3, #4
 8000658:	bf28      	it	cs
 800065a:	2304      	movcs	r3, #4
 800065c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800065e:	69fb      	ldr	r3, [r7, #28]
 8000660:	3304      	adds	r3, #4
 8000662:	2b06      	cmp	r3, #6
 8000664:	d902      	bls.n	800066c <NVIC_EncodePriority+0x30>
 8000666:	69fb      	ldr	r3, [r7, #28]
 8000668:	3b03      	subs	r3, #3
 800066a:	e000      	b.n	800066e <NVIC_EncodePriority+0x32>
 800066c:	2300      	movs	r3, #0
 800066e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000670:	f04f 32ff 	mov.w	r2, #4294967295
 8000674:	69bb      	ldr	r3, [r7, #24]
 8000676:	fa02 f303 	lsl.w	r3, r2, r3
 800067a:	43da      	mvns	r2, r3
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	401a      	ands	r2, r3
 8000680:	697b      	ldr	r3, [r7, #20]
 8000682:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000684:	f04f 31ff 	mov.w	r1, #4294967295
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	fa01 f303 	lsl.w	r3, r1, r3
 800068e:	43d9      	mvns	r1, r3
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000694:	4313      	orrs	r3, r2
         );
}
 8000696:	4618      	mov	r0, r3
 8000698:	3724      	adds	r7, #36	@ 0x24
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
	...

080006a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	3b01      	subs	r3, #1
 80006b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006b4:	d301      	bcc.n	80006ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006b6:	2301      	movs	r3, #1
 80006b8:	e00f      	b.n	80006da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ba:	4a0a      	ldr	r2, [pc, #40]	@ (80006e4 <SysTick_Config+0x40>)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	3b01      	subs	r3, #1
 80006c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006c2:	210f      	movs	r1, #15
 80006c4:	f04f 30ff 	mov.w	r0, #4294967295
 80006c8:	f7ff ff8e 	bl	80005e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006cc:	4b05      	ldr	r3, [pc, #20]	@ (80006e4 <SysTick_Config+0x40>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006d2:	4b04      	ldr	r3, [pc, #16]	@ (80006e4 <SysTick_Config+0x40>)
 80006d4:	2207      	movs	r2, #7
 80006d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006d8:	2300      	movs	r3, #0
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	e000e010 	.word	0xe000e010

080006e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f7ff ff47 	bl	8000584 <__NVIC_SetPriorityGrouping>
}
 80006f6:	bf00      	nop
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}

080006fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006fe:	b580      	push	{r7, lr}
 8000700:	b086      	sub	sp, #24
 8000702:	af00      	add	r7, sp, #0
 8000704:	4603      	mov	r3, r0
 8000706:	60b9      	str	r1, [r7, #8]
 8000708:	607a      	str	r2, [r7, #4]
 800070a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000710:	f7ff ff5c 	bl	80005cc <__NVIC_GetPriorityGrouping>
 8000714:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	68b9      	ldr	r1, [r7, #8]
 800071a:	6978      	ldr	r0, [r7, #20]
 800071c:	f7ff ff8e 	bl	800063c <NVIC_EncodePriority>
 8000720:	4602      	mov	r2, r0
 8000722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000726:	4611      	mov	r1, r2
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff ff5d 	bl	80005e8 <__NVIC_SetPriority>
}
 800072e:	bf00      	nop
 8000730:	3718      	adds	r7, #24
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}

08000736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000736:	b580      	push	{r7, lr}
 8000738:	b082      	sub	sp, #8
 800073a:	af00      	add	r7, sp, #0
 800073c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800073e:	6878      	ldr	r0, [r7, #4]
 8000740:	f7ff ffb0 	bl	80006a4 <SysTick_Config>
 8000744:	4603      	mov	r3, r0
}
 8000746:	4618      	mov	r0, r3
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
	...

08000750 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000754:	4b0d      	ldr	r3, [pc, #52]	@ (800078c <HAL_PWREx_GetVoltageRange+0x3c>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800075c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000760:	d102      	bne.n	8000768 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8000762:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000766:	e00b      	b.n	8000780 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8000768:	4b08      	ldr	r3, [pc, #32]	@ (800078c <HAL_PWREx_GetVoltageRange+0x3c>)
 800076a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800076e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000772:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000776:	d102      	bne.n	800077e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8000778:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800077c:	e000      	b.n	8000780 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800077e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8000780:	4618      	mov	r0, r3
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	40007000 	.word	0x40007000

08000790 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d141      	bne.n	8000822 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800079e:	4b4b      	ldr	r3, [pc, #300]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007aa:	d131      	bne.n	8000810 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80007ac:	4b47      	ldr	r3, [pc, #284]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80007b2:	4a46      	ldr	r2, [pc, #280]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80007b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80007bc:	4b43      	ldr	r3, [pc, #268]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80007c4:	4a41      	ldr	r2, [pc, #260]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80007cc:	4b40      	ldr	r3, [pc, #256]	@ (80008d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2232      	movs	r2, #50	@ 0x32
 80007d2:	fb02 f303 	mul.w	r3, r2, r3
 80007d6:	4a3f      	ldr	r2, [pc, #252]	@ (80008d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80007d8:	fba2 2303 	umull	r2, r3, r2, r3
 80007dc:	0c9b      	lsrs	r3, r3, #18
 80007de:	3301      	adds	r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007e2:	e002      	b.n	80007ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	3b01      	subs	r3, #1
 80007e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007ea:	4b38      	ldr	r3, [pc, #224]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007ec:	695b      	ldr	r3, [r3, #20]
 80007ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007f6:	d102      	bne.n	80007fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d1f2      	bne.n	80007e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80007fe:	4b33      	ldr	r3, [pc, #204]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000800:	695b      	ldr	r3, [r3, #20]
 8000802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800080a:	d158      	bne.n	80008be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800080c:	2303      	movs	r3, #3
 800080e:	e057      	b.n	80008c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000810:	4b2e      	ldr	r3, [pc, #184]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000812:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000816:	4a2d      	ldr	r2, [pc, #180]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000818:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800081c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000820:	e04d      	b.n	80008be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000828:	d141      	bne.n	80008ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800082a:	4b28      	ldr	r3, [pc, #160]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000836:	d131      	bne.n	800089c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000838:	4b24      	ldr	r3, [pc, #144]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800083a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800083e:	4a23      	ldr	r2, [pc, #140]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000844:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000848:	4b20      	ldr	r3, [pc, #128]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000850:	4a1e      	ldr	r2, [pc, #120]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000852:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000856:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000858:	4b1d      	ldr	r3, [pc, #116]	@ (80008d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2232      	movs	r2, #50	@ 0x32
 800085e:	fb02 f303 	mul.w	r3, r2, r3
 8000862:	4a1c      	ldr	r2, [pc, #112]	@ (80008d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000864:	fba2 2303 	umull	r2, r3, r2, r3
 8000868:	0c9b      	lsrs	r3, r3, #18
 800086a:	3301      	adds	r3, #1
 800086c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800086e:	e002      	b.n	8000876 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	3b01      	subs	r3, #1
 8000874:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000876:	4b15      	ldr	r3, [pc, #84]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000878:	695b      	ldr	r3, [r3, #20]
 800087a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800087e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000882:	d102      	bne.n	800088a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d1f2      	bne.n	8000870 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800088a:	4b10      	ldr	r3, [pc, #64]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800088c:	695b      	ldr	r3, [r3, #20]
 800088e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000896:	d112      	bne.n	80008be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000898:	2303      	movs	r3, #3
 800089a:	e011      	b.n	80008c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800089c:	4b0b      	ldr	r3, [pc, #44]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800089e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80008a2:	4a0a      	ldr	r2, [pc, #40]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80008ac:	e007      	b.n	80008be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80008ae:	4b07      	ldr	r3, [pc, #28]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80008b6:	4a05      	ldr	r2, [pc, #20]	@ (80008cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008bc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80008be:	2300      	movs	r3, #0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3714      	adds	r7, #20
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	40007000 	.word	0x40007000
 80008d0:	20000000 	.word	0x20000000
 80008d4:	431bde83 	.word	0x431bde83

080008d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b088      	sub	sp, #32
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d102      	bne.n	80008ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
 80008e8:	f000 bc08 	b.w	80010fc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80008ec:	4b96      	ldr	r3, [pc, #600]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 80008ee:	689b      	ldr	r3, [r3, #8]
 80008f0:	f003 030c 	and.w	r3, r3, #12
 80008f4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80008f6:	4b94      	ldr	r3, [pc, #592]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 80008f8:	68db      	ldr	r3, [r3, #12]
 80008fa:	f003 0303 	and.w	r3, r3, #3
 80008fe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f003 0310 	and.w	r3, r3, #16
 8000908:	2b00      	cmp	r3, #0
 800090a:	f000 80e4 	beq.w	8000ad6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800090e:	69bb      	ldr	r3, [r7, #24]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d007      	beq.n	8000924 <HAL_RCC_OscConfig+0x4c>
 8000914:	69bb      	ldr	r3, [r7, #24]
 8000916:	2b0c      	cmp	r3, #12
 8000918:	f040 808b 	bne.w	8000a32 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	2b01      	cmp	r3, #1
 8000920:	f040 8087 	bne.w	8000a32 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000924:	4b88      	ldr	r3, [pc, #544]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f003 0302 	and.w	r3, r3, #2
 800092c:	2b00      	cmp	r3, #0
 800092e:	d005      	beq.n	800093c <HAL_RCC_OscConfig+0x64>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d101      	bne.n	800093c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000938:	2301      	movs	r3, #1
 800093a:	e3df      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	6a1a      	ldr	r2, [r3, #32]
 8000940:	4b81      	ldr	r3, [pc, #516]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f003 0308 	and.w	r3, r3, #8
 8000948:	2b00      	cmp	r3, #0
 800094a:	d004      	beq.n	8000956 <HAL_RCC_OscConfig+0x7e>
 800094c:	4b7e      	ldr	r3, [pc, #504]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000954:	e005      	b.n	8000962 <HAL_RCC_OscConfig+0x8a>
 8000956:	4b7c      	ldr	r3, [pc, #496]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000958:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800095c:	091b      	lsrs	r3, r3, #4
 800095e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000962:	4293      	cmp	r3, r2
 8000964:	d223      	bcs.n	80009ae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	6a1b      	ldr	r3, [r3, #32]
 800096a:	4618      	mov	r0, r3
 800096c:	f000 fd94 	bl	8001498 <RCC_SetFlashLatencyFromMSIRange>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000976:	2301      	movs	r3, #1
 8000978:	e3c0      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800097a:	4b73      	ldr	r3, [pc, #460]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4a72      	ldr	r2, [pc, #456]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000980:	f043 0308 	orr.w	r3, r3, #8
 8000984:	6013      	str	r3, [r2, #0]
 8000986:	4b70      	ldr	r3, [pc, #448]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6a1b      	ldr	r3, [r3, #32]
 8000992:	496d      	ldr	r1, [pc, #436]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000994:	4313      	orrs	r3, r2
 8000996:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000998:	4b6b      	ldr	r3, [pc, #428]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	69db      	ldr	r3, [r3, #28]
 80009a4:	021b      	lsls	r3, r3, #8
 80009a6:	4968      	ldr	r1, [pc, #416]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 80009a8:	4313      	orrs	r3, r2
 80009aa:	604b      	str	r3, [r1, #4]
 80009ac:	e025      	b.n	80009fa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009ae:	4b66      	ldr	r3, [pc, #408]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4a65      	ldr	r2, [pc, #404]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 80009b4:	f043 0308 	orr.w	r3, r3, #8
 80009b8:	6013      	str	r3, [r2, #0]
 80009ba:	4b63      	ldr	r3, [pc, #396]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6a1b      	ldr	r3, [r3, #32]
 80009c6:	4960      	ldr	r1, [pc, #384]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 80009c8:	4313      	orrs	r3, r2
 80009ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009cc:	4b5e      	ldr	r3, [pc, #376]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	69db      	ldr	r3, [r3, #28]
 80009d8:	021b      	lsls	r3, r3, #8
 80009da:	495b      	ldr	r1, [pc, #364]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 80009dc:	4313      	orrs	r3, r2
 80009de:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80009e0:	69bb      	ldr	r3, [r7, #24]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d109      	bne.n	80009fa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6a1b      	ldr	r3, [r3, #32]
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 fd54 	bl	8001498 <RCC_SetFlashLatencyFromMSIRange>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e380      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80009fa:	f000 fcc1 	bl	8001380 <HAL_RCC_GetSysClockFreq>
 80009fe:	4602      	mov	r2, r0
 8000a00:	4b51      	ldr	r3, [pc, #324]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a02:	689b      	ldr	r3, [r3, #8]
 8000a04:	091b      	lsrs	r3, r3, #4
 8000a06:	f003 030f 	and.w	r3, r3, #15
 8000a0a:	4950      	ldr	r1, [pc, #320]	@ (8000b4c <HAL_RCC_OscConfig+0x274>)
 8000a0c:	5ccb      	ldrb	r3, [r1, r3]
 8000a0e:	f003 031f 	and.w	r3, r3, #31
 8000a12:	fa22 f303 	lsr.w	r3, r2, r3
 8000a16:	4a4e      	ldr	r2, [pc, #312]	@ (8000b50 <HAL_RCC_OscConfig+0x278>)
 8000a18:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000a1a:	4b4e      	ldr	r3, [pc, #312]	@ (8000b54 <HAL_RCC_OscConfig+0x27c>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fd54 	bl	80004cc <HAL_InitTick>
 8000a24:	4603      	mov	r3, r0
 8000a26:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000a28:	7bfb      	ldrb	r3, [r7, #15]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d052      	beq.n	8000ad4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000a2e:	7bfb      	ldrb	r3, [r7, #15]
 8000a30:	e364      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d032      	beq.n	8000aa0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000a3a:	4b43      	ldr	r3, [pc, #268]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a42      	ldr	r2, [pc, #264]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a46:	f7ff fd91 	bl	800056c <HAL_GetTick>
 8000a4a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a4c:	e008      	b.n	8000a60 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a4e:	f7ff fd8d 	bl	800056c <HAL_GetTick>
 8000a52:	4602      	mov	r2, r0
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	d901      	bls.n	8000a60 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	e34d      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a60:	4b39      	ldr	r3, [pc, #228]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f003 0302 	and.w	r3, r3, #2
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d0f0      	beq.n	8000a4e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a6c:	4b36      	ldr	r3, [pc, #216]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a35      	ldr	r2, [pc, #212]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a72:	f043 0308 	orr.w	r3, r3, #8
 8000a76:	6013      	str	r3, [r2, #0]
 8000a78:	4b33      	ldr	r3, [pc, #204]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	6a1b      	ldr	r3, [r3, #32]
 8000a84:	4930      	ldr	r1, [pc, #192]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a86:	4313      	orrs	r3, r2
 8000a88:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a8a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	69db      	ldr	r3, [r3, #28]
 8000a96:	021b      	lsls	r3, r3, #8
 8000a98:	492b      	ldr	r1, [pc, #172]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000a9a:	4313      	orrs	r3, r2
 8000a9c:	604b      	str	r3, [r1, #4]
 8000a9e:	e01a      	b.n	8000ad6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000aa0:	4b29      	ldr	r3, [pc, #164]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a28      	ldr	r2, [pc, #160]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000aa6:	f023 0301 	bic.w	r3, r3, #1
 8000aaa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000aac:	f7ff fd5e 	bl	800056c <HAL_GetTick>
 8000ab0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ab2:	e008      	b.n	8000ac6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ab4:	f7ff fd5a 	bl	800056c <HAL_GetTick>
 8000ab8:	4602      	mov	r2, r0
 8000aba:	693b      	ldr	r3, [r7, #16]
 8000abc:	1ad3      	subs	r3, r2, r3
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d901      	bls.n	8000ac6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	e31a      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ac6:	4b20      	ldr	r3, [pc, #128]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f003 0302 	and.w	r3, r3, #2
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d1f0      	bne.n	8000ab4 <HAL_RCC_OscConfig+0x1dc>
 8000ad2:	e000      	b.n	8000ad6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ad4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d073      	beq.n	8000bca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	2b08      	cmp	r3, #8
 8000ae6:	d005      	beq.n	8000af4 <HAL_RCC_OscConfig+0x21c>
 8000ae8:	69bb      	ldr	r3, [r7, #24]
 8000aea:	2b0c      	cmp	r3, #12
 8000aec:	d10e      	bne.n	8000b0c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	2b03      	cmp	r3, #3
 8000af2:	d10b      	bne.n	8000b0c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000af4:	4b14      	ldr	r3, [pc, #80]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d063      	beq.n	8000bc8 <HAL_RCC_OscConfig+0x2f0>
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d15f      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	e2f7      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b14:	d106      	bne.n	8000b24 <HAL_RCC_OscConfig+0x24c>
 8000b16:	4b0c      	ldr	r3, [pc, #48]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a0b      	ldr	r2, [pc, #44]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000b1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b20:	6013      	str	r3, [r2, #0]
 8000b22:	e025      	b.n	8000b70 <HAL_RCC_OscConfig+0x298>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b2c:	d114      	bne.n	8000b58 <HAL_RCC_OscConfig+0x280>
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a05      	ldr	r2, [pc, #20]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000b34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b38:	6013      	str	r3, [r2, #0]
 8000b3a:	4b03      	ldr	r3, [pc, #12]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a02      	ldr	r2, [pc, #8]	@ (8000b48 <HAL_RCC_OscConfig+0x270>)
 8000b40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b44:	6013      	str	r3, [r2, #0]
 8000b46:	e013      	b.n	8000b70 <HAL_RCC_OscConfig+0x298>
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	0800171c 	.word	0x0800171c
 8000b50:	20000000 	.word	0x20000000
 8000b54:	20000004 	.word	0x20000004
 8000b58:	4ba0      	ldr	r3, [pc, #640]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a9f      	ldr	r2, [pc, #636]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000b5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b62:	6013      	str	r3, [r2, #0]
 8000b64:	4b9d      	ldr	r3, [pc, #628]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a9c      	ldr	r2, [pc, #624]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000b6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d013      	beq.n	8000ba0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b78:	f7ff fcf8 	bl	800056c <HAL_GetTick>
 8000b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b7e:	e008      	b.n	8000b92 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b80:	f7ff fcf4 	bl	800056c <HAL_GetTick>
 8000b84:	4602      	mov	r2, r0
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	2b64      	cmp	r3, #100	@ 0x64
 8000b8c:	d901      	bls.n	8000b92 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	e2b4      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b92:	4b92      	ldr	r3, [pc, #584]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d0f0      	beq.n	8000b80 <HAL_RCC_OscConfig+0x2a8>
 8000b9e:	e014      	b.n	8000bca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ba0:	f7ff fce4 	bl	800056c <HAL_GetTick>
 8000ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ba6:	e008      	b.n	8000bba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ba8:	f7ff fce0 	bl	800056c <HAL_GetTick>
 8000bac:	4602      	mov	r2, r0
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	2b64      	cmp	r3, #100	@ 0x64
 8000bb4:	d901      	bls.n	8000bba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e2a0      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000bba:	4b88      	ldr	r3, [pc, #544]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d1f0      	bne.n	8000ba8 <HAL_RCC_OscConfig+0x2d0>
 8000bc6:	e000      	b.n	8000bca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f003 0302 	and.w	r3, r3, #2
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d060      	beq.n	8000c98 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000bd6:	69bb      	ldr	r3, [r7, #24]
 8000bd8:	2b04      	cmp	r3, #4
 8000bda:	d005      	beq.n	8000be8 <HAL_RCC_OscConfig+0x310>
 8000bdc:	69bb      	ldr	r3, [r7, #24]
 8000bde:	2b0c      	cmp	r3, #12
 8000be0:	d119      	bne.n	8000c16 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d116      	bne.n	8000c16 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000be8:	4b7c      	ldr	r3, [pc, #496]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d005      	beq.n	8000c00 <HAL_RCC_OscConfig+0x328>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d101      	bne.n	8000c00 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	e27d      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c00:	4b76      	ldr	r3, [pc, #472]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	691b      	ldr	r3, [r3, #16]
 8000c0c:	061b      	lsls	r3, r3, #24
 8000c0e:	4973      	ldr	r1, [pc, #460]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c10:	4313      	orrs	r3, r2
 8000c12:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c14:	e040      	b.n	8000c98 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	68db      	ldr	r3, [r3, #12]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d023      	beq.n	8000c66 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c1e:	4b6f      	ldr	r3, [pc, #444]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a6e      	ldr	r2, [pc, #440]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c2a:	f7ff fc9f 	bl	800056c <HAL_GetTick>
 8000c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c30:	e008      	b.n	8000c44 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c32:	f7ff fc9b 	bl	800056c <HAL_GetTick>
 8000c36:	4602      	mov	r2, r0
 8000c38:	693b      	ldr	r3, [r7, #16]
 8000c3a:	1ad3      	subs	r3, r2, r3
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d901      	bls.n	8000c44 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000c40:	2303      	movs	r3, #3
 8000c42:	e25b      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c44:	4b65      	ldr	r3, [pc, #404]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d0f0      	beq.n	8000c32 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c50:	4b62      	ldr	r3, [pc, #392]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	691b      	ldr	r3, [r3, #16]
 8000c5c:	061b      	lsls	r3, r3, #24
 8000c5e:	495f      	ldr	r1, [pc, #380]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c60:	4313      	orrs	r3, r2
 8000c62:	604b      	str	r3, [r1, #4]
 8000c64:	e018      	b.n	8000c98 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c66:	4b5d      	ldr	r3, [pc, #372]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a5c      	ldr	r2, [pc, #368]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c72:	f7ff fc7b 	bl	800056c <HAL_GetTick>
 8000c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c78:	e008      	b.n	8000c8c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c7a:	f7ff fc77 	bl	800056c <HAL_GetTick>
 8000c7e:	4602      	mov	r2, r0
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	d901      	bls.n	8000c8c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	e237      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c8c:	4b53      	ldr	r3, [pc, #332]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d1f0      	bne.n	8000c7a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f003 0308 	and.w	r3, r3, #8
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d03c      	beq.n	8000d1e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	695b      	ldr	r3, [r3, #20]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d01c      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cac:	4b4b      	ldr	r3, [pc, #300]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000cae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cb2:	4a4a      	ldr	r2, [pc, #296]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000cb4:	f043 0301 	orr.w	r3, r3, #1
 8000cb8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cbc:	f7ff fc56 	bl	800056c <HAL_GetTick>
 8000cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000cc2:	e008      	b.n	8000cd6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cc4:	f7ff fc52 	bl	800056c <HAL_GetTick>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d901      	bls.n	8000cd6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	e212      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000cd6:	4b41      	ldr	r3, [pc, #260]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000cd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cdc:	f003 0302 	and.w	r3, r3, #2
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d0ef      	beq.n	8000cc4 <HAL_RCC_OscConfig+0x3ec>
 8000ce4:	e01b      	b.n	8000d1e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ce6:	4b3d      	ldr	r3, [pc, #244]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cec:	4a3b      	ldr	r2, [pc, #236]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000cee:	f023 0301 	bic.w	r3, r3, #1
 8000cf2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cf6:	f7ff fc39 	bl	800056c <HAL_GetTick>
 8000cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000cfc:	e008      	b.n	8000d10 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cfe:	f7ff fc35 	bl	800056c <HAL_GetTick>
 8000d02:	4602      	mov	r2, r0
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	1ad3      	subs	r3, r2, r3
 8000d08:	2b02      	cmp	r3, #2
 8000d0a:	d901      	bls.n	8000d10 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	e1f5      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000d10:	4b32      	ldr	r3, [pc, #200]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d16:	f003 0302 	and.w	r3, r3, #2
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d1ef      	bne.n	8000cfe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f003 0304 	and.w	r3, r3, #4
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	f000 80a6 	beq.w	8000e78 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000d30:	4b2a      	ldr	r3, [pc, #168]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d10d      	bne.n	8000d58 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d3c:	4b27      	ldr	r3, [pc, #156]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d40:	4a26      	ldr	r2, [pc, #152]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000d42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d46:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d48:	4b24      	ldr	r3, [pc, #144]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d54:	2301      	movs	r3, #1
 8000d56:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d58:	4b21      	ldr	r3, [pc, #132]	@ (8000de0 <HAL_RCC_OscConfig+0x508>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d118      	bne.n	8000d96 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000d64:	4b1e      	ldr	r3, [pc, #120]	@ (8000de0 <HAL_RCC_OscConfig+0x508>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a1d      	ldr	r2, [pc, #116]	@ (8000de0 <HAL_RCC_OscConfig+0x508>)
 8000d6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d70:	f7ff fbfc 	bl	800056c <HAL_GetTick>
 8000d74:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d76:	e008      	b.n	8000d8a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d78:	f7ff fbf8 	bl	800056c <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d901      	bls.n	8000d8a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000d86:	2303      	movs	r3, #3
 8000d88:	e1b8      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d8a:	4b15      	ldr	r3, [pc, #84]	@ (8000de0 <HAL_RCC_OscConfig+0x508>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d0f0      	beq.n	8000d78 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d108      	bne.n	8000db0 <HAL_RCC_OscConfig+0x4d8>
 8000d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000da4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000da6:	f043 0301 	orr.w	r3, r3, #1
 8000daa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000dae:	e029      	b.n	8000e04 <HAL_RCC_OscConfig+0x52c>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	2b05      	cmp	r3, #5
 8000db6:	d115      	bne.n	8000de4 <HAL_RCC_OscConfig+0x50c>
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000dbe:	4a07      	ldr	r2, [pc, #28]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000dc0:	f043 0304 	orr.w	r3, r3, #4
 8000dc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000dc8:	4b04      	ldr	r3, [pc, #16]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000dce:	4a03      	ldr	r2, [pc, #12]	@ (8000ddc <HAL_RCC_OscConfig+0x504>)
 8000dd0:	f043 0301 	orr.w	r3, r3, #1
 8000dd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000dd8:	e014      	b.n	8000e04 <HAL_RCC_OscConfig+0x52c>
 8000dda:	bf00      	nop
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	40007000 	.word	0x40007000
 8000de4:	4b9d      	ldr	r3, [pc, #628]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000dea:	4a9c      	ldr	r2, [pc, #624]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000dec:	f023 0301 	bic.w	r3, r3, #1
 8000df0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000df4:	4b99      	ldr	r3, [pc, #612]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000dfa:	4a98      	ldr	r2, [pc, #608]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000dfc:	f023 0304 	bic.w	r3, r3, #4
 8000e00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d016      	beq.n	8000e3a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e0c:	f7ff fbae 	bl	800056c <HAL_GetTick>
 8000e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000e12:	e00a      	b.n	8000e2a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e14:	f7ff fbaa 	bl	800056c <HAL_GetTick>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d901      	bls.n	8000e2a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000e26:	2303      	movs	r3, #3
 8000e28:	e168      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000e2a:	4b8c      	ldr	r3, [pc, #560]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d0ed      	beq.n	8000e14 <HAL_RCC_OscConfig+0x53c>
 8000e38:	e015      	b.n	8000e66 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e3a:	f7ff fb97 	bl	800056c <HAL_GetTick>
 8000e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e40:	e00a      	b.n	8000e58 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e42:	f7ff fb93 	bl	800056c <HAL_GetTick>
 8000e46:	4602      	mov	r2, r0
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e151      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e58:	4b80      	ldr	r3, [pc, #512]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d1ed      	bne.n	8000e42 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000e66:	7ffb      	ldrb	r3, [r7, #31]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d105      	bne.n	8000e78 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e6c:	4b7b      	ldr	r3, [pc, #492]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e70:	4a7a      	ldr	r2, [pc, #488]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000e72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e76:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f003 0320 	and.w	r3, r3, #32
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d03c      	beq.n	8000efe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d01c      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000e8c:	4b73      	ldr	r3, [pc, #460]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000e8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000e92:	4a72      	ldr	r2, [pc, #456]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000e94:	f043 0301 	orr.w	r3, r3, #1
 8000e98:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e9c:	f7ff fb66 	bl	800056c <HAL_GetTick>
 8000ea0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000ea2:	e008      	b.n	8000eb6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ea4:	f7ff fb62 	bl	800056c <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d901      	bls.n	8000eb6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	e122      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000eb6:	4b69      	ldr	r3, [pc, #420]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000eb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000ebc:	f003 0302 	and.w	r3, r3, #2
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d0ef      	beq.n	8000ea4 <HAL_RCC_OscConfig+0x5cc>
 8000ec4:	e01b      	b.n	8000efe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000ec6:	4b65      	ldr	r3, [pc, #404]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000ec8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000ecc:	4a63      	ldr	r2, [pc, #396]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000ece:	f023 0301 	bic.w	r3, r3, #1
 8000ed2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ed6:	f7ff fb49 	bl	800056c <HAL_GetTick>
 8000eda:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000edc:	e008      	b.n	8000ef0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ede:	f7ff fb45 	bl	800056c <HAL_GetTick>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d901      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8000eec:	2303      	movs	r3, #3
 8000eee:	e105      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000ef0:	4b5a      	ldr	r3, [pc, #360]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000ef2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000ef6:	f003 0302 	and.w	r3, r3, #2
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d1ef      	bne.n	8000ede <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	f000 80f9 	beq.w	80010fa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	f040 80cf 	bne.w	80010b0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000f12:	4b52      	ldr	r3, [pc, #328]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	f003 0203 	and.w	r2, r3, #3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d12c      	bne.n	8000f80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f30:	3b01      	subs	r3, #1
 8000f32:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d123      	bne.n	8000f80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f42:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d11b      	bne.n	8000f80 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f52:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d113      	bne.n	8000f80 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f62:	085b      	lsrs	r3, r3, #1
 8000f64:	3b01      	subs	r3, #1
 8000f66:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d109      	bne.n	8000f80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f76:	085b      	lsrs	r3, r3, #1
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d071      	beq.n	8001064 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	2b0c      	cmp	r3, #12
 8000f84:	d068      	beq.n	8001058 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000f86:	4b35      	ldr	r3, [pc, #212]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d105      	bne.n	8000f9e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8000f92:	4b32      	ldr	r3, [pc, #200]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e0ac      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000fa2:	4b2e      	ldr	r3, [pc, #184]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a2d      	ldr	r2, [pc, #180]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000fa8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000fac:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000fae:	f7ff fadd 	bl	800056c <HAL_GetTick>
 8000fb2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000fb4:	e008      	b.n	8000fc8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fb6:	f7ff fad9 	bl	800056c <HAL_GetTick>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d901      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e099      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000fc8:	4b24      	ldr	r3, [pc, #144]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d1f0      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fd4:	4b21      	ldr	r3, [pc, #132]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8000fd6:	68da      	ldr	r2, [r3, #12]
 8000fd8:	4b21      	ldr	r3, [pc, #132]	@ (8001060 <HAL_RCC_OscConfig+0x788>)
 8000fda:	4013      	ands	r3, r2
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8000fe4:	3a01      	subs	r2, #1
 8000fe6:	0112      	lsls	r2, r2, #4
 8000fe8:	4311      	orrs	r1, r2
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000fee:	0212      	lsls	r2, r2, #8
 8000ff0:	4311      	orrs	r1, r2
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000ff6:	0852      	lsrs	r2, r2, #1
 8000ff8:	3a01      	subs	r2, #1
 8000ffa:	0552      	lsls	r2, r2, #21
 8000ffc:	4311      	orrs	r1, r2
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001002:	0852      	lsrs	r2, r2, #1
 8001004:	3a01      	subs	r2, #1
 8001006:	0652      	lsls	r2, r2, #25
 8001008:	4311      	orrs	r1, r2
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800100e:	06d2      	lsls	r2, r2, #27
 8001010:	430a      	orrs	r2, r1
 8001012:	4912      	ldr	r1, [pc, #72]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8001014:	4313      	orrs	r3, r2
 8001016:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001018:	4b10      	ldr	r3, [pc, #64]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a0f      	ldr	r2, [pc, #60]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 800101e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001022:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001024:	4b0d      	ldr	r3, [pc, #52]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	4a0c      	ldr	r2, [pc, #48]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 800102a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800102e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001030:	f7ff fa9c 	bl	800056c <HAL_GetTick>
 8001034:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001036:	e008      	b.n	800104a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001038:	f7ff fa98 	bl	800056c <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d901      	bls.n	800104a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e058      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800104a:	4b04      	ldr	r3, [pc, #16]	@ (800105c <HAL_RCC_OscConfig+0x784>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d0f0      	beq.n	8001038 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001056:	e050      	b.n	80010fa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001058:	2301      	movs	r3, #1
 800105a:	e04f      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
 800105c:	40021000 	.word	0x40021000
 8001060:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001064:	4b27      	ldr	r3, [pc, #156]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800106c:	2b00      	cmp	r3, #0
 800106e:	d144      	bne.n	80010fa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001070:	4b24      	ldr	r3, [pc, #144]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a23      	ldr	r2, [pc, #140]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 8001076:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800107a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800107c:	4b21      	ldr	r3, [pc, #132]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	4a20      	ldr	r2, [pc, #128]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 8001082:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001086:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001088:	f7ff fa70 	bl	800056c <HAL_GetTick>
 800108c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001090:	f7ff fa6c 	bl	800056c <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b02      	cmp	r3, #2
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e02c      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010a2:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d0f0      	beq.n	8001090 <HAL_RCC_OscConfig+0x7b8>
 80010ae:	e024      	b.n	80010fa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	2b0c      	cmp	r3, #12
 80010b4:	d01f      	beq.n	80010f6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010b6:	4b13      	ldr	r3, [pc, #76]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a12      	ldr	r2, [pc, #72]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 80010bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80010c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010c2:	f7ff fa53 	bl	800056c <HAL_GetTick>
 80010c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010c8:	e008      	b.n	80010dc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ca:	f7ff fa4f 	bl	800056c <HAL_GetTick>
 80010ce:	4602      	mov	r2, r0
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d901      	bls.n	80010dc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80010d8:	2303      	movs	r3, #3
 80010da:	e00f      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010dc:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d1f0      	bne.n	80010ca <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 80010ea:	68da      	ldr	r2, [r3, #12]
 80010ec:	4905      	ldr	r1, [pc, #20]	@ (8001104 <HAL_RCC_OscConfig+0x82c>)
 80010ee:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <HAL_RCC_OscConfig+0x830>)
 80010f0:	4013      	ands	r3, r2
 80010f2:	60cb      	str	r3, [r1, #12]
 80010f4:	e001      	b.n	80010fa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e000      	b.n	80010fc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80010fa:	2300      	movs	r3, #0
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3720      	adds	r7, #32
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40021000 	.word	0x40021000
 8001108:	feeefffc 	.word	0xfeeefffc

0800110c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d101      	bne.n	8001124 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001120:	2301      	movs	r3, #1
 8001122:	e11d      	b.n	8001360 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001124:	4b90      	ldr	r3, [pc, #576]	@ (8001368 <HAL_RCC_ClockConfig+0x25c>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 030f 	and.w	r3, r3, #15
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	d910      	bls.n	8001154 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001132:	4b8d      	ldr	r3, [pc, #564]	@ (8001368 <HAL_RCC_ClockConfig+0x25c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f023 020f 	bic.w	r2, r3, #15
 800113a:	498b      	ldr	r1, [pc, #556]	@ (8001368 <HAL_RCC_ClockConfig+0x25c>)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	4313      	orrs	r3, r2
 8001140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001142:	4b89      	ldr	r3, [pc, #548]	@ (8001368 <HAL_RCC_ClockConfig+0x25c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	429a      	cmp	r2, r3
 800114e:	d001      	beq.n	8001154 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	e105      	b.n	8001360 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d010      	beq.n	8001182 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689a      	ldr	r2, [r3, #8]
 8001164:	4b81      	ldr	r3, [pc, #516]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800116c:	429a      	cmp	r2, r3
 800116e:	d908      	bls.n	8001182 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001170:	4b7e      	ldr	r3, [pc, #504]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	497b      	ldr	r1, [pc, #492]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 800117e:	4313      	orrs	r3, r2
 8001180:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	2b00      	cmp	r3, #0
 800118c:	d079      	beq.n	8001282 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	2b03      	cmp	r3, #3
 8001194:	d11e      	bne.n	80011d4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001196:	4b75      	ldr	r3, [pc, #468]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e0dc      	b.n	8001360 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80011a6:	f000 f9d1 	bl	800154c <RCC_GetSysClockFreqFromPLLSource>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4a70      	ldr	r2, [pc, #448]	@ (8001370 <HAL_RCC_ClockConfig+0x264>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d946      	bls.n	8001240 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80011b2:	4b6e      	ldr	r3, [pc, #440]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d140      	bne.n	8001240 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80011be:	4b6b      	ldr	r3, [pc, #428]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80011c6:	4a69      	ldr	r2, [pc, #420]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 80011c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011cc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80011ce:	2380      	movs	r3, #128	@ 0x80
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	e035      	b.n	8001240 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d107      	bne.n	80011ec <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011dc:	4b63      	ldr	r3, [pc, #396]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d115      	bne.n	8001214 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e0b9      	b.n	8001360 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d107      	bne.n	8001204 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011f4:	4b5d      	ldr	r3, [pc, #372]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0302 	and.w	r3, r3, #2
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d109      	bne.n	8001214 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e0ad      	b.n	8001360 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001204:	4b59      	ldr	r3, [pc, #356]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e0a5      	b.n	8001360 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001214:	f000 f8b4 	bl	8001380 <HAL_RCC_GetSysClockFreq>
 8001218:	4603      	mov	r3, r0
 800121a:	4a55      	ldr	r2, [pc, #340]	@ (8001370 <HAL_RCC_ClockConfig+0x264>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d90f      	bls.n	8001240 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001220:	4b52      	ldr	r3, [pc, #328]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d109      	bne.n	8001240 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800122c:	4b4f      	ldr	r3, [pc, #316]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001234:	4a4d      	ldr	r2, [pc, #308]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001236:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800123a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001240:	4b4a      	ldr	r3, [pc, #296]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	f023 0203 	bic.w	r2, r3, #3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	4947      	ldr	r1, [pc, #284]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 800124e:	4313      	orrs	r3, r2
 8001250:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001252:	f7ff f98b 	bl	800056c <HAL_GetTick>
 8001256:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001258:	e00a      	b.n	8001270 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800125a:	f7ff f987 	bl	800056c <HAL_GetTick>
 800125e:	4602      	mov	r2, r0
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001268:	4293      	cmp	r3, r2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e077      	b.n	8001360 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001270:	4b3e      	ldr	r3, [pc, #248]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	f003 020c 	and.w	r2, r3, #12
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	429a      	cmp	r2, r3
 8001280:	d1eb      	bne.n	800125a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	2b80      	cmp	r3, #128	@ 0x80
 8001286:	d105      	bne.n	8001294 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001288:	4b38      	ldr	r3, [pc, #224]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	4a37      	ldr	r2, [pc, #220]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 800128e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001292:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b00      	cmp	r3, #0
 800129e:	d010      	beq.n	80012c2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	4b31      	ldr	r3, [pc, #196]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d208      	bcs.n	80012c2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012b0:	4b2e      	ldr	r3, [pc, #184]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	492b      	ldr	r1, [pc, #172]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012c2:	4b29      	ldr	r3, [pc, #164]	@ (8001368 <HAL_RCC_ClockConfig+0x25c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	683a      	ldr	r2, [r7, #0]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d210      	bcs.n	80012f2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d0:	4b25      	ldr	r3, [pc, #148]	@ (8001368 <HAL_RCC_ClockConfig+0x25c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f023 020f 	bic.w	r2, r3, #15
 80012d8:	4923      	ldr	r1, [pc, #140]	@ (8001368 <HAL_RCC_ClockConfig+0x25c>)
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	4313      	orrs	r3, r2
 80012de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012e0:	4b21      	ldr	r3, [pc, #132]	@ (8001368 <HAL_RCC_ClockConfig+0x25c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 030f 	and.w	r3, r3, #15
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d001      	beq.n	80012f2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e036      	b.n	8001360 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0304 	and.w	r3, r3, #4
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d008      	beq.n	8001310 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012fe:	4b1b      	ldr	r3, [pc, #108]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	4918      	ldr	r1, [pc, #96]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 800130c:	4313      	orrs	r3, r2
 800130e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0308 	and.w	r3, r3, #8
 8001318:	2b00      	cmp	r3, #0
 800131a:	d009      	beq.n	8001330 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800131c:	4b13      	ldr	r3, [pc, #76]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	691b      	ldr	r3, [r3, #16]
 8001328:	00db      	lsls	r3, r3, #3
 800132a:	4910      	ldr	r1, [pc, #64]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 800132c:	4313      	orrs	r3, r2
 800132e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001330:	f000 f826 	bl	8001380 <HAL_RCC_GetSysClockFreq>
 8001334:	4602      	mov	r2, r0
 8001336:	4b0d      	ldr	r3, [pc, #52]	@ (800136c <HAL_RCC_ClockConfig+0x260>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	091b      	lsrs	r3, r3, #4
 800133c:	f003 030f 	and.w	r3, r3, #15
 8001340:	490c      	ldr	r1, [pc, #48]	@ (8001374 <HAL_RCC_ClockConfig+0x268>)
 8001342:	5ccb      	ldrb	r3, [r1, r3]
 8001344:	f003 031f 	and.w	r3, r3, #31
 8001348:	fa22 f303 	lsr.w	r3, r2, r3
 800134c:	4a0a      	ldr	r2, [pc, #40]	@ (8001378 <HAL_RCC_ClockConfig+0x26c>)
 800134e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001350:	4b0a      	ldr	r3, [pc, #40]	@ (800137c <HAL_RCC_ClockConfig+0x270>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff f8b9 	bl	80004cc <HAL_InitTick>
 800135a:	4603      	mov	r3, r0
 800135c:	73fb      	strb	r3, [r7, #15]

  return status;
 800135e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001360:	4618      	mov	r0, r3
 8001362:	3718      	adds	r7, #24
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40022000 	.word	0x40022000
 800136c:	40021000 	.word	0x40021000
 8001370:	04c4b400 	.word	0x04c4b400
 8001374:	0800171c 	.word	0x0800171c
 8001378:	20000000 	.word	0x20000000
 800137c:	20000004 	.word	0x20000004

08001380 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001380:	b480      	push	{r7}
 8001382:	b089      	sub	sp, #36	@ 0x24
 8001384:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
 800138a:	2300      	movs	r3, #0
 800138c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800138e:	4b3e      	ldr	r3, [pc, #248]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x108>)
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	f003 030c 	and.w	r3, r3, #12
 8001396:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001398:	4b3b      	ldr	r3, [pc, #236]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x108>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	f003 0303 	and.w	r3, r3, #3
 80013a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d005      	beq.n	80013b4 <HAL_RCC_GetSysClockFreq+0x34>
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	2b0c      	cmp	r3, #12
 80013ac:	d121      	bne.n	80013f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d11e      	bne.n	80013f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80013b4:	4b34      	ldr	r3, [pc, #208]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x108>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0308 	and.w	r3, r3, #8
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d107      	bne.n	80013d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80013c0:	4b31      	ldr	r3, [pc, #196]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x108>)
 80013c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013c6:	0a1b      	lsrs	r3, r3, #8
 80013c8:	f003 030f 	and.w	r3, r3, #15
 80013cc:	61fb      	str	r3, [r7, #28]
 80013ce:	e005      	b.n	80013dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80013d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x108>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	091b      	lsrs	r3, r3, #4
 80013d6:	f003 030f 	and.w	r3, r3, #15
 80013da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80013dc:	4a2b      	ldr	r2, [pc, #172]	@ (800148c <HAL_RCC_GetSysClockFreq+0x10c>)
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d10d      	bne.n	8001408 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013f0:	e00a      	b.n	8001408 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	2b04      	cmp	r3, #4
 80013f6:	d102      	bne.n	80013fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80013f8:	4b25      	ldr	r3, [pc, #148]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x110>)
 80013fa:	61bb      	str	r3, [r7, #24]
 80013fc:	e004      	b.n	8001408 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	2b08      	cmp	r3, #8
 8001402:	d101      	bne.n	8001408 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001404:	4b23      	ldr	r3, [pc, #140]	@ (8001494 <HAL_RCC_GetSysClockFreq+0x114>)
 8001406:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	2b0c      	cmp	r3, #12
 800140c:	d134      	bne.n	8001478 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800140e:	4b1e      	ldr	r3, [pc, #120]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x108>)
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	f003 0303 	and.w	r3, r3, #3
 8001416:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	2b02      	cmp	r3, #2
 800141c:	d003      	beq.n	8001426 <HAL_RCC_GetSysClockFreq+0xa6>
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	2b03      	cmp	r3, #3
 8001422:	d003      	beq.n	800142c <HAL_RCC_GetSysClockFreq+0xac>
 8001424:	e005      	b.n	8001432 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001426:	4b1a      	ldr	r3, [pc, #104]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x110>)
 8001428:	617b      	str	r3, [r7, #20]
      break;
 800142a:	e005      	b.n	8001438 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800142c:	4b19      	ldr	r3, [pc, #100]	@ (8001494 <HAL_RCC_GetSysClockFreq+0x114>)
 800142e:	617b      	str	r3, [r7, #20]
      break;
 8001430:	e002      	b.n	8001438 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	617b      	str	r3, [r7, #20]
      break;
 8001436:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001438:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x108>)
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	091b      	lsrs	r3, r3, #4
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	3301      	adds	r3, #1
 8001444:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001446:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x108>)
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	0a1b      	lsrs	r3, r3, #8
 800144c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	fb03 f202 	mul.w	r2, r3, r2
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	fbb2 f3f3 	udiv	r3, r2, r3
 800145c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800145e:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x108>)
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	0e5b      	lsrs	r3, r3, #25
 8001464:	f003 0303 	and.w	r3, r3, #3
 8001468:	3301      	adds	r3, #1
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	fbb2 f3f3 	udiv	r3, r2, r3
 8001476:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001478:	69bb      	ldr	r3, [r7, #24]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3724      	adds	r7, #36	@ 0x24
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40021000 	.word	0x40021000
 800148c:	0800172c 	.word	0x0800172c
 8001490:	00f42400 	.word	0x00f42400
 8001494:	007a1200 	.word	0x007a1200

08001498 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80014a0:	2300      	movs	r3, #0
 80014a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80014a4:	4b27      	ldr	r3, [pc, #156]	@ (8001544 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80014a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d003      	beq.n	80014b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80014b0:	f7ff f94e 	bl	8000750 <HAL_PWREx_GetVoltageRange>
 80014b4:	6178      	str	r0, [r7, #20]
 80014b6:	e014      	b.n	80014e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80014b8:	4b22      	ldr	r3, [pc, #136]	@ (8001544 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80014ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014bc:	4a21      	ldr	r2, [pc, #132]	@ (8001544 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80014be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80014c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001544 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80014c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80014d0:	f7ff f93e 	bl	8000750 <HAL_PWREx_GetVoltageRange>
 80014d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80014d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001544 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80014d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014da:	4a1a      	ldr	r2, [pc, #104]	@ (8001544 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80014dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014e8:	d10b      	bne.n	8001502 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2b80      	cmp	r3, #128	@ 0x80
 80014ee:	d913      	bls.n	8001518 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2ba0      	cmp	r3, #160	@ 0xa0
 80014f4:	d902      	bls.n	80014fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80014f6:	2302      	movs	r3, #2
 80014f8:	613b      	str	r3, [r7, #16]
 80014fa:	e00d      	b.n	8001518 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80014fc:	2301      	movs	r3, #1
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	e00a      	b.n	8001518 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b7f      	cmp	r3, #127	@ 0x7f
 8001506:	d902      	bls.n	800150e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001508:	2302      	movs	r3, #2
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	e004      	b.n	8001518 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2b70      	cmp	r3, #112	@ 0x70
 8001512:	d101      	bne.n	8001518 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001514:	2301      	movs	r3, #1
 8001516:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001518:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f023 020f 	bic.w	r2, r3, #15
 8001520:	4909      	ldr	r1, [pc, #36]	@ (8001548 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	4313      	orrs	r3, r2
 8001526:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001528:	4b07      	ldr	r3, [pc, #28]	@ (8001548 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 030f 	and.w	r3, r3, #15
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	429a      	cmp	r2, r3
 8001534:	d001      	beq.n	800153a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e000      	b.n	800153c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800153a:	2300      	movs	r3, #0
}
 800153c:	4618      	mov	r0, r3
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40021000 	.word	0x40021000
 8001548:	40022000 	.word	0x40022000

0800154c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800154c:	b480      	push	{r7}
 800154e:	b087      	sub	sp, #28
 8001550:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001552:	4b2d      	ldr	r3, [pc, #180]	@ (8001608 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	f003 0303 	and.w	r3, r3, #3
 800155a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b03      	cmp	r3, #3
 8001560:	d00b      	beq.n	800157a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2b03      	cmp	r3, #3
 8001566:	d825      	bhi.n	80015b4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d008      	beq.n	8001580 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b02      	cmp	r3, #2
 8001572:	d11f      	bne.n	80015b4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8001574:	4b25      	ldr	r3, [pc, #148]	@ (800160c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001576:	613b      	str	r3, [r7, #16]
    break;
 8001578:	e01f      	b.n	80015ba <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800157a:	4b25      	ldr	r3, [pc, #148]	@ (8001610 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800157c:	613b      	str	r3, [r7, #16]
    break;
 800157e:	e01c      	b.n	80015ba <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001580:	4b21      	ldr	r3, [pc, #132]	@ (8001608 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0308 	and.w	r3, r3, #8
 8001588:	2b00      	cmp	r3, #0
 800158a:	d107      	bne.n	800159c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800158c:	4b1e      	ldr	r3, [pc, #120]	@ (8001608 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800158e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001592:	0a1b      	lsrs	r3, r3, #8
 8001594:	f003 030f 	and.w	r3, r3, #15
 8001598:	617b      	str	r3, [r7, #20]
 800159a:	e005      	b.n	80015a8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800159c:	4b1a      	ldr	r3, [pc, #104]	@ (8001608 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	091b      	lsrs	r3, r3, #4
 80015a2:	f003 030f 	and.w	r3, r3, #15
 80015a6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80015a8:	4a1a      	ldr	r2, [pc, #104]	@ (8001614 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b0:	613b      	str	r3, [r7, #16]
    break;
 80015b2:	e002      	b.n	80015ba <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	613b      	str	r3, [r7, #16]
    break;
 80015b8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80015ba:	4b13      	ldr	r3, [pc, #76]	@ (8001608 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	091b      	lsrs	r3, r3, #4
 80015c0:	f003 030f 	and.w	r3, r3, #15
 80015c4:	3301      	adds	r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001608 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	0a1b      	lsrs	r3, r3, #8
 80015ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	fb03 f202 	mul.w	r2, r3, r2
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	fbb2 f3f3 	udiv	r3, r2, r3
 80015de:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80015e0:	4b09      	ldr	r3, [pc, #36]	@ (8001608 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	0e5b      	lsrs	r3, r3, #25
 80015e6:	f003 0303 	and.w	r3, r3, #3
 80015ea:	3301      	adds	r3, #1
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80015f8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80015fa:	683b      	ldr	r3, [r7, #0]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	371c      	adds	r7, #28
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	40021000 	.word	0x40021000
 800160c:	00f42400 	.word	0x00f42400
 8001610:	007a1200 	.word	0x007a1200
 8001614:	0800172c 	.word	0x0800172c

08001618 <arm_cos_f32>:
 8001618:	eddf 7a21 	vldr	s15, [pc, #132]	@ 80016a0 <arm_cos_f32+0x88>
 800161c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001620:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8001624:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001628:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800162c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001630:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8001634:	d504      	bpl.n	8001640 <arm_cos_f32+0x28>
 8001636:	ee17 3a90 	vmov	r3, s15
 800163a:	3b01      	subs	r3, #1
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001644:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80016a4 <arm_cos_f32+0x8c>
 8001648:	ee30 0a67 	vsub.f32	s0, s0, s15
 800164c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8001650:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8001654:	ee17 3a90 	vmov	r3, s15
 8001658:	b29b      	uxth	r3, r3
 800165a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800165e:	d21a      	bcs.n	8001696 <arm_cos_f32+0x7e>
 8001660:	ee07 3a90 	vmov	s15, r3
 8001664:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001668:	1c59      	adds	r1, r3, #1
 800166a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800166e:	4a0e      	ldr	r2, [pc, #56]	@ (80016a8 <arm_cos_f32+0x90>)
 8001670:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001674:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001678:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800167c:	ed93 7a00 	vldr	s14, [r3]
 8001680:	edd2 6a00 	vldr	s13, [r2]
 8001684:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001688:	ee20 0a26 	vmul.f32	s0, s0, s13
 800168c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001690:	ee37 0a80 	vadd.f32	s0, s15, s0
 8001694:	4770      	bx	lr
 8001696:	ee30 0a47 	vsub.f32	s0, s0, s14
 800169a:	2101      	movs	r1, #1
 800169c:	2300      	movs	r3, #0
 800169e:	e7e6      	b.n	800166e <arm_cos_f32+0x56>
 80016a0:	3e22f983 	.word	0x3e22f983
 80016a4:	44000000 	.word	0x44000000
 80016a8:	0800175c 	.word	0x0800175c

080016ac <memset>:
 80016ac:	4402      	add	r2, r0
 80016ae:	4603      	mov	r3, r0
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d100      	bne.n	80016b6 <memset+0xa>
 80016b4:	4770      	bx	lr
 80016b6:	f803 1b01 	strb.w	r1, [r3], #1
 80016ba:	e7f9      	b.n	80016b0 <memset+0x4>

080016bc <__libc_init_array>:
 80016bc:	b570      	push	{r4, r5, r6, lr}
 80016be:	4d0d      	ldr	r5, [pc, #52]	@ (80016f4 <__libc_init_array+0x38>)
 80016c0:	4c0d      	ldr	r4, [pc, #52]	@ (80016f8 <__libc_init_array+0x3c>)
 80016c2:	1b64      	subs	r4, r4, r5
 80016c4:	10a4      	asrs	r4, r4, #2
 80016c6:	2600      	movs	r6, #0
 80016c8:	42a6      	cmp	r6, r4
 80016ca:	d109      	bne.n	80016e0 <__libc_init_array+0x24>
 80016cc:	4d0b      	ldr	r5, [pc, #44]	@ (80016fc <__libc_init_array+0x40>)
 80016ce:	4c0c      	ldr	r4, [pc, #48]	@ (8001700 <__libc_init_array+0x44>)
 80016d0:	f000 f818 	bl	8001704 <_init>
 80016d4:	1b64      	subs	r4, r4, r5
 80016d6:	10a4      	asrs	r4, r4, #2
 80016d8:	2600      	movs	r6, #0
 80016da:	42a6      	cmp	r6, r4
 80016dc:	d105      	bne.n	80016ea <__libc_init_array+0x2e>
 80016de:	bd70      	pop	{r4, r5, r6, pc}
 80016e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80016e4:	4798      	blx	r3
 80016e6:	3601      	adds	r6, #1
 80016e8:	e7ee      	b.n	80016c8 <__libc_init_array+0xc>
 80016ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80016ee:	4798      	blx	r3
 80016f0:	3601      	adds	r6, #1
 80016f2:	e7f2      	b.n	80016da <__libc_init_array+0x1e>
 80016f4:	08001f60 	.word	0x08001f60
 80016f8:	08001f60 	.word	0x08001f60
 80016fc:	08001f60 	.word	0x08001f60
 8001700:	08001f64 	.word	0x08001f64

08001704 <_init>:
 8001704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001706:	bf00      	nop
 8001708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800170a:	bc08      	pop	{r3}
 800170c:	469e      	mov	lr, r3
 800170e:	4770      	bx	lr

08001710 <_fini>:
 8001710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001712:	bf00      	nop
 8001714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001716:	bc08      	pop	{r3}
 8001718:	469e      	mov	lr, r3
 800171a:	4770      	bx	lr
