<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='32' type='4'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='49' c='_ZN4llvm6ARM_AM14getShiftOpcStrENS0_8ShiftOpcE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='60' c='_ZN4llvm6ARM_AM19getShiftOpcEncodingENS0_8ShiftOpcE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSelectionDAGInfo.h' l='29' u='r' c='_ZN4llvm6ARM_AML18getShiftOpcForNodeEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3581' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser21tryParseShiftRegisterERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3629' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser21tryParseShiftRegisterERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='5426' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser22parseMemRegOffsetShiftERN4llvm6ARM_AM8ShiftOpcERj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='5455' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser22parseMemRegOffsetShiftERN4llvm6ARM_AM8ShiftOpcERj'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1274' u='r' c='_ZL21DecodeSORegImmOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1278' u='r' c='_ZL21DecodeSORegImmOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1313' u='r' c='_ZL21DecodeSORegRegOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1712' u='r' c='_ZL29DecodeAddrMode2IdxInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1751' u='r' c='_ZL21DecodeSORegMemOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1755' u='r' c='_ZL21DecodeSORegMemOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp' l='58' u='r' c='_ZL16printRegImmShiftRN4llvm11raw_ostreamENS_6ARM_AM8ShiftOpcEjb'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='233' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='1393' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='1438' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='1542' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
