// Seed: 1776845773
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  input wire id_46;
  output wire id_45;
  output wire id_44;
  inout wire id_43;
  inout wire id_42;
  input wire id_41;
  output wire id_40;
  inout wire id_39;
  output wire id_38;
  input wire id_37;
  output wire id_36;
  output wire id_35;
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_47;
  wor  id_48;
  always @(posedge ~id_48 or posedge id_9) id_18 = 1;
  wire id_49;
  assign id_8 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input wire id_4
    , id_14,
    input tri id_5,
    output wire id_6,
    input wire id_7,
    output wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output uwire id_11,
    output tri1 id_12
);
  wire id_15;
  wire id_16;
  assign id_11 = id_14;
  module_0(
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_15,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16
  );
endmodule
