# Digital logic design project
## Introduction
[Here](https://github.com/nn65/vhdl-RL-project/blob/main/deliveries/specs.pdf) you can find all the specifications about the project. [Here](https://github.com/nn65/vhdl-RL-project/blob/main/deliveries/report.pdf) the full report of the project.

Final Score: 30/30 cum laude.

## Requirements
The purpose of this project is the realization of a Vivado RTL implementation of a pointer.

## Tools used
* Vivado



