interfaces:
    required:
        power: {vccd1: 1, vssd1: 1}
        clock: {wb_clk_i: 1}
        active: {active: 1}

    optional:
        gpio:       {io_in: 38, io_out: 38, io_oeb: 38}
        la1:        {la1_data_in: 32, la1_data_out: 32, la1_oenb: 32}
        la2:        {la2_data_in: 32, la2_data_out: 32, la2_oenb: 32}
        la3:        {la3_data_in: 32, la3_data_out: 32, la3_oenb: 32}
        irq:        {user_irq: 3}
        clk2 :      {user_clock2: 1}
        wishbone:   {wb_rst_i: 1, wbs_stb_i: 1, wbs_cyc_i: 1, wbs_we_i: 1, wbs_sel_i: 4, wbs_dat_i: 32, wbs_adr_i: 32, wbs_ack_o: 1, wbs_dat_o: 32}
        openram:    {rambus_wb_clk_o: 1, rambus_wb_rst_o: 1, rambus_wb_stb_o: 1, rambus_wb_cyc_o: 1,  rambus_wb_we_o: 1, rambus_wb_sel_o: 4, rambus_wb_dat_o: 32, rambus_wb_adr_o: 10, rambus_wb_ack_i: 1, rambus_wb_dat_i: 32}

openram_support:
    wb_uprj_bus:    {
                        wbs_stb_i   : wbs_uprj_stb_i,
                        wbs_cyc_i   : wbs_uprj_cyc_i,
                        wbs_we_i    : wbs_uprj_we_i,
                        wbs_sel_i   : wbs_uprj_sel_i,
                        wbs_dat_i   : wbs_uprj_dat_i,
                        wbs_adr_i   : wbs_uprj_adr_i,
                        wbs_ack_o   : wbs_uprj_ack_o,
                        wbs_dat_o   : wbs_uprj_dat_o,
                    }
    projects:

        wb_bridge:
            repo:   'https://github.com/embelon/wb_bridge'
            commit: '952bb1baa91e9a3fbe9a1a1703b451f370b78671'

        wb_openram_wrapper:
            repo:   'https://github.com/embelon/wb_openram_wrapper'
            commit: 'b6aa8817fceb8622548e522a1262c737886f2624'

        openram:
            repo:   'https://github.com/mattvenn/openram_z2a'
            commit: '50fcbcf8c06ed2fb20e04e0fd913e7dff3b1b137'

projects:
    function_generator:
        repo:   'https://github.com/mattvenn/wrapped_function_generator'
        commit: '0d95d94d816685ab9eea70fbbfb2425a8b91c27e'
    spell:
        repo:   'https://github.com/wokwi/wrapped_spell'
        commit: 'f9c8517ab579fa8f0e76af7b6c7016c4c5181c50'
    ppm_coder:
        repo:   'https://github.com/mattvenn/wrapped_ppm_coder'
        commit: 'bbcb465d5d149a501b1cc67cfe4b344383a15a7e'
    ppm_decoder:
        repo:   'https://github.com/mattvenn/wrapped_ppm_decoder'
        commit: '8d21fed5cbce7c04cdc739226e6ea9167774f7c7'

configuration:
    project_directory: "/home/matt/work/asic-workshop/shuttle3-mpw-3/openlane/designs/"
    macro_snap: 0.23 # half of met2 pin/track space
    user_area_width: 2920
    user_area_height: 3520
    gds:
        # https://skywater-pdk.readthedocs.io/en/latest/rules/layers.html?highlight=72#gds-layers-information
        metal5_id:  72 
        layers: [ 'li', 'met1', 'met2', 'met3', 'met4', 'met5']

caravel:
    root:           /home/matt/work/asic-workshop/shuttle4/zero_to_asic_mpw4
    gl_dir:         /home/matt/work/asic-workshop/shuttle4/zero_to_asic_mpw4/verilog/gl
    test_dir:       /home/matt/work/asic-workshop/shuttle4/zero_to_asic_mpw4/verilog/dv
    rtl_dir:        /home/matt/work/asic-workshop/shuttle4/zero_to_asic_mpw4/verilog/rtl/
    config:         config.tcl

env: # used for simulation
    GCC_PATH:       /opt/riscv64-unknown-elf-gcc-8.3.0-2020.04.1-x86_64-linux-ubuntu14/bin/
    GCC_PREFIX:     riscv64-unknown-elf
    PDK_PATH:       /home/matt/work/asic-workshop/shuttle4/pdk/sky130A

lvs:
    PDK_PATH:       /home/matt/work/asic-workshop/shuttle3-mpw-3/pdk/sky130A 
    PDK_ROOT:       /home/matt/work/asic-workshop/shuttle3-mpw-3/pdk/
    OPENLANE:       /home/matt/work/asic-workshop/shuttle3-mpw-3/openlane    # only used to find the count_lvs.py script


docs:
    pic_dir:        pics
    index:          index.md
    px_per_um:      0.53 # for the image markup
    macro_border:   25 # px
