/*
    This file was generated automatically by Alchitry Labs 2.0.34-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module alchitry_top (
        input wire clk,
        input wire rst_n,
        output reg [7:0] led,
        input wire usb_rx,
        output reg usb_tx
    );
    logic rst;
    localparam _MP_STAGES_841661020 = 3'h4;
    logic M_reset_cond_in;
    logic M_reset_cond_out;
    
    reset_conditioner #(
        .STAGES(_MP_STAGES_841661020)
    ) reset_cond (
        .clk(clk),
        .in(M_reset_cond_in),
        .out(M_reset_cond_out)
    );
    
    
    logic [7:0] D_data_d, D_data_q = 0;
    localparam _MP_CLK_FREQ_490444585 = 27'h5f5e100;
    localparam _MP_BAUD_490444585 = 14'h2580;
    logic M_rx_rx;
    logic [7:0] M_rx_data;
    logic M_rx_new_data;
    
    uart_rx #(
        .CLK_FREQ(_MP_CLK_FREQ_490444585),
        .BAUD(_MP_BAUD_490444585)
    ) rx (
        .clk(clk),
        .rst(rst),
        .rx(M_rx_rx),
        .data(M_rx_data),
        .new_data(M_rx_new_data)
    );
    
    
    localparam _MP_CLK_FREQ_911622506 = 27'h5f5e100;
    localparam _MP_BAUD_911622506 = 14'h2580;
    logic M_tx_tx;
    logic M_tx_block;
    logic M_tx_busy;
    logic [7:0] M_tx_data;
    logic M_tx_new_data;
    
    uart_tx #(
        .CLK_FREQ(_MP_CLK_FREQ_911622506),
        .BAUD(_MP_BAUD_911622506)
    ) tx (
        .clk(clk),
        .rst(rst),
        .tx(M_tx_tx),
        .block(M_tx_block),
        .busy(M_tx_busy),
        .data(M_tx_data),
        .new_data(M_tx_new_data)
    );
    
    
    always @* begin
        D_data_d = D_data_q;
        
        M_reset_cond_in = ~rst_n;
        rst = M_reset_cond_out;
        led = 8'h0;
        M_rx_rx = usb_rx;
        usb_tx = M_tx_tx;
        M_tx_new_data = M_rx_new_data;
        M_tx_data = 8'h4f;
        M_tx_block = 1'h0;
        if (M_rx_new_data) begin
            D_data_d = M_rx_data;
        end
        led = D_data_q;
    end
    
    
    always @(posedge (clk)) begin
        D_data_q <= D_data_d;
        
    end
endmodule