v 20110115 2
C 43700 38400 1 0 0 at90usb1286.sym
{
T 44000 52000 5 10 0 0 0 0 1
device=AT90USB1286
T 44000 52200 5 10 0 0 0 0 1
footprint=TQFP64_14
T 44000 54000 5 10 0 0 0 0 1
symversion=1.0
T 47400 48850 5 10 1 1 0 6 1
refdes=U1
}
C 29500 33200 0 0 0 title-A1.sym
C 37100 35000 1 0 0 usb_mini_micro.sym
{
T 37800 36800 5 10 1 1 0 6 1
refdes=USB1
T 37100 38300 5 10 0 0 0 0 1
footprint=MINI_USB_AB_MOLEX
}
C 39100 36000 1 0 0 resistor-1.sym
{
T 39400 36400 5 10 0 0 0 0 1
device=RESISTOR
T 39900 35900 5 10 1 1 0 0 1
refdes=R1
T 40300 35900 5 10 1 1 0 0 1
value=22Ω ±5%
T 39100 36000 5 10 0 0 0 0 1
footprint=0805
}
C 39100 35700 1 0 0 resistor-1.sym
{
T 39400 36100 5 10 0 0 0 0 1
device=RESISTOR
T 39900 35600 5 10 1 1 0 0 1
refdes=R2
T 40300 35600 5 10 1 1 0 0 1
value=22Ω ±5%
T 39100 35700 5 10 0 0 0 0 1
footprint=0805
}
N 38200 35800 39100 35800 4
N 38200 36100 39100 36100 4
C 50500 39500 1 270 0 capacitor-1.sym
{
T 51200 39300 5 10 0 0 270 0 1
device=CAPACITOR
T 51000 39200 5 10 1 1 0 0 1
refdes=C12
T 51400 39300 5 10 0 0 270 0 1
symversion=0.1
T 51000 39000 5 10 1 1 0 0 1
value=0.1uF
T 50500 39500 5 10 0 0 0 0 1
footprint=0805
}
C 50600 38000 1 0 0 gnd-1.sym
N 50700 38300 50700 38600 4
N 47700 40400 50900 40400 4
N 50700 39500 50700 40400 4
C 42400 41200 1 90 1 resistor-1.sym
{
T 42000 40900 5 10 0 0 270 2 1
device=RESISTOR
T 42100 40900 5 10 1 1 0 6 1
refdes=R6
T 42100 40700 5 10 1 1 0 6 1
value=1K
T 42400 41200 5 10 0 0 0 6 1
footprint=0805
}
N 42300 41200 42300 47000 4
C 42200 40000 1 0 0 gnd-1.sym
C 42400 51000 1 0 0 vcc-1.sym
C 42500 49600 1 0 0 gnd-1.sym
C 42400 50900 1 270 0 capacitor-1.sym
{
T 43100 50700 5 10 0 0 270 0 1
device=CAPACITOR
T 42900 50600 5 10 1 1 0 0 1
refdes=C3
T 43300 50700 5 10 0 0 270 0 1
symversion=0.1
T 42900 50400 5 10 1 1 0 0 1
value=0.1uF
T 42400 50900 5 10 0 0 0 0 1
footprint=0805
}
N 42600 49900 42600 50000 4
N 42600 51000 42600 50900 4
C 41300 51000 1 0 0 vcc-1.sym
C 41400 49600 1 0 0 gnd-1.sym
C 41300 50900 1 270 0 capacitor-1.sym
{
T 42000 50700 5 10 0 0 270 0 1
device=CAPACITOR
T 41800 50600 5 10 1 1 0 0 1
refdes=C2
T 42200 50700 5 10 0 0 270 0 1
symversion=0.1
T 41800 50400 5 10 1 1 0 0 1
value=1uF
T 41300 50900 5 10 0 0 0 0 1
footprint=0805
}
N 41500 49900 41500 50000 4
N 41500 51000 41500 50900 4
C 43600 51000 1 0 0 vcc-1.sym
C 43700 49600 1 0 0 gnd-1.sym
C 43600 50900 1 270 0 capacitor-1.sym
{
T 44300 50700 5 10 0 0 270 0 1
device=CAPACITOR
T 44100 50600 5 10 1 1 0 0 1
refdes=C4
T 44500 50700 5 10 0 0 270 0 1
symversion=0.1
T 44100 50400 5 10 1 1 0 0 1
value=0.1uF
T 43600 50900 5 10 0 0 0 0 1
footprint=0805
}
N 43800 49900 43800 50000 4
N 43800 51000 43800 50900 4
C 44800 51000 1 0 0 vcc-1.sym
C 44900 49600 1 0 0 gnd-1.sym
C 44800 50900 1 270 0 capacitor-1.sym
{
T 45500 50700 5 10 0 0 270 0 1
device=CAPACITOR
T 45300 50600 5 10 1 1 0 0 1
refdes=C5
T 45700 50700 5 10 0 0 270 0 1
symversion=0.1
T 45300 50400 5 10 1 1 0 0 1
value=0.1uF
T 44800 50900 5 10 0 0 0 0 1
footprint=0805
}
N 45000 49900 45000 50000 4
N 45000 51000 45000 50900 4
C 47800 51400 1 0 1 vcc-1.sym
C 47700 49400 1 0 1 gnd-1.sym
N 47700 40000 52500 40000 4
C 51700 38000 1 0 0 gnd-1.sym
N 51800 38300 51800 38500 4
C 48100 39300 1 270 0 crystal-1.sym
{
T 48600 39100 5 10 0 0 270 0 1
device=CRYSTAL
T 48400 39100 5 10 1 1 0 0 1
refdes=U2
T 48800 39100 5 10 0 0 270 0 1
symversion=0.1
T 48400 38900 5 10 1 1 0 0 1
value=16MHz
T 48100 39300 5 10 0 0 0 0 1
footprint=HC49
}
C 48600 38400 1 0 0 capacitor-1.sym
{
T 48800 39100 5 10 0 0 0 0 1
device=CAPACITOR
T 49200 38700 5 10 1 1 0 0 1
refdes=C13
T 48800 39300 5 10 0 0 0 0 1
symversion=0.1
T 49200 38400 5 10 1 1 0 0 1
value=~22pF
T 48600 38400 5 10 0 0 0 0 1
footprint=ACY200
}
C 48600 39100 1 0 0 capacitor-1.sym
{
T 48800 39800 5 10 0 0 0 0 1
device=CAPACITOR
T 49200 39400 5 10 1 1 0 0 1
refdes=C11
T 48800 40000 5 10 0 0 0 0 1
symversion=0.1
T 49200 39100 5 10 1 1 0 0 1
value=~22pF
T 48600 39100 5 10 0 0 0 0 1
footprint=ACY200
}
C 49800 38000 1 0 0 gnd-1.sym
N 49900 38300 49900 39300 4
N 48600 39300 47700 39300 4
N 47700 38600 48600 38600 4
N 49900 39300 49500 39300 4
N 49500 38600 49900 38600 4
C 43400 38300 1 90 1 capacitor-1.sym
{
T 42700 38100 5 10 0 0 270 2 1
device=CAPACITOR
T 43100 38200 5 10 1 1 0 6 1
refdes=C14
T 42500 38100 5 10 0 0 270 2 1
symversion=0.1
T 43100 38000 5 10 1 1 0 6 1
value=1uF
T 43400 38300 5 10 0 0 0 6 1
footprint=0805
}
C 43000 40300 1 0 0 3.3V-plus-1.sym
C 43100 36800 1 0 0 gnd-1.sym
N 43200 37100 43200 37400 4
N 43200 38300 43200 40300 4
N 43200 40100 43700 40100 4
T 44800 40300 9 6 1 0 0 0 3
There is no need to connect UVcc
to 5V power supply as it is just an
internal 3.3V regulator.
C 38700 34000 1 0 0 gnd-1.sym
N 38800 35400 38800 36700 4
N 38800 34300 38800 34500 4
N 38200 35500 41300 35500 4
N 41700 34700 41700 42200 4
N 41700 42200 43700 42200 4
C 38900 41700 1 180 1 crystal-1.sym
{
T 39100 41200 5 10 0 0 0 2 1
device=CRYSTAL
T 39500 41700 5 10 1 1 0 0 1
refdes=U3
T 39100 41000 5 10 0 0 0 2 1
symversion=0.1
T 39900 41700 5 10 1 1 0 0 1
value=~32kHz
T 38900 41700 5 10 0 0 0 0 1
footprint=HC49
}
C 39100 41300 1 90 1 capacitor-1.sym
{
T 38400 41100 5 10 0 0 90 6 1
device=CAPACITOR
T 39000 41200 5 10 1 1 0 0 1
refdes=C9
T 38200 41100 5 10 0 0 90 6 1
symversion=0.1
T 39000 41000 5 10 1 1 0 0 1
value=~22pF
T 39100 41300 5 10 0 0 0 0 1
footprint=ACY200
}
C 39400 40000 1 0 1 gnd-1.sym
C 39800 41300 1 90 1 capacitor-1.sym
{
T 39100 41100 5 10 0 0 90 6 1
device=CAPACITOR
T 39700 41200 5 10 1 1 0 0 1
refdes=C10
T 38900 41100 5 10 0 0 90 6 1
symversion=0.1
T 39700 41000 5 10 1 1 0 0 1
value=~22pF
T 39800 41300 5 10 0 0 0 0 1
footprint=ACY200
}
N 38900 41300 38900 41900 4
N 39600 41600 39600 41300 4
N 38900 40400 38900 40300 4
N 38900 40300 39600 40300 4
N 39600 40300 39600 40400 4
N 39600 41600 43700 41600 4
N 38900 41900 43700 41900 4
C 46000 49600 1 0 0 header6-2-isp-2.sym
{
T 46100 51600 5 10 0 0 0 0 1
footprint=HEADER6_2_SLOT
T 46100 51400 5 10 1 1 0 0 1
refdes=ISP1
T 46100 52400 5 10 0 0 0 0 1
device=header6
}
N 47600 51400 47600 51000 4
N 47600 51000 47400 51000 4
N 47400 49800 47600 49800 4
N 47600 49800 47600 49700 4
N 47400 50700 48200 50700 4
N 48200 48200 48200 50700 4
N 47400 50400 47900 50400 4
N 47900 47900 47900 50400 4
N 47400 51300 48500 51300 4
N 48500 51300 48500 47600 4
N 51800 40000 51800 39700 4
C 53200 54500 1 0 0 dual-opamp-1.sym
{
T 53400 56800 5 10 0 0 0 0 1
device=DUAL_OPAMP
T 53400 55400 5 10 1 1 0 0 1
refdes=U4
T 53400 56400 5 10 0 0 0 0 1
footprint=SO8
T 53400 57000 5 10 0 0 0 0 1
symversion=0.2
T 53200 54500 5 10 0 0 0 0 1
slot=2
}
C 51600 55600 1 270 0 resistor-1.sym
{
T 52000 55300 5 10 0 0 270 0 1
device=RESISTOR
T 51900 55300 5 10 1 1 0 0 1
refdes=R3
T 51900 55100 5 10 1 1 0 0 1
value=10K
T 51600 55600 5 10 0 0 0 0 1
footprint=0805
}
C 52500 55800 1 0 0 3.3V-plus-1.sym
C 51500 55800 1 0 0 generic-power.sym
{
T 51700 56050 5 10 1 1 0 3 1
net=Vin:1
}
C 51600 54700 1 270 0 resistor-1.sym
{
T 52000 54400 5 10 0 0 270 0 1
device=RESISTOR
T 51900 54400 5 10 1 1 0 0 1
refdes=R4
T 51900 54200 5 10 1 1 0 0 1
value=10K
T 51600 54700 5 10 0 0 0 0 1
footprint=0805
}
C 53100 53300 1 0 0 gnd-1.sym
N 53700 53700 53700 54500 4
N 53700 55600 53700 55300 4
N 51700 54700 53200 54700 4
N 52700 55800 52700 55100 4
N 52700 55100 53200 55100 4
C 38600 36700 1 0 0 generic-power.sym
{
T 38800 36950 5 10 1 1 0 3 1
net=VBus:1
}
C 56400 52600 1 0 0 generic-power.sym
{
T 56600 52850 5 10 1 1 0 3 1
net=VBus:1
}
C 57800 52600 1 0 0 5V-plus-1.sym
N 58000 52600 58000 52400 4
N 58000 52400 57800 52400 4
N 52700 55600 53700 55600 4
N 56600 52400 56600 52600 4
N 51700 55800 51700 55600 4
N 54400 54900 54200 54900 4
C 52500 54700 1 270 0 capacitor-1.sym
{
T 53200 54500 5 10 0 0 270 0 1
device=CAPACITOR
T 52800 54400 5 10 1 1 0 0 1
refdes=C1
T 53400 54500 5 10 0 0 270 0 1
symversion=0.1
T 52800 54000 5 10 1 1 0 0 1
value=0.1uF
T 52500 54700 5 10 0 0 0 0 1
footprint=0805
}
N 51700 53700 51700 53800 4
N 51700 53700 53700 53700 4
N 52700 53700 52700 53800 4
C 58600 55600 1 0 0 generic-power.sym
{
T 58800 55850 5 10 1 1 0 3 1
net=Vin:1
}
C 61400 54600 1 0 0 5V-plus-1.sym
C 60400 53100 1 0 0 gnd-1.sym
N 58800 54400 59700 54400 4
N 61300 54400 61600 54400 4
N 61600 54400 61600 54600 4
N 60500 53800 60500 53400 4
N 59500 53400 61600 53400 4
N 59500 53400 59500 53500 4
C 59300 54400 1 270 0 capacitor-2.sym
{
T 60000 54200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 59200 54100 5 10 1 1 0 6 1
refdes=C6
T 60200 54200 5 10 0 0 270 0 1
symversion=0.1
T 59200 53900 5 10 1 1 0 6 1
value=10uF
T 59300 54400 5 10 0 0 0 0 1
footprint=0805
}
C 61400 54400 1 270 0 capacitor-2.sym
{
T 62100 54200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 61900 54100 5 10 1 1 0 0 1
refdes=C7
T 62300 54200 5 10 0 0 270 0 1
symversion=0.1
T 61900 53900 5 10 1 1 0 0 1
value=10uF
T 61400 54400 5 10 0 0 0 0 1
footprint=0805
}
C 38600 35400 1 270 0 capacitor-2.sym
{
T 39300 35200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 39100 35100 5 10 1 1 0 0 1
refdes=C15
T 39500 35200 5 10 0 0 270 0 1
symversion=0.1
T 39100 34900 5 10 1 1 0 0 1
value=10uF
T 38600 35400 5 10 0 0 0 0 1
footprint=0805
}
C 59300 45300 1 180 1 jumper-3.sym
{
T 59300 43500 5 8 0 0 180 6 1
device=JUMPER-3
T 59400 44800 5 10 1 1 180 6 1
refdes=J1
T 59300 43300 5 10 0 0 180 6 1
footprint=JUMPER3
}
C 59200 46000 1 0 0 5V-plus-1.sym
C 60000 46000 1 0 0 3.3V-plus-1.sym
C 59600 46000 1 0 0 vcc-1.sym
N 59800 46000 59800 45300 4
N 60200 46000 60200 45300 4
N 59400 46000 59400 45300 4
C 60700 45900 1 270 0 led-1.sym
{
T 61300 45100 5 10 0 0 270 0 1
device=LED
T 61200 45700 5 10 1 1 0 0 1
refdes=LED2
T 61500 45100 5 10 0 0 270 0 1
symversion=0.1
T 61200 45500 5 10 1 1 0 0 1
value=yellow
T 61200 45300 5 10 0 0 0 0 1
footprint=LED3
}
C 60800 43800 1 0 0 gnd-1.sym
C 60800 45000 1 270 0 resistor-1.sym
{
T 61200 44700 5 10 0 0 270 0 1
device=RESISTOR
T 61100 44700 5 10 1 1 0 0 1
refdes=R8
T 60800 45000 5 10 0 0 0 0 1
footprint=ACY100
}
C 51800 39700 1 270 0 Schurter_LSH1301xx-2.sym
{
T 52100 39300 5 10 1 1 0 0 1
refdes=S1
T 53800 39400 5 10 0 0 270 0 1
device=LSH1301xx
T 53600 39400 5 10 0 0 270 0 1
footprint=Schurter_LSH1301xx-2
}
C 52300 40300 1 0 1 input-2.sym
{
T 51700 40350 5 8 0 1 0 6 1
net=AREF:1
T 51700 41000 5 10 0 0 0 6 1
device=none
T 51200 40400 5 10 1 1 0 1 1
value=AREF
}
C 56800 51800 1 270 1 mosfet-p-sot23.sym
{
T 57900 51800 5 10 0 0 270 6 1
device=PNP_TRANSISTOR
T 57200 52700 5 10 1 1 0 6 1
refdes=Q1
T 58100 51800 5 10 0 0 270 6 1
footprint=SOT23
}
C 58700 48200 1 0 0 regulator_sot23-5.sym
{
T 60000 49450 5 10 1 1 0 6 1
refdes=U6
T 59000 50100 5 10 0 0 0 0 1
footprint=SOT23-5
T 59000 49700 5 10 1 0 0 0 1
model=SC189ZSKCT-ND
}
C 56200 49000 1 0 0 input-2.sym
{
T 56800 49050 5 8 1 1 0 0 1
net=3Vin:1
T 56800 49700 5 10 0 0 0 0 1
device=none
T 56700 49100 5 10 0 1 0 7 1
value=INPUT
}
N 57600 49100 58700 49100 4
C 61500 49300 1 0 0 3.3V-plus-1.sym
C 60400 49100 1 0 0 coil-1.sym
{
T 60600 49500 5 10 0 0 0 0 1
device=COIL
T 60600 49300 5 10 1 1 0 0 1
refdes=L1
T 60600 49700 5 10 0 0 0 0 1
symversion=0.1
T 61000 49300 5 10 1 1 0 0 1
value=1uH
T 60400 49100 5 10 0 0 0 0 1
footprint=0805
}
N 60400 49100 60300 49100 4
C 61500 48800 1 270 0 capacitor-2.sym
{
T 62200 48600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 62000 48500 5 10 1 1 0 0 1
refdes=C16
T 62400 48600 5 10 0 0 270 0 1
symversion=0.1
T 62000 48300 5 10 1 1 0 0 1
value=22uF
T 61500 48800 5 10 0 0 0 0 1
footprint=0805
}
N 61400 49100 61700 49100 4
N 61700 48800 61700 49300 4
N 61700 48800 60300 48800 4
C 61600 47600 1 0 0 gnd-1.sym
C 59400 47900 1 0 0 gnd-1.sym
C 57600 49100 1 270 0 capacitor-2.sym
{
T 58300 48900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 58100 48800 5 10 1 1 0 0 1
refdes=C8
T 58500 48900 5 10 0 0 270 0 1
symversion=0.1
T 58100 48600 5 10 1 1 0 0 1
value=10uF
T 57600 49100 5 10 0 0 0 0 1
footprint=0805
}
C 57700 47900 1 0 0 gnd-1.sym
N 58700 48800 58600 48800 4
N 58600 48800 58600 49100 4
C 59700 53800 1 0 0 regulator_dpak.sym
{
T 61000 54750 5 10 1 1 0 6 1
refdes=U5
T 60000 55300 5 10 0 0 0 0 1
footprint=DPAK
}
N 61600 53400 61600 53500 4
C 58200 54500 1 0 0 mosfet-p-sot23.sym
{
T 58200 55600 5 10 0 0 0 0 1
device=PNP_TRANSISTOR
T 59100 55100 5 10 1 1 180 8 1
refdes=Q2
T 58200 55800 5 10 0 0 0 0 1
footprint=SOT23
}
C 57100 54200 1 0 0 mosfet-n-sot23.sym
{
T 57100 55300 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 58000 54700 5 10 1 1 0 0 1
refdes=Q3
T 57100 55500 5 10 0 0 0 0 1
footprint=SOT23
}
C 56500 55100 1 0 0 resistor-1.sym
{
T 56800 55500 5 10 0 0 0 0 1
device=RESISTOR
T 56700 55400 5 10 1 1 0 0 1
refdes=R5
T 57100 55400 5 10 1 1 0 0 1
value=100k
T 56500 55100 5 10 0 0 0 0 1
footprint=0805
}
N 57400 55200 58200 55200 4
N 58800 55600 58800 55500 4
C 57600 53900 1 0 0 gnd-1.sym
C 54400 54800 1 0 0 output-2.sym
{
T 54650 54850 5 8 1 1 0 0 1
net=VinOK:1
T 54600 55500 5 10 0 0 0 0 1
device=none
T 55300 54900 5 10 0 1 0 1 1
value=OUTPUT
}
N 53200 53600 53200 53700 4
C 55500 54400 1 0 0 input-2.sym
{
T 56100 54450 5 8 1 1 0 0 1
net=VinOK:1
T 56100 55100 5 10 0 0 0 0 1
device=none
T 56000 54500 5 10 0 1 0 7 1
value=INPUT
}
C 55500 51500 1 0 0 input-2.sym
{
T 56100 51550 5 8 1 1 0 0 1
net=VinOK:1
T 56100 52200 5 10 0 0 0 0 1
device=none
T 56000 51600 5 10 0 1 0 7 1
value=INPUT
}
N 57500 51800 57500 51600 4
N 57500 51600 56900 51600 4
N 56900 54500 57100 54500 4
C 56100 55400 1 0 0 3.3V-plus-1.sym
N 56300 55400 56300 55200 4
N 56300 55200 56500 55200 4
N 58800 54400 58800 54500 4
T 59700 55200 9 10 1 0 0 0 1
5V from Vin
T 56400 53300 9 10 1 0 0 0 1
5V not from VBus if Vin
C 58400 45900 1 270 0 led-1.sym
{
T 59000 45100 5 10 0 0 270 0 1
device=LED
T 58300 45700 5 10 1 1 0 6 1
refdes=LED1
T 59200 45100 5 10 0 0 270 0 1
symversion=0.1
T 58300 45500 5 10 1 1 0 6 1
value=green
T 58900 45300 5 10 0 0 0 0 1
footprint=LED3
}
C 58500 43800 1 0 0 gnd-1.sym
C 58500 45000 1 270 0 resistor-1.sym
{
T 58900 44700 5 10 0 0 270 0 1
device=RESISTOR
T 58800 44700 5 10 1 1 0 0 1
refdes=R7
T 58500 45000 5 10 0 0 0 0 1
footprint=ACY100
}
N 59400 45900 58600 45900 4
N 60200 45900 60900 45900 4
C 61200 51900 1 0 0 generic-power.sym
{
T 61400 52150 5 10 1 1 0 3 1
net=Vin:1
}
N 61400 51900 61400 51700 4
N 61400 51700 61200 51700 4
C 61300 50800 1 0 0 gnd-1.sym
N 61200 51300 61400 51300 4
N 61400 51100 61400 51500 4
C 60100 51200 1 0 0 pwrjack-2.sym
{
T 60100 52100 5 10 0 0 0 0 1
device=PWRJACK
T 60100 51900 5 10 1 1 0 0 1
refdes=PWR
T 60100 52300 5 10 0 0 0 0 1
footprint=PWR_JACK
}
N 61200 51500 61400 51500 4
T 48600 35000 9 10 1 0 0 0 4
26: 2 + 2 * 12     
48: 2 + 3 * 12 + 10
54: 2 + 4 * 12 + 4
86: 2 + 7 * 12
T 50500 35000 9 10 1 0 0 0 5
i2c + 10 gpio:
26: 2 + 4 + 2 * 10     
48: 2 + 6 + 4 * 10
54: 2 + 12 + 4 * 10
86: 2 + 4 + 8 * 10
T 47300 34700 9 10 1 0 0 0 9
8 gpio
vcc, gnd
5v5, 3v3

4 gpio
sda, scl
aref, gnd
vcc, gnd
5v5, 3v3
T 46100 34000 9 10 1 0 0 0 13
io 1
io 2
io 3
io 4
io 5
io 6

io 7
io 8
io 9 (adc)
io 10 (adc?)
io 11 (int)
io 12 (int?)
T 45600 34000 9 10 1 0 0 0 13
5v0
3v3
vcc
sda
scl
gnd

gnd
5v0
3v3
aref
gnd
vcc
N 43700 42500 42300 42500 4
C 35200 46600 1 0 0 shield_headers.sym
{
T 36900 51550 5 10 1 1 0 6 1
refdes=J2
T 35500 50900 5 10 0 0 0 0 1
footprint=SHIELD_HEADERS
}
C 35200 41400 1 0 0 shield_headers.sym
{
T 36900 46350 5 10 1 1 0 6 1
refdes=J3
T 35500 45700 5 10 0 0 0 0 1
footprint=SHIELD_HEADERS
}
C 54300 46600 1 0 1 shield_headers.sym
{
T 52600 51550 5 10 1 1 0 0 1
refdes=J7
T 54000 50900 5 10 0 0 0 6 1
footprint=SHIELD_HEADERS
}
C 54300 41500 1 0 1 shield_headers.sym
{
T 52600 46450 5 10 1 1 0 0 1
refdes=J10
T 54000 45800 5 10 0 0 0 6 1
footprint=SHIELD_HEADERS
}
C 37300 51100 1 0 0 io-1.sym
{
T 38000 51150 5 8 0 1 0 6 1
net=SCL:1
T 37500 51700 5 10 0 0 0 0 1
device=none
T 37600 51200 5 10 1 1 0 1 1
value=SCL
}
C 37300 50800 1 0 0 io-1.sym
{
T 38000 50850 5 8 0 1 0 6 1
net=SDA:1
T 37500 51400 5 10 0 0 0 0 1
device=none
T 37600 50900 5 10 1 1 0 1 1
value=SDA
}
N 37300 51200 37200 51200 4
N 37300 50900 37200 50900 4
C 37300 45900 1 0 0 io-1.sym
{
T 38000 45950 5 8 0 1 0 6 1
net=SCL:1
T 37500 46500 5 10 0 0 0 0 1
device=none
T 37600 46000 5 10 1 1 0 1 1
value=SCL
}
C 37300 45600 1 0 0 io-1.sym
{
T 38000 45650 5 8 0 1 0 6 1
net=SDA:1
T 37500 46200 5 10 0 0 0 0 1
device=none
T 37600 45700 5 10 1 1 0 1 1
value=SDA
}
N 37300 46000 37200 46000 4
N 37300 45700 37200 45700 4
C 52300 51100 1 0 1 io-1.sym
{
T 51600 51150 5 8 0 1 0 0 1
net=SCL:1
T 52100 51700 5 10 0 0 0 6 1
device=none
T 52000 51200 5 10 1 1 0 7 1
value=SCL
}
C 52300 50800 1 0 1 io-1.sym
{
T 51600 50850 5 8 0 1 0 0 1
net=SDA:1
T 52100 51400 5 10 0 0 0 6 1
device=none
T 52000 50900 5 10 1 1 0 7 1
value=SDA
}
C 52500 46000 1 0 1 io-1.sym
{
T 51800 46050 5 8 0 1 0 0 1
net=SCL:1
T 52300 46600 5 10 0 0 0 6 1
device=none
T 52200 46100 5 10 1 1 0 7 1
value=SCL
}
C 52500 45700 1 0 1 io-1.sym
{
T 51800 45750 5 8 0 1 0 0 1
net=SDA:1
T 52300 46300 5 10 0 0 0 6 1
device=none
T 52200 45800 5 10 1 1 0 7 1
value=SDA
}
N 52500 46100 52300 46100 4
N 52500 45800 52300 45800 4
U 37700 48400 37700 50500 10 -1
U 43200 46600 43200 49000 10 -1
N 37200 50300 37500 50300 4
{
T 37475 50325 5 6 1 1 0 6 1
netname=PA0
}
U 43200 43900 43200 46000 10 -1
U 49100 46600 49100 48700 10 -1
U 37700 43200 37700 45300 10 -1
U 51800 48400 51800 50500 10 -1
U 49100 48700 49100 49500 10 0
U 50300 50500 51800 50500 10 0
U 43200 46000 39000 46000 10 0
U 39000 46000 39000 45300 10 0
U 39000 45300 37700 45300 10 0
U 37700 50500 40500 50500 10 0
U 40500 50500 40500 49000 10 0
U 40500 49000 43200 49000 10 0
C 51000 46100 1 0 1 io-1.sym
{
T 50300 46150 5 8 0 1 0 0 1
net=SCL:1
T 50800 46700 5 10 0 0 0 6 1
device=none
T 50700 46200 5 10 1 1 0 7 1
value=SCL
}
N 47700 45800 51000 45800 4
N 47700 45500 50200 45500 4
N 47700 45200 52300 45200 4
N 47700 44900 52300 44900 4
N 47700 44300 48900 44300 4
N 48900 44300 48900 44600 4
N 48900 44600 52300 44600 4
C 51000 46300 1 270 0 jumper-3.sym
{
T 51700 46300 5 8 0 0 270 0 1
device=JUMPER3
T 51200 46350 5 10 1 1 0 0 1
refdes=J8
T 51900 46300 5 10 0 0 270 0 1
footprint=JUMPER3
}
C 50300 44300 1 270 0 jumper-3.sym
{
T 51000 44300 5 8 0 0 270 0 1
device=JUMPER3
T 50500 44350 5 10 1 1 0 0 1
refdes=J11
T 51200 44300 5 10 0 0 270 0 1
footprint=JUMPER3
}
N 51000 45400 50900 45400 4
N 50900 43700 50900 45400 4
N 50900 43700 52300 43700 4
C 50000 44100 1 0 1 io-1.sym
{
T 49300 44150 5 8 0 1 0 0 1
net=SDA:1
T 49800 44700 5 10 0 0 0 6 1
device=none
T 49700 44200 5 10 1 1 0 7 1
value=SDA
}
N 50300 44200 50000 44200 4
N 50200 45500 50200 43800 4
N 50200 43800 50300 43800 4
N 50300 43400 50200 43400 4
N 50200 43200 50200 43400 4
N 50200 43200 50900 43200 4
N 50900 43200 50900 43400 4
N 50900 43400 52300 43400 4
C 48300 43000 1 0 0 io-1.sym
{
T 49000 43050 5 8 0 1 0 6 1
net=AD0:1
T 48500 43600 5 10 0 0 0 0 1
device=none
T 48600 43100 5 10 1 1 0 1 1
value=AD0
}
C 48300 42100 1 0 0 io-1.sym
{
T 49000 42150 5 8 0 1 0 6 1
net=AD3:1
T 48500 42700 5 10 0 0 0 0 1
device=none
T 48600 42200 5 10 1 1 0 1 1
value=AD3
}
C 48300 41800 1 0 0 io-1.sym
{
T 49000 41850 5 8 0 1 0 6 1
net=AD4:1
T 48500 42400 5 10 0 0 0 0 1
device=none
T 48600 41900 5 10 1 1 0 1 1
value=AD4
}
C 48300 41500 1 0 0 io-1.sym
{
T 49000 41550 5 8 0 1 0 6 1
net=AD5:1
T 48500 42100 5 10 0 0 0 0 1
device=none
T 48600 41600 5 10 1 1 0 1 1
value=AD5
}
C 48300 41200 1 0 0 io-1.sym
{
T 49000 41250 5 8 0 1 0 6 1
net=AD6:1
T 48500 41800 5 10 0 0 0 0 1
device=none
T 48600 41300 5 10 1 1 0 1 1
value=AD6
}
C 48300 40900 1 0 0 io-1.sym
{
T 49000 40950 5 8 0 1 0 6 1
net=AD7:1
T 48500 41500 5 10 0 0 0 0 1
device=none
T 48600 41000 5 10 1 1 0 1 1
value=AD7
}
N 48300 43100 47700 43100 4
N 47700 42800 48300 42800 4
N 47700 42200 48300 42200 4
N 48300 42500 47700 42500 4
C 48300 42700 1 0 0 io-1.sym
{
T 49000 42750 5 8 0 1 0 6 1
net=AD1:1
T 48500 43300 5 10 0 0 0 0 1
device=none
T 48600 42800 5 10 1 1 0 1 1
value=AD1
}
C 48300 42400 1 0 0 io-1.sym
{
T 49000 42450 5 8 0 1 0 6 1
net=AD2:1
T 48500 43000 5 10 0 0 0 0 1
device=none
T 48600 42500 5 10 1 1 0 1 1
value=AD2
}
C 56300 39800 1 0 0 header10-2.sym
{
T 56300 41800 5 10 0 1 0 0 1
device=HEADER10
T 56900 41900 5 10 1 1 0 0 1
refdes=JTAG
T 56300 39800 5 10 0 0 0 0 1
footprint=HEADER10_2_SLOT
}
T 56650 41550 9 7 1 0 0 0 1
TCK
T 56650 41150 9 7 1 0 0 0 1
TDO
T 56650 40750 9 7 1 0 0 0 1
TMS
T 56650 40350 9 7 1 0 0 0 1
Vcc
T 56650 39950 9 7 1 0 0 0 1
TDI
T 57350 41550 9 7 1 0 0 6 1
GND
T 57350 41150 9 7 1 0 0 6 1
Vref
T 57350 40750 9 5 1 0 0 6 1
\_NSRST\_
T 57350 40350 9 5 1 0 0 6 1
\_NTRST\_
T 57350 39950 9 7 1 0 0 6 1
GND
C 57800 39500 1 0 0 gnd-1.sym
N 57900 39800 57900 41600 4
N 57900 40000 57700 40000 4
N 57900 41600 57700 41600 4
C 56600 42200 1 0 0 vcc-1.sym
N 56000 42200 56000 40400 4
N 57700 41200 58100 41200 4
N 58100 41200 58100 42200 4
N 56000 42200 58100 42200 4
C 48700 50000 1 0 0 io-1.sym
{
T 49400 50050 5 8 0 1 0 6 1
net=RST:1
T 48900 50600 5 10 0 0 0 0 1
device=none
T 49000 50100 5 10 1 1 0 1 1
value=\_RST\_
}
N 47400 50100 48700 50100 4
U 49100 49500 50300 49500 10 0
U 50300 49500 50300 50500 10 0
C 52500 39900 1 0 0 io-1.sym
{
T 53200 39950 5 8 0 1 0 6 1
net=RST:1
T 52700 40500 5 10 0 0 0 0 1
device=none
T 52800 40000 5 10 1 1 0 1 1
value=\_RST\_
}
C 58100 40700 1 0 0 io-1.sym
{
T 58800 40750 5 8 0 1 0 6 1
net=RST:1
T 58300 41300 5 10 0 0 0 0 1
device=none
T 58400 40800 5 10 1 1 0 1 1
value=\_RST\_
}
N 58100 40800 57700 40800 4
U 48200 41700 48200 40800 10 0
U 48200 40800 55100 40800 10 0
U 55100 41400 55100 40200 10 0
C 37200 42600 1 0 0 io-1.sym
{
T 37900 42650 5 8 0 1 0 6 1
net=AD6:1
T 37400 43200 5 10 0 0 0 0 1
device=none
T 37500 42700 5 10 1 1 0 1 1
value=AD6
}
C 37200 47800 1 0 0 io-1.sym
{
T 37900 47850 5 8 0 1 0 6 1
net=AD4:1
T 37400 48400 5 10 0 0 0 0 1
device=none
T 37500 47900 5 10 1 1 0 1 1
value=AD4
}
C 37200 47500 1 0 0 io-1.sym
{
T 37500 47600 5 10 1 1 0 1 1
value=AD5
T 37900 47550 5 8 0 1 0 6 1
net=AD5:1
T 37400 48100 5 10 0 0 0 0 1
device=none
}
C 52300 47800 1 0 1 io-1.sym
{
T 51600 47850 5 8 0 1 0 0 1
net=AD0:1
T 52100 48400 5 10 0 0 0 6 1
device=none
T 52000 47900 5 10 1 1 0 7 1
value=AD0
}
C 52300 47500 1 0 1 io-1.sym
{
T 51600 47550 5 8 0 1 0 0 1
net=AD1:1
T 52100 48100 5 10 0 0 0 6 1
device=none
T 52000 47600 5 10 1 1 0 7 1
value=AD1
}
N 42300 47000 37200 47000 4
C 54300 49000 1 0 0 output-2.sym
{
T 54550 49050 5 8 0 1 0 0 1
net=AREF:1
T 54500 49700 5 10 0 0 0 0 1
device=none
T 54500 49100 5 10 1 1 0 1 1
value=AREF
}
C 54400 47200 1 0 0 gnd-1.sym
N 54500 47500 54500 48200 4
N 54500 47600 54300 47600 4
N 54500 47900 54300 47900 4
N 54500 48200 54300 48200 4
C 54500 50600 1 0 0 5V-plus-1.sym
C 54900 51300 1 0 1 vcc-1.sym
C 54500 49900 1 0 0 3.3V-plus-1.sym
N 54700 51300 54700 51200 4
N 54700 51200 54300 51200 4
N 54400 51200 54400 50900 4
N 54400 50900 54300 50900 4
N 54700 50600 54700 50500 4
N 54700 50500 54300 50500 4
N 54400 50500 54400 50200 4
N 54400 50200 54300 50200 4
N 54700 49900 54700 49800 4
N 54700 49800 54300 49800 4
N 54400 49800 54400 49500 4
N 54400 49500 54300 49500 4
C 54300 43900 1 0 0 output-2.sym
{
T 54550 43950 5 8 0 1 0 0 1
net=AREF:1
T 54500 44600 5 10 0 0 0 0 1
device=none
T 54500 44000 5 10 1 1 0 1 1
value=AREF
}
C 54400 42100 1 0 0 gnd-1.sym
N 54500 42400 54500 43100 4
N 54500 42500 54300 42500 4
N 54500 42800 54300 42800 4
N 54500 43100 54300 43100 4
C 54500 45500 1 0 0 5V-plus-1.sym
C 54900 46200 1 0 1 vcc-1.sym
C 54500 44800 1 0 0 3.3V-plus-1.sym
N 54700 46200 54700 46100 4
N 54700 46100 54300 46100 4
N 54400 46100 54400 45800 4
N 54400 45800 54300 45800 4
N 54700 45500 54700 45400 4
N 54700 45400 54300 45400 4
N 54400 45400 54400 45100 4
N 54400 45100 54300 45100 4
N 54700 44800 54700 44700 4
N 54700 44700 54300 44700 4
N 54400 44700 54400 44400 4
N 54400 44400 54300 44400 4
C 35200 43800 1 0 1 output-2.sym
{
T 34950 43850 5 8 0 1 0 6 1
net=AREF:1
T 35000 44500 5 10 0 0 0 6 1
device=none
T 35000 43900 5 10 1 1 0 7 1
value=AREF
}
C 35100 42000 1 0 1 gnd-1.sym
N 35000 42300 35000 43000 4
N 35000 42400 35200 42400 4
N 35000 42700 35200 42700 4
N 35000 43000 35200 43000 4
C 35000 45400 1 0 1 5V-plus-1.sym
C 34600 46100 1 0 0 vcc-1.sym
C 35000 44700 1 0 1 3.3V-plus-1.sym
N 34800 46100 34800 46000 4
N 34800 46000 35200 46000 4
N 35100 46000 35100 45700 4
N 35100 45700 35200 45700 4
N 34800 45400 34800 45300 4
N 34800 45300 35200 45300 4
N 35100 45300 35100 45000 4
N 35100 45000 35200 45000 4
N 34800 44700 34800 44600 4
N 34800 44600 35200 44600 4
N 35100 44600 35100 44300 4
N 35100 44300 35200 44300 4
C 35200 49000 1 0 1 output-2.sym
{
T 34950 49050 5 8 0 1 0 6 1
net=AREF:1
T 35000 49700 5 10 0 0 0 6 1
device=none
T 35000 49100 5 10 1 1 0 7 1
value=AREF
}
C 35100 47200 1 0 1 gnd-1.sym
N 35000 47500 35000 48200 4
N 35000 47600 35200 47600 4
N 35000 47900 35200 47900 4
N 35000 48200 35200 48200 4
C 35000 50600 1 0 1 5V-plus-1.sym
C 34600 51300 1 0 0 vcc-1.sym
C 35000 49900 1 0 1 3.3V-plus-1.sym
N 34800 51300 34800 51200 4
N 34800 51200 35200 51200 4
N 35100 51200 35100 50900 4
N 35100 50900 35200 50900 4
N 34800 50600 34800 50500 4
N 34800 50500 35200 50500 4
N 35100 50500 35100 50200 4
N 35100 50200 35200 50200 4
N 34800 49900 34800 49800 4
N 34800 49800 35200 49800 4
N 35100 49800 35100 49500 4
N 35100 49500 35200 49500 4
N 43700 43100 38300 43100 4
N 38300 43100 38300 42400 4
N 38300 42400 37200 42400 4
N 43700 42800 38600 42800 4
N 38600 42800 38600 41800 4
N 38600 41800 37200 41800 4
C 37100 40400 1 90 0 jumper-3.sym
{
T 36400 40400 5 8 0 0 90 0 1
device=JUMPER3
T 36900 41450 5 10 1 1 180 2 1
refdes=J4
T 36200 40400 5 10 0 0 90 0 1
footprint=JUMPER3
}
N 37200 42100 37700 42100 4
N 37700 41300 37700 42100 4
N 37700 41300 37100 41300 4
N 37100 40900 37700 40900 4
N 37700 40900 37700 39700 4
N 37700 39700 42600 39700 4
N 42600 39700 42600 41000 4
N 42600 41000 43700 41000 4
T 37200 40400 9 10 1 0 0 0 1
TODO
N 43700 41300 42600 41300 4
N 42600 41300 42600 47300 4
N 42600 47300 37200 47300 4
C 52300 42700 1 0 1 io-1.sym
{
T 51600 42750 5 8 0 1 0 0 1
net=AD2:1
T 52100 43300 5 10 0 0 0 6 1
device=none
T 52000 42800 5 10 1 1 0 7 1
value=AD2
}
C 52300 42400 1 0 1 io-1.sym
{
T 51600 42450 5 8 0 1 0 0 1
net=AD3:1
T 52100 43000 5 10 0 0 0 6 1
device=none
T 52000 42500 5 10 1 1 0 7 1
value=AD3
}
C 40500 40600 1 90 0 io-1.sym
{
T 40450 41300 5 8 0 1 90 6 1
net=PE4:1
T 39900 40800 5 10 0 0 90 0 1
device=none
T 40400 40900 5 10 1 1 90 1 1
value=PE4
}
C 41100 40600 1 90 0 io-1.sym
{
T 41050 41300 5 8 0 1 90 6 1
net=PE6:1
T 40500 40800 5 10 0 0 90 0 1
device=none
T 41000 40900 5 10 1 1 90 1 1
value=PE6
}
N 38200 36400 38800 36400 4
C 43400 39600 1 0 0 generic-power.sym
{
T 43600 39850 5 10 1 1 0 3 1
net=VBus:1
}
N 43600 39600 43600 39500 4
N 43600 39500 43700 39500 4
N 40000 36100 42000 36100 4
N 42000 36100 42000 39200 4
N 42000 39200 43700 39200 4
N 43700 38900 42300 38900 4
N 42300 38900 42300 35800 4
N 42300 35800 40000 35800 4
N 43600 38600 43600 37200 4
N 43600 37200 43200 37200 4
N 43700 38600 43600 38600 4
N 38400 35200 38400 34400 4
N 38400 34400 38800 34400 4
N 38200 35200 38400 35200 4
N 40700 40600 40700 41900 4
N 41300 40600 41300 41600 4
C 52300 42300 1 180 0 io-1.sym
{
T 51600 42250 5 8 0 1 180 6 1
net=PE6:1
T 52100 41700 5 10 0 0 180 0 1
device=none
T 52000 42200 5 10 1 1 180 1 1
value=PE6
}
C 52300 47400 1 180 0 io-1.sym
{
T 51600 47350 5 8 0 1 180 6 1
net=PE4:1
T 52100 46800 5 10 0 0 180 0 1
device=none
T 52000 47300 5 10 1 1 180 1 1
value=PE4
}
N 56600 52400 56800 52400 4
T 57600 51600 9 7 1 0 0 0 3
Diode allows 4.2V to rise on 5V rail
then VinOK will go to 0V and FET
opens fully to allow full 5V
N 47700 43700 48600 43700 4
N 48600 43700 48600 46100 4
N 48600 46100 49500 46100 4
N 49500 46100 49500 47000 4
N 49500 47000 52300 47000 4
C 52300 43200 1 180 0 io-1.sym
{
T 51600 43150 5 8 0 1 180 6 1
net=AD7:1
T 52100 42600 5 10 0 0 180 0 1
device=none
T 52000 43100 5 10 1 1 180 1 1
value=AD7
}
N 47700 44000 48900 44000 4
N 48900 43500 48900 44000 4
N 48900 43500 49800 43500 4
N 49800 41900 49800 43500 4
N 49800 41900 52300 41900 4
N 47700 44600 48400 44600 4
N 48400 44600 48400 44700 4
N 48400 44700 52000 44700 4
N 52000 44700 52000 44300 4
N 52000 44300 52300 44300 4
C 41100 34200 1 0 0 io-1.sym
{
T 41800 34250 5 8 0 1 0 6 1
net=PE3:1
T 41300 34800 5 10 0 0 0 0 1
device=none
T 41400 34300 5 10 1 1 0 1 1
value=PE3
}
C 41000 35200 1 90 1 jumper-3.sym
{
T 40300 35200 5 8 0 0 270 2 1
device=JUMPER3
T 40800 35250 5 10 1 1 180 2 1
refdes=J9
T 40100 35200 5 10 0 0 270 2 1
footprint=JUMPER3
}
N 41100 34300 41000 34300 4
N 41700 34700 41000 34700 4
N 41300 35500 41300 35100 4
N 41300 35100 41000 35100 4
C 52300 43900 1 0 1 io-1.sym
{
T 51600 43950 5 8 0 1 0 0 1
net=PE3:1
T 52100 44500 5 10 0 0 0 6 1
device=none
T 52000 44000 5 10 1 1 0 7 1
value=PE3
}
T 38900 42000 9 6 1 0 0 0 3
This crystal is optional
To connect, cut jumpers J5, J6
and solder crystal + capacitors
T 49400 40900 9 10 1 0 0 0 1
Should there be some jumper to selext between adc and jtag?
C 48900 48500 1 0 0 busripper-1.sym
{
T 48900 48900 5 8 0 0 0 0 1
device=none
}
C 48900 48200 1 0 0 busripper-1.sym
{
T 48900 48600 5 8 0 0 0 0 1
device=none
}
C 48900 47900 1 0 0 busripper-1.sym
{
T 48900 48300 5 8 0 0 0 0 1
device=none
}
C 48900 47600 1 0 0 busripper-1.sym
{
T 48900 48000 5 8 0 0 0 0 1
device=none
}
C 48900 47300 1 0 0 busripper-1.sym
{
T 48900 47700 5 8 0 0 0 0 1
device=none
}
C 48900 47000 1 0 0 busripper-1.sym
{
T 48900 47400 5 8 0 0 0 0 1
device=none
}
C 48900 46700 1 0 0 busripper-1.sym
{
T 48900 47100 5 8 0 0 0 0 1
device=none
}
C 48900 46400 1 0 0 busripper-1.sym
{
T 48900 46800 5 8 0 0 0 0 1
device=none
}
C 52000 50300 1 0 1 busripper-1.sym
{
T 52000 50700 5 8 0 0 0 6 1
device=none
}
C 52000 50000 1 0 1 busripper-1.sym
{
T 52000 50400 5 8 0 0 0 6 1
device=none
}
C 52000 49700 1 0 1 busripper-1.sym
{
T 52000 50100 5 8 0 0 0 6 1
device=none
}
C 52000 49400 1 0 1 busripper-1.sym
{
T 52000 49800 5 8 0 0 0 6 1
device=none
}
C 52000 49100 1 0 1 busripper-1.sym
{
T 52000 49500 5 8 0 0 0 6 1
device=none
}
C 52000 48800 1 0 1 busripper-1.sym
{
T 52000 49200 5 8 0 0 0 6 1
device=none
}
C 52000 48500 1 0 1 busripper-1.sym
{
T 52000 48900 5 8 0 0 0 6 1
device=none
}
C 52000 48200 1 0 1 busripper-1.sym
{
T 52000 48600 5 8 0 0 0 6 1
device=none
}
C 37500 45100 1 0 0 busripper-1.sym
{
T 37500 45500 5 8 0 0 0 0 1
device=none
}
C 37500 44800 1 0 0 busripper-1.sym
{
T 37500 45200 5 8 0 0 0 0 1
device=none
}
C 37500 44500 1 0 0 busripper-1.sym
{
T 37500 44900 5 8 0 0 0 0 1
device=none
}
C 37500 44200 1 0 0 busripper-1.sym
{
T 37500 44600 5 8 0 0 0 0 1
device=none
}
C 37500 43900 1 0 0 busripper-1.sym
{
T 37500 44300 5 8 0 0 0 0 1
device=none
}
C 37500 43600 1 0 0 busripper-1.sym
{
T 37500 44000 5 8 0 0 0 0 1
device=none
}
C 37500 43300 1 0 0 busripper-1.sym
{
T 37500 43700 5 8 0 0 0 0 1
device=none
}
C 37500 43000 1 0 0 busripper-1.sym
{
T 37500 43400 5 8 0 0 0 0 1
device=none
}
C 37500 50300 1 0 0 busripper-1.sym
{
T 37500 50700 5 8 0 0 0 0 1
device=none
}
C 37500 50000 1 0 0 busripper-1.sym
{
T 37500 50400 5 8 0 0 0 0 1
device=none
}
C 37500 49700 1 0 0 busripper-1.sym
{
T 37500 50100 5 8 0 0 0 0 1
device=none
}
C 37500 49400 1 0 0 busripper-1.sym
{
T 37500 49800 5 8 0 0 0 0 1
device=none
}
C 37500 49100 1 0 0 busripper-1.sym
{
T 37500 49500 5 8 0 0 0 0 1
device=none
}
C 37500 48800 1 0 0 busripper-1.sym
{
T 37500 49200 5 8 0 0 0 0 1
device=none
}
C 37500 48500 1 0 0 busripper-1.sym
{
T 37500 48900 5 8 0 0 0 0 1
device=none
}
C 37500 48200 1 0 0 busripper-1.sym
{
T 37500 48600 5 8 0 0 0 0 1
device=none
}
C 43400 48500 1 0 1 busripper-1.sym
{
T 43400 48900 5 8 0 0 0 6 1
device=none
}
C 43400 48200 1 0 1 busripper-1.sym
{
T 43400 48600 5 8 0 0 0 6 1
device=none
}
C 43400 47900 1 0 1 busripper-1.sym
{
T 43400 48300 5 8 0 0 0 6 1
device=none
}
C 43400 47600 1 0 1 busripper-1.sym
{
T 43400 48000 5 8 0 0 0 6 1
device=none
}
C 43400 47300 1 0 1 busripper-1.sym
{
T 43400 47700 5 8 0 0 0 6 1
device=none
}
C 43400 47000 1 0 1 busripper-1.sym
{
T 43400 47400 5 8 0 0 0 6 1
device=none
}
C 43400 46700 1 0 1 busripper-1.sym
{
T 43400 47100 5 8 0 0 0 6 1
device=none
}
C 43400 46400 1 0 1 busripper-1.sym
{
T 43400 46800 5 8 0 0 0 6 1
device=none
}
C 43400 45800 1 0 1 busripper-1.sym
{
T 43400 46200 5 8 0 0 0 6 1
device=none
}
C 43400 45500 1 0 1 busripper-1.sym
{
T 43400 45900 5 8 0 0 0 6 1
device=none
}
C 43400 45200 1 0 1 busripper-1.sym
{
T 43400 45600 5 8 0 0 0 6 1
device=none
}
C 43400 44900 1 0 1 busripper-1.sym
{
T 43400 45300 5 8 0 0 0 6 1
device=none
}
C 43400 44600 1 0 1 busripper-1.sym
{
T 43400 45000 5 8 0 0 0 6 1
device=none
}
C 43400 44300 1 0 1 busripper-1.sym
{
T 43400 44700 5 8 0 0 0 6 1
device=none
}
C 43400 44000 1 0 1 busripper-1.sym
{
T 43400 44400 5 8 0 0 0 6 1
device=none
}
C 43400 43700 1 0 1 busripper-1.sym
{
T 43400 44100 5 8 0 0 0 6 1
device=none
}
C 48000 41000 1 180 1 busripper-1.sym
{
T 48000 40600 5 8 0 0 180 6 1
device=none
}
C 48000 41300 1 180 1 busripper-1.sym
{
T 48000 40900 5 8 0 0 180 6 1
device=none
}
C 48000 41600 1 180 1 busripper-1.sym
{
T 48000 41200 5 8 0 0 180 6 1
device=none
}
C 48000 41900 1 180 1 busripper-1.sym
{
T 48000 41500 5 8 0 0 180 6 1
device=none
}
C 55300 40000 1 0 1 busripper-1.sym
{
T 55300 40400 5 8 0 0 0 6 1
device=none
}
C 55300 41200 1 180 0 busripper-1.sym
{
T 55300 40800 5 8 0 0 180 0 1
device=none
}
C 55300 40800 1 180 0 busripper-1.sym
{
T 55300 40400 5 8 0 0 180 0 1
device=none
}
C 55300 41600 1 180 0 busripper-1.sym
{
T 55300 41200 5 8 0 0 180 0 1
device=none
}
C 40800 40200 1 90 0 jumper_pads-2-open.sym
{
T 40350 40150 5 10 1 1 180 6 1
refdes=J5
T 40000 40200 5 10 0 0 90 0 1
footprint=JUMPER_PADS2_OPEN
T 39600 40200 5 10 0 0 90 0 1
symversion=0.1
}
C 41400 40200 1 90 0 jumper_pads-2-open.sym
{
T 40950 40150 5 10 1 1 180 6 1
refdes=J6
T 40600 40200 5 10 0 0 90 0 1
footprint=JUMPER_PADS2_OPEN
T 40200 40200 5 10 0 0 90 0 1
symversion=0.1
}
N 37200 50000 37500 50000 4
{
T 37475 50025 5 6 1 1 0 6 1
netname=PA1
}
N 37200 49700 37500 49700 4
{
T 37475 49725 5 6 1 1 0 6 1
netname=PA2
}
N 37200 49400 37500 49400 4
{
T 37475 49425 5 6 1 1 0 6 1
netname=PA3
}
N 37200 49100 37500 49100 4
{
T 37475 49125 5 6 1 1 0 6 1
netname=PA4
}
N 37200 48800 37500 48800 4
{
T 37475 48825 5 6 1 1 0 6 1
netname=PA5
}
N 37200 48500 37500 48500 4
{
T 37475 48525 5 6 1 1 0 6 1
netname=PA6
}
N 37200 48200 37500 48200 4
{
T 37475 48225 5 6 1 1 0 6 1
netname=PA7
}
T 38300 50200 9 6 1 0 0 0 2
gEDA pcb doesn't support buses correctly,
so busses are just for graphical use
N 43700 48500 43400 48500 4
{
T 43425 48525 5 6 1 1 0 0 1
netname=PA0
}
N 43700 48200 43400 48200 4
{
T 43425 48225 5 6 1 1 0 0 1
netname=PA1
}
N 43700 47900 43400 47900 4
{
T 43425 47925 5 6 1 1 0 0 1
netname=PA2
}
N 43700 47600 43400 47600 4
{
T 43425 47625 5 6 1 1 0 0 1
netname=PA3
}
N 43700 47300 43400 47300 4
{
T 43425 47325 5 6 1 1 0 0 1
netname=PA4
}
N 43700 47000 43400 47000 4
{
T 43425 47025 5 6 1 1 0 0 1
netname=PA5
}
N 43700 46700 43400 46700 4
{
T 43425 46725 5 6 1 1 0 0 1
netname=PA6
}
N 43700 46400 43400 46400 4
{
T 43425 46425 5 6 1 1 0 0 1
netname=PA7
}
N 43700 45800 43400 45800 4
{
T 43425 45825 5 6 1 1 0 0 1
netname=PC0
}
N 43700 45500 43400 45500 4
{
T 43425 45525 5 6 1 1 0 0 1
netname=PC1
}
N 43700 45200 43400 45200 4
{
T 43425 45225 5 6 1 1 0 0 1
netname=PC2
}
N 43700 44900 43400 44900 4
{
T 43425 44925 5 6 1 1 0 0 1
netname=PC3
}
N 43700 44600 43400 44600 4
{
T 43425 44625 5 6 1 1 0 0 1
netname=PC4
}
N 43700 44300 43400 44300 4
{
T 43425 44325 5 6 1 1 0 0 1
netname=PC5
}
N 43700 44000 43400 44000 4
{
T 43425 44025 5 6 1 1 0 0 1
netname=PC6
}
N 43700 43700 43400 43700 4
{
T 43425 43725 5 6 1 1 0 0 1
netname=PC7
}
N 37200 45100 37500 45100 4
{
T 37475 45125 5 6 1 1 0 6 1
netname=PC0
}
N 37200 44800 37500 44800 4
{
T 37475 44825 5 6 1 1 0 6 1
netname=PC1
}
N 37200 44500 37500 44500 4
{
T 37475 44525 5 6 1 1 0 6 1
netname=PC2
}
N 37200 44200 37500 44200 4
{
T 37475 44225 5 6 1 1 0 6 1
netname=PC3
}
N 37200 43900 37500 43900 4
{
T 37475 43925 5 6 1 1 0 6 1
netname=PC4
}
N 37200 43600 37500 43600 4
{
T 37475 43625 5 6 1 1 0 6 1
netname=PC5
}
N 37200 43300 37500 43300 4
{
T 37475 43325 5 6 1 1 0 6 1
netname=PC6
}
N 37200 43000 37500 43000 4
{
T 37475 43025 5 6 1 1 0 6 1
netname=PC7
}
N 52300 50300 52000 50300 4
{
T 52025 50325 5 6 1 1 0 0 1
netname=PB0
}
N 52300 50000 52000 50000 4
{
T 52025 50025 5 6 1 1 0 0 1
netname=PB1
}
N 52300 49700 52000 49700 4
{
T 52025 49725 5 6 1 1 0 0 1
netname=PB2
}
N 52300 49400 52000 49400 4
{
T 52025 49425 5 6 1 1 0 0 1
netname=PB3
}
N 52300 49100 52000 49100 4
{
T 52025 49125 5 6 1 1 0 0 1
netname=PB4
}
N 52300 48800 52000 48800 4
{
T 52025 48825 5 6 1 1 0 0 1
netname=PB5
}
N 52300 48500 52000 48500 4
{
T 52025 48525 5 6 1 1 0 0 1
netname=PB6
}
N 52300 48200 52000 48200 4
{
T 52025 48225 5 6 1 1 0 0 1
netname=Pb7
}
N 47700 48500 48900 48500 4
{
T 48875 48525 5 6 1 1 0 6 1
netname=PB0
}
N 47700 48200 48900 48200 4
{
T 48875 48225 5 6 1 1 0 6 1
netname=PB1
}
N 47700 47900 48900 47900 4
{
T 48875 47925 5 6 1 1 0 6 1
netname=PB2
}
N 47700 47600 48900 47600 4
{
T 48875 47625 5 6 1 1 0 6 1
netname=PB3
}
N 47700 47300 48900 47300 4
{
T 48875 47325 5 6 1 1 0 6 1
netname=PB4
}
N 47700 47000 48900 47000 4
{
T 48875 47025 5 6 1 1 0 6 1
netname=PB5
}
N 47700 46700 48900 46700 4
{
T 48875 46725 5 6 1 1 0 6 1
netname=PB6
}
N 47700 46400 48900 46400 4
{
T 48875 46425 5 6 1 1 0 6 1
netname=Pb7
}
N 48300 41900 47700 41900 4
{
T 47825 41925 5 6 1 1 0 0 1
netname=TCK
}
N 48300 41600 47700 41600 4
{
T 47825 41625 5 6 1 1 0 0 1
netname=TMS
}
N 48300 41300 47700 41300 4
{
T 47825 41325 5 6 1 1 0 0 1
netname=TDO
}
N 48300 41000 47700 41000 4
{
T 47825 41025 5 6 1 1 0 0 1
netname=TDI
}
N 56300 41600 55300 41600 4
{
T 55325 41625 5 6 1 1 0 0 1
netname=TCK
}
N 56300 40800 55300 40800 4
{
T 55325 40825 5 6 1 1 0 0 1
netname=TMS
}
N 56300 41200 55300 41200 4
{
T 55325 41225 5 6 1 1 0 0 1
netname=TDO
}
N 56300 40000 55300 40000 4
{
T 55325 40025 5 6 1 1 0 0 1
netname=TDI
}
N 56000 40400 56300 40400 4
T 39700 39800 9 10 1 0 0 0 1
TODO: closed versions!
