
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _134_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003702    0.010710    0.005996    2.505996 v rst (in)
                                                         rst (net)
                      0.010713    0.000000    2.505996 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.019898    0.119603    0.146255    2.652252 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.119699    0.002259    2.654511 v fanout110/A (sky130_fd_sc_hd__buf_4)
    17    0.085404    0.114962    0.237339    2.891850 v fanout110/X (sky130_fd_sc_hd__buf_4)
                                                         net110 (net)
                      0.115008    0.002036    2.893885 v fanout109/A (sky130_fd_sc_hd__buf_4)
    19    0.064006    0.090169    0.225569    3.119454 v fanout109/X (sky130_fd_sc_hd__buf_4)
                                                         net109 (net)
                      0.090217    0.001773    3.121227 v fanout108/A (sky130_fd_sc_hd__buf_4)
    10    0.056616    0.081399    0.210876    3.332103 v fanout108/X (sky130_fd_sc_hd__buf_4)
                                                         net108 (net)
                      0.081594    0.003441    3.335544 v _109_/A (sky130_fd_sc_hd__inv_2)
     1    0.005876    0.040387    0.064931    3.400475 ^ _109_/Y (sky130_fd_sc_hd__inv_2)
                                                         _039_ (net)
                      0.040389    0.000335    3.400810 ^ _134_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              3.400810   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.078790    0.359431    0.262306    5.262306 ^ clk (in)
                                                         clk (net)
                      0.363987    0.000000    5.262306 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.130374    0.146350    0.292864    5.555171 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.148419    0.013757    5.568928 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.062645    0.081238    0.192131    5.761058 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.081825    0.005387    5.766445 ^ _134_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    5.516445   clock uncertainty
                                  0.000000    5.516445   clock reconvergence pessimism
                                  0.242809    5.759254   library recovery time
                                              5.759254   data required time
---------------------------------------------------------------------------------------------
                                              5.759254   data required time
                                             -3.400810   data arrival time
---------------------------------------------------------------------------------------------
                                              2.358444   slack (MET)


Startpoint: _123_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.078790    0.359431    0.262306    0.262306 ^ clk (in)
                                                         clk (net)
                      0.363987    0.000000    0.262306 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.130374    0.146350    0.292865    0.555171 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.149556    0.017096    0.572267 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.101389    0.119377    0.217155    0.789422 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.121546    0.012798    0.802220 ^ _123_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.023273    0.130278    0.472231    1.274451 v _123_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.130338    0.002560    1.277011 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000517    0.016312    0.110344    1.387354 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[11] (net)
                      0.016312    0.000014    1.387369 v sine_out[11] (out)
                                              1.387369   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -1.387369   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862631   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i1/addr1[1]                         0.045000    0.613122   -0.568122 (VIOLATED)
mem_i1/addr1[0]                         0.045000    0.545255   -0.500255 (VIOLATED)
mem_i1/addr0[1]                         0.040000    0.518812   -0.478812 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.520965   -0.475965 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.490055   -0.445055 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.468833   -0.423833 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.389784   -0.344784 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.319853   -0.279853 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.314823   -0.269823 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.288578   -0.243578 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.288096   -0.243096 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.272684   -0.227684 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.259240   -0.219240 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.254884   -0.214884 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.259376   -0.214376 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.256514   -0.211514 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.243264   -0.203264 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.242120   -0.202120 (VIOLATED)
mem_i0/addr0[5]                         0.040000    0.241117   -0.201117 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.240247   -0.200247 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.239871   -0.194871 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.214056   -0.174056 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.206168   -0.166168 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.200690   -0.160690 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.200546   -0.160546 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.199206   -0.159206 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.198922   -0.158922 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.198693   -0.158693 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.198523   -0.158523 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.142047   -0.097047 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.130080   -0.085080 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.111579   -0.066579 (VIOLATED)
_072_/A1                                0.750000    0.764420   -0.014420 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    0.764418   -0.014418 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    0.755279   -0.005279 (VIOLATED)
wire68/X                                0.750000    0.755259   -0.005259 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
fanout83/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     19     -9 (VIOLATED)
clkbuf_2_1__f_clk/X                      10     19     -9 (VIOLATED)
fanout109/X                              10     19     -9 (VIOLATED)
fanout110/X                              10     17     -7 (VIOLATED)
fanout84/X                               10     17     -7 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i1/dout1[0]                         0.027560    0.082957   -0.055397 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 4 unannotated drivers.
 clkload0/Y
 clkload1/Y
 mem_i0_111/HI
 mem_i1_112/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 36
max fanout violation count 8
max cap violation count 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
