Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: JK_Enable.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "JK_Enable.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "JK_Enable"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : JK_Enable
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Secuencial_Nexys3/Latch-flipflop/Latch_jk_enable/JK_Enable.vhd" into library work
Parsing entity <JK_Enable>.
Parsing architecture <Behavioral> of entity <jk_enable>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <JK_Enable> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <JK_Enable>.
    Related source file is "/home/ise/Secuencial_Nexys3/Latch-flipflop/Latch_jk_enable/JK_Enable.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <sg_temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred   3 Multiplexer(s).
Unit <JK_Enable> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <JK_Enable> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block JK_Enable, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : JK_Enable.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 2
# FlipFlops/Latches                : 1
#      LDE_1                       : 1
# IO Buffers                       : 5
#      IBUF                        : 3
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of  18224     0%  
 Number of Slice LUTs:                    4  out of   9112     0%  
    Number used as Logic:                 4  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      5
   Number with an unused Flip Flop:       4  out of      5    80%  
   Number with an unused LUT:             1  out of      5    20%  
   Number of fully used LUT-FF pairs:     0  out of      5     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    232     2%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
J_K_AND_1_o(J_K_AND_1_o1:O)        | NONE(*)(sg_temp)       | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.391ns (Maximum Frequency: 718.778MHz)
   Minimum input arrival time before clock: 2.376ns
   Maximum output required time after clock: 4.749ns
   Maximum combinational path delay: 5.488ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'J_K_AND_1_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            sg_temp (LATCH)
  Destination:       sg_temp (LATCH)
  Source Clock:      J_K_AND_1_o rising
  Destination Clock: J_K_AND_1_o rising

  Data Path: sg_temp to sg_temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            3   0.498   0.651  sg_temp (sg_temp)
     LUT3:I2->O            1   0.205   0.000  Mmux_J_sg_temp_MUX_1_o11 (J_sg_temp_MUX_1_o)
     LDE_1:D                   0.037          sg_temp
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'J_K_AND_1_o'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              2.376ns (Levels of Logic = 2)
  Source:            K (PAD)
  Destination:       sg_temp (LATCH)
  Destination Clock: J_K_AND_1_o rising

  Data Path: K to sg_temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  K_IBUF (K_IBUF)
     LUT3:I0->O            1   0.205   0.000  Mmux_J_sg_temp_MUX_1_o11 (J_sg_temp_MUX_1_o)
     LDE_1:D                   0.037          sg_temp
    ----------------------------------------
    Total                      2.376ns (1.464ns logic, 0.912ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'J_K_AND_1_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.749ns (Levels of Logic = 2)
  Source:            sg_temp (LATCH)
  Destination:       Q1 (PAD)
  Source Clock:      J_K_AND_1_o rising

  Data Path: sg_temp to Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            3   0.498   0.898  sg_temp (sg_temp)
     LUT4:I0->O            1   0.203   0.579  Mmux_Q111 (Q1_OBUF)
     OBUF:I->O                 2.571          Q1_OBUF (Q1)
    ----------------------------------------
    Total                      4.749ns (3.272ns logic, 1.477ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Delay:               5.488ns (Levels of Logic = 3)
  Source:            J (PAD)
  Destination:       NQ1 (PAD)

  Data Path: J to NQ1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  J_IBUF (J_IBUF)
     LUT4:I1->O            1   0.205   0.579  NQ11 (NQ1_OBUF)
     OBUF:I->O                 2.571          NQ1_OBUF (NQ1)
    ----------------------------------------
    Total                      5.488ns (3.998ns logic, 1.490ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock J_K_AND_1_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
J_K_AND_1_o    |    1.391|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.61 secs
 
--> 


Total memory usage is 377196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

