<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Input/Output &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Memory Controller Block" href="mcb.html" />
    <link rel="prev" title="Clock interconnect" href="clock.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Spartan 6</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Input/Output</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-ioi-lr">Bitstream — <code class="docutils literal notranslate"><span class="pre">IOI.LR</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-ioi-bt">Bitstream — <code class="docutils literal notranslate"><span class="pre">IOI.BT</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-iob">Bitstream — <code class="docutils literal notranslate"><span class="pre">IOB</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#tables">Tables</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="mcb.html">Memory Controller Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtp.html">Multi-gigabit transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm.html">Digital clock manager</a></li>
<li class="toctree-l3"><a class="reference internal" href="pll.html">Phase-locked loop</a></li>
<li class="toctree-l3"><a class="reference internal" href="corner.html">Corners</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Spartan 6</a></li>
      <li class="breadcrumb-item active">Input/Output</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/spartan6/io.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="input-output">
<h1>Input/Output<a class="headerlink" href="#input-output" title="Link to this heading"></a></h1>
<section id="bitstream-ioi-lr">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IOI.LR</span></code><a class="headerlink" href="#bitstream-ioi-lr" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">IOI.LR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MUX.REV" title="OLOGIC0:MUX.REV">OLOGIC0:MUX.REV</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[7]">IODELAY1:ODELAY_VALUE_N[7]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:TEST_PCOUNTER" title="IODELAY1:TEST_PCOUNTER">IODELAY1:TEST_PCOUNTER</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OUTPUT_MODE" title="OLOGIC0:OUTPUT_MODE">OLOGIC0:OUTPUT_MODE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[0]">IODELAY1:CAL_DELAY_MAX[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MUX.SR" title="OLOGIC0:MUX.SR">OLOGIC0:MUX.SR</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.ICE" title="IOICLK1:MUX.ICE[1]">IOICLK1:MUX.ICE[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[7]">IODELAY1:IDELAY_VALUE_N[7]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_RANK1_BYPASS" title="OLOGIC0:TFF_RANK1_BYPASS">OLOGIC0:TFF_RANK1_BYPASS</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[1]">IODELAY1:CAL_DELAY_MAX[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:MUX.IOCLK" title="IODELAY1:MUX.IOCLK">IODELAY1:MUX.IOCLK</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_LATCH" title="OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.ICE" title="IOICLK1:MUX.ICE[0]">IOICLK1:MUX.ICE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.OCE" title="IOICLK1:MUX.OCE[1]">IOICLK1:MUX.OCE[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[6]">IODELAY1:ODELAY_VALUE_N[6]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MUX.T" title="OLOGIC0:MUX.T">OLOGIC0:MUX.T</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[2]">IODELAY1:CAL_DELAY_MAX[2]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_SR_ENABLE" title="OLOGIC0:TFF_SR_ENABLE">OLOGIC0:TFF_SR_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.ICE" title="IOICLK1:MUX.ICE[2]">IOICLK1:MUX.ICE[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.OCE" title="IOICLK1:MUX.OCE[0]">IOICLK1:MUX.OCE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[6]">IODELAY1:IDELAY_VALUE_N[6]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TRAIN_PATTERN" title="OLOGIC0:TRAIN_PATTERN[3]">OLOGIC0:TRAIN_PATTERN[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[3]">IODELAY1:CAL_DELAY_MAX[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:MUX.IOCLK" title="IODELAY0:MUX.IOCLK">IODELAY0:MUX.IOCLK</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_REV_ENABLE" title="OLOGIC0:TFF_REV_ENABLE">OLOGIC0:TFF_REV_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ENABLE.ODATAIN" title="IODELAY1:ENABLE.ODATAIN">IODELAY1:ENABLE.ODATAIN</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.OCE" title="IOICLK1:MUX.OCE[2]">IOICLK1:MUX.OCE[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[5]">IODELAY1:ODELAY_VALUE_N[5]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_CE_ENABLE" title="OLOGIC0:TFF_CE_ENABLE">OLOGIC0:TFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[4]">IODELAY1:CAL_DELAY_MAX[4]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_SR_SYNC" title="~OLOGIC0:TFF_SR_SYNC">~OLOGIC0:TFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:TSBYPASS_MUX" title="ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ENABLE.CIN" title="IODELAY1:ENABLE.CIN[0]">IODELAY1:ENABLE.CIN[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[5]">IODELAY1:IDELAY_VALUE_N[5]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_CE_OR_DDR" title="OLOGIC0:TFF_CE_OR_DDR">OLOGIC0:TFF_CE_OR_DDR</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[5]">IODELAY1:CAL_DELAY_MAX[5]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_INIT" title="OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:I_DELAY_ENABLE" title="~ILOGIC1:I_DELAY_ENABLE">~ILOGIC1:I_DELAY_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ENABLE.CIN" title="IODELAY1:ENABLE.CIN[1]">IODELAY1:ENABLE.CIN[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[4]">IODELAY1:ODELAY_VALUE_N[4]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_RANK1_CLK_ENABLE" title="OLOGIC0:TFF_RANK1_CLK_ENABLE">OLOGIC0:TFF_RANK1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[6]">IODELAY1:CAL_DELAY_MAX[6]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_SRVAL" title="OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:MODE" title="IODELAY1:MODE[2]">IODELAY1:MODE[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DELAYCHAIN_OSC" title="IODELAY1:DELAYCHAIN_OSC">IODELAY1:DELAYCHAIN_OSC</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[4]">IODELAY1:IDELAY_VALUE_N[4]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TFF_RANK2_CLK_ENABLE" title="OLOGIC0:TFF_RANK2_CLK_ENABLE">OLOGIC0:TFF_RANK2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[7]">IODELAY1:CAL_DELAY_MAX[7]</a></td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_SRVAL" title="OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:DDR_ALIGNMENT" title="IOICLK1:DDR_ALIGNMENT[0]">IOICLK1:DDR_ALIGNMENT[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:MODE" title="IODELAY1:MODE[3]">IODELAY1:MODE[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[3]">IODELAY1:IDELAY_VALUE_N[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_RANK2_CLK_ENABLE" title="OLOGIC0:OFF_RANK2_CLK_ENABLE">OLOGIC0:OFF_RANK2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:IFF_DELAY_ENABLE" title="~ILOGIC1:IFF_DELAY_ENABLE">~ILOGIC1:IFF_DELAY_ENABLE</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP06" title="IODELAY1:DRP06[4]">IODELAY1:DRP06[4]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_INIT" title="OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:DDR_ALIGNMENT" title="IOICLK1:DDR_ALIGNMENT[1]">IOICLK1:DDR_ALIGNMENT[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_MODE" title="IODELAY1:IDELAY_MODE[0]">IODELAY1:IDELAY_MODE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[3]">IODELAY1:ODELAY_VALUE_N[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB" title="IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_RANK1_CLK_ENABLE" title="OLOGIC0:OFF_RANK1_CLK_ENABLE">OLOGIC0:OFF_RANK1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP07" title="IODELAY1:DRP07[4]">IODELAY1:DRP07[4]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:LUMPED_DELAY_SELECT" title="IODELAY1:LUMPED_DELAY_SELECT">IODELAY1:LUMPED_DELAY_SELECT</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY_COMMON:ENFFSCAN_DRP" title="IODELAY_COMMON:ENFFSCAN_DRP[1]">IODELAY_COMMON:ENFFSCAN_DRP[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_SR_SYNC" title="~OLOGIC0:OFF_SR_SYNC">~OLOGIC0:OFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CE0" title="IOICLK1:MUX.CE0[2]">IOICLK1:MUX.CE0[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CE1" title="IOICLK1:MUX.CE1[2]">IOICLK1:MUX.CE1[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[2]">IODELAY1:IDELAY_VALUE_N[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_CE_OR_DDR" title="OLOGIC0:OFF_CE_OR_DDR">OLOGIC0:OFF_CE_OR_DDR</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[1]">IODELAY1:DELAY_SRC[1]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP06" title="IODELAY1:DRP06[3]">IODELAY1:DRP06[3]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MISR_RESET" title="OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_REV_ENABLE" title="OLOGIC0:OFF_REV_ENABLE">OLOGIC0:OFF_REV_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CE0" title="IOICLK1:MUX.CE0[1]">IOICLK1:MUX.CE0[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CE1" title="IOICLK1:MUX.CE1[1]">IOICLK1:MUX.CE1[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[2]">IODELAY1:ODELAY_VALUE_N[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_CE_ENABLE" title="OLOGIC0:OFF_CE_ENABLE">OLOGIC0:OFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP07" title="IODELAY1:DRP07[3]">IODELAY1:DRP07[3]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:LUMPED_DELAY" title="IODELAY1:LUMPED_DELAY">IODELAY1:LUMPED_DELAY</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MISR_RESET" title="OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_SR_ENABLE" title="OLOGIC0:OFF_SR_ENABLE">OLOGIC0:OFF_SR_ENABLE</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CE1" title="IOICLK1:MUX.CE1[0]">IOICLK1:MUX.CE1[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[1]">IODELAY1:IDELAY_VALUE_N[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:TEST_NCOUNTER" title="IODELAY1:TEST_NCOUNTER">IODELAY1:TEST_NCOUNTER</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MUX.D" title="OLOGIC0:MUX.D">OLOGIC0:MUX.D</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP07" title="IODELAY1:DRP07[2]">IODELAY1:DRP07[2]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:IODELAY_CHANGE" title="IODELAY1:IODELAY_CHANGE">IODELAY1:IODELAY_CHANGE</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MISR_ENABLE_DATA" title="OLOGIC0:MISR_ENABLE_DATA">OLOGIC0:MISR_ENABLE_DATA</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_LATCH" title="OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CE0" title="IOICLK1:MUX.CE0[0]">IOICLK1:MUX.CE0[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.OCLK" title="IOICLK1:MUX.OCLK[2]">IOICLK1:MUX.OCLK[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[1]">IODELAY1:ODELAY_VALUE_N[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TRAIN_PATTERN" title="OLOGIC0:TRAIN_PATTERN[2]">OLOGIC0:TRAIN_PATTERN[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[0]">IODELAY1:DELAY_SRC[0]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP06" title="IODELAY1:DRP06[2]">IODELAY1:DRP06[2]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MISR_ENABLE_CLK" title="OLOGIC0:MISR_ENABLE_CLK">OLOGIC0:MISR_ENABLE_CLK</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MUX.REV" title="OLOGIC1:MUX.REV">OLOGIC1:MUX.REV</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.ICLK" title="IOICLK1:MUX.ICLK[2]">IOICLK1:MUX.ICLK[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.OCLK" title="IOICLK1:MUX.OCLK[3]">IOICLK1:MUX.OCLK[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[0]">IODELAY1:IDELAY_VALUE_N[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:DDR_OPPOSITE_EDGE" title="OLOGIC0:DDR_OPPOSITE_EDGE">OLOGIC0:DDR_OPPOSITE_EDGE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP06" title="IODELAY1:DRP06[5]">IODELAY1:DRP06[5]</a><br><a href="#bits-xc6s-IOI.LR-OLOGIC1:OMUX" title="OLOGIC1:OMUX">OLOGIC1:OMUX</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MISR_ENABLE_CLK" title="OLOGIC1:MISR_ENABLE_CLK">OLOGIC1:MISR_ENABLE_CLK</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MUX.SR" title="OLOGIC1:MUX.SR">OLOGIC1:MUX.SR</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.ICLK" title="IOICLK1:MUX.ICLK[3]">IOICLK1:MUX.ICLK[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.OCLK" title="IOICLK1:MUX.OCLK[0]">IOICLK1:MUX.OCLK[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[0]">IODELAY1:ODELAY_VALUE_N[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:OFF_RANK1_BYPASS" title="OLOGIC0:OFF_RANK1_BYPASS">OLOGIC0:OFF_RANK1_BYPASS</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP07" title="IODELAY1:DRP07[5]">IODELAY1:DRP07[5]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MISR_ENABLE_DATA" title="OLOGIC1:MISR_ENABLE_DATA">OLOGIC1:MISR_ENABLE_DATA</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_FIXED" title="IODELAY1:IDELAY_FIXED">IODELAY1:IDELAY_FIXED</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.ICLK" title="IOICLK1:MUX.ICLK[0]">IOICLK1:MUX.ICLK[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[0]">IODELAY1:ODELAY_VALUE_P[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TRAIN_PATTERN" title="OLOGIC0:TRAIN_PATTERN[0]">OLOGIC0:TRAIN_PATTERN[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP06" title="IODELAY1:DRP06[1]">IODELAY1:DRP06[1]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:EVENT_SEL" title="IODELAY1:EVENT_SEL[1]">IODELAY1:EVENT_SEL[1]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:CASCADE_ENABLE" title="ILOGIC1:CASCADE_ENABLE">ILOGIC1:CASCADE_ENABLE</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.ICLK" title="IOICLK1:MUX.ICLK[1]">IOICLK1:MUX.ICLK[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[0]">IODELAY1:IDELAY_VALUE_P[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:TRAIN_PATTERN" title="OLOGIC0:TRAIN_PATTERN[1]">OLOGIC0:TRAIN_PATTERN[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:COUNTER_WRAPAROUND" title="IODELAY1:COUNTER_WRAPAROUND">IODELAY1:COUNTER_WRAPAROUND</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP07" title="IODELAY1:DRP07[1]">IODELAY1:DRP07[1]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_LATCH" title="OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:TEST_GLITCH_FILTER" title="IODELAY1:TEST_GLITCH_FILTER">IODELAY1:TEST_GLITCH_FILTER</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.OCLK" title="IOICLK1:MUX.OCLK[1]">IOICLK1:MUX.OCLK[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[1]">IODELAY1:ODELAY_VALUE_P[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:DATA_WIDTH_RELOAD" title="ILOGIC1:DATA_WIDTH_RELOAD[0]">ILOGIC1:DATA_WIDTH_RELOAD[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP06" title="IODELAY1:DRP06[0]">IODELAY1:DRP06[0]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:EVENT_SEL" title="IODELAY1:EVENT_SEL[0]">IODELAY1:EVENT_SEL[0]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:DATA_WIDTH_START" title="ILOGIC1:DATA_WIDTH_START[2]">ILOGIC1:DATA_WIDTH_START[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_SR_ENABLE" title="OLOGIC1:TFF_SR_ENABLE">OLOGIC1:TFF_SR_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:MODE" title="IODELAY1:MODE[0]">IODELAY1:MODE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_MODE" title="IODELAY1:IDELAY_MODE[1]">IODELAY1:IDELAY_MODE[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[1]">IODELAY1:IDELAY_VALUE_P[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB" title="IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_RANK1_BYPASS" title="OLOGIC1:TFF_RANK1_BYPASS">OLOGIC1:TFF_RANK1_BYPASS</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP07" title="IODELAY1:DRP07[0]">IODELAY1:DRP07[0]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_FROM_HALF_MAX" title="IODELAY1:IDELAY_FROM_HALF_MAX">IODELAY1:IDELAY_FROM_HALF_MAX</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:DATA_WIDTH_START" title="ILOGIC1:DATA_WIDTH_START[1]">ILOGIC1:DATA_WIDTH_START[1]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_REV_ENABLE" title="OLOGIC1:TFF_REV_ENABLE">OLOGIC1:TFF_REV_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[2]">IODELAY1:ODELAY_VALUE_P[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DIFF_PHASE_DETECTOR" title="IODELAY1:DIFF_PHASE_DETECTOR">IODELAY1:DIFF_PHASE_DETECTOR</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_CE_ENABLE" title="OLOGIC1:TFF_CE_ENABLE">OLOGIC1:TFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP06" title="IODELAY1:DRP06[7]">IODELAY1:DRP06[7]</a><br><a href="#bits-xc6s-IOI.LR-OLOGIC1:MUX.OCE" title="OLOGIC1:MUX.OCE">OLOGIC1:MUX.OCE</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:DATA_WIDTH_START" title="ILOGIC1:DATA_WIDTH_START[0]">ILOGIC1:DATA_WIDTH_START[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_SR_SYNC" title="~OLOGIC1:TFF_SR_SYNC">~OLOGIC1:TFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:MODE" title="IODELAY1:MODE[1]">IODELAY1:MODE[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[2]">IODELAY1:IDELAY_VALUE_P[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_CE_OR_DDR" title="OLOGIC1:TFF_CE_OR_DDR">OLOGIC1:TFF_CE_OR_DDR</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP07" title="IODELAY1:DRP07[7]">IODELAY1:DRP07[7]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:DATA_WIDTH_START" title="ILOGIC0:DATA_WIDTH_START[0]">ILOGIC0:DATA_WIDTH_START[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_INIT" title="OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:DDR_ENABLE" title="IOICLK1:DDR_ENABLE[0]">IOICLK1:DDR_ENABLE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ENABLE.CIN" title="IODELAY1:ENABLE.CIN[2]">IODELAY1:ENABLE.CIN[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[3]">IODELAY1:ODELAY_VALUE_P[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_RANK1_CLK_ENABLE" title="OLOGIC1:TFF_RANK1_CLK_ENABLE">OLOGIC1:TFF_RANK1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP06" title="IODELAY1:DRP06[6]">IODELAY1:DRP06[6]</a><br><a href="#bits-xc6s-IOI.LR-OLOGIC1:TMUX" title="OLOGIC1:TMUX">OLOGIC1:TMUX</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_SRVAL" title="OLOGIC1:TFF_SRVAL">OLOGIC1:TFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:DDR_ENABLE" title="IOICLK1:DDR_ENABLE[1]">IOICLK1:DDR_ENABLE[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK2" title="IOICLK1:MUX.CLK2[1]">IOICLK1:MUX.CLK2[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[3]">IODELAY1:IDELAY_VALUE_P[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TFF_RANK2_CLK_ENABLE" title="OLOGIC1:TFF_RANK2_CLK_ENABLE">OLOGIC1:TFF_RANK2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP07" title="IODELAY1:DRP07[6]">IODELAY1:DRP07[6]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:DATA_WIDTH_START" title="ILOGIC0:DATA_WIDTH_START[1]">ILOGIC0:DATA_WIDTH_START[1]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_SRVAL" title="OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:INV.CLK2" title="IOICLK1:INV.CLK2">IOICLK1:INV.CLK2</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK2" title="IOICLK1:MUX.CLK2[0]">IOICLK1:MUX.CLK2[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[4]">IODELAY1:IDELAY_VALUE_P[4]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY_COMMON:MCB_ADDRESS" title="IODELAY_COMMON:MCB_ADDRESS[0]">IODELAY_COMMON:MCB_ADDRESS[0]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_RANK2_CLK_ENABLE" title="OLOGIC1:OFF_RANK2_CLK_ENABLE">OLOGIC1:OFF_RANK2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[0]">IODELAY1:DRP_ADDR[0]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:ENABLE.IOCE" title="ILOGIC1:ENABLE.IOCE">ILOGIC1:ENABLE.IOCE</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_INIT" title="OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:INV.CLK0" title="IOICLK1:INV.CLK0">IOICLK1:INV.CLK0</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:INV.CLK1" title="IOICLK1:INV.CLK1">IOICLK1:INV.CLK1</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[4]">IODELAY1:ODELAY_VALUE_P[4]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_RANK1_CLK_ENABLE" title="OLOGIC1:OFF_RANK1_CLK_ENABLE">OLOGIC1:OFF_RANK1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[1]">IODELAY1:DRP_ADDR[1]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:ENABLE.IOCE" title="OLOGIC1:ENABLE.IOCE">OLOGIC1:ENABLE.IOCE</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_SR_SYNC" title="~OLOGIC1:OFF_SR_SYNC">~OLOGIC1:OFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[4]">IOICLK1:MUX.CLK0[4]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[3]">IOICLK1:MUX.CLK1[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[5]">IODELAY1:IDELAY_VALUE_P[5]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY_COMMON:MCB_ADDRESS" title="IODELAY_COMMON:MCB_ADDRESS[1]">IODELAY_COMMON:MCB_ADDRESS[1]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_CE_OR_DDR" title="OLOGIC1:OFF_CE_OR_DDR">OLOGIC1:OFF_CE_OR_DDR</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[2]">IODELAY1:DRP_ADDR[2]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:ENABLE.IOCE" title="ILOGIC0:ENABLE.IOCE">ILOGIC0:ENABLE.IOCE</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_REV_ENABLE" title="OLOGIC1:OFF_REV_ENABLE">OLOGIC1:OFF_REV_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[2]">IOICLK1:MUX.CLK0[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[2]">IOICLK1:MUX.CLK1[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[5]">IODELAY1:ODELAY_VALUE_P[5]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_CE_ENABLE" title="OLOGIC1:OFF_CE_ENABLE">OLOGIC1:OFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[3]">IODELAY1:DRP_ADDR[3]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:ENABLE.IOCE" title="OLOGIC0:ENABLE.IOCE">OLOGIC0:ENABLE.IOCE</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_SR_ENABLE" title="OLOGIC1:OFF_SR_ENABLE">OLOGIC1:OFF_SR_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[3]">IOICLK1:MUX.CLK0[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[4]">IOICLK1:MUX.CLK1[4]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[6]">IODELAY1:IDELAY_VALUE_P[6]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY_COMMON:DRP_ENABLE" title="IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MUX.T" title="OLOGIC1:MUX.T">OLOGIC1:MUX.T</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:ENABLE" title="OLOGIC0:ENABLE">OLOGIC0:ENABLE</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_LATCH" title="OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[6]">IODELAY1:ODELAY_VALUE_P[6]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:DDR_OPPOSITE_EDGE" title="OLOGIC1:DDR_OPPOSITE_EDGE">OLOGIC1:DDR_OPPOSITE_EDGE</a></td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:CASCADE_ENABLE" title="OLOGIC1:CASCADE_ENABLE">OLOGIC1:CASCADE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[0]">IOICLK1:MUX.CLK0[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[0]">IOICLK1:MUX.CLK1[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[7]">IODELAY1:IDELAY_VALUE_P[7]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TRAIN_PATTERN" title="OLOGIC1:TRAIN_PATTERN[3]">OLOGIC1:TRAIN_PATTERN[3]</a></td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:IFF_CE_ENABLE" title="~ILOGIC0:IFF_CE_ENABLE">~ILOGIC0:IFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[1]">IOICLK1:MUX.CLK0[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[1]">IOICLK1:MUX.CLK1[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[7]">IODELAY1:ODELAY_VALUE_P[7]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TRAIN_PATTERN" title="OLOGIC1:TRAIN_PATTERN[2]">OLOGIC1:TRAIN_PATTERN[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[4]">IODELAY1:DRP_ADDR[4]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:ENABLE" title="OLOGIC1:ENABLE">OLOGIC1:ENABLE</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:IFF_SR_SYNC" title="~ILOGIC0:IFF_SR_SYNC">~ILOGIC0:IFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[1]">IOICLK0:MUX.CLK0[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[1]">IOICLK0:MUX.CLK1[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[7]">IODELAY0:ODELAY_VALUE_P[7]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TRAIN_PATTERN" title="OLOGIC1:TRAIN_PATTERN[1]">OLOGIC1:TRAIN_PATTERN[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[4]">IODELAY0:DRP_ADDR[4]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:ENABLE" title="ILOGIC0:ENABLE">ILOGIC0:ENABLE</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:IFF_LATCH" title="ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[0]">IOICLK0:MUX.CLK0[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[0]">IOICLK0:MUX.CLK1[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[7]">IODELAY0:IDELAY_VALUE_P[7]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:TRAIN_PATTERN" title="OLOGIC1:TRAIN_PATTERN[0]">OLOGIC1:TRAIN_PATTERN[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:CASCADE_ENABLE" title="ILOGIC0:CASCADE_ENABLE">ILOGIC0:CASCADE_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[6]">IODELAY0:ODELAY_VALUE_P[6]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:OFF_RANK1_BYPASS" title="OLOGIC1:OFF_RANK1_BYPASS">OLOGIC1:OFF_RANK1_BYPASS</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:IFF_REV_USED" title="ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[3]">IOICLK0:MUX.CLK0[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[4]">IOICLK0:MUX.CLK1[4]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[6]">IODELAY0:IDELAY_VALUE_P[6]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MUX.D" title="OLOGIC1:MUX.D">OLOGIC1:MUX.D</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:ENABLE" title="ILOGIC1:ENABLE">ILOGIC1:ENABLE</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.SR" title="ILOGIC0:MUX.SR">ILOGIC0:MUX.SR</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[2]">IOICLK0:MUX.CLK0[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[2]">IOICLK0:MUX.CLK1[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[5]">IODELAY0:ODELAY_VALUE_P[5]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:DATA_WIDTH_RELOAD" title="ILOGIC1:DATA_WIDTH_RELOAD[1]">ILOGIC1:DATA_WIDTH_RELOAD[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[3]">IODELAY0:DRP_ADDR[3]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[0]">OLOGIC0:MUX.CLK[0]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:IFF_SRVAL" title="ILOGIC0:IFF_SRVAL">ILOGIC0:IFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[4]">IOICLK0:MUX.CLK0[4]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[3]">IOICLK0:MUX.CLK1[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[5]">IODELAY0:IDELAY_VALUE_P[5]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:DATA_WIDTH_RELOAD" title="ILOGIC1:DATA_WIDTH_RELOAD[2]">ILOGIC1:DATA_WIDTH_RELOAD[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[2]">IODELAY0:DRP_ADDR[2]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[1]">OLOGIC0:MUX.CLK[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:IFF_INIT" title="ILOGIC0:IFF_INIT">ILOGIC0:IFF_INIT</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:INV.CLK0" title="IOICLK0:INV.CLK0">IOICLK0:INV.CLK0</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:INV.CLK1" title="IOICLK0:INV.CLK1">IOICLK0:INV.CLK1</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[4]">IODELAY0:ODELAY_VALUE_P[4]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:DATA_WIDTH_RELOAD" title="ILOGIC0:DATA_WIDTH_RELOAD[0]">ILOGIC0:DATA_WIDTH_RELOAD[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[1]">IODELAY0:DRP_ADDR[1]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[0]">OLOGIC1:MUX.CLK[0]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:IFF_SR_USED" title="ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:INV.CLK2" title="IOICLK0:INV.CLK2">IOICLK0:INV.CLK2</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK2" title="IOICLK0:MUX.CLK2[0]">IOICLK0:MUX.CLK2[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[4]">IODELAY0:IDELAY_VALUE_P[4]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY_COMMON:MCB_ADDRESS" title="IODELAY_COMMON:MCB_ADDRESS[2]">IODELAY_COMMON:MCB_ADDRESS[2]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:DATA_WIDTH_RELOAD" title="ILOGIC0:DATA_WIDTH_RELOAD[1]">ILOGIC0:DATA_WIDTH_RELOAD[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[0]">IODELAY0:DRP_ADDR[0]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[1]">OLOGIC1:MUX.CLK[1]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:DDR" title="ILOGIC0:DDR">ILOGIC0:DDR</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:DDR_ENABLE" title="IOICLK0:DDR_ENABLE[0]">IOICLK0:DDR_ENABLE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CLK2" title="IOICLK0:MUX.CLK2[1]">IOICLK0:MUX.CLK2[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[3]">IODELAY0:IDELAY_VALUE_P[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.Q4" title="ILOGIC0:MUX.Q4[0]">ILOGIC0:MUX.Q4[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP07" title="IODELAY0:DRP07[6]">IODELAY0:DRP07[6]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[0]">ILOGIC0:MUX.CLK[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:IFF_INIT" title="ILOGIC1:IFF_INIT">ILOGIC1:IFF_INIT</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:DDR_ENABLE" title="IOICLK0:DDR_ENABLE[1]">IOICLK0:DDR_ENABLE[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ENABLE.CIN" title="IODELAY0:ENABLE.CIN[0]">IODELAY0:ENABLE.CIN[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[3]">IODELAY0:ODELAY_VALUE_P[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.Q4" title="ILOGIC0:MUX.Q4[1]">ILOGIC0:MUX.Q4[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP06" title="IODELAY0:DRP06[6]">IODELAY0:DRP06[6]</a><br><a href="#bits-xc6s-IOI.LR-OLOGIC0:TMUX" title="OLOGIC0:TMUX">OLOGIC0:TMUX</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[1]">ILOGIC0:MUX.CLK[1]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:IFF_SR_USED" title="ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:MODE" title="IODELAY0:MODE[0]">IODELAY0:MODE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.D" title="ILOGIC0:MUX.D[0]">ILOGIC0:MUX.D[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[2]">IODELAY0:IDELAY_VALUE_P[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.Q3" title="ILOGIC0:MUX.Q3[1]">ILOGIC0:MUX.Q3[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP07" title="IODELAY0:DRP07[7]">IODELAY0:DRP07[7]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[0]">ILOGIC1:MUX.CLK[0]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.D" title="ILOGIC0:MUX.D[1]">ILOGIC0:MUX.D[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[2]">IODELAY0:ODELAY_VALUE_P[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY_COMMON:ENFFSCAN_DRP" title="IODELAY_COMMON:ENFFSCAN_DRP[0]">IODELAY_COMMON:ENFFSCAN_DRP[0]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.Q3" title="ILOGIC0:MUX.Q3[0]">ILOGIC0:MUX.Q3[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP06" title="IODELAY0:DRP06[7]">IODELAY0:DRP06[7]</a><br><a href="#bits-xc6s-IOI.LR-OLOGIC0:MUX.OCE" title="OLOGIC0:MUX.OCE">OLOGIC0:MUX.OCE</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[1]">ILOGIC1:MUX.CLK[1]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:ROW2_CLK_ENABLE" title="ILOGIC0:ROW2_CLK_ENABLE">ILOGIC0:ROW2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:MODE" title="IODELAY0:MODE[1]">IODELAY0:MODE[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_MODE" title="IODELAY0:IDELAY_MODE[0]">IODELAY0:IDELAY_MODE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[1]">IODELAY0:IDELAY_VALUE_P[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB" title="IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.Q2" title="ILOGIC0:MUX.Q2[0]">ILOGIC0:MUX.Q2[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP07" title="IODELAY0:DRP07[0]">IODELAY0:DRP07[0]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_FROM_HALF_MAX" title="IODELAY0:IDELAY_FROM_HALF_MAX">IODELAY0:IDELAY_FROM_HALF_MAX</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MUX.TRAIN" title="OLOGIC1:MUX.TRAIN[0]">OLOGIC1:MUX.TRAIN[0]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:ROW1_CLK_ENABLE" title="ILOGIC0:ROW1_CLK_ENABLE">ILOGIC0:ROW1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:TEST_GLITCH_FILTER" title="IODELAY0:TEST_GLITCH_FILTER">IODELAY0:TEST_GLITCH_FILTER</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.OCLK" title="IOICLK0:MUX.OCLK[1]">IOICLK0:MUX.OCLK[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[1]">IODELAY0:ODELAY_VALUE_P[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.Q2" title="ILOGIC0:MUX.Q2[1]">ILOGIC0:MUX.Q2[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP06" title="IODELAY0:DRP06[0]">IODELAY0:DRP06[0]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY0:PLUS1" title="IODELAY0:PLUS1">IODELAY0:PLUS1</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MUX.TRAIN" title="OLOGIC0:MUX.TRAIN[0]">OLOGIC0:MUX.TRAIN[0]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:ROW3_CLK_ENABLE" title="ILOGIC0:ROW3_CLK_ENABLE">ILOGIC0:ROW3_CLK_ENABLE</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.ICLK" title="IOICLK0:MUX.ICLK[1]">IOICLK0:MUX.ICLK[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[0]">IODELAY0:IDELAY_VALUE_P[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY_COMMON:DRP_FROM_MCB" title="IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.Q1" title="ILOGIC0:MUX.Q1[1]">ILOGIC0:MUX.Q1[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:COUNTER_WRAPAROUND" title="IODELAY0:COUNTER_WRAPAROUND">IODELAY0:COUNTER_WRAPAROUND</a><br><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP07" title="IODELAY0:DRP07[1]">IODELAY0:DRP07[1]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:CASCADE_ENABLE" title="OLOGIC0:CASCADE_ENABLE">OLOGIC0:CASCADE_ENABLE</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:ROW4_CLK_ENABLE" title="ILOGIC0:ROW4_CLK_ENABLE">ILOGIC0:ROW4_CLK_ENABLE</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.ICLK" title="IOICLK0:MUX.ICLK[0]">IOICLK0:MUX.ICLK[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[0]">IODELAY0:ODELAY_VALUE_P[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY_COMMON:MCB_ADDRESS" title="IODELAY_COMMON:MCB_ADDRESS[3]">IODELAY_COMMON:MCB_ADDRESS[3]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:MUX.Q1" title="ILOGIC0:MUX.Q1[0]">ILOGIC0:MUX.Q1[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP06" title="IODELAY0:DRP06[1]">IODELAY0:DRP06[1]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC0:MUX.TRAIN" title="OLOGIC0:MUX.TRAIN[1]">OLOGIC0:MUX.TRAIN[1]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:ROW4_CLK_ENABLE" title="ILOGIC1:ROW4_CLK_ENABLE">ILOGIC1:ROW4_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.ICLK" title="IOICLK0:MUX.ICLK[3]">IOICLK0:MUX.ICLK[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.OCLK" title="IOICLK0:MUX.OCLK[0]">IOICLK0:MUX.OCLK[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[0]">IODELAY0:ODELAY_VALUE_N[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.Q1" title="ILOGIC1:MUX.Q1[0]">ILOGIC1:MUX.Q1[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP07" title="IODELAY0:DRP07[5]">IODELAY0:DRP07[5]</a></td><td><a href="#bits-xc6s-IOI.LR-OLOGIC1:MUX.TRAIN" title="OLOGIC1:MUX.TRAIN[1]">OLOGIC1:MUX.TRAIN[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:ROW3_CLK_ENABLE" title="ILOGIC1:ROW3_CLK_ENABLE">ILOGIC1:ROW3_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.ICLK" title="IOICLK0:MUX.ICLK[2]">IOICLK0:MUX.ICLK[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.OCLK" title="IOICLK0:MUX.OCLK[3]">IOICLK0:MUX.OCLK[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[0]">IODELAY0:IDELAY_VALUE_N[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:TEST_PCOUNTER" title="IODELAY0:TEST_PCOUNTER">IODELAY0:TEST_PCOUNTER</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.Q1" title="ILOGIC1:MUX.Q1[1]">ILOGIC1:MUX.Q1[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP06" title="IODELAY0:DRP06[5]">IODELAY0:DRP06[5]</a><br><a href="#bits-xc6s-IOI.LR-OLOGIC0:OMUX" title="OLOGIC0:OMUX">OLOGIC0:OMUX</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:ROW1_CLK_ENABLE" title="ILOGIC1:ROW1_CLK_ENABLE">ILOGIC1:ROW1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CE0" title="IOICLK0:MUX.CE0[0]">IOICLK0:MUX.CE0[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.OCLK" title="IOICLK0:MUX.OCLK[2]">IOICLK0:MUX.OCLK[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[1]">IODELAY0:ODELAY_VALUE_N[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.Q2" title="ILOGIC1:MUX.Q2[1]">ILOGIC1:MUX.Q2[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[0]">IODELAY0:DELAY_SRC[0]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP06" title="IODELAY0:DRP06[2]">IODELAY0:DRP06[2]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:ROW2_CLK_ENABLE" title="ILOGIC1:ROW2_CLK_ENABLE">ILOGIC1:ROW2_CLK_ENABLE</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CE1" title="IOICLK0:MUX.CE1[0]">IOICLK0:MUX.CE1[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[1]">IODELAY0:IDELAY_VALUE_N[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:TEST_NCOUNTER" title="IODELAY0:TEST_NCOUNTER">IODELAY0:TEST_NCOUNTER</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.Q2" title="ILOGIC1:MUX.Q2[0]">ILOGIC1:MUX.Q2[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP07" title="IODELAY0:DRP07[2]">IODELAY0:DRP07[2]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY0:IODELAY_CHANGE" title="IODELAY0:IODELAY_CHANGE">IODELAY0:IODELAY_CHANGE</a></td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_FIXED" title="IODELAY0:IDELAY_FIXED">IODELAY0:IDELAY_FIXED</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CE0" title="IOICLK0:MUX.CE0[1]">IOICLK0:MUX.CE0[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CE1" title="IOICLK0:MUX.CE1[1]">IOICLK0:MUX.CE1[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[2]">IODELAY0:ODELAY_VALUE_N[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.Q3" title="ILOGIC1:MUX.Q3[0]">ILOGIC1:MUX.Q3[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP07" title="IODELAY0:DRP07[3]">IODELAY0:DRP07[3]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY0:LUMPED_DELAY" title="IODELAY0:LUMPED_DELAY">IODELAY0:LUMPED_DELAY</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CE0" title="IOICLK0:MUX.CE0[2]">IOICLK0:MUX.CE0[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.CE1" title="IOICLK0:MUX.CE1[2]">IOICLK0:MUX.CE1[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[2]">IODELAY0:IDELAY_VALUE_N[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.Q3" title="ILOGIC1:MUX.Q3[1]">ILOGIC1:MUX.Q3[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[1]">IODELAY0:DELAY_SRC[1]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP06" title="IODELAY0:DRP06[3]">IODELAY0:DRP06[3]</a></td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:DDR_ALIGNMENT" title="IOICLK0:DDR_ALIGNMENT[1]">IOICLK0:DDR_ALIGNMENT[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_MODE" title="IODELAY0:IDELAY_MODE[1]">IODELAY0:IDELAY_MODE[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[3]">IODELAY0:ODELAY_VALUE_N[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB" title="IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.Q4" title="ILOGIC1:MUX.Q4[1]">ILOGIC1:MUX.Q4[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP07" title="IODELAY0:DRP07[4]">IODELAY0:DRP07[4]</a><br><a href="#bits-xc6s-IOI.LR-IODELAY0:LUMPED_DELAY_SELECT" title="IODELAY0:LUMPED_DELAY_SELECT">IODELAY0:LUMPED_DELAY_SELECT</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:IFF_SRVAL" title="ILOGIC1:IFF_SRVAL">ILOGIC1:IFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:DDR_ALIGNMENT" title="IOICLK0:DDR_ALIGNMENT[0]">IOICLK0:DDR_ALIGNMENT[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:MODE" title="IODELAY0:MODE[3]">IODELAY0:MODE[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[3]">IODELAY0:IDELAY_VALUE_N[3]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DIFF_PHASE_DETECTOR" title="IODELAY0:DIFF_PHASE_DETECTOR">IODELAY0:DIFF_PHASE_DETECTOR</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.Q4" title="ILOGIC1:MUX.Q4[0]">ILOGIC1:MUX.Q4[0]</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:IFF_DELAY_ENABLE" title="~ILOGIC0:IFF_DELAY_ENABLE">~ILOGIC0:IFF_DELAY_ENABLE</a><br><a href="#bits-xc6s-IOI.LR-IODELAY0:DRP06" title="IODELAY0:DRP06[4]">IODELAY0:DRP06[4]</a></td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:MODE" title="IODELAY0:MODE[2]">IODELAY0:MODE[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:DELAYCHAIN_OSC" title="IODELAY0:DELAYCHAIN_OSC">IODELAY0:DELAYCHAIN_OSC</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[4]">IODELAY0:IDELAY_VALUE_N[4]</a></td><td><a href="#bits-xc6s-IOI.LR-IOI:MEM_PLL_POL_SEL" title="IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[7]">IODELAY0:CAL_DELAY_MAX[7]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:IFF_CE_ENABLE" title="~ILOGIC1:IFF_CE_ENABLE">~ILOGIC1:IFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:I_DELAY_ENABLE" title="~ILOGIC0:I_DELAY_ENABLE">~ILOGIC0:I_DELAY_ENABLE</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ENABLE.CIN" title="IODELAY0:ENABLE.CIN[1]">IODELAY0:ENABLE.CIN[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[4]">IODELAY0:ODELAY_VALUE_N[4]</a></td><td><a href="#bits-xc6s-IOI.LR-IOI:MEM_PLL_DIV_EN" title="IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[6]">IODELAY0:CAL_DELAY_MAX[6]</a></td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:MUX.SR" title="ILOGIC1:MUX.SR">ILOGIC1:MUX.SR</a></td><td><a href="#bits-xc6s-IOI.LR-ILOGIC0:TSBYPASS_MUX" title="ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ENABLE.CIN" title="IODELAY0:ENABLE.CIN[2]">IODELAY0:ENABLE.CIN[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[5]">IODELAY0:IDELAY_VALUE_N[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[5]">IODELAY0:CAL_DELAY_MAX[5]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:IFF_REV_USED" title="ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ENABLE.ODATAIN" title="IODELAY0:ENABLE.ODATAIN">IODELAY0:ENABLE.ODATAIN</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.OCE" title="IOICLK0:MUX.OCE[2]">IOICLK0:MUX.OCE[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[5]">IODELAY0:ODELAY_VALUE_N[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[4]">IODELAY0:CAL_DELAY_MAX[4]</a></td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:DDR" title="ILOGIC1:DDR">ILOGIC1:DDR</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.ICE" title="IOICLK0:MUX.ICE[2]">IOICLK0:MUX.ICE[2]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.OCE" title="IOICLK0:MUX.OCE[0]">IOICLK0:MUX.OCE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[6]">IODELAY0:IDELAY_VALUE_N[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[3]">IODELAY0:CAL_DELAY_MAX[3]</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.ICE" title="IOICLK0:MUX.ICE[0]">IOICLK0:MUX.ICE[0]</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.OCE" title="IOICLK0:MUX.OCE[1]">IOICLK0:MUX.OCE[1]</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[6]">IODELAY0:ODELAY_VALUE_N[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[2]">IODELAY0:CAL_DELAY_MAX[2]</a></td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:IFF_SR_SYNC" title="~ILOGIC1:IFF_SR_SYNC">~ILOGIC1:IFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.LR-IOICLK0:MUX.ICE" title="IOICLK0:MUX.ICE[1]">IOICLK0:MUX.ICE[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[7]">IODELAY0:IDELAY_VALUE_N[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[1]">IODELAY0:CAL_DELAY_MAX[1]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-ILOGIC1:IFF_LATCH" title="ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[7]">IODELAY0:ODELAY_VALUE_N[7]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.LR-IODELAY_COMMON:DIFF_PHASE_DETECTOR" title="IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</a></td><td><a href="#bits-xc6s-IOI.LR-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[0]">IODELAY0:CAL_DELAY_MAX[0]</a></td><td>-</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MUX.REV"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MUX.SR"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MUX.REV"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MUX.SR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.REV</th><th>[0, 22, 0]</th></tr>
<tr><th>OLOGIC0:MUX.SR</th><th>[0, 22, 1]</th></tr>
<tr><th>OLOGIC1:MUX.REV</th><th>[0, 22, 14]</th></tr>
<tr><th>OLOGIC1:MUX.SR</th><th>[0, 22, 15]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>INT</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC0:BITSLIP_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:CASCADE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:DDR"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:ENABLE.IOCE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:IFF_INIT"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:IFF_LATCH"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:IFF_REV_USED"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:IFF_SRVAL"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:IFF_SR_USED"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:ROW1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:ROW2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:ROW3_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:ROW4_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:BITSLIP_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:CASCADE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:DDR"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:ENABLE.IOCE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:IFF_INIT"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:IFF_LATCH"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:IFF_REV_USED"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:IFF_SRVAL"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:IFF_SR_USED"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:ROW1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:ROW2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:ROW3_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:ROW4_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:DELAYCHAIN_OSC"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:DIFF_PHASE_DETECTOR"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:ENABLE.ODATAIN"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:IDELAY_FIXED"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:IDELAY_FROM_HALF_MAX"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:LUMPED_DELAY"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:LUMPED_DELAY_SELECT"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:PLUS1"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:TEST_GLITCH_FILTER"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:TEST_NCOUNTER"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:TEST_PCOUNTER"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:DELAYCHAIN_OSC"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:DIFF_PHASE_DETECTOR"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:ENABLE.ODATAIN"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:IDELAY_FIXED"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:IDELAY_FROM_HALF_MAX"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:LUMPED_DELAY"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:LUMPED_DELAY_SELECT"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:TEST_GLITCH_FILTER"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:TEST_NCOUNTER"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:TEST_PCOUNTER"></div>
<div id="bits-xc6s-IOI.LR-IODELAY_COMMON:DIFF_PHASE_DETECTOR"></div>
<div id="bits-xc6s-IOI.LR-IODELAY_COMMON:DRP_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-IODELAY_COMMON:DRP_FROM_MCB"></div>
<div id="bits-xc6s-IOI.LR-IOI:MEM_PLL_DIV_EN"></div>
<div id="bits-xc6s-IOI.LR-IOICLK0:INV.CLK0"></div>
<div id="bits-xc6s-IOI.LR-IOICLK0:INV.CLK1"></div>
<div id="bits-xc6s-IOI.LR-IOICLK0:INV.CLK2"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:INV.CLK0"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:INV.CLK1"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:INV.CLK2"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:CASCADE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:DDR_OPPOSITE_EDGE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:ENABLE.IOCE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MISR_ENABLE_CLK"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MISR_ENABLE_DATA"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MISR_RESET"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_CE_OR_DDR"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_INIT"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_LATCH"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_RANK1_BYPASS"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_RANK1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_RANK2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_REV_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_SRVAL"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_SR_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_CE_OR_DDR"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_INIT"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_LATCH"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_RANK1_BYPASS"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_RANK1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_RANK2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_REV_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_SRVAL"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_SR_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:CASCADE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:DDR_OPPOSITE_EDGE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:ENABLE.IOCE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MISR_ENABLE_CLK"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MISR_ENABLE_DATA"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MISR_RESET"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_CE_OR_DDR"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_INIT"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_LATCH"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_RANK1_BYPASS"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_RANK1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_RANK2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_REV_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_SRVAL"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_SR_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_CE_OR_DDR"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_INIT"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_LATCH"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_RANK1_BYPASS"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_RANK1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_RANK2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_REV_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_SRVAL"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_SR_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:BITSLIP_ENABLE</th><th>[0, 29, 22]</th></tr>
<tr><th>ILOGIC0:CASCADE_ENABLE</th><th>[0, 22, 34]</th></tr>
<tr><th>ILOGIC0:DDR</th><th>[0, 22, 40]</th></tr>
<tr><th>ILOGIC0:ENABLE</th><th>[0, 29, 32]</th></tr>
<tr><th>ILOGIC0:ENABLE.IOCE</th><th>[0, 29, 26]</th></tr>
<tr><th>ILOGIC0:IFF_INIT</th><th>[0, 22, 38]</th></tr>
<tr><th>ILOGIC0:IFF_LATCH</th><th>[0, 22, 33]</th></tr>
<tr><th>ILOGIC0:IFF_REV_USED</th><th>[0, 22, 35]</th></tr>
<tr><th>ILOGIC0:IFF_SRVAL</th><th>[0, 22, 37]</th></tr>
<tr><th>ILOGIC0:IFF_SR_USED</th><th>[0, 22, 39]</th></tr>
<tr><th>ILOGIC0:ROW1_CLK_ENABLE</th><th>[0, 22, 45]</th></tr>
<tr><th>ILOGIC0:ROW2_CLK_ENABLE</th><th>[0, 22, 44]</th></tr>
<tr><th>ILOGIC0:ROW3_CLK_ENABLE</th><th>[0, 22, 46]</th></tr>
<tr><th>ILOGIC0:ROW4_CLK_ENABLE</th><th>[0, 22, 47]</th></tr>
<tr><th>ILOGIC1:BITSLIP_ENABLE</th><th>[0, 29, 17]</th></tr>
<tr><th>ILOGIC1:CASCADE_ENABLE</th><th>[0, 29, 16]</th></tr>
<tr><th>ILOGIC1:DDR</th><th>[0, 22, 60]</th></tr>
<tr><th>ILOGIC1:ENABLE</th><th>[0, 29, 35]</th></tr>
<tr><th>ILOGIC1:ENABLE.IOCE</th><th>[0, 29, 24]</th></tr>
<tr><th>ILOGIC1:IFF_INIT</th><th>[0, 22, 41]</th></tr>
<tr><th>ILOGIC1:IFF_LATCH</th><th>[0, 22, 63]</th></tr>
<tr><th>ILOGIC1:IFF_REV_USED</th><th>[0, 22, 59]</th></tr>
<tr><th>ILOGIC1:IFF_SRVAL</th><th>[0, 22, 55]</th></tr>
<tr><th>ILOGIC1:IFF_SR_USED</th><th>[0, 22, 42]</th></tr>
<tr><th>ILOGIC1:ROW1_CLK_ENABLE</th><th>[0, 22, 50]</th></tr>
<tr><th>ILOGIC1:ROW2_CLK_ENABLE</th><th>[0, 22, 51]</th></tr>
<tr><th>ILOGIC1:ROW3_CLK_ENABLE</th><th>[0, 22, 49]</th></tr>
<tr><th>ILOGIC1:ROW4_CLK_ENABLE</th><th>[0, 22, 48]</th></tr>
<tr><th>IODELAY0:DELAYCHAIN_OSC</th><th>[0, 24, 56]</th></tr>
<tr><th>IODELAY0:DIFF_PHASE_DETECTOR</th><th>[0, 26, 55]</th></tr>
<tr><th>IODELAY0:ENABLE.ODATAIN</th><th>[0, 23, 59]</th></tr>
<tr><th>IODELAY0:IDELAY_FIXED</th><th>[0, 22, 52]</th></tr>
<tr><th>IODELAY0:IDELAY_FROM_HALF_MAX</th><th>[0, 28, 44]</th></tr>
<tr><th>IODELAY0:LUMPED_DELAY</th><th>[0, 28, 52]</th></tr>
<tr><th>IODELAY0:LUMPED_DELAY_SELECT</th><th>[0, 28, 54]</th></tr>
<tr><th>IODELAY0:PLUS1</th><th>[0, 28, 45]</th></tr>
<tr><th>IODELAY0:TEST_GLITCH_FILTER</th><th>[0, 23, 45]</th></tr>
<tr><th>IODELAY0:TEST_NCOUNTER</th><th>[0, 26, 51]</th></tr>
<tr><th>IODELAY0:TEST_PCOUNTER</th><th>[0, 26, 49]</th></tr>
<tr><th>IODELAY1:DELAYCHAIN_OSC</th><th>[0, 24, 7]</th></tr>
<tr><th>IODELAY1:DIFF_PHASE_DETECTOR</th><th>[0, 26, 20]</th></tr>
<tr><th>IODELAY1:ENABLE.ODATAIN</th><th>[0, 23, 4]</th></tr>
<tr><th>IODELAY1:IDELAY_FIXED</th><th>[0, 22, 16]</th></tr>
<tr><th>IODELAY1:IDELAY_FROM_HALF_MAX</th><th>[0, 28, 19]</th></tr>
<tr><th>IODELAY1:LUMPED_DELAY</th><th>[0, 28, 11]</th></tr>
<tr><th>IODELAY1:LUMPED_DELAY_SELECT</th><th>[0, 28, 9]</th></tr>
<tr><th>IODELAY1:TEST_GLITCH_FILTER</th><th>[0, 23, 18]</th></tr>
<tr><th>IODELAY1:TEST_NCOUNTER</th><th>[0, 26, 12]</th></tr>
<tr><th>IODELAY1:TEST_PCOUNTER</th><th>[0, 26, 0]</th></tr>
<tr><th>IODELAY_COMMON:DIFF_PHASE_DETECTOR</th><th>[0, 27, 63]</th></tr>
<tr><th>IODELAY_COMMON:DRP_ENABLE</th><th>[0, 26, 28]</th></tr>
<tr><th>IODELAY_COMMON:DRP_FROM_MCB</th><th>[0, 26, 46]</th></tr>
<tr><th>IOI:MEM_PLL_DIV_EN</th><th>[0, 26, 57]</th></tr>
<tr><th>IOICLK0:INV.CLK0</th><th>[0, 23, 38]</th></tr>
<tr><th>IOICLK0:INV.CLK1</th><th>[0, 24, 38]</th></tr>
<tr><th>IOICLK0:INV.CLK2</th><th>[0, 23, 39]</th></tr>
<tr><th>IOICLK1:INV.CLK0</th><th>[0, 23, 25]</th></tr>
<tr><th>IOICLK1:INV.CLK1</th><th>[0, 24, 25]</th></tr>
<tr><th>IOICLK1:INV.CLK2</th><th>[0, 23, 24]</th></tr>
<tr><th>OLOGIC0:CASCADE_ENABLE</th><th>[0, 29, 46]</th></tr>
<tr><th>OLOGIC0:DDR_OPPOSITE_EDGE</th><th>[0, 27, 14]</th></tr>
<tr><th>OLOGIC0:ENABLE</th><th>[0, 29, 28]</th></tr>
<tr><th>OLOGIC0:ENABLE.IOCE</th><th>[0, 29, 27]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE_CLK</th><th>[0, 29, 13]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE_DATA</th><th>[0, 29, 12]</th></tr>
<tr><th>OLOGIC0:MISR_RESET</th><th>[0, 29, 10]</th></tr>
<tr><th>OLOGIC0:OFF_CE_ENABLE</th><th>[0, 27, 11]</th></tr>
<tr><th>OLOGIC0:OFF_CE_OR_DDR</th><th>[0, 27, 10]</th></tr>
<tr><th>OLOGIC0:OFF_INIT</th><th>[0, 22, 9]</th></tr>
<tr><th>OLOGIC0:OFF_LATCH</th><th>[0, 22, 13]</th></tr>
<tr><th>OLOGIC0:OFF_RANK1_BYPASS</th><th>[0, 27, 15]</th></tr>
<tr><th>OLOGIC0:OFF_RANK1_CLK_ENABLE</th><th>[0, 27, 9]</th></tr>
<tr><th>OLOGIC0:OFF_RANK2_CLK_ENABLE</th><th>[0, 27, 8]</th></tr>
<tr><th>OLOGIC0:OFF_REV_ENABLE</th><th>[0, 22, 11]</th></tr>
<tr><th>OLOGIC0:OFF_SRVAL</th><th>[0, 22, 8]</th></tr>
<tr><th>OLOGIC0:OFF_SR_ENABLE</th><th>[0, 22, 12]</th></tr>
<tr><th>OLOGIC0:TFF_CE_ENABLE</th><th>[0, 27, 4]</th></tr>
<tr><th>OLOGIC0:TFF_CE_OR_DDR</th><th>[0, 27, 5]</th></tr>
<tr><th>OLOGIC0:TFF_INIT</th><th>[0, 22, 6]</th></tr>
<tr><th>OLOGIC0:TFF_LATCH</th><th>[0, 22, 2]</th></tr>
<tr><th>OLOGIC0:TFF_RANK1_BYPASS</th><th>[0, 27, 1]</th></tr>
<tr><th>OLOGIC0:TFF_RANK1_CLK_ENABLE</th><th>[0, 27, 6]</th></tr>
<tr><th>OLOGIC0:TFF_RANK2_CLK_ENABLE</th><th>[0, 27, 7]</th></tr>
<tr><th>OLOGIC0:TFF_REV_ENABLE</th><th>[0, 22, 4]</th></tr>
<tr><th>OLOGIC0:TFF_SRVAL</th><th>[0, 22, 7]</th></tr>
<tr><th>OLOGIC0:TFF_SR_ENABLE</th><th>[0, 22, 3]</th></tr>
<tr><th>OLOGIC1:CASCADE_ENABLE</th><th>[0, 22, 30]</th></tr>
<tr><th>OLOGIC1:DDR_OPPOSITE_EDGE</th><th>[0, 27, 29]</th></tr>
<tr><th>OLOGIC1:ENABLE</th><th>[0, 29, 31]</th></tr>
<tr><th>OLOGIC1:ENABLE.IOCE</th><th>[0, 29, 25]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE_CLK</th><th>[0, 29, 14]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE_DATA</th><th>[0, 29, 15]</th></tr>
<tr><th>OLOGIC1:MISR_RESET</th><th>[0, 29, 11]</th></tr>
<tr><th>OLOGIC1:OFF_CE_ENABLE</th><th>[0, 27, 27]</th></tr>
<tr><th>OLOGIC1:OFF_CE_OR_DDR</th><th>[0, 27, 26]</th></tr>
<tr><th>OLOGIC1:OFF_INIT</th><th>[0, 22, 25]</th></tr>
<tr><th>OLOGIC1:OFF_LATCH</th><th>[0, 22, 29]</th></tr>
<tr><th>OLOGIC1:OFF_RANK1_BYPASS</th><th>[0, 27, 34]</th></tr>
<tr><th>OLOGIC1:OFF_RANK1_CLK_ENABLE</th><th>[0, 27, 25]</th></tr>
<tr><th>OLOGIC1:OFF_RANK2_CLK_ENABLE</th><th>[0, 27, 24]</th></tr>
<tr><th>OLOGIC1:OFF_REV_ENABLE</th><th>[0, 22, 27]</th></tr>
<tr><th>OLOGIC1:OFF_SRVAL</th><th>[0, 22, 24]</th></tr>
<tr><th>OLOGIC1:OFF_SR_ENABLE</th><th>[0, 22, 28]</th></tr>
<tr><th>OLOGIC1:TFF_CE_ENABLE</th><th>[0, 27, 20]</th></tr>
<tr><th>OLOGIC1:TFF_CE_OR_DDR</th><th>[0, 27, 21]</th></tr>
<tr><th>OLOGIC1:TFF_INIT</th><th>[0, 22, 22]</th></tr>
<tr><th>OLOGIC1:TFF_LATCH</th><th>[0, 22, 18]</th></tr>
<tr><th>OLOGIC1:TFF_RANK1_BYPASS</th><th>[0, 27, 19]</th></tr>
<tr><th>OLOGIC1:TFF_RANK1_CLK_ENABLE</th><th>[0, 27, 22]</th></tr>
<tr><th>OLOGIC1:TFF_RANK2_CLK_ENABLE</th><th>[0, 27, 23]</th></tr>
<tr><th>OLOGIC1:TFF_REV_ENABLE</th><th>[0, 22, 20]</th></tr>
<tr><th>OLOGIC1:TFF_SRVAL</th><th>[0, 22, 23]</th></tr>
<tr><th>OLOGIC1:TFF_SR_ENABLE</th><th>[0, 22, 19]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC0:IFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:IFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:I_DELAY_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:IFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:IFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:I_DELAY_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TFF_SR_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IFF_CE_ENABLE</th><th>[0, 22, 31]</th></tr>
<tr><th>ILOGIC0:IFF_DELAY_ENABLE</th><th>[0, 28, 55]</th></tr>
<tr><th>ILOGIC0:IFF_SR_SYNC</th><th>[0, 22, 32]</th></tr>
<tr><th>ILOGIC0:I_DELAY_ENABLE</th><th>[0, 23, 57]</th></tr>
<tr><th>ILOGIC1:IFF_CE_ENABLE</th><th>[0, 22, 57]</th></tr>
<tr><th>ILOGIC1:IFF_DELAY_ENABLE</th><th>[0, 28, 8]</th></tr>
<tr><th>ILOGIC1:IFF_SR_SYNC</th><th>[0, 22, 62]</th></tr>
<tr><th>ILOGIC1:I_DELAY_ENABLE</th><th>[0, 23, 6]</th></tr>
<tr><th>OLOGIC0:OFF_SR_SYNC</th><th>[0, 22, 10]</th></tr>
<tr><th>OLOGIC0:TFF_SR_SYNC</th><th>[0, 22, 5]</th></tr>
<tr><th>OLOGIC1:OFF_SR_SYNC</th><th>[0, 22, 26]</th></tr>
<tr><th>OLOGIC1:TFF_SR_SYNC</th><th>[0, 22, 21]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC0:MUX.SR"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:MUX.SR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.SR</th><th>[0, 22, 36]</th></tr>
<tr><th>ILOGIC1:MUX.SR</th><th>[0, 22, 58]</th></tr>
<tr><td>OLOGIC_SR</td><td>0</td></tr>
<tr><td>INT</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IOICLK0:MUX.ICE"></div>
<div id="bits-xc6s-IOI.LR-IOICLK0:MUX.OCE"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:MUX.ICE"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:MUX.OCE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.ICE</th><th>[0, 23, 60]</th><th>[0, 23, 62]</th><th>[0, 23, 61]</th></tr>
<tr><th>IOICLK0:MUX.OCE</th><th>[0, 24, 59]</th><th>[0, 24, 61]</th><th>[0, 24, 60]</th></tr>
<tr><th>IOICLK1:MUX.ICE</th><th>[0, 23, 3]</th><th>[0, 23, 1]</th><th>[0, 23, 2]</th></tr>
<tr><th>IOICLK1:MUX.OCE</th><th>[0, 24, 4]</th><th>[0, 24, 2]</th><th>[0, 24, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CE0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CE1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC0:TSBYPASS_MUX"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:TSBYPASS_MUX</th><th>[0, 23, 58]</th></tr>
<tr><th>ILOGIC1:TSBYPASS_MUX</th><th>[0, 23, 5]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>T</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IOICLK0:DDR_ALIGNMENT"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:DDR_ALIGNMENT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:DDR_ALIGNMENT</th><th>[0, 23, 54]</th><th>[0, 23, 55]</th></tr>
<tr><th>IOICLK1:DDR_ALIGNMENT</th><th>[0, 23, 9]</th><th>[0, 23, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK0</td><td>0</td><td>1</td></tr>
<tr><td>CLK1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IOICLK0:MUX.CE0"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:MUX.CE0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CE0</th><th>[0, 23, 53]</th><th>[0, 23, 52]</th><th>[0, 23, 50]</th></tr>
<tr><th>IOICLK1:MUX.CE0</th><th>[0, 23, 10]</th><th>[0, 23, 11]</th><th>[0, 23, 13]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCE0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCE2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLCE0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:MODE"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:MODE</th><th>[0, 24, 55]</th><th>[0, 23, 56]</th><th>[0, 23, 44]</th><th>[0, 23, 42]</th></tr>
<tr><th>IODELAY1:MODE</th><th>[0, 24, 8]</th><th>[0, 23, 7]</th><th>[0, 23, 21]</th><th>[0, 23, 19]</th></tr>
<tr><td>IODRP2</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IODELAY2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>IODRP2_MCB</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:EVENT_SEL"></div>
<div id="bits-xc6s-IOI.LR-IODELAY_COMMON:ENFFSCAN_DRP"></div>
<div id="bits-xc6s-IOI.LR-IOICLK0:DDR_ENABLE"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:DDR_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th><th>[0, 26, 54]</th><th>[0, 26, 44]</th></tr>
<tr><th>IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th><th>[0, 26, 19]</th><th>[0, 26, 9]</th></tr>
<tr><th>IODELAY1:EVENT_SEL</th><th>[0, 28, 16]</th><th>[0, 28, 18]</th></tr>
<tr><th>IODELAY_COMMON:ENFFSCAN_DRP</th><th>[0, 29, 9]</th><th>[0, 26, 43]</th></tr>
<tr><th>IOICLK0:DDR_ENABLE</th><th>[0, 23, 41]</th><th>[0, 23, 40]</th></tr>
<tr><th>IOICLK1:DDR_ENABLE</th><th>[0, 23, 23]</th><th>[0, 23, 22]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IOICLK0:MUX.CLK0"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:MUX.CLK0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CLK0</th><th>[0, 23, 37]</th><th>[0, 23, 35]</th><th>[0, 23, 36]</th><th>[0, 23, 32]</th><th>[0, 23, 33]</th></tr>
<tr><th>IOICLK1:MUX.CLK0</th><th>[0, 23, 26]</th><th>[0, 23, 28]</th><th>[0, 23, 27]</th><th>[0, 23, 31]</th><th>[0, 23, 30]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:ENABLE.CIN"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:ENABLE.CIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:ENABLE.CIN</th><th>[0, 24, 58]</th><th>[0, 24, 57]</th><th>[0, 24, 41]</th></tr>
<tr><th>IODELAY1:ENABLE.CIN</th><th>[0, 24, 22]</th><th>[0, 24, 6]</th><th>[0, 24, 5]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:IDELAY_MODE"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:IDELAY_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:IDELAY_MODE</th><th>[0, 24, 54]</th><th>[0, 24, 44]</th></tr>
<tr><th>IODELAY1:IDELAY_MODE</th><th>[0, 24, 19]</th><th>[0, 24, 9]</th></tr>
<tr><td>NORMAL</td><td>0</td><td>0</td></tr>
<tr><td>PCI</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IOICLK0:MUX.CE1"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:MUX.CE1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CE1</th><th>[0, 24, 53]</th><th>[0, 24, 52]</th><th>[0, 24, 51]</th></tr>
<tr><th>IOICLK1:MUX.CE1</th><th>[0, 24, 10]</th><th>[0, 24, 11]</th><th>[0, 24, 12]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCE1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCE3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLCE1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IOICLK0:MUX.ICLK"></div>
<div id="bits-xc6s-IOI.LR-IOICLK0:MUX.OCLK"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:MUX.ICLK"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:MUX.OCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.ICLK</th><th>[0, 23, 48]</th><th>[0, 23, 49]</th><th>[0, 24, 46]</th><th>[0, 24, 47]</th></tr>
<tr><th>IOICLK0:MUX.OCLK</th><th>[0, 24, 49]</th><th>[0, 24, 50]</th><th>[0, 24, 45]</th><th>[0, 24, 48]</th></tr>
<tr><th>IOICLK1:MUX.ICLK</th><th>[0, 23, 15]</th><th>[0, 23, 14]</th><th>[0, 24, 17]</th><th>[0, 24, 16]</th></tr>
<tr><th>IOICLK1:MUX.OCLK</th><th>[0, 24, 14]</th><th>[0, 24, 13]</th><th>[0, 24, 18]</th><th>[0, 24, 15]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK2</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DDR</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IOICLK0:MUX.CLK2"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:MUX.CLK2"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CLK2</th><th>[0, 24, 40]</th><th>[0, 24, 39]</th></tr>
<tr><th>IOICLK1:MUX.CLK2</th><th>[0, 24, 23]</th><th>[0, 24, 24]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>PLLCLK0</td><td>0</td><td>1</td></tr>
<tr><td>PLLCLK1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IOICLK0:MUX.CLK1"></div>
<div id="bits-xc6s-IOI.LR-IOICLK1:MUX.CLK1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CLK1</th><th>[0, 24, 35]</th><th>[0, 24, 37]</th><th>[0, 24, 36]</th><th>[0, 24, 32]</th><th>[0, 24, 33]</th></tr>
<tr><th>IOICLK1:MUX.CLK1</th><th>[0, 24, 28]</th><th>[0, 24, 26]</th><th>[0, 24, 27]</th><th>[0, 24, 31]</th><th>[0, 24, 30]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC0:MUX.D"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.D</th><th>[0, 24, 43]</th><th>[0, 24, 42]</th></tr>
<tr><td>IOB_I</td><td>0</td><td>0</td></tr>
<tr><td>OTHER_IOB_I</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:CAL_DELAY_MAX"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:DRP06"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:DRP07"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_N"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:IDELAY_VALUE_P"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_N"></div>
<div id="bits-xc6s-IOI.LR-IODELAY0:ODELAY_VALUE_P"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:CAL_DELAY_MAX"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:DRP06"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:DRP07"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_N"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:IDELAY_VALUE_P"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_N"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:ODELAY_VALUE_P"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:CAL_DELAY_MAX</th><th>[0, 28, 56]</th><th>[0, 28, 57]</th><th>[0, 28, 58]</th><th>[0, 28, 59]</th><th>[0, 28, 60]</th><th>[0, 28, 61]</th><th>[0, 28, 62]</th><th>[0, 28, 63]</th></tr>
<tr><th>IODELAY0:DRP06</th><th>[0, 28, 43]</th><th>[0, 28, 41]</th><th>[0, 28, 49]</th><th>[0, 28, 55]</th><th>[0, 28, 53]</th><th>[0, 28, 50]</th><th>[0, 28, 47]</th><th>[0, 28, 45]</th></tr>
<tr><th>IODELAY0:DRP07</th><th>[0, 28, 42]</th><th>[0, 28, 40]</th><th>[0, 28, 48]</th><th>[0, 28, 54]</th><th>[0, 28, 52]</th><th>[0, 28, 51]</th><th>[0, 28, 46]</th><th>[0, 28, 44]</th></tr>
<tr><th>IODELAY0:IDELAY_VALUE_N</th><th>[0, 25, 62]</th><th>[0, 25, 60]</th><th>[0, 25, 58]</th><th>[0, 25, 56]</th><th>[0, 25, 55]</th><th>[0, 25, 53]</th><th>[0, 25, 51]</th><th>[0, 25, 49]</th></tr>
<tr><th>IODELAY0:IDELAY_VALUE_P</th><th>[0, 25, 33]</th><th>[0, 25, 35]</th><th>[0, 25, 37]</th><th>[0, 25, 39]</th><th>[0, 25, 40]</th><th>[0, 25, 42]</th><th>[0, 25, 44]</th><th>[0, 25, 46]</th></tr>
<tr><th>IODELAY0:ODELAY_VALUE_N</th><th>[0, 25, 63]</th><th>[0, 25, 61]</th><th>[0, 25, 59]</th><th>[0, 25, 57]</th><th>[0, 25, 54]</th><th>[0, 25, 52]</th><th>[0, 25, 50]</th><th>[0, 25, 48]</th></tr>
<tr><th>IODELAY0:ODELAY_VALUE_P</th><th>[0, 25, 32]</th><th>[0, 25, 34]</th><th>[0, 25, 36]</th><th>[0, 25, 38]</th><th>[0, 25, 41]</th><th>[0, 25, 43]</th><th>[0, 25, 45]</th><th>[0, 25, 47]</th></tr>
<tr><th>IODELAY1:CAL_DELAY_MAX</th><th>[0, 28, 7]</th><th>[0, 28, 6]</th><th>[0, 28, 5]</th><th>[0, 28, 4]</th><th>[0, 28, 3]</th><th>[0, 28, 2]</th><th>[0, 28, 1]</th><th>[0, 28, 0]</th></tr>
<tr><th>IODELAY1:DRP06</th><th>[0, 28, 20]</th><th>[0, 28, 22]</th><th>[0, 28, 14]</th><th>[0, 28, 8]</th><th>[0, 28, 10]</th><th>[0, 28, 13]</th><th>[0, 28, 16]</th><th>[0, 28, 18]</th></tr>
<tr><th>IODELAY1:DRP07</th><th>[0, 28, 21]</th><th>[0, 28, 23]</th><th>[0, 28, 15]</th><th>[0, 28, 9]</th><th>[0, 28, 11]</th><th>[0, 28, 12]</th><th>[0, 28, 17]</th><th>[0, 28, 19]</th></tr>
<tr><th>IODELAY1:IDELAY_VALUE_N</th><th>[0, 25, 1]</th><th>[0, 25, 3]</th><th>[0, 25, 5]</th><th>[0, 25, 7]</th><th>[0, 25, 8]</th><th>[0, 25, 10]</th><th>[0, 25, 12]</th><th>[0, 25, 14]</th></tr>
<tr><th>IODELAY1:IDELAY_VALUE_P</th><th>[0, 25, 30]</th><th>[0, 25, 28]</th><th>[0, 25, 26]</th><th>[0, 25, 24]</th><th>[0, 25, 23]</th><th>[0, 25, 21]</th><th>[0, 25, 19]</th><th>[0, 25, 17]</th></tr>
<tr><th>IODELAY1:ODELAY_VALUE_N</th><th>[0, 25, 0]</th><th>[0, 25, 2]</th><th>[0, 25, 4]</th><th>[0, 25, 6]</th><th>[0, 25, 9]</th><th>[0, 25, 11]</th><th>[0, 25, 13]</th><th>[0, 25, 15]</th></tr>
<tr><th>IODELAY1:ODELAY_VALUE_P</th><th>[0, 25, 31]</th><th>[0, 25, 29]</th><th>[0, 25, 27]</th><th>[0, 25, 25]</th><th>[0, 25, 22]</th><th>[0, 25, 20]</th><th>[0, 25, 18]</th><th>[0, 25, 16]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY_COMMON:MCB_ADDRESS"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TRAIN_PATTERN"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TRAIN_PATTERN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY_COMMON:MCB_ADDRESS</th><th>[0, 26, 47]</th><th>[0, 26, 39]</th><th>[0, 26, 26]</th><th>[0, 26, 24]</th></tr>
<tr><th>OLOGIC0:TRAIN_PATTERN</th><th>[0, 27, 3]</th><th>[0, 27, 13]</th><th>[0, 27, 17]</th><th>[0, 27, 16]</th></tr>
<tr><th>OLOGIC1:TRAIN_PATTERN</th><th>[0, 27, 30]</th><th>[0, 27, 31]</th><th>[0, 27, 32]</th><th>[0, 27, 33]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IOI:MEM_PLL_POL_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI:MEM_PLL_POL_SEL</th><th>[0, 26, 56]</th></tr>
<tr><td>INVERTED</td><td>0</td></tr>
<tr><td>NOTINVERTED</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OUTPUT_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OUTPUT_MODE</th><th>[0, 27, 0]</th></tr>
<tr><td>SINGLE_ENDED</td><td>0</td></tr>
<tr><td>DIFFERENTIAL</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MUX.D"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MUX.T"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MUX.D"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MUX.T"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.D</th><th>[0, 27, 12]</th></tr>
<tr><th>OLOGIC0:MUX.T</th><th>[0, 27, 2]</th></tr>
<tr><th>OLOGIC1:MUX.D</th><th>[0, 27, 35]</th></tr>
<tr><th>OLOGIC1:MUX.T</th><th>[0, 27, 28]</th></tr>
<tr><td>INT</td><td>0</td></tr>
<tr><td>MCB</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC1:DATA_WIDTH_RELOAD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC1:DATA_WIDTH_RELOAD</th><th>[0, 27, 37]</th><th>[0, 27, 36]</th><th>[0, 27, 18]</th></tr>
<tr><td>8</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC0:DATA_WIDTH_RELOAD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_WIDTH_RELOAD</th><th>[0, 27, 39]</th><th>[0, 27, 38]</th></tr>
<tr><td>4</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC0:MUX.Q1"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:MUX.Q2"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:MUX.Q3"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC0:MUX.Q4"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:MUX.Q1"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:MUX.Q2"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:MUX.Q3"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:MUX.Q4"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.Q1</th><th>[0, 27, 46]</th><th>[0, 27, 47]</th></tr>
<tr><th>ILOGIC0:MUX.Q2</th><th>[0, 27, 45]</th><th>[0, 27, 44]</th></tr>
<tr><th>ILOGIC0:MUX.Q3</th><th>[0, 27, 42]</th><th>[0, 27, 43]</th></tr>
<tr><th>ILOGIC0:MUX.Q4</th><th>[0, 27, 41]</th><th>[0, 27, 40]</th></tr>
<tr><th>ILOGIC1:MUX.Q1</th><th>[0, 27, 49]</th><th>[0, 27, 48]</th></tr>
<tr><th>ILOGIC1:MUX.Q2</th><th>[0, 27, 50]</th><th>[0, 27, 51]</th></tr>
<tr><th>ILOGIC1:MUX.Q3</th><th>[0, 27, 53]</th><th>[0, 27, 52]</th></tr>
<tr><th>ILOGIC1:MUX.Q4</th><th>[0, 27, 54]</th><th>[0, 27, 55]</th></tr>
<tr><td>SHIFT_REGISTER</td><td>0</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>0</td><td>1</td></tr>
<tr><td>NETWORKING_PIPELINED</td><td>1</td><td>0</td></tr>
<tr><td>RETIMED</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:IODELAY_CHANGE"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:IODELAY_CHANGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:IODELAY_CHANGE</th><th>[0, 28, 51]</th></tr>
<tr><th>IODELAY1:IODELAY_CHANGE</th><th>[0, 28, 12]</th></tr>
<tr><td>CHANGE_ON_CLOCK</td><td>0</td></tr>
<tr><td>CHANGE_ON_DATA</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:DELAY_SRC"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:DELAY_SRC</th><th>[0, 28, 53]</th><th>[0, 28, 50]</th></tr>
<tr><th>IODELAY1:DELAY_SRC</th><th>[0, 28, 10]</th><th>[0, 28, 13]</th></tr>
<tr><td>IO</td><td>0</td><td>0</td></tr>
<tr><td>ODATAIN</td><td>0</td><td>1</td></tr>
<tr><td>IDATAIN</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-OLOGIC0:OMUX"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OMUX</th><th>[0, 28, 49]</th></tr>
<tr><th>OLOGIC1:OMUX</th><th>[0, 28, 14]</th></tr>
<tr><td>OUTFF</td><td>0</td></tr>
<tr><td>D1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:COUNTER_WRAPAROUND"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:COUNTER_WRAPAROUND"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:COUNTER_WRAPAROUND</th><th>[0, 28, 46]</th></tr>
<tr><th>IODELAY1:COUNTER_WRAPAROUND</th><th>[0, 28, 17]</th></tr>
<tr><td>WRAPAROUND</td><td>0</td></tr>
<tr><td>STAY_AT_LIMIT</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MUX.OCE"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MUX.OCE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.OCE</th><th>[0, 28, 43]</th></tr>
<tr><th>OLOGIC1:MUX.OCE</th><th>[0, 28, 20]</th></tr>
<tr><td>INT</td><td>0</td></tr>
<tr><td>PCI_CE</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-OLOGIC0:TMUX"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TMUX</th><th>[0, 28, 41]</th></tr>
<tr><th>OLOGIC1:TMUX</th><th>[0, 28, 22]</th></tr>
<tr><td>TFF</td><td>0</td></tr>
<tr><td>T1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:DRP_ADDR"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:DRP_ADDR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:DRP_ADDR</th><th>[0, 28, 32]</th><th>[0, 28, 36]</th><th>[0, 28, 37]</th><th>[0, 28, 38]</th><th>[0, 28, 39]</th></tr>
<tr><th>IODELAY1:DRP_ADDR</th><th>[0, 28, 31]</th><th>[0, 28, 27]</th><th>[0, 28, 26]</th><th>[0, 28, 25]</th><th>[0, 28, 24]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-IODELAY0:MUX.IOCLK"></div>
<div id="bits-xc6s-IOI.LR-IODELAY1:MUX.IOCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:MUX.IOCLK</th><th>[0, 29, 3]</th></tr>
<tr><th>IODELAY1:MUX.IOCLK</th><th>[0, 29, 1]</th></tr>
<tr><td>ILOGIC_CLK</td><td>0</td></tr>
<tr><td>OLOGIC_CLK</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC1:DATA_WIDTH_START"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC1:DATA_WIDTH_START</th><th>[0, 29, 18]</th><th>[0, 29, 19]</th><th>[0, 29, 20]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC0:DATA_WIDTH_START"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_WIDTH_START</th><th>[0, 29, 23]</th><th>[0, 29, 21]</th></tr>
<tr><td>2</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MUX.CLK"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MUX.CLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLK</th><th>[0, 29, 37]</th><th>[0, 29, 36]</th></tr>
<tr><th>OLOGIC1:MUX.CLK</th><th>[0, 29, 39]</th><th>[0, 29, 38]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCLK0</td><td>0</td><td>1</td></tr>
<tr><td>OCLK1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-ILOGIC0:MUX.CLK"></div>
<div id="bits-xc6s-IOI.LR-ILOGIC1:MUX.CLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.CLK</th><th>[0, 29, 41]</th><th>[0, 29, 40]</th></tr>
<tr><th>ILOGIC1:MUX.CLK</th><th>[0, 29, 43]</th><th>[0, 29, 42]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>ICLK0</td><td>0</td><td>1</td></tr>
<tr><td>ICLK1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.LR-OLOGIC0:MUX.TRAIN"></div>
<div id="bits-xc6s-IOI.LR-OLOGIC1:MUX.TRAIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.TRAIN</th><th>[0, 29, 47]</th><th>[0, 29, 45]</th></tr>
<tr><th>OLOGIC1:MUX.TRAIN</th><th>[0, 29, 48]</th><th>[0, 29, 44]</th></tr>
<tr><td>GND</td><td>0</td><td>0</td></tr>
<tr><td>INT</td><td>0</td><td>1</td></tr>
<tr><td>MCB</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-ioi-bt">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IOI.BT</span></code><a class="headerlink" href="#bitstream-ioi-bt" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">IOI.BT bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MUX.REV" title="OLOGIC0:MUX.REV">OLOGIC0:MUX.REV</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[7]">IODELAY1:ODELAY_VALUE_N[7]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:TEST_PCOUNTER" title="IODELAY1:TEST_PCOUNTER">IODELAY1:TEST_PCOUNTER</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OUTPUT_MODE" title="OLOGIC0:OUTPUT_MODE">OLOGIC0:OUTPUT_MODE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[0]">IODELAY1:CAL_DELAY_MAX[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MUX.SR" title="OLOGIC0:MUX.SR">OLOGIC0:MUX.SR</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[7]">IODELAY1:IDELAY_VALUE_N[7]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:MUX.IOCLK" title="IODELAY1:MUX.IOCLK">IODELAY1:MUX.IOCLK</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_RANK1_BYPASS" title="OLOGIC0:TFF_RANK1_BYPASS">OLOGIC0:TFF_RANK1_BYPASS</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[1]">IODELAY1:CAL_DELAY_MAX[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.ICE" title="IOICLK1:MUX.ICE[1]">IOICLK1:MUX.ICE[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_LATCH" title="OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.OCE" title="IOICLK1:MUX.OCE[1]">IOICLK1:MUX.OCE[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[6]">IODELAY1:ODELAY_VALUE_N[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MUX.T" title="OLOGIC0:MUX.T">OLOGIC0:MUX.T</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[2]">IODELAY1:CAL_DELAY_MAX[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.ICE" title="IOICLK1:MUX.ICE[0]">IOICLK1:MUX.ICE[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_SR_ENABLE" title="OLOGIC0:TFF_SR_ENABLE">OLOGIC0:TFF_SR_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.OCE" title="IOICLK1:MUX.OCE[0]">IOICLK1:MUX.OCE[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[6]">IODELAY1:IDELAY_VALUE_N[6]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:MUX.IOCLK" title="IODELAY0:MUX.IOCLK">IODELAY0:MUX.IOCLK</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TRAIN_PATTERN" title="OLOGIC0:TRAIN_PATTERN[3]">OLOGIC0:TRAIN_PATTERN[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[3]">IODELAY1:CAL_DELAY_MAX[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.ICE" title="IOICLK1:MUX.ICE[2]">IOICLK1:MUX.ICE[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_REV_ENABLE" title="OLOGIC0:TFF_REV_ENABLE">OLOGIC0:TFF_REV_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.OCE" title="IOICLK1:MUX.OCE[2]">IOICLK1:MUX.OCE[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[5]">IODELAY1:ODELAY_VALUE_N[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_CE_ENABLE" title="OLOGIC0:TFF_CE_ENABLE">OLOGIC0:TFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[4]">IODELAY1:CAL_DELAY_MAX[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ENABLE.ODATAIN" title="IODELAY1:ENABLE.ODATAIN">IODELAY1:ENABLE.ODATAIN</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_SR_SYNC" title="~OLOGIC0:TFF_SR_SYNC">~OLOGIC0:TFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ENABLE.CIN" title="IODELAY1:ENABLE.CIN[0]">IODELAY1:ENABLE.CIN[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[5]">IODELAY1:IDELAY_VALUE_N[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_CE_OR_DDR" title="OLOGIC0:TFF_CE_OR_DDR">OLOGIC0:TFF_CE_OR_DDR</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[5]">IODELAY1:CAL_DELAY_MAX[5]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:TSBYPASS_MUX" title="ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_INIT" title="OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ENABLE.CIN" title="IODELAY1:ENABLE.CIN[1]">IODELAY1:ENABLE.CIN[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[4]">IODELAY1:ODELAY_VALUE_N[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_RANK1_CLK_ENABLE" title="OLOGIC0:TFF_RANK1_CLK_ENABLE">OLOGIC0:TFF_RANK1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[6]">IODELAY1:CAL_DELAY_MAX[6]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:I_DELAY_ENABLE" title="~ILOGIC1:I_DELAY_ENABLE">~ILOGIC1:I_DELAY_ENABLE</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_SRVAL" title="OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DELAYCHAIN_OSC" title="IODELAY1:DELAYCHAIN_OSC">IODELAY1:DELAYCHAIN_OSC</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[4]">IODELAY1:IDELAY_VALUE_N[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TFF_RANK2_CLK_ENABLE" title="OLOGIC0:TFF_RANK2_CLK_ENABLE">OLOGIC0:TFF_RANK2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:CAL_DELAY_MAX" title="IODELAY1:CAL_DELAY_MAX[7]">IODELAY1:CAL_DELAY_MAX[7]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:MODE" title="IODELAY1:MODE[3]">IODELAY1:MODE[3]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_SRVAL" title="OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:MODE" title="IODELAY1:MODE[2]">IODELAY1:MODE[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[3]">IODELAY1:IDELAY_VALUE_N[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_RANK2_CLK_ENABLE" title="OLOGIC0:OFF_RANK2_CLK_ENABLE">OLOGIC0:OFF_RANK2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:IFF_DELAY_ENABLE" title="~ILOGIC1:IFF_DELAY_ENABLE">~ILOGIC1:IFF_DELAY_ENABLE</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP06" title="IODELAY1:DRP06[4]">IODELAY1:DRP06[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:DDR_ALIGNMENT" title="IOICLK1:DDR_ALIGNMENT[0]">IOICLK1:DDR_ALIGNMENT[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_INIT" title="OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_MODE" title="IODELAY1:IDELAY_MODE[0]">IODELAY1:IDELAY_MODE[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[3]">IODELAY1:ODELAY_VALUE_N[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB" title="IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY_COMMON:ENFFSCAN_DRP" title="IODELAY_COMMON:ENFFSCAN_DRP[1]">IODELAY_COMMON:ENFFSCAN_DRP[1]</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_RANK1_CLK_ENABLE" title="OLOGIC0:OFF_RANK1_CLK_ENABLE">OLOGIC0:OFF_RANK1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP07" title="IODELAY1:DRP07[4]">IODELAY1:DRP07[4]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:LUMPED_DELAY_SELECT" title="IODELAY1:LUMPED_DELAY_SELECT">IODELAY1:LUMPED_DELAY_SELECT</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:DDR_ALIGNMENT" title="IOICLK1:DDR_ALIGNMENT[1]">IOICLK1:DDR_ALIGNMENT[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_SR_SYNC" title="~OLOGIC0:OFF_SR_SYNC">~OLOGIC0:OFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CE1" title="IOICLK1:MUX.CE1[2]">IOICLK1:MUX.CE1[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[2]">IODELAY1:IDELAY_VALUE_N[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MISR_RESET" title="OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_CE_OR_DDR" title="OLOGIC0:OFF_CE_OR_DDR">OLOGIC0:OFF_CE_OR_DDR</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[1]">IODELAY1:DELAY_SRC[1]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP06" title="IODELAY1:DRP06[3]">IODELAY1:DRP06[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CE0" title="IOICLK1:MUX.CE0[2]">IOICLK1:MUX.CE0[2]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_REV_ENABLE" title="OLOGIC0:OFF_REV_ENABLE">OLOGIC0:OFF_REV_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CE1" title="IOICLK1:MUX.CE1[1]">IOICLK1:MUX.CE1[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[2]">IODELAY1:ODELAY_VALUE_N[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MISR_RESET" title="OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_CE_ENABLE" title="OLOGIC0:OFF_CE_ENABLE">OLOGIC0:OFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP07" title="IODELAY1:DRP07[3]">IODELAY1:DRP07[3]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:LUMPED_DELAY" title="IODELAY1:LUMPED_DELAY">IODELAY1:LUMPED_DELAY</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CE0" title="IOICLK1:MUX.CE0[1]">IOICLK1:MUX.CE0[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_SR_ENABLE" title="OLOGIC0:OFF_SR_ENABLE">OLOGIC0:OFF_SR_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CE1" title="IOICLK1:MUX.CE1[0]">IOICLK1:MUX.CE1[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[1]">IODELAY1:IDELAY_VALUE_N[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:TEST_NCOUNTER" title="IODELAY1:TEST_NCOUNTER">IODELAY1:TEST_NCOUNTER</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MISR_ENABLE_DATA" title="OLOGIC0:MISR_ENABLE_DATA">OLOGIC0:MISR_ENABLE_DATA</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MUX.D" title="OLOGIC0:MUX.D">OLOGIC0:MUX.D</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP07" title="IODELAY1:DRP07[2]">IODELAY1:DRP07[2]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:IODELAY_CHANGE" title="IODELAY1:IODELAY_CHANGE">IODELAY1:IODELAY_CHANGE</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_LATCH" title="OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.OCLK" title="IOICLK1:MUX.OCLK[2]">IOICLK1:MUX.OCLK[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[1]">IODELAY1:ODELAY_VALUE_N[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MISR_ENABLE_CLK" title="OLOGIC0:MISR_ENABLE_CLK">OLOGIC0:MISR_ENABLE_CLK</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TRAIN_PATTERN" title="OLOGIC0:TRAIN_PATTERN[2]">OLOGIC0:TRAIN_PATTERN[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[0]">IODELAY1:DELAY_SRC[0]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP06" title="IODELAY1:DRP06[2]">IODELAY1:DRP06[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CE0" title="IOICLK1:MUX.CE0[0]">IOICLK1:MUX.CE0[0]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MUX.REV" title="OLOGIC1:MUX.REV">OLOGIC1:MUX.REV</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.OCLK" title="IOICLK1:MUX.OCLK[3]">IOICLK1:MUX.OCLK[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_N" title="IODELAY1:IDELAY_VALUE_N[0]">IODELAY1:IDELAY_VALUE_N[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MISR_ENABLE_CLK" title="OLOGIC1:MISR_ENABLE_CLK">OLOGIC1:MISR_ENABLE_CLK</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:DDR_OPPOSITE_EDGE" title="OLOGIC0:DDR_OPPOSITE_EDGE">OLOGIC0:DDR_OPPOSITE_EDGE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP06" title="IODELAY1:DRP06[5]">IODELAY1:DRP06[5]</a><br><a href="#bits-xc6s-IOI.BT-OLOGIC1:OMUX" title="OLOGIC1:OMUX">OLOGIC1:OMUX</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.ICLK" title="IOICLK1:MUX.ICLK[2]">IOICLK1:MUX.ICLK[2]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MUX.SR" title="OLOGIC1:MUX.SR">OLOGIC1:MUX.SR</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.OCLK" title="IOICLK1:MUX.OCLK[0]">IOICLK1:MUX.OCLK[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_N" title="IODELAY1:ODELAY_VALUE_N[0]">IODELAY1:ODELAY_VALUE_N[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MISR_ENABLE_DATA" title="OLOGIC1:MISR_ENABLE_DATA">OLOGIC1:MISR_ENABLE_DATA</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:OFF_RANK1_BYPASS" title="OLOGIC0:OFF_RANK1_BYPASS">OLOGIC0:OFF_RANK1_BYPASS</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP07" title="IODELAY1:DRP07[5]">IODELAY1:DRP07[5]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.ICLK" title="IOICLK1:MUX.ICLK[3]">IOICLK1:MUX.ICLK[3]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_FIXED" title="IODELAY1:IDELAY_FIXED">IODELAY1:IDELAY_FIXED</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.ICLK" title="IOICLK1:MUX.ICLK[0]">IOICLK1:MUX.ICLK[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[0]">IODELAY1:ODELAY_VALUE_P[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:CASCADE_ENABLE" title="ILOGIC1:CASCADE_ENABLE">ILOGIC1:CASCADE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TRAIN_PATTERN" title="OLOGIC0:TRAIN_PATTERN[0]">OLOGIC0:TRAIN_PATTERN[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP06" title="IODELAY1:DRP06[1]">IODELAY1:DRP06[1]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:EVENT_SEL" title="IODELAY1:EVENT_SEL[1]">IODELAY1:EVENT_SEL[1]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.ICLK" title="IOICLK1:MUX.ICLK[1]">IOICLK1:MUX.ICLK[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[0]">IODELAY1:IDELAY_VALUE_P[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:TRAIN_PATTERN" title="OLOGIC0:TRAIN_PATTERN[1]">OLOGIC0:TRAIN_PATTERN[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:COUNTER_WRAPAROUND" title="IODELAY1:COUNTER_WRAPAROUND">IODELAY1:COUNTER_WRAPAROUND</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP07" title="IODELAY1:DRP07[1]">IODELAY1:DRP07[1]</a></td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_LATCH" title="OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.OCLK" title="IOICLK1:MUX.OCLK[1]">IOICLK1:MUX.OCLK[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[1]">IODELAY1:ODELAY_VALUE_P[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:DATA_WIDTH_START" title="ILOGIC1:DATA_WIDTH_START[2]">ILOGIC1:DATA_WIDTH_START[2]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:DATA_WIDTH_RELOAD" title="ILOGIC1:DATA_WIDTH_RELOAD[0]">ILOGIC1:DATA_WIDTH_RELOAD[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP06" title="IODELAY1:DRP06[0]">IODELAY1:DRP06[0]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:EVENT_SEL" title="IODELAY1:EVENT_SEL[0]">IODELAY1:EVENT_SEL[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:TEST_GLITCH_FILTER" title="IODELAY1:TEST_GLITCH_FILTER">IODELAY1:TEST_GLITCH_FILTER</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_SR_ENABLE" title="OLOGIC1:TFF_SR_ENABLE">OLOGIC1:TFF_SR_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_MODE" title="IODELAY1:IDELAY_MODE[1]">IODELAY1:IDELAY_MODE[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[1]">IODELAY1:IDELAY_VALUE_P[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB" title="IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]">IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:DATA_WIDTH_START" title="ILOGIC1:DATA_WIDTH_START[1]">ILOGIC1:DATA_WIDTH_START[1]</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_RANK1_BYPASS" title="OLOGIC1:TFF_RANK1_BYPASS">OLOGIC1:TFF_RANK1_BYPASS</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP07" title="IODELAY1:DRP07[0]">IODELAY1:DRP07[0]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_FROM_HALF_MAX" title="IODELAY1:IDELAY_FROM_HALF_MAX">IODELAY1:IDELAY_FROM_HALF_MAX</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:MODE" title="IODELAY1:MODE[0]">IODELAY1:MODE[0]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_REV_ENABLE" title="OLOGIC1:TFF_REV_ENABLE">OLOGIC1:TFF_REV_ENABLE</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[2]">IODELAY1:ODELAY_VALUE_P[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DIFF_PHASE_DETECTOR" title="IODELAY1:DIFF_PHASE_DETECTOR">IODELAY1:DIFF_PHASE_DETECTOR</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:DATA_WIDTH_START" title="ILOGIC1:DATA_WIDTH_START[0]">ILOGIC1:DATA_WIDTH_START[0]</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_CE_ENABLE" title="OLOGIC1:TFF_CE_ENABLE">OLOGIC1:TFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP06" title="IODELAY1:DRP06[7]">IODELAY1:DRP06[7]</a><br><a href="#bits-xc6s-IOI.BT-OLOGIC1:MUX.OCE" title="OLOGIC1:MUX.OCE">OLOGIC1:MUX.OCE</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_SR_SYNC" title="~OLOGIC1:TFF_SR_SYNC">~OLOGIC1:TFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[2]">IODELAY1:IDELAY_VALUE_P[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:DATA_WIDTH_START" title="ILOGIC0:DATA_WIDTH_START[0]">ILOGIC0:DATA_WIDTH_START[0]</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_CE_OR_DDR" title="OLOGIC1:TFF_CE_OR_DDR">OLOGIC1:TFF_CE_OR_DDR</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP07" title="IODELAY1:DRP07[7]">IODELAY1:DRP07[7]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:MODE" title="IODELAY1:MODE[1]">IODELAY1:MODE[1]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_INIT" title="OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ENABLE.CIN" title="IODELAY1:ENABLE.CIN[2]">IODELAY1:ENABLE.CIN[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[3]">IODELAY1:ODELAY_VALUE_P[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_RANK1_CLK_ENABLE" title="OLOGIC1:TFF_RANK1_CLK_ENABLE">OLOGIC1:TFF_RANK1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP06" title="IODELAY1:DRP06[6]">IODELAY1:DRP06[6]</a><br><a href="#bits-xc6s-IOI.BT-OLOGIC1:TMUX" title="OLOGIC1:TMUX">OLOGIC1:TMUX</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:DDR_ENABLE" title="IOICLK1:DDR_ENABLE[0]">IOICLK1:DDR_ENABLE[0]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_SRVAL" title="OLOGIC1:TFF_SRVAL">OLOGIC1:TFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK2" title="IOICLK1:MUX.CLK2[1]">IOICLK1:MUX.CLK2[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[3]">IODELAY1:IDELAY_VALUE_P[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:DATA_WIDTH_START" title="ILOGIC0:DATA_WIDTH_START[1]">ILOGIC0:DATA_WIDTH_START[1]</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TFF_RANK2_CLK_ENABLE" title="OLOGIC1:TFF_RANK2_CLK_ENABLE">OLOGIC1:TFF_RANK2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP07" title="IODELAY1:DRP07[6]">IODELAY1:DRP07[6]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:DDR_ENABLE" title="IOICLK1:DDR_ENABLE[1]">IOICLK1:DDR_ENABLE[1]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_SRVAL" title="OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK2" title="IOICLK1:MUX.CLK2[0]">IOICLK1:MUX.CLK2[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[4]">IODELAY1:IDELAY_VALUE_P[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY_COMMON:MCB_ADDRESS" title="IODELAY_COMMON:MCB_ADDRESS[0]">IODELAY_COMMON:MCB_ADDRESS[0]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:ENABLE.IOCE" title="ILOGIC1:ENABLE.IOCE">ILOGIC1:ENABLE.IOCE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_RANK2_CLK_ENABLE" title="OLOGIC1:OFF_RANK2_CLK_ENABLE">OLOGIC1:OFF_RANK2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[0]">IODELAY1:DRP_ADDR[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:INV.CLK2" title="IOICLK1:INV.CLK2">IOICLK1:INV.CLK2</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_INIT" title="OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:INV.CLK1" title="IOICLK1:INV.CLK1">IOICLK1:INV.CLK1</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[4]">IODELAY1:ODELAY_VALUE_P[4]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:ENABLE.IOCE" title="OLOGIC1:ENABLE.IOCE">OLOGIC1:ENABLE.IOCE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_RANK1_CLK_ENABLE" title="OLOGIC1:OFF_RANK1_CLK_ENABLE">OLOGIC1:OFF_RANK1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[1]">IODELAY1:DRP_ADDR[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:INV.CLK0" title="IOICLK1:INV.CLK0">IOICLK1:INV.CLK0</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_SR_SYNC" title="~OLOGIC1:OFF_SR_SYNC">~OLOGIC1:OFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[3]">IOICLK1:MUX.CLK1[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[5]">IODELAY1:IDELAY_VALUE_P[5]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY_COMMON:MCB_ADDRESS" title="IODELAY_COMMON:MCB_ADDRESS[1]">IODELAY_COMMON:MCB_ADDRESS[1]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:ENABLE.IOCE" title="ILOGIC0:ENABLE.IOCE">ILOGIC0:ENABLE.IOCE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_CE_OR_DDR" title="OLOGIC1:OFF_CE_OR_DDR">OLOGIC1:OFF_CE_OR_DDR</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[2]">IODELAY1:DRP_ADDR[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[4]">IOICLK1:MUX.CLK0[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_REV_ENABLE" title="OLOGIC1:OFF_REV_ENABLE">OLOGIC1:OFF_REV_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[2]">IOICLK1:MUX.CLK1[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[5]">IODELAY1:ODELAY_VALUE_P[5]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:ENABLE.IOCE" title="OLOGIC0:ENABLE.IOCE">OLOGIC0:ENABLE.IOCE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_CE_ENABLE" title="OLOGIC1:OFF_CE_ENABLE">OLOGIC1:OFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[3]">IODELAY1:DRP_ADDR[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[2]">IOICLK1:MUX.CLK0[2]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_SR_ENABLE" title="OLOGIC1:OFF_SR_ENABLE">OLOGIC1:OFF_SR_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[4]">IOICLK1:MUX.CLK1[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[6]">IODELAY1:IDELAY_VALUE_P[6]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY_COMMON:DRP_ENABLE" title="IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:ENABLE" title="OLOGIC0:ENABLE">OLOGIC0:ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MUX.T" title="OLOGIC1:MUX.T">OLOGIC1:MUX.T</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[3]">IOICLK1:MUX.CLK0[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_LATCH" title="OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[6]">IODELAY1:ODELAY_VALUE_P[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:DDR_OPPOSITE_EDGE" title="OLOGIC1:DDR_OPPOSITE_EDGE">OLOGIC1:DDR_OPPOSITE_EDGE</a></td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:CASCADE_ENABLE" title="OLOGIC1:CASCADE_ENABLE">OLOGIC1:CASCADE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[0]">IOICLK1:MUX.CLK1[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_P" title="IODELAY1:IDELAY_VALUE_P[7]">IODELAY1:IDELAY_VALUE_P[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TRAIN_PATTERN" title="OLOGIC1:TRAIN_PATTERN[3]">OLOGIC1:TRAIN_PATTERN[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[0]">IOICLK1:MUX.CLK0[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:IFF_CE_ENABLE" title="~ILOGIC0:IFF_CE_ENABLE">~ILOGIC0:IFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK1" title="IOICLK1:MUX.CLK1[1]">IOICLK1:MUX.CLK1[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_P" title="IODELAY1:ODELAY_VALUE_P[7]">IODELAY1:ODELAY_VALUE_P[7]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:ENABLE" title="OLOGIC1:ENABLE">OLOGIC1:ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TRAIN_PATTERN" title="OLOGIC1:TRAIN_PATTERN[2]">OLOGIC1:TRAIN_PATTERN[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY1:DRP_ADDR" title="IODELAY1:DRP_ADDR[4]">IODELAY1:DRP_ADDR[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK1:MUX.CLK0" title="IOICLK1:MUX.CLK0[1]">IOICLK1:MUX.CLK0[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:IFF_SR_SYNC" title="~ILOGIC0:IFF_SR_SYNC">~ILOGIC0:IFF_SR_SYNC</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[1]">IOICLK0:MUX.CLK1[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[7]">IODELAY0:ODELAY_VALUE_P[7]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:ENABLE" title="ILOGIC0:ENABLE">ILOGIC0:ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TRAIN_PATTERN" title="OLOGIC1:TRAIN_PATTERN[1]">OLOGIC1:TRAIN_PATTERN[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[4]">IODELAY0:DRP_ADDR[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[1]">IOICLK0:MUX.CLK0[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:IFF_LATCH" title="ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[0]">IOICLK0:MUX.CLK1[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[7]">IODELAY0:IDELAY_VALUE_P[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:TRAIN_PATTERN" title="OLOGIC1:TRAIN_PATTERN[0]">OLOGIC1:TRAIN_PATTERN[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[0]">IOICLK0:MUX.CLK0[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:CASCADE_ENABLE" title="ILOGIC0:CASCADE_ENABLE">ILOGIC0:CASCADE_ENABLE</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[6]">IODELAY0:ODELAY_VALUE_P[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:OFF_RANK1_BYPASS" title="OLOGIC1:OFF_RANK1_BYPASS">OLOGIC1:OFF_RANK1_BYPASS</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:IFF_REV_USED" title="ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[4]">IOICLK0:MUX.CLK1[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[6]">IODELAY0:IDELAY_VALUE_P[6]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:ENABLE" title="ILOGIC1:ENABLE">ILOGIC1:ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MUX.D" title="OLOGIC1:MUX.D">OLOGIC1:MUX.D</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[3]">IOICLK0:MUX.CLK0[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.SR" title="ILOGIC0:MUX.SR">ILOGIC0:MUX.SR</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[2]">IOICLK0:MUX.CLK1[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[5]">IODELAY0:ODELAY_VALUE_P[5]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[0]">OLOGIC0:MUX.CLK[0]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:DATA_WIDTH_RELOAD" title="ILOGIC1:DATA_WIDTH_RELOAD[1]">ILOGIC1:DATA_WIDTH_RELOAD[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[3]">IODELAY0:DRP_ADDR[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[2]">IOICLK0:MUX.CLK0[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:IFF_SRVAL" title="ILOGIC0:IFF_SRVAL">ILOGIC0:IFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK1" title="IOICLK0:MUX.CLK1[3]">IOICLK0:MUX.CLK1[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[5]">IODELAY0:IDELAY_VALUE_P[5]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[1]">OLOGIC0:MUX.CLK[1]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:DATA_WIDTH_RELOAD" title="ILOGIC1:DATA_WIDTH_RELOAD[2]">ILOGIC1:DATA_WIDTH_RELOAD[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[2]">IODELAY0:DRP_ADDR[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK0" title="IOICLK0:MUX.CLK0[4]">IOICLK0:MUX.CLK0[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:IFF_INIT" title="ILOGIC0:IFF_INIT">ILOGIC0:IFF_INIT</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:INV.CLK1" title="IOICLK0:INV.CLK1">IOICLK0:INV.CLK1</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[4]">IODELAY0:ODELAY_VALUE_P[4]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[0]">OLOGIC1:MUX.CLK[0]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:DATA_WIDTH_RELOAD" title="ILOGIC0:DATA_WIDTH_RELOAD[0]">ILOGIC0:DATA_WIDTH_RELOAD[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[1]">IODELAY0:DRP_ADDR[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:INV.CLK0" title="IOICLK0:INV.CLK0">IOICLK0:INV.CLK0</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:IFF_SR_USED" title="ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK2" title="IOICLK0:MUX.CLK2[0]">IOICLK0:MUX.CLK2[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[4]">IODELAY0:IDELAY_VALUE_P[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY_COMMON:MCB_ADDRESS" title="IODELAY_COMMON:MCB_ADDRESS[2]">IODELAY_COMMON:MCB_ADDRESS[2]</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[1]">OLOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:DATA_WIDTH_RELOAD" title="ILOGIC0:DATA_WIDTH_RELOAD[1]">ILOGIC0:DATA_WIDTH_RELOAD[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP_ADDR" title="IODELAY0:DRP_ADDR[0]">IODELAY0:DRP_ADDR[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:INV.CLK2" title="IOICLK0:INV.CLK2">IOICLK0:INV.CLK2</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:DDR" title="ILOGIC0:DDR">ILOGIC0:DDR</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CLK2" title="IOICLK0:MUX.CLK2[1]">IOICLK0:MUX.CLK2[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[3]">IODELAY0:IDELAY_VALUE_P[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[0]">ILOGIC0:MUX.CLK[0]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.Q4" title="ILOGIC0:MUX.Q4[0]">ILOGIC0:MUX.Q4[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP07" title="IODELAY0:DRP07[6]">IODELAY0:DRP07[6]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:DDR_ENABLE" title="IOICLK0:DDR_ENABLE[0]">IOICLK0:DDR_ENABLE[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:IFF_INIT" title="ILOGIC1:IFF_INIT">ILOGIC1:IFF_INIT</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ENABLE.CIN" title="IODELAY0:ENABLE.CIN[0]">IODELAY0:ENABLE.CIN[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[3]">IODELAY0:ODELAY_VALUE_P[3]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[1]">ILOGIC0:MUX.CLK[1]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.Q4" title="ILOGIC0:MUX.Q4[1]">ILOGIC0:MUX.Q4[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP06" title="IODELAY0:DRP06[6]">IODELAY0:DRP06[6]</a><br><a href="#bits-xc6s-IOI.BT-OLOGIC0:TMUX" title="OLOGIC0:TMUX">OLOGIC0:TMUX</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:DDR_ENABLE" title="IOICLK0:DDR_ENABLE[1]">IOICLK0:DDR_ENABLE[1]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:IFF_SR_USED" title="ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.D" title="ILOGIC0:MUX.D[0]">ILOGIC0:MUX.D[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[2]">IODELAY0:IDELAY_VALUE_P[2]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[0]">ILOGIC1:MUX.CLK[0]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.Q3" title="ILOGIC0:MUX.Q3[1]">ILOGIC0:MUX.Q3[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP07" title="IODELAY0:DRP07[7]">IODELAY0:DRP07[7]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:MODE" title="IODELAY0:MODE[0]">IODELAY0:MODE[0]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.D" title="ILOGIC0:MUX.D[1]">ILOGIC0:MUX.D[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[2]">IODELAY0:ODELAY_VALUE_P[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY_COMMON:ENFFSCAN_DRP" title="IODELAY_COMMON:ENFFSCAN_DRP[0]">IODELAY_COMMON:ENFFSCAN_DRP[0]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[1]">ILOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.Q3" title="ILOGIC0:MUX.Q3[0]">ILOGIC0:MUX.Q3[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP06" title="IODELAY0:DRP06[7]">IODELAY0:DRP06[7]</a><br><a href="#bits-xc6s-IOI.BT-OLOGIC0:MUX.OCE" title="OLOGIC0:MUX.OCE">OLOGIC0:MUX.OCE</a></td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:ROW2_CLK_ENABLE" title="ILOGIC0:ROW2_CLK_ENABLE">ILOGIC0:ROW2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_MODE" title="IODELAY0:IDELAY_MODE[0]">IODELAY0:IDELAY_MODE[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[1]">IODELAY0:IDELAY_VALUE_P[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB" title="IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MUX.TRAIN" title="OLOGIC1:MUX.TRAIN[0]">OLOGIC1:MUX.TRAIN[0]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.Q2" title="ILOGIC0:MUX.Q2[0]">ILOGIC0:MUX.Q2[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP07" title="IODELAY0:DRP07[0]">IODELAY0:DRP07[0]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_FROM_HALF_MAX" title="IODELAY0:IDELAY_FROM_HALF_MAX">IODELAY0:IDELAY_FROM_HALF_MAX</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:MODE" title="IODELAY0:MODE[1]">IODELAY0:MODE[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:ROW1_CLK_ENABLE" title="ILOGIC0:ROW1_CLK_ENABLE">ILOGIC0:ROW1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.OCLK" title="IOICLK0:MUX.OCLK[1]">IOICLK0:MUX.OCLK[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[1]">IODELAY0:ODELAY_VALUE_P[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MUX.TRAIN" title="OLOGIC0:MUX.TRAIN[0]">OLOGIC0:MUX.TRAIN[0]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.Q2" title="ILOGIC0:MUX.Q2[1]">ILOGIC0:MUX.Q2[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP06" title="IODELAY0:DRP06[0]">IODELAY0:DRP06[0]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY0:PLUS1" title="IODELAY0:PLUS1">IODELAY0:PLUS1</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:TEST_GLITCH_FILTER" title="IODELAY0:TEST_GLITCH_FILTER">IODELAY0:TEST_GLITCH_FILTER</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:ROW3_CLK_ENABLE" title="ILOGIC0:ROW3_CLK_ENABLE">ILOGIC0:ROW3_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.ICLK" title="IOICLK0:MUX.ICLK[1]">IOICLK0:MUX.ICLK[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_P" title="IODELAY0:IDELAY_VALUE_P[0]">IODELAY0:IDELAY_VALUE_P[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY_COMMON:DRP_FROM_MCB" title="IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:CASCADE_ENABLE" title="OLOGIC0:CASCADE_ENABLE">OLOGIC0:CASCADE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.Q1" title="ILOGIC0:MUX.Q1[1]">ILOGIC0:MUX.Q1[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:COUNTER_WRAPAROUND" title="IODELAY0:COUNTER_WRAPAROUND">IODELAY0:COUNTER_WRAPAROUND</a><br><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP07" title="IODELAY0:DRP07[1]">IODELAY0:DRP07[1]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:ROW4_CLK_ENABLE" title="ILOGIC0:ROW4_CLK_ENABLE">ILOGIC0:ROW4_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.ICLK" title="IOICLK0:MUX.ICLK[0]">IOICLK0:MUX.ICLK[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_P" title="IODELAY0:ODELAY_VALUE_P[0]">IODELAY0:ODELAY_VALUE_P[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY_COMMON:MCB_ADDRESS" title="IODELAY_COMMON:MCB_ADDRESS[3]">IODELAY_COMMON:MCB_ADDRESS[3]</a></td><td><a href="#bits-xc6s-IOI.BT-OLOGIC0:MUX.TRAIN" title="OLOGIC0:MUX.TRAIN[1]">OLOGIC0:MUX.TRAIN[1]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:MUX.Q1" title="ILOGIC0:MUX.Q1[0]">ILOGIC0:MUX.Q1[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP06" title="IODELAY0:DRP06[1]">IODELAY0:DRP06[1]</a></td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:ROW4_CLK_ENABLE" title="ILOGIC1:ROW4_CLK_ENABLE">ILOGIC1:ROW4_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.OCLK" title="IOICLK0:MUX.OCLK[0]">IOICLK0:MUX.OCLK[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[0]">IODELAY0:ODELAY_VALUE_N[0]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-OLOGIC1:MUX.TRAIN" title="OLOGIC1:MUX.TRAIN[1]">OLOGIC1:MUX.TRAIN[1]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.Q1" title="ILOGIC1:MUX.Q1[0]">ILOGIC1:MUX.Q1[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP07" title="IODELAY0:DRP07[5]">IODELAY0:DRP07[5]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.ICLK" title="IOICLK0:MUX.ICLK[3]">IOICLK0:MUX.ICLK[3]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:ROW3_CLK_ENABLE" title="ILOGIC1:ROW3_CLK_ENABLE">ILOGIC1:ROW3_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.OCLK" title="IOICLK0:MUX.OCLK[3]">IOICLK0:MUX.OCLK[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[0]">IODELAY0:IDELAY_VALUE_N[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:TEST_PCOUNTER" title="IODELAY0:TEST_PCOUNTER">IODELAY0:TEST_PCOUNTER</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.Q1" title="ILOGIC1:MUX.Q1[1]">ILOGIC1:MUX.Q1[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP06" title="IODELAY0:DRP06[5]">IODELAY0:DRP06[5]</a><br><a href="#bits-xc6s-IOI.BT-OLOGIC0:OMUX" title="OLOGIC0:OMUX">OLOGIC0:OMUX</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.ICLK" title="IOICLK0:MUX.ICLK[2]">IOICLK0:MUX.ICLK[2]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:ROW1_CLK_ENABLE" title="ILOGIC1:ROW1_CLK_ENABLE">ILOGIC1:ROW1_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.OCLK" title="IOICLK0:MUX.OCLK[2]">IOICLK0:MUX.OCLK[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[1]">IODELAY0:ODELAY_VALUE_N[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.Q2" title="ILOGIC1:MUX.Q2[1]">ILOGIC1:MUX.Q2[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[0]">IODELAY0:DELAY_SRC[0]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP06" title="IODELAY0:DRP06[2]">IODELAY0:DRP06[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CE0" title="IOICLK0:MUX.CE0[0]">IOICLK0:MUX.CE0[0]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:ROW2_CLK_ENABLE" title="ILOGIC1:ROW2_CLK_ENABLE">ILOGIC1:ROW2_CLK_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CE1" title="IOICLK0:MUX.CE1[0]">IOICLK0:MUX.CE1[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[1]">IODELAY0:IDELAY_VALUE_N[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:TEST_NCOUNTER" title="IODELAY0:TEST_NCOUNTER">IODELAY0:TEST_NCOUNTER</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.Q2" title="ILOGIC1:MUX.Q2[0]">ILOGIC1:MUX.Q2[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP07" title="IODELAY0:DRP07[2]">IODELAY0:DRP07[2]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY0:IODELAY_CHANGE" title="IODELAY0:IODELAY_CHANGE">IODELAY0:IODELAY_CHANGE</a></td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_FIXED" title="IODELAY0:IDELAY_FIXED">IODELAY0:IDELAY_FIXED</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CE1" title="IOICLK0:MUX.CE1[1]">IOICLK0:MUX.CE1[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[2]">IODELAY0:ODELAY_VALUE_N[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.Q3" title="ILOGIC1:MUX.Q3[0]">ILOGIC1:MUX.Q3[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP07" title="IODELAY0:DRP07[3]">IODELAY0:DRP07[3]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY0:LUMPED_DELAY" title="IODELAY0:LUMPED_DELAY">IODELAY0:LUMPED_DELAY</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CE0" title="IOICLK0:MUX.CE0[1]">IOICLK0:MUX.CE0[1]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CE1" title="IOICLK0:MUX.CE1[2]">IOICLK0:MUX.CE1[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[2]">IODELAY0:IDELAY_VALUE_N[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.Q3" title="ILOGIC1:MUX.Q3[1]">ILOGIC1:MUX.Q3[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[1]">IODELAY0:DELAY_SRC[1]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP06" title="IODELAY0:DRP06[3]">IODELAY0:DRP06[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.CE0" title="IOICLK0:MUX.CE0[2]">IOICLK0:MUX.CE0[2]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_MODE" title="IODELAY0:IDELAY_MODE[1]">IODELAY0:IDELAY_MODE[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[3]">IODELAY0:ODELAY_VALUE_N[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB" title="IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]">IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.Q4" title="ILOGIC1:MUX.Q4[1]">ILOGIC1:MUX.Q4[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP07" title="IODELAY0:DRP07[4]">IODELAY0:DRP07[4]</a><br><a href="#bits-xc6s-IOI.BT-IODELAY0:LUMPED_DELAY_SELECT" title="IODELAY0:LUMPED_DELAY_SELECT">IODELAY0:LUMPED_DELAY_SELECT</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:DDR_ALIGNMENT" title="IOICLK0:DDR_ALIGNMENT[1]">IOICLK0:DDR_ALIGNMENT[1]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:IFF_SRVAL" title="ILOGIC1:IFF_SRVAL">ILOGIC1:IFF_SRVAL</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:MODE" title="IODELAY0:MODE[2]">IODELAY0:MODE[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[3]">IODELAY0:IDELAY_VALUE_N[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DIFF_PHASE_DETECTOR" title="IODELAY0:DIFF_PHASE_DETECTOR">IODELAY0:DIFF_PHASE_DETECTOR</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.Q4" title="ILOGIC1:MUX.Q4[0]">ILOGIC1:MUX.Q4[0]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:IFF_DELAY_ENABLE" title="~ILOGIC0:IFF_DELAY_ENABLE">~ILOGIC0:IFF_DELAY_ENABLE</a><br><a href="#bits-xc6s-IOI.BT-IODELAY0:DRP06" title="IODELAY0:DRP06[4]">IODELAY0:DRP06[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:DDR_ALIGNMENT" title="IOICLK0:DDR_ALIGNMENT[0]">IOICLK0:DDR_ALIGNMENT[0]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:DELAYCHAIN_OSC" title="IODELAY0:DELAYCHAIN_OSC">IODELAY0:DELAYCHAIN_OSC</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[4]">IODELAY0:IDELAY_VALUE_N[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IOI:MEM_PLL_DIV_EN" title="IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[7]">IODELAY0:CAL_DELAY_MAX[7]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:MODE" title="IODELAY0:MODE[3]">IODELAY0:MODE[3]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:IFF_CE_ENABLE" title="~ILOGIC1:IFF_CE_ENABLE">~ILOGIC1:IFF_CE_ENABLE</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ENABLE.CIN" title="IODELAY0:ENABLE.CIN[1]">IODELAY0:ENABLE.CIN[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[4]">IODELAY0:ODELAY_VALUE_N[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IOI:MEM_PLL_POL_SEL" title="IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[6]">IODELAY0:CAL_DELAY_MAX[6]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:I_DELAY_ENABLE" title="~ILOGIC0:I_DELAY_ENABLE">~ILOGIC0:I_DELAY_ENABLE</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:MUX.SR" title="ILOGIC1:MUX.SR">ILOGIC1:MUX.SR</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ENABLE.CIN" title="IODELAY0:ENABLE.CIN[2]">IODELAY0:ENABLE.CIN[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[5]">IODELAY0:IDELAY_VALUE_N[5]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[5]">IODELAY0:CAL_DELAY_MAX[5]</a></td><td><a href="#bits-xc6s-IOI.BT-ILOGIC0:TSBYPASS_MUX" title="ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:IFF_REV_USED" title="ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.OCE" title="IOICLK0:MUX.OCE[2]">IOICLK0:MUX.OCE[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[5]">IODELAY0:ODELAY_VALUE_N[5]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[4]">IODELAY0:CAL_DELAY_MAX[4]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ENABLE.ODATAIN" title="IODELAY0:ENABLE.ODATAIN">IODELAY0:ENABLE.ODATAIN</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:DDR" title="ILOGIC1:DDR">ILOGIC1:DDR</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.OCE" title="IOICLK0:MUX.OCE[0]">IOICLK0:MUX.OCE[0]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[6]">IODELAY0:IDELAY_VALUE_N[6]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[3]">IODELAY0:CAL_DELAY_MAX[3]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.ICE" title="IOICLK0:MUX.ICE[2]">IOICLK0:MUX.ICE[2]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.OCE" title="IOICLK0:MUX.OCE[1]">IOICLK0:MUX.OCE[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[6]">IODELAY0:ODELAY_VALUE_N[6]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[2]">IODELAY0:CAL_DELAY_MAX[2]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.ICE" title="IOICLK0:MUX.ICE[0]">IOICLK0:MUX.ICE[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:IFF_SR_SYNC" title="~ILOGIC1:IFF_SR_SYNC">~ILOGIC1:IFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_N" title="IODELAY0:IDELAY_VALUE_N[7]">IODELAY0:IDELAY_VALUE_N[7]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[1]">IODELAY0:CAL_DELAY_MAX[1]</a></td><td><a href="#bits-xc6s-IOI.BT-IOICLK0:MUX.ICE" title="IOICLK0:MUX.ICE[1]">IOICLK0:MUX.ICE[1]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-ILOGIC1:IFF_LATCH" title="ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</a></td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_N" title="IODELAY0:ODELAY_VALUE_N[7]">IODELAY0:ODELAY_VALUE_N[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-IOI.BT-IODELAY_COMMON:DIFF_PHASE_DETECTOR" title="IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</a></td><td><a href="#bits-xc6s-IOI.BT-IODELAY0:CAL_DELAY_MAX" title="IODELAY0:CAL_DELAY_MAX[0]">IODELAY0:CAL_DELAY_MAX[0]</a></td><td>-</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MUX.REV"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MUX.SR"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MUX.REV"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MUX.SR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.REV</th><th>[0, 22, 0]</th></tr>
<tr><th>OLOGIC0:MUX.SR</th><th>[0, 22, 1]</th></tr>
<tr><th>OLOGIC1:MUX.REV</th><th>[0, 22, 14]</th></tr>
<tr><th>OLOGIC1:MUX.SR</th><th>[0, 22, 15]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>INT</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC0:BITSLIP_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:CASCADE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:DDR"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:ENABLE.IOCE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:IFF_INIT"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:IFF_LATCH"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:IFF_REV_USED"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:IFF_SRVAL"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:IFF_SR_USED"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:ROW1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:ROW2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:ROW3_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:ROW4_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:BITSLIP_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:CASCADE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:DDR"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:ENABLE.IOCE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:IFF_INIT"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:IFF_LATCH"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:IFF_REV_USED"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:IFF_SRVAL"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:IFF_SR_USED"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:ROW1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:ROW2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:ROW3_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:ROW4_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:DELAYCHAIN_OSC"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:DIFF_PHASE_DETECTOR"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:ENABLE.ODATAIN"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:IDELAY_FIXED"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:IDELAY_FROM_HALF_MAX"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:LUMPED_DELAY"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:LUMPED_DELAY_SELECT"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:PLUS1"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:TEST_GLITCH_FILTER"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:TEST_NCOUNTER"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:TEST_PCOUNTER"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:DELAYCHAIN_OSC"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:DIFF_PHASE_DETECTOR"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:ENABLE.ODATAIN"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:IDELAY_FIXED"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:IDELAY_FROM_HALF_MAX"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:LUMPED_DELAY"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:LUMPED_DELAY_SELECT"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:TEST_GLITCH_FILTER"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:TEST_NCOUNTER"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:TEST_PCOUNTER"></div>
<div id="bits-xc6s-IOI.BT-IODELAY_COMMON:DIFF_PHASE_DETECTOR"></div>
<div id="bits-xc6s-IOI.BT-IODELAY_COMMON:DRP_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-IODELAY_COMMON:DRP_FROM_MCB"></div>
<div id="bits-xc6s-IOI.BT-IOI:MEM_PLL_DIV_EN"></div>
<div id="bits-xc6s-IOI.BT-IOICLK0:INV.CLK0"></div>
<div id="bits-xc6s-IOI.BT-IOICLK0:INV.CLK1"></div>
<div id="bits-xc6s-IOI.BT-IOICLK0:INV.CLK2"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:INV.CLK0"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:INV.CLK1"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:INV.CLK2"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:CASCADE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:DDR_OPPOSITE_EDGE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:ENABLE.IOCE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MISR_ENABLE_CLK"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MISR_ENABLE_DATA"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MISR_RESET"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_CE_OR_DDR"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_INIT"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_LATCH"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_RANK1_BYPASS"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_RANK1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_RANK2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_REV_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_SRVAL"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_SR_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_CE_OR_DDR"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_INIT"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_LATCH"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_RANK1_BYPASS"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_RANK1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_RANK2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_REV_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_SRVAL"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_SR_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:CASCADE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:DDR_OPPOSITE_EDGE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:ENABLE.IOCE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MISR_ENABLE_CLK"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MISR_ENABLE_DATA"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MISR_RESET"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_CE_OR_DDR"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_INIT"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_LATCH"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_RANK1_BYPASS"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_RANK1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_RANK2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_REV_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_SRVAL"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_SR_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_CE_OR_DDR"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_INIT"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_LATCH"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_RANK1_BYPASS"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_RANK1_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_RANK2_CLK_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_REV_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_SRVAL"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_SR_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:BITSLIP_ENABLE</th><th>[0, 26, 22]</th></tr>
<tr><th>ILOGIC0:CASCADE_ENABLE</th><th>[0, 22, 34]</th></tr>
<tr><th>ILOGIC0:DDR</th><th>[0, 22, 40]</th></tr>
<tr><th>ILOGIC0:ENABLE</th><th>[0, 26, 32]</th></tr>
<tr><th>ILOGIC0:ENABLE.IOCE</th><th>[0, 26, 26]</th></tr>
<tr><th>ILOGIC0:IFF_INIT</th><th>[0, 22, 38]</th></tr>
<tr><th>ILOGIC0:IFF_LATCH</th><th>[0, 22, 33]</th></tr>
<tr><th>ILOGIC0:IFF_REV_USED</th><th>[0, 22, 35]</th></tr>
<tr><th>ILOGIC0:IFF_SRVAL</th><th>[0, 22, 37]</th></tr>
<tr><th>ILOGIC0:IFF_SR_USED</th><th>[0, 22, 39]</th></tr>
<tr><th>ILOGIC0:ROW1_CLK_ENABLE</th><th>[0, 22, 45]</th></tr>
<tr><th>ILOGIC0:ROW2_CLK_ENABLE</th><th>[0, 22, 44]</th></tr>
<tr><th>ILOGIC0:ROW3_CLK_ENABLE</th><th>[0, 22, 46]</th></tr>
<tr><th>ILOGIC0:ROW4_CLK_ENABLE</th><th>[0, 22, 47]</th></tr>
<tr><th>ILOGIC1:BITSLIP_ENABLE</th><th>[0, 26, 17]</th></tr>
<tr><th>ILOGIC1:CASCADE_ENABLE</th><th>[0, 26, 16]</th></tr>
<tr><th>ILOGIC1:DDR</th><th>[0, 22, 60]</th></tr>
<tr><th>ILOGIC1:ENABLE</th><th>[0, 26, 35]</th></tr>
<tr><th>ILOGIC1:ENABLE.IOCE</th><th>[0, 26, 24]</th></tr>
<tr><th>ILOGIC1:IFF_INIT</th><th>[0, 22, 41]</th></tr>
<tr><th>ILOGIC1:IFF_LATCH</th><th>[0, 22, 63]</th></tr>
<tr><th>ILOGIC1:IFF_REV_USED</th><th>[0, 22, 59]</th></tr>
<tr><th>ILOGIC1:IFF_SRVAL</th><th>[0, 22, 55]</th></tr>
<tr><th>ILOGIC1:IFF_SR_USED</th><th>[0, 22, 42]</th></tr>
<tr><th>ILOGIC1:ROW1_CLK_ENABLE</th><th>[0, 22, 50]</th></tr>
<tr><th>ILOGIC1:ROW2_CLK_ENABLE</th><th>[0, 22, 51]</th></tr>
<tr><th>ILOGIC1:ROW3_CLK_ENABLE</th><th>[0, 22, 49]</th></tr>
<tr><th>ILOGIC1:ROW4_CLK_ENABLE</th><th>[0, 22, 48]</th></tr>
<tr><th>IODELAY0:DELAYCHAIN_OSC</th><th>[0, 23, 56]</th></tr>
<tr><th>IODELAY0:DIFF_PHASE_DETECTOR</th><th>[0, 25, 55]</th></tr>
<tr><th>IODELAY0:ENABLE.ODATAIN</th><th>[0, 29, 59]</th></tr>
<tr><th>IODELAY0:IDELAY_FIXED</th><th>[0, 22, 52]</th></tr>
<tr><th>IODELAY0:IDELAY_FROM_HALF_MAX</th><th>[0, 28, 44]</th></tr>
<tr><th>IODELAY0:LUMPED_DELAY</th><th>[0, 28, 52]</th></tr>
<tr><th>IODELAY0:LUMPED_DELAY_SELECT</th><th>[0, 28, 54]</th></tr>
<tr><th>IODELAY0:PLUS1</th><th>[0, 28, 45]</th></tr>
<tr><th>IODELAY0:TEST_GLITCH_FILTER</th><th>[0, 29, 45]</th></tr>
<tr><th>IODELAY0:TEST_NCOUNTER</th><th>[0, 25, 51]</th></tr>
<tr><th>IODELAY0:TEST_PCOUNTER</th><th>[0, 25, 49]</th></tr>
<tr><th>IODELAY1:DELAYCHAIN_OSC</th><th>[0, 23, 7]</th></tr>
<tr><th>IODELAY1:DIFF_PHASE_DETECTOR</th><th>[0, 25, 20]</th></tr>
<tr><th>IODELAY1:ENABLE.ODATAIN</th><th>[0, 29, 4]</th></tr>
<tr><th>IODELAY1:IDELAY_FIXED</th><th>[0, 22, 16]</th></tr>
<tr><th>IODELAY1:IDELAY_FROM_HALF_MAX</th><th>[0, 28, 19]</th></tr>
<tr><th>IODELAY1:LUMPED_DELAY</th><th>[0, 28, 11]</th></tr>
<tr><th>IODELAY1:LUMPED_DELAY_SELECT</th><th>[0, 28, 9]</th></tr>
<tr><th>IODELAY1:TEST_GLITCH_FILTER</th><th>[0, 29, 18]</th></tr>
<tr><th>IODELAY1:TEST_NCOUNTER</th><th>[0, 25, 12]</th></tr>
<tr><th>IODELAY1:TEST_PCOUNTER</th><th>[0, 25, 0]</th></tr>
<tr><th>IODELAY_COMMON:DIFF_PHASE_DETECTOR</th><th>[0, 27, 63]</th></tr>
<tr><th>IODELAY_COMMON:DRP_ENABLE</th><th>[0, 25, 28]</th></tr>
<tr><th>IODELAY_COMMON:DRP_FROM_MCB</th><th>[0, 25, 46]</th></tr>
<tr><th>IOI:MEM_PLL_DIV_EN</th><th>[0, 25, 56]</th></tr>
<tr><th>IOICLK0:INV.CLK0</th><th>[0, 29, 38]</th></tr>
<tr><th>IOICLK0:INV.CLK1</th><th>[0, 23, 38]</th></tr>
<tr><th>IOICLK0:INV.CLK2</th><th>[0, 29, 39]</th></tr>
<tr><th>IOICLK1:INV.CLK0</th><th>[0, 29, 25]</th></tr>
<tr><th>IOICLK1:INV.CLK1</th><th>[0, 23, 25]</th></tr>
<tr><th>IOICLK1:INV.CLK2</th><th>[0, 29, 24]</th></tr>
<tr><th>OLOGIC0:CASCADE_ENABLE</th><th>[0, 26, 46]</th></tr>
<tr><th>OLOGIC0:DDR_OPPOSITE_EDGE</th><th>[0, 27, 14]</th></tr>
<tr><th>OLOGIC0:ENABLE</th><th>[0, 26, 28]</th></tr>
<tr><th>OLOGIC0:ENABLE.IOCE</th><th>[0, 26, 27]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE_CLK</th><th>[0, 26, 13]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE_DATA</th><th>[0, 26, 12]</th></tr>
<tr><th>OLOGIC0:MISR_RESET</th><th>[0, 26, 10]</th></tr>
<tr><th>OLOGIC0:OFF_CE_ENABLE</th><th>[0, 27, 11]</th></tr>
<tr><th>OLOGIC0:OFF_CE_OR_DDR</th><th>[0, 27, 10]</th></tr>
<tr><th>OLOGIC0:OFF_INIT</th><th>[0, 22, 9]</th></tr>
<tr><th>OLOGIC0:OFF_LATCH</th><th>[0, 22, 13]</th></tr>
<tr><th>OLOGIC0:OFF_RANK1_BYPASS</th><th>[0, 27, 15]</th></tr>
<tr><th>OLOGIC0:OFF_RANK1_CLK_ENABLE</th><th>[0, 27, 9]</th></tr>
<tr><th>OLOGIC0:OFF_RANK2_CLK_ENABLE</th><th>[0, 27, 8]</th></tr>
<tr><th>OLOGIC0:OFF_REV_ENABLE</th><th>[0, 22, 11]</th></tr>
<tr><th>OLOGIC0:OFF_SRVAL</th><th>[0, 22, 8]</th></tr>
<tr><th>OLOGIC0:OFF_SR_ENABLE</th><th>[0, 22, 12]</th></tr>
<tr><th>OLOGIC0:TFF_CE_ENABLE</th><th>[0, 27, 4]</th></tr>
<tr><th>OLOGIC0:TFF_CE_OR_DDR</th><th>[0, 27, 5]</th></tr>
<tr><th>OLOGIC0:TFF_INIT</th><th>[0, 22, 6]</th></tr>
<tr><th>OLOGIC0:TFF_LATCH</th><th>[0, 22, 2]</th></tr>
<tr><th>OLOGIC0:TFF_RANK1_BYPASS</th><th>[0, 27, 1]</th></tr>
<tr><th>OLOGIC0:TFF_RANK1_CLK_ENABLE</th><th>[0, 27, 6]</th></tr>
<tr><th>OLOGIC0:TFF_RANK2_CLK_ENABLE</th><th>[0, 27, 7]</th></tr>
<tr><th>OLOGIC0:TFF_REV_ENABLE</th><th>[0, 22, 4]</th></tr>
<tr><th>OLOGIC0:TFF_SRVAL</th><th>[0, 22, 7]</th></tr>
<tr><th>OLOGIC0:TFF_SR_ENABLE</th><th>[0, 22, 3]</th></tr>
<tr><th>OLOGIC1:CASCADE_ENABLE</th><th>[0, 22, 30]</th></tr>
<tr><th>OLOGIC1:DDR_OPPOSITE_EDGE</th><th>[0, 27, 29]</th></tr>
<tr><th>OLOGIC1:ENABLE</th><th>[0, 26, 31]</th></tr>
<tr><th>OLOGIC1:ENABLE.IOCE</th><th>[0, 26, 25]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE_CLK</th><th>[0, 26, 14]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE_DATA</th><th>[0, 26, 15]</th></tr>
<tr><th>OLOGIC1:MISR_RESET</th><th>[0, 26, 11]</th></tr>
<tr><th>OLOGIC1:OFF_CE_ENABLE</th><th>[0, 27, 27]</th></tr>
<tr><th>OLOGIC1:OFF_CE_OR_DDR</th><th>[0, 27, 26]</th></tr>
<tr><th>OLOGIC1:OFF_INIT</th><th>[0, 22, 25]</th></tr>
<tr><th>OLOGIC1:OFF_LATCH</th><th>[0, 22, 29]</th></tr>
<tr><th>OLOGIC1:OFF_RANK1_BYPASS</th><th>[0, 27, 34]</th></tr>
<tr><th>OLOGIC1:OFF_RANK1_CLK_ENABLE</th><th>[0, 27, 25]</th></tr>
<tr><th>OLOGIC1:OFF_RANK2_CLK_ENABLE</th><th>[0, 27, 24]</th></tr>
<tr><th>OLOGIC1:OFF_REV_ENABLE</th><th>[0, 22, 27]</th></tr>
<tr><th>OLOGIC1:OFF_SRVAL</th><th>[0, 22, 24]</th></tr>
<tr><th>OLOGIC1:OFF_SR_ENABLE</th><th>[0, 22, 28]</th></tr>
<tr><th>OLOGIC1:TFF_CE_ENABLE</th><th>[0, 27, 20]</th></tr>
<tr><th>OLOGIC1:TFF_CE_OR_DDR</th><th>[0, 27, 21]</th></tr>
<tr><th>OLOGIC1:TFF_INIT</th><th>[0, 22, 22]</th></tr>
<tr><th>OLOGIC1:TFF_LATCH</th><th>[0, 22, 18]</th></tr>
<tr><th>OLOGIC1:TFF_RANK1_BYPASS</th><th>[0, 27, 19]</th></tr>
<tr><th>OLOGIC1:TFF_RANK1_CLK_ENABLE</th><th>[0, 27, 22]</th></tr>
<tr><th>OLOGIC1:TFF_RANK2_CLK_ENABLE</th><th>[0, 27, 23]</th></tr>
<tr><th>OLOGIC1:TFF_REV_ENABLE</th><th>[0, 22, 20]</th></tr>
<tr><th>OLOGIC1:TFF_SRVAL</th><th>[0, 22, 23]</th></tr>
<tr><th>OLOGIC1:TFF_SR_ENABLE</th><th>[0, 22, 19]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC0:IFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:IFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:I_DELAY_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:IFF_CE_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:IFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:I_DELAY_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OFF_SR_SYNC"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TFF_SR_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IFF_CE_ENABLE</th><th>[0, 22, 31]</th></tr>
<tr><th>ILOGIC0:IFF_DELAY_ENABLE</th><th>[0, 28, 55]</th></tr>
<tr><th>ILOGIC0:IFF_SR_SYNC</th><th>[0, 22, 32]</th></tr>
<tr><th>ILOGIC0:I_DELAY_ENABLE</th><th>[0, 29, 57]</th></tr>
<tr><th>ILOGIC1:IFF_CE_ENABLE</th><th>[0, 22, 57]</th></tr>
<tr><th>ILOGIC1:IFF_DELAY_ENABLE</th><th>[0, 28, 8]</th></tr>
<tr><th>ILOGIC1:IFF_SR_SYNC</th><th>[0, 22, 62]</th></tr>
<tr><th>ILOGIC1:I_DELAY_ENABLE</th><th>[0, 29, 6]</th></tr>
<tr><th>OLOGIC0:OFF_SR_SYNC</th><th>[0, 22, 10]</th></tr>
<tr><th>OLOGIC0:TFF_SR_SYNC</th><th>[0, 22, 5]</th></tr>
<tr><th>OLOGIC1:OFF_SR_SYNC</th><th>[0, 22, 26]</th></tr>
<tr><th>OLOGIC1:TFF_SR_SYNC</th><th>[0, 22, 21]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC0:MUX.SR"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:MUX.SR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.SR</th><th>[0, 22, 36]</th></tr>
<tr><th>ILOGIC1:MUX.SR</th><th>[0, 22, 58]</th></tr>
<tr><td>OLOGIC_SR</td><td>0</td></tr>
<tr><td>INT</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IOICLK0:MUX.ICE"></div>
<div id="bits-xc6s-IOI.BT-IOICLK0:MUX.OCE"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:MUX.ICE"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:MUX.OCE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.ICE</th><th>[0, 29, 60]</th><th>[0, 29, 62]</th><th>[0, 29, 61]</th></tr>
<tr><th>IOICLK0:MUX.OCE</th><th>[0, 23, 59]</th><th>[0, 23, 61]</th><th>[0, 23, 60]</th></tr>
<tr><th>IOICLK1:MUX.ICE</th><th>[0, 29, 3]</th><th>[0, 29, 1]</th><th>[0, 29, 2]</th></tr>
<tr><th>IOICLK1:MUX.OCE</th><th>[0, 23, 4]</th><th>[0, 23, 2]</th><th>[0, 23, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CE0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CE1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:ENABLE.CIN"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:ENABLE.CIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:ENABLE.CIN</th><th>[0, 23, 58]</th><th>[0, 23, 57]</th><th>[0, 23, 41]</th></tr>
<tr><th>IODELAY1:ENABLE.CIN</th><th>[0, 23, 22]</th><th>[0, 23, 6]</th><th>[0, 23, 5]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:IDELAY_MODE"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:IDELAY_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:IDELAY_MODE</th><th>[0, 23, 54]</th><th>[0, 23, 44]</th></tr>
<tr><th>IODELAY1:IDELAY_MODE</th><th>[0, 23, 19]</th><th>[0, 23, 9]</th></tr>
<tr><td>NORMAL</td><td>0</td><td>0</td></tr>
<tr><td>PCI</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IOICLK0:MUX.CE1"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:MUX.CE1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CE1</th><th>[0, 23, 53]</th><th>[0, 23, 52]</th><th>[0, 23, 51]</th></tr>
<tr><th>IOICLK1:MUX.CE1</th><th>[0, 23, 10]</th><th>[0, 23, 11]</th><th>[0, 23, 12]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCE1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCE3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLCE1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IOICLK0:MUX.ICLK"></div>
<div id="bits-xc6s-IOI.BT-IOICLK0:MUX.OCLK"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:MUX.ICLK"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:MUX.OCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.ICLK</th><th>[0, 29, 48]</th><th>[0, 29, 49]</th><th>[0, 23, 46]</th><th>[0, 23, 47]</th></tr>
<tr><th>IOICLK0:MUX.OCLK</th><th>[0, 23, 49]</th><th>[0, 23, 50]</th><th>[0, 23, 45]</th><th>[0, 23, 48]</th></tr>
<tr><th>IOICLK1:MUX.ICLK</th><th>[0, 29, 15]</th><th>[0, 29, 14]</th><th>[0, 23, 17]</th><th>[0, 23, 16]</th></tr>
<tr><th>IOICLK1:MUX.OCLK</th><th>[0, 23, 14]</th><th>[0, 23, 13]</th><th>[0, 23, 18]</th><th>[0, 23, 15]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK2</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DDR</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IOICLK0:MUX.CLK2"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:MUX.CLK2"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CLK2</th><th>[0, 23, 40]</th><th>[0, 23, 39]</th></tr>
<tr><th>IOICLK1:MUX.CLK2</th><th>[0, 23, 23]</th><th>[0, 23, 24]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>PLLCLK0</td><td>0</td><td>1</td></tr>
<tr><td>PLLCLK1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IOICLK0:MUX.CLK1"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:MUX.CLK1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CLK1</th><th>[0, 23, 35]</th><th>[0, 23, 37]</th><th>[0, 23, 36]</th><th>[0, 23, 32]</th><th>[0, 23, 33]</th></tr>
<tr><th>IOICLK1:MUX.CLK1</th><th>[0, 23, 28]</th><th>[0, 23, 26]</th><th>[0, 23, 27]</th><th>[0, 23, 31]</th><th>[0, 23, 30]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC0:MUX.D"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.D</th><th>[0, 23, 43]</th><th>[0, 23, 42]</th></tr>
<tr><td>IOB_I</td><td>0</td><td>0</td></tr>
<tr><td>OTHER_IOB_I</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:CAL_DELAY_MAX"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:DRP06"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:DRP07"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_N"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:IDELAY_VALUE_P"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_N"></div>
<div id="bits-xc6s-IOI.BT-IODELAY0:ODELAY_VALUE_P"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:CAL_DELAY_MAX"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:DRP06"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:DRP07"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_N"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:IDELAY_VALUE_P"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_N"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:ODELAY_VALUE_P"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:CAL_DELAY_MAX</th><th>[0, 28, 56]</th><th>[0, 28, 57]</th><th>[0, 28, 58]</th><th>[0, 28, 59]</th><th>[0, 28, 60]</th><th>[0, 28, 61]</th><th>[0, 28, 62]</th><th>[0, 28, 63]</th></tr>
<tr><th>IODELAY0:DRP06</th><th>[0, 28, 43]</th><th>[0, 28, 41]</th><th>[0, 28, 49]</th><th>[0, 28, 55]</th><th>[0, 28, 53]</th><th>[0, 28, 50]</th><th>[0, 28, 47]</th><th>[0, 28, 45]</th></tr>
<tr><th>IODELAY0:DRP07</th><th>[0, 28, 42]</th><th>[0, 28, 40]</th><th>[0, 28, 48]</th><th>[0, 28, 54]</th><th>[0, 28, 52]</th><th>[0, 28, 51]</th><th>[0, 28, 46]</th><th>[0, 28, 44]</th></tr>
<tr><th>IODELAY0:IDELAY_VALUE_N</th><th>[0, 24, 62]</th><th>[0, 24, 60]</th><th>[0, 24, 58]</th><th>[0, 24, 56]</th><th>[0, 24, 55]</th><th>[0, 24, 53]</th><th>[0, 24, 51]</th><th>[0, 24, 49]</th></tr>
<tr><th>IODELAY0:IDELAY_VALUE_P</th><th>[0, 24, 33]</th><th>[0, 24, 35]</th><th>[0, 24, 37]</th><th>[0, 24, 39]</th><th>[0, 24, 40]</th><th>[0, 24, 42]</th><th>[0, 24, 44]</th><th>[0, 24, 46]</th></tr>
<tr><th>IODELAY0:ODELAY_VALUE_N</th><th>[0, 24, 63]</th><th>[0, 24, 61]</th><th>[0, 24, 59]</th><th>[0, 24, 57]</th><th>[0, 24, 54]</th><th>[0, 24, 52]</th><th>[0, 24, 50]</th><th>[0, 24, 48]</th></tr>
<tr><th>IODELAY0:ODELAY_VALUE_P</th><th>[0, 24, 32]</th><th>[0, 24, 34]</th><th>[0, 24, 36]</th><th>[0, 24, 38]</th><th>[0, 24, 41]</th><th>[0, 24, 43]</th><th>[0, 24, 45]</th><th>[0, 24, 47]</th></tr>
<tr><th>IODELAY1:CAL_DELAY_MAX</th><th>[0, 28, 7]</th><th>[0, 28, 6]</th><th>[0, 28, 5]</th><th>[0, 28, 4]</th><th>[0, 28, 3]</th><th>[0, 28, 2]</th><th>[0, 28, 1]</th><th>[0, 28, 0]</th></tr>
<tr><th>IODELAY1:DRP06</th><th>[0, 28, 20]</th><th>[0, 28, 22]</th><th>[0, 28, 14]</th><th>[0, 28, 8]</th><th>[0, 28, 10]</th><th>[0, 28, 13]</th><th>[0, 28, 16]</th><th>[0, 28, 18]</th></tr>
<tr><th>IODELAY1:DRP07</th><th>[0, 28, 21]</th><th>[0, 28, 23]</th><th>[0, 28, 15]</th><th>[0, 28, 9]</th><th>[0, 28, 11]</th><th>[0, 28, 12]</th><th>[0, 28, 17]</th><th>[0, 28, 19]</th></tr>
<tr><th>IODELAY1:IDELAY_VALUE_N</th><th>[0, 24, 1]</th><th>[0, 24, 3]</th><th>[0, 24, 5]</th><th>[0, 24, 7]</th><th>[0, 24, 8]</th><th>[0, 24, 10]</th><th>[0, 24, 12]</th><th>[0, 24, 14]</th></tr>
<tr><th>IODELAY1:IDELAY_VALUE_P</th><th>[0, 24, 30]</th><th>[0, 24, 28]</th><th>[0, 24, 26]</th><th>[0, 24, 24]</th><th>[0, 24, 23]</th><th>[0, 24, 21]</th><th>[0, 24, 19]</th><th>[0, 24, 17]</th></tr>
<tr><th>IODELAY1:ODELAY_VALUE_N</th><th>[0, 24, 0]</th><th>[0, 24, 2]</th><th>[0, 24, 4]</th><th>[0, 24, 6]</th><th>[0, 24, 9]</th><th>[0, 24, 11]</th><th>[0, 24, 13]</th><th>[0, 24, 15]</th></tr>
<tr><th>IODELAY1:ODELAY_VALUE_P</th><th>[0, 24, 31]</th><th>[0, 24, 29]</th><th>[0, 24, 27]</th><th>[0, 24, 25]</th><th>[0, 24, 22]</th><th>[0, 24, 20]</th><th>[0, 24, 18]</th><th>[0, 24, 16]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:EVENT_SEL"></div>
<div id="bits-xc6s-IOI.BT-IODELAY_COMMON:ENFFSCAN_DRP"></div>
<div id="bits-xc6s-IOI.BT-IOICLK0:DDR_ENABLE"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:DDR_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th><th>[0, 25, 54]</th><th>[0, 25, 44]</th></tr>
<tr><th>IODELAY1:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th><th>[0, 25, 19]</th><th>[0, 25, 9]</th></tr>
<tr><th>IODELAY1:EVENT_SEL</th><th>[0, 28, 16]</th><th>[0, 28, 18]</th></tr>
<tr><th>IODELAY_COMMON:ENFFSCAN_DRP</th><th>[0, 26, 9]</th><th>[0, 25, 43]</th></tr>
<tr><th>IOICLK0:DDR_ENABLE</th><th>[0, 29, 41]</th><th>[0, 29, 40]</th></tr>
<tr><th>IOICLK1:DDR_ENABLE</th><th>[0, 29, 23]</th><th>[0, 29, 22]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY_COMMON:MCB_ADDRESS"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TRAIN_PATTERN"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TRAIN_PATTERN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY_COMMON:MCB_ADDRESS</th><th>[0, 25, 47]</th><th>[0, 25, 39]</th><th>[0, 25, 26]</th><th>[0, 25, 24]</th></tr>
<tr><th>OLOGIC0:TRAIN_PATTERN</th><th>[0, 27, 3]</th><th>[0, 27, 13]</th><th>[0, 27, 17]</th><th>[0, 27, 16]</th></tr>
<tr><th>OLOGIC1:TRAIN_PATTERN</th><th>[0, 27, 30]</th><th>[0, 27, 31]</th><th>[0, 27, 32]</th><th>[0, 27, 33]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IOI:MEM_PLL_POL_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI:MEM_PLL_POL_SEL</th><th>[0, 25, 57]</th></tr>
<tr><td>INVERTED</td><td>0</td></tr>
<tr><td>NOTINVERTED</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:MUX.IOCLK"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:MUX.IOCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:MUX.IOCLK</th><th>[0, 26, 3]</th></tr>
<tr><th>IODELAY1:MUX.IOCLK</th><th>[0, 26, 1]</th></tr>
<tr><td>ILOGIC_CLK</td><td>0</td></tr>
<tr><td>OLOGIC_CLK</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC1:DATA_WIDTH_START"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC1:DATA_WIDTH_START</th><th>[0, 26, 18]</th><th>[0, 26, 19]</th><th>[0, 26, 20]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC0:DATA_WIDTH_START"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_WIDTH_START</th><th>[0, 26, 23]</th><th>[0, 26, 21]</th></tr>
<tr><td>2</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MUX.CLK"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MUX.CLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLK</th><th>[0, 26, 37]</th><th>[0, 26, 36]</th></tr>
<tr><th>OLOGIC1:MUX.CLK</th><th>[0, 26, 39]</th><th>[0, 26, 38]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCLK0</td><td>0</td><td>1</td></tr>
<tr><td>OCLK1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC0:MUX.CLK"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:MUX.CLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.CLK</th><th>[0, 26, 41]</th><th>[0, 26, 40]</th></tr>
<tr><th>ILOGIC1:MUX.CLK</th><th>[0, 26, 43]</th><th>[0, 26, 42]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>ICLK0</td><td>0</td><td>1</td></tr>
<tr><td>ICLK1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MUX.TRAIN"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MUX.TRAIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.TRAIN</th><th>[0, 26, 47]</th><th>[0, 26, 45]</th></tr>
<tr><th>OLOGIC1:MUX.TRAIN</th><th>[0, 26, 48]</th><th>[0, 26, 44]</th></tr>
<tr><td>GND</td><td>0</td><td>0</td></tr>
<tr><td>INT</td><td>0</td><td>1</td></tr>
<tr><td>MCB</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OUTPUT_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OUTPUT_MODE</th><th>[0, 27, 0]</th></tr>
<tr><td>SINGLE_ENDED</td><td>0</td></tr>
<tr><td>DIFFERENTIAL</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MUX.D"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MUX.T"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MUX.D"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MUX.T"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.D</th><th>[0, 27, 12]</th></tr>
<tr><th>OLOGIC0:MUX.T</th><th>[0, 27, 2]</th></tr>
<tr><th>OLOGIC1:MUX.D</th><th>[0, 27, 35]</th></tr>
<tr><th>OLOGIC1:MUX.T</th><th>[0, 27, 28]</th></tr>
<tr><td>INT</td><td>0</td></tr>
<tr><td>MCB</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC1:DATA_WIDTH_RELOAD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC1:DATA_WIDTH_RELOAD</th><th>[0, 27, 37]</th><th>[0, 27, 36]</th><th>[0, 27, 18]</th></tr>
<tr><td>8</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC0:DATA_WIDTH_RELOAD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_WIDTH_RELOAD</th><th>[0, 27, 39]</th><th>[0, 27, 38]</th></tr>
<tr><td>4</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC0:MUX.Q1"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:MUX.Q2"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:MUX.Q3"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC0:MUX.Q4"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:MUX.Q1"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:MUX.Q2"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:MUX.Q3"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:MUX.Q4"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.Q1</th><th>[0, 27, 46]</th><th>[0, 27, 47]</th></tr>
<tr><th>ILOGIC0:MUX.Q2</th><th>[0, 27, 45]</th><th>[0, 27, 44]</th></tr>
<tr><th>ILOGIC0:MUX.Q3</th><th>[0, 27, 42]</th><th>[0, 27, 43]</th></tr>
<tr><th>ILOGIC0:MUX.Q4</th><th>[0, 27, 41]</th><th>[0, 27, 40]</th></tr>
<tr><th>ILOGIC1:MUX.Q1</th><th>[0, 27, 49]</th><th>[0, 27, 48]</th></tr>
<tr><th>ILOGIC1:MUX.Q2</th><th>[0, 27, 50]</th><th>[0, 27, 51]</th></tr>
<tr><th>ILOGIC1:MUX.Q3</th><th>[0, 27, 53]</th><th>[0, 27, 52]</th></tr>
<tr><th>ILOGIC1:MUX.Q4</th><th>[0, 27, 54]</th><th>[0, 27, 55]</th></tr>
<tr><td>SHIFT_REGISTER</td><td>0</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>0</td><td>1</td></tr>
<tr><td>NETWORKING_PIPELINED</td><td>1</td><td>0</td></tr>
<tr><td>RETIMED</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:IODELAY_CHANGE"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:IODELAY_CHANGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:IODELAY_CHANGE</th><th>[0, 28, 51]</th></tr>
<tr><th>IODELAY1:IODELAY_CHANGE</th><th>[0, 28, 12]</th></tr>
<tr><td>CHANGE_ON_CLOCK</td><td>0</td></tr>
<tr><td>CHANGE_ON_DATA</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:DELAY_SRC"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:DELAY_SRC</th><th>[0, 28, 53]</th><th>[0, 28, 50]</th></tr>
<tr><th>IODELAY1:DELAY_SRC</th><th>[0, 28, 10]</th><th>[0, 28, 13]</th></tr>
<tr><td>IO</td><td>0</td><td>0</td></tr>
<tr><td>ODATAIN</td><td>0</td><td>1</td></tr>
<tr><td>IDATAIN</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-OLOGIC0:OMUX"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OMUX</th><th>[0, 28, 49]</th></tr>
<tr><th>OLOGIC1:OMUX</th><th>[0, 28, 14]</th></tr>
<tr><td>OUTFF</td><td>0</td></tr>
<tr><td>D1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:COUNTER_WRAPAROUND"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:COUNTER_WRAPAROUND"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:COUNTER_WRAPAROUND</th><th>[0, 28, 46]</th></tr>
<tr><th>IODELAY1:COUNTER_WRAPAROUND</th><th>[0, 28, 17]</th></tr>
<tr><td>WRAPAROUND</td><td>0</td></tr>
<tr><td>STAY_AT_LIMIT</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-OLOGIC0:MUX.OCE"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:MUX.OCE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.OCE</th><th>[0, 28, 43]</th></tr>
<tr><th>OLOGIC1:MUX.OCE</th><th>[0, 28, 20]</th></tr>
<tr><td>INT</td><td>0</td></tr>
<tr><td>PCI_CE</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-OLOGIC0:TMUX"></div>
<div id="bits-xc6s-IOI.BT-OLOGIC1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TMUX</th><th>[0, 28, 41]</th></tr>
<tr><th>OLOGIC1:TMUX</th><th>[0, 28, 22]</th></tr>
<tr><td>TFF</td><td>0</td></tr>
<tr><td>T1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:DRP_ADDR"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:DRP_ADDR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:DRP_ADDR</th><th>[0, 28, 32]</th><th>[0, 28, 36]</th><th>[0, 28, 37]</th><th>[0, 28, 38]</th><th>[0, 28, 39]</th></tr>
<tr><th>IODELAY1:DRP_ADDR</th><th>[0, 28, 31]</th><th>[0, 28, 27]</th><th>[0, 28, 26]</th><th>[0, 28, 25]</th><th>[0, 28, 24]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-ILOGIC0:TSBYPASS_MUX"></div>
<div id="bits-xc6s-IOI.BT-ILOGIC1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:TSBYPASS_MUX</th><th>[0, 29, 58]</th></tr>
<tr><th>ILOGIC1:TSBYPASS_MUX</th><th>[0, 29, 5]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>T</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IOICLK0:DDR_ALIGNMENT"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:DDR_ALIGNMENT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:DDR_ALIGNMENT</th><th>[0, 29, 54]</th><th>[0, 29, 55]</th></tr>
<tr><th>IOICLK1:DDR_ALIGNMENT</th><th>[0, 29, 9]</th><th>[0, 29, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK0</td><td>0</td><td>1</td></tr>
<tr><td>CLK1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IOICLK0:MUX.CE0"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:MUX.CE0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CE0</th><th>[0, 29, 53]</th><th>[0, 29, 52]</th><th>[0, 29, 50]</th></tr>
<tr><th>IOICLK1:MUX.CE0</th><th>[0, 29, 10]</th><th>[0, 29, 11]</th><th>[0, 29, 13]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCE0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCE2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLCE0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IODELAY0:MODE"></div>
<div id="bits-xc6s-IOI.BT-IODELAY1:MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:MODE</th><th>[0, 29, 56]</th><th>[0, 23, 55]</th><th>[0, 29, 44]</th><th>[0, 29, 42]</th></tr>
<tr><th>IODELAY1:MODE</th><th>[0, 29, 7]</th><th>[0, 23, 8]</th><th>[0, 29, 21]</th><th>[0, 29, 19]</th></tr>
<tr><td>IODRP2</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IODELAY2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>IODRP2_MCB</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOI.BT-IOICLK0:MUX.CLK0"></div>
<div id="bits-xc6s-IOI.BT-IOICLK1:MUX.CLK0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOICLK0:MUX.CLK0</th><th>[0, 29, 37]</th><th>[0, 29, 35]</th><th>[0, 29, 36]</th><th>[0, 29, 32]</th><th>[0, 29, 33]</th></tr>
<tr><th>IOICLK1:MUX.CLK0</th><th>[0, 29, 26]</th><th>[0, 29, 28]</th><th>[0, 29, 27]</th><th>[0, 29, 31]</th><th>[0, 29, 30]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-iob">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IOB</span></code><a class="headerlink" href="#bitstream-iob" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">IOB bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc6s-IOB-IOB0:PDRIVE" title="~IOB0:PDRIVE[0]">~IOB0:PDRIVE[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc6s-IOB-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc6s-IOB-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc6s-IOB-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc6s-IOB-IOB0:PDRIVE" title="IOB0:PDRIVE[4]">IOB0:PDRIVE[4]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc6s-IOB-IOB0:PDRIVE" title="IOB0:PDRIVE[5]">IOB0:PDRIVE[5]</a></td></tr>
<tr><td>6</td>
<td>-</td></tr>
<tr><td>7</td>
<td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc6s-IOB-IOB0:PTERM" title="IOB0:PTERM[0]">IOB0:PTERM[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc6s-IOB-IOB0:PTERM" title="IOB0:PTERM[1]">IOB0:PTERM[1]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc6s-IOB-IOB0:PTERM" title="IOB0:PTERM[2]">IOB0:PTERM[2]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc6s-IOB-IOB0:PTERM" title="IOB0:PTERM[3]">IOB0:PTERM[3]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc6s-IOB-IOB0:PTERM" title="IOB0:PTERM[4]">IOB0:PTERM[4]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc6s-IOB-IOB0:PTERM" title="IOB0:PTERM[5]">IOB0:PTERM[5]</a></td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc6s-IOB-IOB0:TML" title="IOB0:TML">IOB0:TML</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc6s-IOB-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc6s-IOB-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc6s-IOB-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc6s-IOB-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc6s-IOB-IOB0:NDRIVE" title="IOB0:NDRIVE[4]">IOB0:NDRIVE[4]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc6s-IOB-IOB0:NDRIVE" title="~IOB0:NDRIVE[5]">~IOB0:NDRIVE[5]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc6s-IOB-IOB0:NDRIVE" title="IOB0:NDRIVE[6]">IOB0:NDRIVE[6]</a></td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc6s-IOB-IOB0:NTERM" title="IOB0:NTERM[0]">IOB0:NTERM[0]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc6s-IOB-IOB0:NTERM" title="IOB0:NTERM[1]">IOB0:NTERM[1]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc6s-IOB-IOB0:NTERM" title="IOB0:NTERM[2]">IOB0:NTERM[2]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc6s-IOB-IOB0:NTERM" title="IOB0:NTERM[3]">IOB0:NTERM[3]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc6s-IOB-IOB0:NTERM" title="IOB0:NTERM[4]">IOB0:NTERM[4]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc6s-IOB-IOB0:NTERM" title="IOB0:NTERM[5]">IOB0:NTERM[5]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc6s-IOB-IOB0:NTERM" title="IOB0:NTERM[6]">IOB0:NTERM[6]</a></td></tr>
<tr><td>31</td>
<td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc6s-IOB-IOB0:PSLEW" title="IOB0:PSLEW[0]">IOB0:PSLEW[0]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc6s-IOB-IOB0:PSLEW" title="IOB0:PSLEW[1]">IOB0:PSLEW[1]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc6s-IOB-IOB0:PSLEW" title="~IOB0:PSLEW[2]">~IOB0:PSLEW[2]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc6s-IOB-IOB0:PSLEW" title="IOB0:PSLEW[3]">IOB0:PSLEW[3]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc6s-IOB-IOB0:NSLEW" title="IOB0:NSLEW[0]">IOB0:NSLEW[0]</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc6s-IOB-IOB0:NSLEW" title="IOB0:NSLEW[1]">IOB0:NSLEW[1]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc6s-IOB-IOB0:NSLEW" title="~IOB0:NSLEW[2]">~IOB0:NSLEW[2]</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc6s-IOB-IOB0:NSLEW" title="IOB0:NSLEW[3]">IOB0:NSLEW[3]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc6s-IOB-IOB0:DIFF_TERM" title="IOB0:DIFF_TERM">IOB0:DIFF_TERM</a></td></tr>
<tr><td>41</td>
<td>-</td></tr>
<tr><td>42</td>
<td>-</td></tr>
<tr><td>43</td>
<td>-</td></tr>
<tr><td>44</td>
<td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc6s-IOB-IOB0:PRE_EMPHASIS" title="IOB0:PRE_EMPHASIS">IOB0:PRE_EMPHASIS</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc6s-IOB-IOB0:OUTPUT_LOW_VOLTAGE" title="IOB0:OUTPUT_LOW_VOLTAGE">IOB0:OUTPUT_LOW_VOLTAGE</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc6s-IOB-IOB0:PCI_CLAMP" title="IOB0:PCI_CLAMP">IOB0:PCI_CLAMP</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc6s-IOB-IOB0:PULLTYPE" title="IOB0:PULLTYPE[0]">IOB0:PULLTYPE[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc6s-IOB-IOB0:PULLTYPE" title="IOB0:PULLTYPE[1]">IOB0:PULLTYPE[1]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc6s-IOB-IOB0:PULLTYPE" title="IOB0:PULLTYPE[2]">IOB0:PULLTYPE[2]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc6s-IOB-IOB0:SUSPEND" title="IOB0:SUSPEND[0]">IOB0:SUSPEND[0]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc6s-IOB-IOB0:SUSPEND" title="IOB0:SUSPEND[1]">IOB0:SUSPEND[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc6s-IOB-IOB0:SUSPEND" title="IOB0:SUSPEND[2]">IOB0:SUSPEND[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc6s-IOB-IOB0:SUSPEND" title="IOB0:SUSPEND[3]">IOB0:SUSPEND[3]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc6s-IOB-IOB0:SUSPEND" title="IOB0:SUSPEND[4]">IOB0:SUSPEND[4]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc6s-IOB-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc6s-IOB-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc6s-IOB-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc6s-IOB-IOB0:VREF_HV" title="IOB0:VREF_HV">IOB0:VREF_HV</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc6s-IOB-IOB0:PCI_INPUT" title="IOB0:PCI_INPUT">IOB0:PCI_INPUT</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc6s-IOB-IOB0:INV.I" title="IOB0:INV.I">IOB0:INV.I</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc6s-IOB-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc6s-IOB-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</a></td></tr>
<tr><td>64</td>
<td><a href="#bits-xc6s-IOB-IOB1:PDRIVE" title="~IOB1:PDRIVE[0]">~IOB1:PDRIVE[0]</a></td></tr>
<tr><td>65</td>
<td><a href="#bits-xc6s-IOB-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td></tr>
<tr><td>66</td>
<td><a href="#bits-xc6s-IOB-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td></tr>
<tr><td>67</td>
<td><a href="#bits-xc6s-IOB-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td></tr>
<tr><td>68</td>
<td><a href="#bits-xc6s-IOB-IOB1:PDRIVE" title="IOB1:PDRIVE[4]">IOB1:PDRIVE[4]</a></td></tr>
<tr><td>69</td>
<td><a href="#bits-xc6s-IOB-IOB1:PDRIVE" title="IOB1:PDRIVE[5]">IOB1:PDRIVE[5]</a></td></tr>
<tr><td>70</td>
<td>-</td></tr>
<tr><td>71</td>
<td>-</td></tr>
<tr><td>72</td>
<td><a href="#bits-xc6s-IOB-IOB1:PTERM" title="IOB1:PTERM[0]">IOB1:PTERM[0]</a></td></tr>
<tr><td>73</td>
<td><a href="#bits-xc6s-IOB-IOB1:PTERM" title="IOB1:PTERM[1]">IOB1:PTERM[1]</a></td></tr>
<tr><td>74</td>
<td><a href="#bits-xc6s-IOB-IOB1:PTERM" title="IOB1:PTERM[2]">IOB1:PTERM[2]</a></td></tr>
<tr><td>75</td>
<td><a href="#bits-xc6s-IOB-IOB1:PTERM" title="IOB1:PTERM[3]">IOB1:PTERM[3]</a></td></tr>
<tr><td>76</td>
<td><a href="#bits-xc6s-IOB-IOB1:PTERM" title="IOB1:PTERM[4]">IOB1:PTERM[4]</a></td></tr>
<tr><td>77</td>
<td><a href="#bits-xc6s-IOB-IOB1:PTERM" title="IOB1:PTERM[5]">IOB1:PTERM[5]</a></td></tr>
<tr><td>78</td>
<td>-</td></tr>
<tr><td>79</td>
<td><a href="#bits-xc6s-IOB-IOB1:TML" title="IOB1:TML">IOB1:TML</a></td></tr>
<tr><td>80</td>
<td><a href="#bits-xc6s-IOB-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td></tr>
<tr><td>81</td>
<td><a href="#bits-xc6s-IOB-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td></tr>
<tr><td>82</td>
<td><a href="#bits-xc6s-IOB-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td></tr>
<tr><td>83</td>
<td><a href="#bits-xc6s-IOB-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td></tr>
<tr><td>84</td>
<td><a href="#bits-xc6s-IOB-IOB1:NDRIVE" title="IOB1:NDRIVE[4]">IOB1:NDRIVE[4]</a></td></tr>
<tr><td>85</td>
<td><a href="#bits-xc6s-IOB-IOB1:NDRIVE" title="~IOB1:NDRIVE[5]">~IOB1:NDRIVE[5]</a></td></tr>
<tr><td>86</td>
<td><a href="#bits-xc6s-IOB-IOB1:NDRIVE" title="IOB1:NDRIVE[6]">IOB1:NDRIVE[6]</a></td></tr>
<tr><td>87</td>
<td>-</td></tr>
<tr><td>88</td>
<td><a href="#bits-xc6s-IOB-IOB1:NTERM" title="IOB1:NTERM[0]">IOB1:NTERM[0]</a></td></tr>
<tr><td>89</td>
<td><a href="#bits-xc6s-IOB-IOB1:NTERM" title="IOB1:NTERM[1]">IOB1:NTERM[1]</a></td></tr>
<tr><td>90</td>
<td><a href="#bits-xc6s-IOB-IOB1:NTERM" title="IOB1:NTERM[2]">IOB1:NTERM[2]</a></td></tr>
<tr><td>91</td>
<td><a href="#bits-xc6s-IOB-IOB1:NTERM" title="IOB1:NTERM[3]">IOB1:NTERM[3]</a></td></tr>
<tr><td>92</td>
<td><a href="#bits-xc6s-IOB-IOB1:NTERM" title="IOB1:NTERM[4]">IOB1:NTERM[4]</a></td></tr>
<tr><td>93</td>
<td><a href="#bits-xc6s-IOB-IOB1:NTERM" title="IOB1:NTERM[5]">IOB1:NTERM[5]</a></td></tr>
<tr><td>94</td>
<td><a href="#bits-xc6s-IOB-IOB1:NTERM" title="IOB1:NTERM[6]">IOB1:NTERM[6]</a></td></tr>
<tr><td>95</td>
<td>-</td></tr>
<tr><td>96</td>
<td><a href="#bits-xc6s-IOB-IOB1:PSLEW" title="IOB1:PSLEW[0]">IOB1:PSLEW[0]</a></td></tr>
<tr><td>97</td>
<td><a href="#bits-xc6s-IOB-IOB1:PSLEW" title="IOB1:PSLEW[1]">IOB1:PSLEW[1]</a></td></tr>
<tr><td>98</td>
<td><a href="#bits-xc6s-IOB-IOB1:PSLEW" title="~IOB1:PSLEW[2]">~IOB1:PSLEW[2]</a></td></tr>
<tr><td>99</td>
<td><a href="#bits-xc6s-IOB-IOB1:PSLEW" title="IOB1:PSLEW[3]">IOB1:PSLEW[3]</a></td></tr>
<tr><td>100</td>
<td><a href="#bits-xc6s-IOB-IOB1:NSLEW" title="IOB1:NSLEW[0]">IOB1:NSLEW[0]</a></td></tr>
<tr><td>101</td>
<td><a href="#bits-xc6s-IOB-IOB1:NSLEW" title="IOB1:NSLEW[1]">IOB1:NSLEW[1]</a></td></tr>
<tr><td>102</td>
<td><a href="#bits-xc6s-IOB-IOB1:NSLEW" title="~IOB1:NSLEW[2]">~IOB1:NSLEW[2]</a></td></tr>
<tr><td>103</td>
<td><a href="#bits-xc6s-IOB-IOB1:NSLEW" title="IOB1:NSLEW[3]">IOB1:NSLEW[3]</a></td></tr>
<tr><td>104</td>
<td><a href="#bits-xc6s-IOB-IOB1:DIFF_OUTPUT_ENABLE" title="IOB1:DIFF_OUTPUT_ENABLE">IOB1:DIFF_OUTPUT_ENABLE</a></td></tr>
<tr><td>105</td>
<td><a href="#bits-xc6s-IOB-IOB1:LVDS_GROUP" title="IOB1:LVDS_GROUP">IOB1:LVDS_GROUP</a></td></tr>
<tr><td>106</td>
<td><a href="#bits-xc6s-IOB-IOB1:DIFF_MODE" title="IOB1:DIFF_MODE[0]">IOB1:DIFF_MODE[0]</a></td></tr>
<tr><td>107</td>
<td><a href="#bits-xc6s-IOB-IOB1:DIFF_MODE" title="IOB1:DIFF_MODE[1]">IOB1:DIFF_MODE[1]</a></td></tr>
<tr><td>108</td>
<td>-</td></tr>
<tr><td>109</td>
<td><a href="#bits-xc6s-IOB-IOB1:PRE_EMPHASIS" title="IOB1:PRE_EMPHASIS">IOB1:PRE_EMPHASIS</a></td></tr>
<tr><td>110</td>
<td><a href="#bits-xc6s-IOB-IOB1:OUTPUT_LOW_VOLTAGE" title="IOB1:OUTPUT_LOW_VOLTAGE">IOB1:OUTPUT_LOW_VOLTAGE</a></td></tr>
<tr><td>111</td>
<td><a href="#bits-xc6s-IOB-IOB1:PCI_CLAMP" title="IOB1:PCI_CLAMP">IOB1:PCI_CLAMP</a></td></tr>
<tr><td>112</td>
<td><a href="#bits-xc6s-IOB-IOB1:PULLTYPE" title="IOB1:PULLTYPE[0]">IOB1:PULLTYPE[0]</a></td></tr>
<tr><td>113</td>
<td><a href="#bits-xc6s-IOB-IOB1:PULLTYPE" title="IOB1:PULLTYPE[1]">IOB1:PULLTYPE[1]</a></td></tr>
<tr><td>114</td>
<td><a href="#bits-xc6s-IOB-IOB1:PULLTYPE" title="IOB1:PULLTYPE[2]">IOB1:PULLTYPE[2]</a></td></tr>
<tr><td>115</td>
<td><a href="#bits-xc6s-IOB-IOB1:SUSPEND" title="IOB1:SUSPEND[0]">IOB1:SUSPEND[0]</a></td></tr>
<tr><td>116</td>
<td><a href="#bits-xc6s-IOB-IOB1:SUSPEND" title="IOB1:SUSPEND[1]">IOB1:SUSPEND[1]</a></td></tr>
<tr><td>117</td>
<td><a href="#bits-xc6s-IOB-IOB1:SUSPEND" title="IOB1:SUSPEND[2]">IOB1:SUSPEND[2]</a></td></tr>
<tr><td>118</td>
<td><a href="#bits-xc6s-IOB-IOB1:SUSPEND" title="IOB1:SUSPEND[3]">IOB1:SUSPEND[3]</a></td></tr>
<tr><td>119</td>
<td><a href="#bits-xc6s-IOB-IOB1:SUSPEND" title="IOB1:SUSPEND[4]">IOB1:SUSPEND[4]</a></td></tr>
<tr><td>120</td>
<td><a href="#bits-xc6s-IOB-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td></tr>
<tr><td>121</td>
<td><a href="#bits-xc6s-IOB-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td></tr>
<tr><td>122</td>
<td><a href="#bits-xc6s-IOB-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td></tr>
<tr><td>123</td>
<td><a href="#bits-xc6s-IOB-IOB1:VREF_HV" title="IOB1:VREF_HV">IOB1:VREF_HV</a></td></tr>
<tr><td>124</td>
<td><a href="#bits-xc6s-IOB-IOB1:PCI_INPUT" title="IOB1:PCI_INPUT">IOB1:PCI_INPUT</a></td></tr>
<tr><td>125</td>
<td><a href="#bits-xc6s-IOB-IOB1:INV.I" title="IOB1:INV.I">IOB1:INV.I</a></td></tr>
<tr><td>126</td>
<td>-</td></tr>
<tr><td>127</td>
<td><a href="#bits-xc6s-IOB-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE</a></td></tr>
</table>
<div id="bits-xc6s-IOB-IOB0:PDRIVE"></div>
<div id="bits-xc6s-IOB-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[0, 0, 69]</th><th>[0, 0, 68]</th><th>[0, 0, 67]</th><th>[0, 0, 66]</th><th>[0, 0, 65]</th><th>[0, 0, 64]</th></tr>
<tr><td>Mixed inversion</td><td>[5]</td><td>[4]</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-IOB-IOB0:PTERM"></div>
<div id="bits-xc6s-IOB-IOB1:PTERM"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PTERM</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th><th>[0, 0, 8]</th></tr>
<tr><th>IOB1:PTERM</th><th>[0, 0, 77]</th><th>[0, 0, 76]</th><th>[0, 0, 75]</th><th>[0, 0, 74]</th><th>[0, 0, 73]</th><th>[0, 0, 72]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOB-IOB0:DIFF_TERM"></div>
<div id="bits-xc6s-IOB-IOB0:INV.I"></div>
<div id="bits-xc6s-IOB-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc6s-IOB-IOB0:OUTPUT_LOW_VOLTAGE"></div>
<div id="bits-xc6s-IOB-IOB0:PCI_CLAMP"></div>
<div id="bits-xc6s-IOB-IOB0:PCI_INPUT"></div>
<div id="bits-xc6s-IOB-IOB0:PRE_EMPHASIS"></div>
<div id="bits-xc6s-IOB-IOB0:TML"></div>
<div id="bits-xc6s-IOB-IOB0:VREF"></div>
<div id="bits-xc6s-IOB-IOB0:VREF_HV"></div>
<div id="bits-xc6s-IOB-IOB1:DIFF_OUTPUT_ENABLE"></div>
<div id="bits-xc6s-IOB-IOB1:INV.I"></div>
<div id="bits-xc6s-IOB-IOB1:LVDS_GROUP"></div>
<div id="bits-xc6s-IOB-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc6s-IOB-IOB1:OUTPUT_LOW_VOLTAGE"></div>
<div id="bits-xc6s-IOB-IOB1:PCI_CLAMP"></div>
<div id="bits-xc6s-IOB-IOB1:PCI_INPUT"></div>
<div id="bits-xc6s-IOB-IOB1:PRE_EMPHASIS"></div>
<div id="bits-xc6s-IOB-IOB1:TML"></div>
<div id="bits-xc6s-IOB-IOB1:VREF_HV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DIFF_TERM</th><th>[0, 0, 40]</th></tr>
<tr><th>IOB0:INV.I</th><th>[0, 0, 61]</th></tr>
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 0, 63]</th></tr>
<tr><th>IOB0:OUTPUT_LOW_VOLTAGE</th><th>[0, 0, 46]</th></tr>
<tr><th>IOB0:PCI_CLAMP</th><th>[0, 0, 47]</th></tr>
<tr><th>IOB0:PCI_INPUT</th><th>[0, 0, 60]</th></tr>
<tr><th>IOB0:PRE_EMPHASIS</th><th>[0, 0, 45]</th></tr>
<tr><th>IOB0:TML</th><th>[0, 0, 15]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 0, 62]</th></tr>
<tr><th>IOB0:VREF_HV</th><th>[0, 0, 59]</th></tr>
<tr><th>IOB1:DIFF_OUTPUT_ENABLE</th><th>[0, 0, 104]</th></tr>
<tr><th>IOB1:INV.I</th><th>[0, 0, 125]</th></tr>
<tr><th>IOB1:LVDS_GROUP</th><th>[0, 0, 105]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[0, 0, 127]</th></tr>
<tr><th>IOB1:OUTPUT_LOW_VOLTAGE</th><th>[0, 0, 110]</th></tr>
<tr><th>IOB1:PCI_CLAMP</th><th>[0, 0, 111]</th></tr>
<tr><th>IOB1:PCI_INPUT</th><th>[0, 0, 124]</th></tr>
<tr><th>IOB1:PRE_EMPHASIS</th><th>[0, 0, 109]</th></tr>
<tr><th>IOB1:TML</th><th>[0, 0, 79]</th></tr>
<tr><th>IOB1:VREF_HV</th><th>[0, 0, 123]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOB-IOB0:NDRIVE"></div>
<div id="bits-xc6s-IOB-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th><th>[0, 0, 20]</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[0, 0, 86]</th><th>[0, 0, 85]</th><th>[0, 0, 84]</th><th>[0, 0, 83]</th><th>[0, 0, 82]</th><th>[0, 0, 81]</th><th>[0, 0, 80]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>[4]</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOB-IOB0:NTERM"></div>
<div id="bits-xc6s-IOB-IOB1:NTERM"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NTERM</th><th>[0, 0, 30]</th><th>[0, 0, 29]</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th><th>[0, 0, 26]</th><th>[0, 0, 25]</th><th>[0, 0, 24]</th></tr>
<tr><th>IOB1:NTERM</th><th>[0, 0, 94]</th><th>[0, 0, 93]</th><th>[0, 0, 92]</th><th>[0, 0, 91]</th><th>[0, 0, 90]</th><th>[0, 0, 89]</th><th>[0, 0, 88]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOB-IOB0:NSLEW"></div>
<div id="bits-xc6s-IOB-IOB0:PSLEW"></div>
<div id="bits-xc6s-IOB-IOB1:NSLEW"></div>
<div id="bits-xc6s-IOB-IOB1:PSLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NSLEW</th><th>[0, 0, 39]</th><th>[0, 0, 38]</th><th>[0, 0, 37]</th><th>[0, 0, 36]</th></tr>
<tr><th>IOB0:PSLEW</th><th>[0, 0, 35]</th><th>[0, 0, 34]</th><th>[0, 0, 33]</th><th>[0, 0, 32]</th></tr>
<tr><th>IOB1:NSLEW</th><th>[0, 0, 103]</th><th>[0, 0, 102]</th><th>[0, 0, 101]</th><th>[0, 0, 100]</th></tr>
<tr><th>IOB1:PSLEW</th><th>[0, 0, 99]</th><th>[0, 0, 98]</th><th>[0, 0, 97]</th><th>[0, 0, 96]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-IOB-IOB0:PULLTYPE"></div>
<div id="bits-xc6s-IOB-IOB1:PULLTYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULLTYPE</th><th>[0, 0, 50]</th><th>[0, 0, 49]</th><th>[0, 0, 48]</th></tr>
<tr><th>IOB1:PULLTYPE</th><th>[0, 0, 114]</th><th>[0, 0, 113]</th><th>[0, 0, 112]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOB-IOB0:SUSPEND"></div>
<div id="bits-xc6s-IOB-IOB1:SUSPEND"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SUSPEND</th><th>[0, 0, 55]</th><th>[0, 0, 54]</th><th>[0, 0, 53]</th><th>[0, 0, 52]</th><th>[0, 0, 51]</th></tr>
<tr><th>IOB1:SUSPEND</th><th>[0, 0, 119]</th><th>[0, 0, 118]</th><th>[0, 0, 117]</th><th>[0, 0, 116]</th><th>[0, 0, 115]</th></tr>
<tr><td>3STATE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DRIVE_LAST_VALUE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3STATE_PULLDOWN</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3STATE_PULLUP</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>3STATE_KEEPER</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3STATE_OCT_ON</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-IOB-IOB0:IBUF_MODE"></div>
<div id="bits-xc6s-IOB-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th><th>[0, 0, 56]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[0, 0, 122]</th><th>[0, 0, 121]</th><th>[0, 0, 120]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>BYPASS_T</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>BYPASS_O</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCINT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_VCCO</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCAUX</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-IOB-IOB1:DIFF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:DIFF_MODE</th><th>[0, 0, 107]</th><th>[0, 0, 106]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>LVDS</td><td>0</td><td>1</td></tr>
<tr><td>TMDS</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="tables">
<h2>Tables<a class="headerlink" href="#tables" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="6">IOSTD:PDRIVE</th><th colspan="7">IOSTD:NDRIVE</th></tr>
<tr><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25.2.5</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>BLVDS_25.3.3</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>DIFF_MOBILE_DDR.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DIFF_MOBILE_DDR.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DISPLAY_PORT.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DISPLAY_PORT.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II.2.5</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II.3.3</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_III.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_18.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_18.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_18.2.5</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_18.3.3</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_18.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>I2C.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>I2C.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.12.2.5</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.12.3.3</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.2.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.2.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.4.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.4.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.6.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.6.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.8.2.5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.8.3.3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12_JEDEC.12.2.5</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12_JEDEC.12.3.3</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12_JEDEC.2.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12_JEDEC.2.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12_JEDEC.4.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12_JEDEC.4.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12_JEDEC.6.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12_JEDEC.6.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12_JEDEC.8.2.5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12_JEDEC.8.3.3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.12.2.5</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.12.3.3</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.16.2.5</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.16.3.3</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.2.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.2.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.4.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.4.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.6.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.6.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.8.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.8.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.12.2.5</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.12.3.3</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15_JEDEC.16.2.5</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15_JEDEC.16.3.3</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15_JEDEC.2.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.2.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.4.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.4.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.6.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.6.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.8.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.8.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.12.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.12.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.16.2.5</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.16.3.3</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.2.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.2.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.24.2.5</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.24.3.3</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.4.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.4.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.6.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.6.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.8.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.8.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.12.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.12.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18_JEDEC.16.2.5</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.16.3.3</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18_JEDEC.2.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.2.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.24.2.5</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.24.3.3</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.4.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.4.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.6.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.6.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.8.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18_JEDEC.8.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.12.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.12.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.16.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.16.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.2.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.2.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.24.2.5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.24.3.3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.4.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.4.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.6.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.6.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.8.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.8.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.12.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.12.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.16.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.16.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.2.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.2.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.24.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.24.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.4.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.4.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.6.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.6.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.8.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.8.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.12.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.12.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.16.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.16.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.2.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.2.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.24.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.24.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.4.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.4.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.6.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.6.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.8.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.8.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>MOBILE_DDR.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>MOBILE_DDR.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI66_3.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDIO.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDIO.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SMBUS.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SMBUS.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15_II.2.5</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15_II.3.3</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_I.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II.2.5</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II.3.3</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL2_I.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL2_II.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_II.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL3_I.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_I.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL3_II.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_II.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TML_33.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_25.1200.2.5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_25.1200.3.3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_25.1500.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_25.1500.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_25.1800.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_25.1800.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_25.2500.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_25.2500.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_25.3300.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_25.3300.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_50.1200.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_50.1200.3.3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_50.1500.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_50.1500.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_50.1800.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_50.1800.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_50.2500.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_50.2500.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_50.3300.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_50.3300.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_75.1200.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_75.1200.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_75.1500.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_75.1500.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_75.1800.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_75.1800.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_75.2500.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_75.2500.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_75.3300.2.5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_75.3300.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="6">IOSTD:PTERM</th><th colspan="7">IOSTD:NTERM</th></tr>
<tr><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TML_33.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_25.1200.2.5</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_25.1200.3.3</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_25.1500.2.5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_25.1500.3.3</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_25.1800.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_25.1800.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_25.2500.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_25.2500.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_25.3300.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_25.3300.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_50.1200.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_50.1200.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_50.1500.2.5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_50.1500.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_50.1800.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_50.1800.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_50.2500.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_50.2500.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_50.3300.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_50.3300.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_75.1200.2.5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_75.1200.3.3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_75.1500.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_75.1500.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_75.1800.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_75.1800.3.3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_75.2500.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_75.2500.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_75.3300.2.5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_75.3300.3.3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="4">IOSTD:PSLEW</th><th colspan="4">IOSTD:NSLEW</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DIFF_MOBILE_DDR</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DISPLAY_PORT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>I2C</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IN_TERM</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.QUIETIO</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.SLOW</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12_JEDEC.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12_JEDEC.QUIETIO</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12_JEDEC.SLOW</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.QUIETIO</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.SLOW</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.QUIETIO</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15_JEDEC.SLOW</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.QUIETIO</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.SLOW</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18_JEDEC.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18_JEDEC.QUIETIO</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18_JEDEC.SLOW</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.QUIETIO</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.SLOW</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.QUIETIO</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.SLOW</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.QUIETIO</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.SLOW</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>MOBILE_DDR</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PCI66_3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDIO</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SMBUS</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15_II</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_I</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_II</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TML_33</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="12">IOSTD:LVDSBIAS</th></tr>
<tr><th>[11]</th><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LVDS_25</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVDS_33</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MINI_LVDS_25</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MINI_LVDS_33</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PPDS_25</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>PPDS_33</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>RSDS_25</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>RSDS_33</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>TMDS_33</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>TML_33</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="clock.html" class="btn btn-neutral float-left" title="Clock interconnect" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="mcb.html" class="btn btn-neutral float-right" title="Memory Controller Block" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>