Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jul 24 07:28:34 2023
| Host         : pc-eii26 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   532 |
|    Minimum number of control sets                        |   532 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1255 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   532 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |    37 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    90 |
| >= 14 to < 16      |     6 |
| >= 16              |   280 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7641 |         1798 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |            1210 |          458 |
| Yes          | No                    | No                     |            8973 |         2407 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            4355 |         1206 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state35                                                                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ref_tmp48_0_i_reg_1057                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_mad_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_real_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_im_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_filtered_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_real_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_std_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_im_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_filtered_real_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_filtered_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_mad_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_std_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_filtered_im_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state29                                                                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/median_absolute_deviation_R_V_6_reg_817                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/regslice_both_raw_data_im_i_stream_U/ap_enable_reg_pp0_iter10                                                                                                                                                                 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                                                                               | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                             | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                            |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                 |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                            | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                          | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_ier12_out                                                                                                                                                                                                | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/control_s_axi_U/int_ier12_out                                                                                                                                                                                                 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state11                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state5                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state7                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state10                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132_ap_start_reg                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                            | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/ap_CS_fsm_state18                                                                                                                                                        | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/median_V_6_reg_426                                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_mad_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_real_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_im_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[1]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_real_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_im_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_raw_data_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                            | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_filtered_real_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_filtered_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_filtered_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_filtered_im_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__2_n_0                                                                                                                                                            | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                            | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                        | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_std_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_std_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axis_data_fifo_mad_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/ap_CS_fsm_state9                                                                                                                                                              | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/ap_CS_fsm_state9                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_Inner_fu_98/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/ap_CS_fsm_state7                                                                                                                                                              | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[0]                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg                                                                                                                                                                   | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                         | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                           | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                       | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/ap_CS_fsm_state18                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/could_multi_bursts.AWVALID_Dummy_reg_0[0]                                                                                                                                                             | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                       | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1_fu_137/flow_control_loop_pipe_sequential_init_U/i_V_26_fu_401                                                                                |                                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100/flow_control_loop_pipe_sequential_init_U/i_V_19_fu_461                                                                                   | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100/flow_control_loop_pipe_sequential_init_U/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg_reg_0                                   |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/flow_control_loop_pipe_sequential_init_U/i_V_fu_961                                                                                                                   | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/flow_control_loop_pipe_sequential_init_U/grp_stdDeviationList_fu_178_ap_start_reg_reg                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110_fu_144/flow_control_loop_pipe_sequential_init_U/i_V_fu_401                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U/ap_block_pp0_stage0_subdone                                                                                                                                          | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154/flow_control_loop_pipe_sequential_init_U/grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg_reg                                              |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109/flow_control_loop_pipe_sequential_init_U/i_V_20_fu_461                                                                                  | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109/flow_control_loop_pipe_sequential_init_U/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg_reg_0                                 |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[0]                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/dmul_64ns_64ns_64_7_max_dsp_1_U116/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/dmul_64ns_64ns_64_7_max_dsp_1_U135/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U/dout_vld_reg_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U/dout_vld_reg_0                                                                                                                                                        | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0                                                                               |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/last_sect_buf                                                                                                                                                                 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/empty_n_reg                                                                                                                           | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1_fu_114/flow_control_loop_pipe_sequential_init_U/i_V_fu_42                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/empty_n_reg                                                                                                                           | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1_fu_137/flow_control_loop_pipe_sequential_init_U/i_V_26_fu_400                                                                                |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U/pop                                                                                                                                                              | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_MAD_I_U0/regslice_both_mad_I_o_stream_U/WEA[0]                                                                                                                                                                           | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/empty_n_reg                                                                                                                         | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_STD_Computation_std_R_o_Brd_STD_R_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/WEA[0]                                                                                                                              | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_STD_Computation_std_R_o_Brd_STD_R_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/pop                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_STD_Computation_std_I_o_Brd_STD_I_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/WEA[0]                                                                                                                              | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/ap_CS_fsm_state17                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_STD_Computation_std_I_o_Brd_STD_I_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/pop                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_occurence_loop_fu_90/flow_control_loop_pipe_sequential_init_U/i_V_fu_460                                                                                |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_VITIS_LOOP_28_1_fu_82/flow_control_loop_pipe_sequential_init_U/i_V_fu_340                                                                               |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/empty_n_reg                                                                                                                         | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110_fu_144/flow_control_loop_pipe_sequential_init_U/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110_fu_144_ap_start_reg_reg             |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_916                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109/flow_control_loop_pipe_sequential_init_U/i_V_20_fu_460                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100/flow_control_loop_pipe_sequential_init_U/i_V_19_fu_460                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90/flow_control_loop_pipe_sequential_init_U/i_V_fu_42                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118/flow_control_loop_pipe_sequential_init_U/i_V_fu_42                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                        | design_1_i/axis_data_fifo_raw_data_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_MAD_R_U0/regslice_both_mad_R_o_stream_U/WEA[0]                                                                                                                                                                           | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Im_U0/regslice_both_filtered_im_1_o_stream_U/pop                                                                                                                                                                     | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Real_U0/regslice_both_filtered_real_1_o_stream_U/pop                                                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2_fu_151/flow_control_loop_pipe_sequential_init_U/i_V_fu_36                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3_fu_159/flow_control_loop_pipe_sequential_init_U/i_V_fu_42                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_im_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                          | design_1_i/axis_data_fifo_raw_data_im_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/pop                                                                                                                       | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/flow_control_loop_pipe_sequential_init_U/i_V_fu_960                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/push                                                                                                                      | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_std_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                | design_1_i/axis_data_fifo_std_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_mad_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                | design_1_i/axis_data_fifo_mad_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_std_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                | design_1_i/axis_data_fifo_std_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_real_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                       | design_1_i/axis_data_fifo_raw_data_real_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_filtered_im_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                       | design_1_i/axis_data_fifo_filtered_im_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_std_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                               | design_1_i/axis_data_fifo_std_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_mad_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                               | design_1_i/axis_data_fifo_mad_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_filtered_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                        | design_1_i/axis_data_fifo_filtered_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_filtered_real_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                      | design_1_i/axis_data_fifo_filtered_real_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_filtered_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                     | design_1_i/axis_data_fifo_filtered_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/WEA[0]                                                                                                                | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_im_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         | design_1_i/axis_data_fifo_raw_data_im_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                      | design_1_i/axis_data_fifo_raw_data_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_mad_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                               | design_1_i/axis_data_fifo_mad_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_im_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                          | design_1_i/axis_data_fifo_raw_data_im_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_mad_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                | design_1_i/axis_data_fifo_mad_R_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                     | design_1_i/axis_data_fifo_raw_data_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_std_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                               | design_1_i/axis_data_fifo_std_I_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_filtered_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                      | design_1_i/axis_data_fifo_filtered_real_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_real_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                       | design_1_i/axis_data_fifo_raw_data_real_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_real_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                        | design_1_i/axis_data_fifo_raw_data_real_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                       | design_1_i/axis_data_fifo_raw_data_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_im_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         | design_1_i/axis_data_fifo_raw_data_im_i_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_filtered_real_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                     | design_1_i/axis_data_fifo_filtered_real_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                  | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/pop                                                                                                                   | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                        | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                         | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                        | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                         | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/push                                                                                                                  | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_filtered_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                       | design_1_i/axis_data_fifo_filtered_im_1_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221/flow_control_loop_pipe_sequential_init_U/i_V_fu_36                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221/i_V_fu_36[11]_i_1_n_4                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                  | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_filtered_im_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                        | design_1_i/axis_data_fifo_filtered_im_0_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/WEA[0]                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_raw_data_real_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                        | design_1_i/axis_data_fifo_raw_data_real_o_stream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U/pop                                                                                                                                                                  | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_STD_Computation_std_I_o_Brd_STD_I_in_U/mOutPtr[0]_i_1__4_n_4                                                                                                                                                          | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U/mOutPtr[0]_i_1__13_n_4                                                                                                                                               | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U/mOutPtr[0]_i_1__1_n_4                                                                                                                                            | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/push                                                                                                                       | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U/mOutPtr[0]_i_1__14_n_4                                                                                                                                           | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_STD_Computation_std_R_o_Brd_STD_R_in_U/mOutPtr[0]_i_1__3_n_4                                                                                                                                                          | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_13s_71s_71_5_1_U37/E[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U/mOutPtr[0]_i_1__10_n_4                                                                                                                                                           | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/push                                                                                                                           | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U/mOutPtr[0]_i_1__7_n_4                                                                                                                                                            | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118/full_n_reg_2                                                                                                                             | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3_fu_159/ap_enable_reg_pp0_iter1_reg_1                                                                                                        | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3_fu_159/ap_enable_reg_pp0_iter1_reg_2                                                                                                        | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_MAD_R_U0/regslice_both_mad_R_o_stream_U/B_V_data_1_state_reg[1]_1                                                                                                                                                        | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U/mOutPtr[0]_i_1_n_4                                                                                                                                                   | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_MAD_I_U0/regslice_both_mad_I_o_stream_U/B_V_data_1_state_reg[1]_1                                                                                                                                                        | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118/full_n_reg_0                                                                                                                             | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U/mOutPtr[0]_i_1__0_n_4                                                                                                                                                     | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state35                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             14 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U/mOutPtr[0]_i_1__2_n_4                                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_Inner_fu_98/flow_control_loop_pipe_sequential_init_U/grp_sortList_Pipeline_Inner_fu_98_ap_start_reg_reg[0]                                              | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_Inner_fu_98/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/ap_CS_fsm_state2                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/median_absolute_deviation_I_V_7_reg_8540                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state28                                                                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/median_absolute_deviation_R_V_3_reg_756                                                                                                                                                                      |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state29                                                                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/median_absolute_deviation_I_V_3_reg_828                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_MAD_R_U0/regslice_both_mad_R_o_stream_U/B_V_data_1_load_B                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state35                                                                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/spec_select332_i_reg_1052                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Real_U0/regslice_both_raw_data_real_o_stream_U/B_V_data_1_payload_A[15]_i_1__3_n_4                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Real_U0/regslice_both_raw_data_real_o_stream_U/B_V_data_1_load_B                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_MAD_I_U0/regslice_both_mad_I_o_stream_U/B_V_data_1_payload_A[15]_i_1__7_n_4                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_MAD_I_U0/regslice_both_mad_I_o_stream_U/B_V_data_1_load_B                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_MAD_R_U0/regslice_both_mad_R_o_stream_U/B_V_data_1_payload_A[15]_i_1__6_n_4                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Im_U0/regslice_both_filtered_im_1_o_stream_U/B_V_data_1_payload_A[15]_i_1__9_n_4                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/sub_i_i_i_i322_i_reg_10680                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/ap_CS_fsm_state2                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_VITIS_LOOP_28_1_fu_82/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf                                                                                                                                                      | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_2                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_occurence_loop_fu_90/grp_sortList_Pipeline_occurence_loop_fu_90_count_V_we0                                                                             | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_occurence_loop_fu_90/flow_control_loop_pipe_sequential_init_U/SS[0]                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/ap_CS_fsm_state7                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/ap_CS_fsm_reg[13]_0[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/ap_CS_fsm_state17                                                                                                                                                        | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/median_V_3_reg_411                                                                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Im_U0/regslice_both_raw_data_im_1_o_stream_U/B_V_data_1_payload_A[15]_i_1__1_n_4                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/regslice_both_raw_data_real_i_stream_U/B_V_data_1_load_A                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state34                                                                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/spec_select330_i_reg_1037                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209/ap_enable_reg_pp0_iter1                                                                                                               | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215/ap_enable_reg_pp0_iter1                                                                                                              | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166/ap_enable_reg_pp0_iter1                                                                                                               | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172/ap_enable_reg_pp0_iter1                                                                                                              | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/regslice_both_raw_data_im_i_stream_U/B_V_data_1_payload_A[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/regslice_both_raw_data_im_i_stream_U/B_V_data_1_payload_B[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/regslice_both_raw_data_real_i_stream_U/B_V_data_1_load_B                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Im_U0/regslice_both_filtered_im_0_o_stream_U/B_V_data_1_payload_A[15]_i_1__10_n_4                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_STD_R_U0/regslice_both_std_R_o_stream_U/B_V_data_1_load_B                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_STD_R_U0/regslice_both_std_R_o_stream_U/B_V_data_1_payload_A[15]_i_1__5_n_4                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_STD_I_U0/regslice_both_std_I_o_stream_U/B_V_data_1_load_B                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_STD_I_U0/regslice_both_std_I_o_stream_U/B_V_data_1_payload_A[15]_i_1__8_n_4                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Real_U0/regslice_both_filtered_real_1_o_stream_U/B_V_data_1_load_B                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Real_U0/regslice_both_filtered_real_1_o_stream_U/B_V_data_1_payload_A[15]_i_1__11_n_4                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Real_U0/regslice_both_filtered_real_0_o_stream_U/B_V_data_1_payload_B[15]_i_1__12_n_4                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Real_U0/regslice_both_filtered_real_0_o_stream_U/B_V_data_1_payload_A[15]_i_1__12_n_4                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Im_U0/regslice_both_filtered_im_1_o_stream_U/B_V_data_1_load_B                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad_reg[0]                                                                                                                                                 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                            |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Res_Im_U0/regslice_both_filtered_im_0_o_stream_U/B_V_data_1_payload_B[15]_i_1__10_n_4                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_raw_data_real_1_o_stream_U/B_V_data_1_load_B                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_std_I_o_stream_U/B_V_data_1_load_B                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/select_ln358_reg_573[15]_i_1_n_4                                                                                                                                                 |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_std_I_o_stream_U/B_V_data_1_payload_A[15]_i_1__6_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_filtered_im_0_o_stream_U/B_V_data_1_payload_A[15]_i_1__7_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_raw_data_real_o_stream_U/B_V_data_1_load_B                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_filtered_im_0_o_stream_U/B_V_data_1_load_B                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_filtered_im_1_o_stream_U/B_V_data_1_payload_A[15]_i_1__9_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/and_ln58_11_reg_2287_reg[0][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/and_ln58_10_reg_2270_reg[0][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_filtered_im_1_o_stream_U/B_V_data_1_load_B                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_filtered_real_0_o_stream_U/B_V_data_1_payload_A[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_raw_data_real_o_stream_U/B_V_data_1_payload_A[15]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Im_U0/regslice_both_raw_data_im_1_o_stream_U/B_V_data_1_load_B                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_valid_reg_1[0]                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[6][0]                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_raw_data_real_1_o_stream_U/B_V_data_1_payload_A[15]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_raw_data_im_o_stream_U/B_V_data_1_load_B                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_raw_data_im_o_stream_U/B_V_data_1_payload_A[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_raw_data_im_1_o_stream_U/B_V_data_1_load_B                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_filtered_real_0_o_stream_U/B_V_data_1_load_B                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_raw_data_im_1_o_stream_U/B_V_data_1_payload_A[15]_i_1__4_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_mad_R_o_stream_U/B_V_data_1_load_B                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_filtered_real_1_o_stream_U/B_V_data_1_payload_A[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_mad_R_o_stream_U/B_V_data_1_payload_A[15]_i_1__1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_mad_I_o_stream_U/B_V_data_1_load_B                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_mad_I_o_stream_U/B_V_data_1_payload_A[15]_i_1__5_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_filtered_real_1_o_stream_U/B_V_data_1_load_B                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Im_U0/regslice_both_raw_data_im_i_stream_U/B_V_data_1_payload_A[15]_i_1_n_4                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Real_U0/regslice_both_raw_data_real_i_stream_U/B_V_data_1_load_B                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Real_U0/regslice_both_raw_data_real_1_o_stream_U/B_V_data_1_load_B                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Real_U0/regslice_both_raw_data_real_1_o_stream_U/B_V_data_1_payload_A[15]_i_1__4_n_4                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Im_U0/regslice_both_raw_data_im_o_stream_U/B_V_data_1_load_B                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Im_U0/regslice_both_raw_data_im_o_stream_U/B_V_data_1_payload_A[15]_i_1__0_n_4                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Real_U0/regslice_both_raw_data_real_i_stream_U/B_V_data_1_payload_A[15]_i_1__2_n_4                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/select_ln361_reg_558[15]_i_1_n_4                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/Brd_Acq_Im_U0/regslice_both_raw_data_im_i_stream_U/B_V_data_1_load_B                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_std_R_o_stream_U/B_V_data_1_payload_A[15]_i_1__3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/regslice_both_std_R_o_stream_U/B_V_data_1_load_B                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/ap_CS_fsm_state4                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_occurence_loop_fu_90/grp_sortList_Pipeline_occurence_loop_fu_90_count_V_ce1                                                                             | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/grp_sortList_Pipeline_occurence_loop_fu_90/flow_control_loop_pipe_sequential_init_U/SS[0]                                                                                                |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/ap_CS_fsm_state2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/trunc_ln666_s_reg_27620                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[1]                                                           |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3_fu_159/E[0]                                                                                                                                 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/RFIFilter_0_2048_ap_int_16_U0/grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118/E[0]                                                                                                                                     | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             24 |         1.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state29                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             24 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_50_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               12 |             24 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/full_n_reg_1[0]                                                                                                                                                                     | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               11 |             25 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/sitofp_32s_32_6_no_dsp_1_U91/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                           |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_43ns_36ns_79_3_1_U38/f_Z3_reg_27420                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/sitofp_32s_32_6_no_dsp_1_U70/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                               |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/sitodp_32s_64_6_no_dsp_1_U136/ce_r                                                                                                                                                                | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/sitodp_32s_64_6_no_dsp_1_U136/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/sitodp_32s_64_6_no_dsp_1_U117/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                 |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                         | design_1_i/mem_read_top_rfi_C_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                        |               16 |             31 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_filtered_real_1_o_mem[31]_i_1_n_0                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_real_1_o_mem[31]_i_1_n_0                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_im_o_mem[63]_i_1_n_0                                                                                                                                                                            | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_im_o_mem[31]_i_1_n_0                                                                                                                                                                            | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_im_1_o_mem[63]_i_1_n_0                                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_im_1_o_mem[31]_i_1_n_0                                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_mad_R_o_mem[63]_i_1_n_0                                                                                                                                                                                  | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_mad_R_o_mem[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_mad_I_o_mem[63]_i_1_n_0                                                                                                                                                                                  | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_mad_I_o_mem[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_filtered_real_1_o_mem[63]_i_1_n_0                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_5                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_real_1_o_mem[63]_i_1_n_0                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_real_o_mem[31]_i_1_n_0                                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_real_o_mem[63]_i_1_n_0                                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_std_I_o_mem[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_std_I_o_mem[63]_i_1_n_0                                                                                                                                                                                  | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_std_R_o_mem[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_std_R_o_mem[63]_i_1_n_0                                                                                                                                                                                  | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state16                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state17                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state36                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/clear                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter0_reg_3                                                                                                                                                                   | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/clear                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter0_reg_2                                                                                                                                                                   | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter0_reg                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter0_reg                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/reg_2470                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_943                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_11                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_963                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_9                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state37                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_958                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_5                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_953                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_8                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_im_i_mem[63]_i_1_n_0                                                                                                                                                                             | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_real_i_mem[31]_i_1_n_0                                                                                                                                                                           | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/sel                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_real_i_mem[63]_i_1_n_0                                                                                                                                                                           | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_948                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_12                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_filtered_real_0_o_mem[63]_i_1_n_0                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state30                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/control_s_axi_U/int_raw_data_im_i_mem[31]_i_1_n_0                                                                                                                                                                             | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_938                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_10                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_933                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_4                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_928                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_6                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_923                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_7                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_917                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/current_factor_100                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state31                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_filtered_im_1_o_mem[63]_i_1_n_0                                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_filtered_im_0_o_mem[63]_i_1_n_0                                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_filtered_im_0_o_mem[31]_i_1_n_0                                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_4                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_3                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_10                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_12                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_11                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_filtered_im_1_o_mem[31]_i_1_n_0                                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_6                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_7                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_8                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_9                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/int_filtered_real_0_o_mem[31]_i_1_n_0                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/current_factor_100                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_973                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/sel                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_condition_968                                                                                                                                                                           | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter0_reg_3                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                          | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ret_V_33_reg_27471                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state34                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               14 |             35 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state33                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_43ns_36ns_79_3_1_U38/ret_V_32_reg_27360                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/trunc_ln666_2_reg_27990                                                                                                               |                                                                                                                                                                                                                                                                               |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               16 |             39 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             40 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                         | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state19                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/ap_CS_fsm_state8                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             43 |         2.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state20                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             43 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             44 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/dmul_64ns_64ns_64_7_max_dsp_1_U135/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                   |               11 |             51 |         4.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[1]                               |               13 |             51 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/dmul_64ns_64ns_64_7_max_dsp_1_U116/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                          |               13 |             51 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                          | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                       | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_71ns_4ns_75_5_1_U28/a_reg_23080                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             54 |         2.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_50ns_50ns_100_5_1_U40/exp_Z1P_m_1_V_reg_28090                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             58 |         5.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/Z2_V_reg_27090                                                                                                                        |                                                                                                                                                                                                                                                                               |               15 |             59 |         3.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/trunc_ln666_1_reg_26990                                                                                                               |                                                                                                                                                                                                                                                                               |               13 |             59 |         4.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/p_Result_13_reg_26670                                                                                                                 |                                                                                                                                                                                                                                                                               |               16 |             60 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |               28 |             60 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               20 |             63 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             63 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                       | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |               13 |             63 |         4.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_9[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_4[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_5[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_8[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_6[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_2[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               34 |             63 |         1.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               32 |             63 |         1.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_3[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_7[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               19 |             63 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/last_sect_buf                                                                                                                                                                 | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               13 |             63 |         4.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0]_1[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/buff_wdata/and_ln58_10_reg_2270_reg[0][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/reg_1830                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/ap_CS_fsm_state15                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                              | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |               13 |             65 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                          | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |               10 |             65 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                        | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               10 |             65 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/grp_computeMedian_fu_132/ap_CS_fsm_state16                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               22 |             66 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               15 |             66 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                            | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |               14 |             66 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                                                                                                                                               |               20 |             67 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               21 |             67 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               14 |             68 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state27                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               20 |             68 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |               16 |             68 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               23 |             70 |         3.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               25 |             70 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_40ns_40ns_80_2_1_U36/tmp_15_reg_25460                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             72 |         3.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_6ns_73ns_79_5_1_U29/a_1_reg_23450                                                                                                 |                                                                                                                                                                                                                                                                               |               19 |             73 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/r_V_21_reg_23340                                                                                                                      |                                                                                                                                                                                                                                                                               |               25 |             75 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_6ns_77ns_83_5_1_U34/tmp_12_reg_24990                                                                                              |                                                                                                                                                                                                                                                                               |               17 |             77 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/r_V_22_reg_23660                                                                                                                      |                                                                                                                                                                                                                                                                               |               28 |             79 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/ap_CS_fsm_state28                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               24 |             80 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_6ns_82ns_88_5_1_U33/tmp_11_reg_24780                                                                                              |                                                                                                                                                                                                                                                                               |               18 |             82 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_83ns_6ns_89_5_1_U30/a_2_reg_23770                                                                                                 |                                                                                                                                                                                                                                                                               |               22 |             82 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/r_V_27_reg_25260                                                                                                                      |                                                                                                                                                                                                                                                                               |               18 |             83 |         4.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_49ns_44ns_93_5_1_U39/exp_Z2P_m_1_V_reg_27720                                                                                      |                                                                                                                                                                                                                                                                               |               20 |             84 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_6ns_87ns_93_5_1_U32/tmp_3_reg_24350                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             87 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/r_V_26_reg_24940                                                                                                                      |                                                                                                                                                                                                                                                                               |               19 |             88 |         4.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/r_V_23_reg_23980                                                                                                                      |                                                                                                                                                                                                                                                                               |               24 |             89 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/mul_6ns_92ns_98_5_1_U31/tmp_2_reg_24140                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             92 |         4.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/r_V_25_reg_24620                                                                                                                      |                                                                                                                                                                                                                                                                               |               19 |             93 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/r_V_24_reg_24300                                                                                                                      |                                                                                                                                                                                                                                                                               |               21 |             98 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/r_V_reg_28340                                                                                                                         |                                                                                                                                                                                                                                                                               |               29 |            110 |         3.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               63 |            111 |         1.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/add_ln1199_6_reg_28510                                                                                                                |                                                                                                                                                                                                                                                                               |               34 |            119 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               27 |            128 |         4.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                     | design_1_i/mem_read_top_rfi_C_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                   |               31 |            139 |         4.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                                                     | design_1_i/mem_write_top_rfi_C_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                   |               25 |            139 |         5.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/MADCpt_2048_3_ap_int_16_U0/sitodp_32s_64_6_no_dsp_1_U136/ce_r                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               45 |            141 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/Elog2_V_reg_26520                                                                                                                     |                                                                                                                                                                                                                                                                               |               47 |            170 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_enable_reg_pp0_iter49                                                                                                              |                                                                                                                                                                                                                                                                               |               47 |            175 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/logn_V_1_reg_25660                                                                                                                    |                                                                                                                                                                                                                                                                               |               28 |            192 |         6.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/add_ln666_2_reg_26370                                                                                                                 |                                                                                                                                                                                                                                                                               |               71 |            275 |         3.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/ap_rst_n_0                                                                                                                                       |              161 |            432 |         2.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_graph_top_rfi_C_0/inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_U/add_ln666_1_reg_26220 |                                                                                                                                                                                                                                                                               |              105 |            493 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mem_write_top_rfi_C_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |              210 |            768 |         3.66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |             1819 |           8781 |         4.83 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


