=====
SETUP
3.724
7.060
10.785
cnt_fast_Z[4]
3.020
3.252
txd_2_7_0_.m83
4.176
4.731
txd_2_7_0_.m85
4.731
4.834
txd_2_7_0_.m89
5.495
5.948
txd_3_0[6]
6.511
7.060
txd_Z[6]
7.060
=====
SETUP
3.738
7.047
10.785
cnt_Z[7]
3.020
3.252
txd_3_i_o3_0_0_sn_cZ[7]
4.263
4.725
txd_3_i_o3_0_0_mb_mb_RNO[7]
4.901
5.354
txd_3_i_o3_0_0_mb_mb[7]
5.354
5.457
txd_3_1_cZ[1]
5.880
6.251
txd_3_cZ[1]
6.498
7.047
txd_Z[1]
7.047
=====
SETUP
3.875
6.910
10.785
cnt_fast_Z[2]
3.020
3.252
txd_2_7_0_.m13
3.920
4.291
txd_2_7_0_.m71
5.051
5.568
txd_2_7_0_.m72
5.568
5.671
txd_3_0[4]
6.361
6.910
txd_Z[4]
6.910
=====
SETUP
3.890
6.895
10.785
cnt_fast_Z[4]
3.020
3.252
cnt_fast_RNIT4L1[5]
3.925
4.442
cnt_3_rep1_RNITPC71
4.852
5.103
cnt_RNIVV973[6]
5.505
6.060
txd_3_0[0]
6.325
6.895
txd_Z[0]
6.895
=====
SETUP
3.890
6.895
10.785
cnt_fast_Z[4]
3.020
3.252
cnt_fast_RNIT4L1[5]
3.925
4.442
cnt_3_rep1_RNITPC71
4.852
5.103
cnt_RNIVV973[6]
5.505
6.060
txd_3_0[2]
6.325
6.895
txd_Z[2]
6.895
=====
SETUP
4.264
6.521
10.785
cnt_Z[4]
3.020
3.252
cnt_1_cry_4_0
4.321
4.891
cnt_1_cry_5_0
4.891
4.926
cnt_1_cry_6_0
4.926
5.396
cnt_Z[6]
6.521
=====
SETUP
4.531
6.254
10.785
cnt_fast_Z[3]
3.020
3.252
txd_2_7_0_.m17_bm_1_cZ
3.922
4.471
txd_2_7_0_.m17_bm
4.472
5.027
txd_2_7_0_.m17
5.027
5.130
txd_RNO[7]
5.792
6.254
txd_Z[7]
6.254
=====
SETUP
4.582
6.203
10.785
cnt_fast_Z[0]
3.020
3.252
cnt_1_cry_0_0
3.683
4.253
cnt_1_cry_1_0
4.253
4.288
cnt_1_cry_2_0
4.288
4.323
cnt_1_cry_3_0
4.323
4.793
cnt_fast_Z[3]
6.203
=====
SETUP
4.603
6.181
10.785
cnt_fast_Z[1]
3.020
3.252
txd_3_1_N_2L1_cZ
3.922
4.492
txd_3_1_N_3L3_cZ
4.494
4.865
txd_3_1[5]
4.869
5.439
txd_RNO[5]
5.611
6.181
txd_Z[5]
6.181
=====
SETUP
4.608
6.177
10.785
cnt_fast_Z[0]
3.020
3.252
cnt_1_cry_0_0
3.683
4.253
cnt_1_cry_1_0
4.253
4.723
cnt_Z[1]
6.177
=====
SETUP
4.617
6.168
10.785
cnt_fast_Z[4]
3.020
3.252
cnt_fast_RNIT4L1[5]
3.925
4.442
cnt_3_rep1_RNITPC71_0
4.852
5.103
txd_RNO[3]
5.619
6.168
txd_Z[3]
6.168
=====
SETUP
4.634
6.151
10.785
cnt_fast_Z[0]
3.020
3.252
cnt_1_cry_0_0
3.683
4.253
cnt_1_cry_1_0
4.253
4.288
cnt_1_cry_2_0
4.288
4.323
cnt_1_cry_3_0
4.323
4.793
cnt_3_rep1_Z
6.151
=====
SETUP
4.728
6.056
10.785
cnt_Z[4]
3.020
3.252
cnt_1_cry_4_0
4.321
4.876
cnt_4_rep1_Z
6.056
=====
SETUP
4.728
6.056
10.785
cnt_Z[4]
3.020
3.252
cnt_1_cry_4_0
4.321
4.876
cnt_Z[4]
6.056
=====
SETUP
4.790
5.995
10.785
cnt_Z[7]
3.020
3.252
txd_3_i_o3_0_0_sn_cZ[7]
4.263
4.725
txd_3_i_o3_0_0_mb_mb_RNO[7]
4.901
5.363
txd_3_i_o3_0_0_mb_mb[7]
5.363
5.468
txd_Z[3]
5.995
=====
SETUP
4.831
5.954
10.785
cnt_Z[7]
3.020
3.252
txd_3_i_o3_0_0_sn_cZ[7]
4.263
4.725
txd_3_i_o3_0_0_mb_mb_RNO[7]
4.901
5.363
txd_3_i_o3_0_0_mb_mb[7]
5.363
5.468
txd_Z[5]
5.954
=====
SETUP
4.831
5.954
10.785
cnt_Z[7]
3.020
3.252
txd_3_i_o3_0_0_sn_cZ[7]
4.263
4.725
txd_3_i_o3_0_0_mb_mb_RNO[7]
4.901
5.363
txd_3_i_o3_0_0_mb_mb[7]
5.363
5.468
txd_Z[7]
5.954
=====
SETUP
4.888
5.897
10.785
cnt_fast_Z[4]
3.020
3.252
cnt_fast_RNIT4L1[5]
3.925
4.442
cnt_3_rep1_RNITPC71_0
4.852
5.103
tx_en_0_RNO
5.526
5.897
tx_en_0_Z
5.897
=====
SETUP
4.901
5.884
10.785
cnt_fast_Z[0]
3.020
3.252
cnt_1_cry_0_0
3.683
4.253
cnt_1_cry_1_0
4.253
4.723
cnt_fast_Z[1]
5.884
=====
SETUP
4.940
5.845
10.785
cnt_fast_Z[0]
3.020
3.252
cnt_1_cry_0_0
3.683
4.238
cnt_0_rep1_Z
5.845
=====
SETUP
4.975
5.809
10.785
cnt_fast_Z[0]
3.020
3.252
cnt_1_cry_0_0
3.683
4.253
cnt_1_cry_1_0
4.253
4.723
cnt_1_rep1_Z
5.809
=====
SETUP
5.005
5.780
10.785
cnt_Z[4]
3.020
3.252
cnt_1_cry_4_0
4.321
4.876
cnt_fast_Z[4]
5.780
=====
SETUP
5.027
5.757
10.785
cnt_Z[4]
3.020
3.252
cnt_1_cry_4_0
4.321
4.891
cnt_1_cry_5_0
4.891
5.361
cnt_fast_Z[5]
5.757
=====
SETUP
5.283
5.501
10.785
cnt_Z[4]
3.020
3.252
cnt_1_cry_4_0
4.321
4.891
cnt_1_cry_5_0
4.891
4.926
cnt_1_cry_6_0
4.926
4.961
cnt_1_cry_7_0
4.961
4.996
cnt_1_cry_8_0
4.996
5.031
cnt_1_s_9_0
5.031
5.501
cnt_Z[9]
5.501
=====
SETUP
5.319
5.466
10.785
cnt_Z[4]
3.020
3.252
cnt_1_cry_4_0
4.321
4.891
cnt_1_cry_5_0
4.891
4.926
cnt_1_cry_6_0
4.926
4.961
cnt_1_cry_7_0
4.961
4.996
cnt_1_cry_8_0
4.996
5.466
cnt_Z[8]
5.466
=====
HOLD
0.307
2.718
2.411
txd_Z[2]
2.400
2.601
u_rgmii2gmii/txd_buf_Z[2]
2.718
=====
HOLD
0.312
2.723
2.411
clk_ibuf
0.000
0.675
tx_en_buf_Z[0]
2.400
2.601
tx_en_buf_Z[1]
2.723
=====
HOLD
0.440
2.852
2.411
txd_Z[1]
2.400
2.602
u_rgmii2gmii/txd_buf_Z[1]
2.852
=====
HOLD
0.451
2.863
2.411
txd_Z[4]
2.400
2.602
u_rgmii2gmii/txd_buf_Z[4]
2.863
=====
HOLD
0.556
2.968
2.411
clk_ibuf
0.000
0.675
cnt0_Z[18]
2.400
2.602
cnt0_1_cry_18_0
2.604
2.968
cnt0_Z[18]
2.968
=====
HOLD
0.556
2.968
2.411
clk_ibuf
0.000
0.675
cnt0_Z[12]
2.400
2.602
cnt0_1_cry_12_0
2.604
2.968
cnt0_Z[12]
2.968
=====
HOLD
0.556
2.968
2.411
clk_ibuf
0.000
0.675
cnt0_Z[14]
2.400
2.602
cnt0_1_cry_14_0
2.604
2.968
cnt0_Z[14]
2.968
=====
HOLD
0.556
2.968
2.411
clk_ibuf
0.000
0.675
cnt0_Z[8]
2.400
2.602
cnt0_1_cry_8_0
2.604
2.968
cnt0_Z[8]
2.968
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
rx_cnt_Z[4]
2.400
2.602
rx_cnt_cry_0[4]
2.605
2.969
rx_cnt_Z[4]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
rx_cnt_Z[8]
2.400
2.602
rx_cnt_cry_0[8]
2.605
2.969
rx_cnt_Z[8]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
rx_cnt_Z[10]
2.400
2.602
rx_cnt_cry_0[10]
2.605
2.969
rx_cnt_Z[10]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
tx_cnt_Z[14]
2.400
2.602
tx_cnt_cry_0[14]
2.605
2.969
tx_cnt_Z[14]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
tx_cnt_Z[8]
2.400
2.602
tx_cnt_cry_0[8]
2.605
2.969
tx_cnt_Z[8]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
cnt0_Z[0]
2.400
2.602
cnt0_1_cry_0_0
2.605
2.969
cnt0_Z[0]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
cnt0_Z[2]
2.400
2.602
cnt0_1_cry_2_0
2.605
2.969
cnt0_Z[2]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
cnt0_Z[6]
2.400
2.602
cnt0_1_cry_6_0
2.605
2.969
cnt0_Z[6]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
rx_cnt_Z[2]
2.400
2.602
rx_cnt_cry_0[2]
2.605
2.969
rx_cnt_Z[2]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
tx_cnt_Z[4]
2.400
2.602
tx_cnt_cry_0[4]
2.605
2.969
tx_cnt_Z[4]
2.969
=====
HOLD
0.557
2.969
2.411
cnt_Z[8]
2.400
2.602
cnt_1_cry_8_0
2.605
2.969
cnt_Z[8]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
tx_cnt_Z[2]
2.400
2.602
tx_cnt_cry_0[2]
2.605
2.969
tx_cnt_Z[2]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
tx_cnt_Z[10]
2.400
2.602
tx_cnt_cry_0[10]
2.605
2.969
tx_cnt_Z[10]
2.969
=====
HOLD
0.557
2.969
2.411
clk_ibuf
0.000
0.675
rx_cnt_Z[14]
2.400
2.602
rx_cnt_cry_0[14]
2.605
2.969
rx_cnt_Z[14]
2.969
=====
HOLD
0.562
2.974
2.411
txd_Z[3]
2.400
2.602
u_rgmii2gmii/txd_buf_Z[3]
2.974
=====
HOLD
0.575
2.986
2.411
txd_Z[0]
2.400
2.601
u_rgmii2gmii/txd_buf_Z[0]
2.986
=====
HOLD
0.575
2.986
2.411
txd_Z[7]
2.400
2.601
u_rgmii2gmii/txd_buf_Z[7]
2.986
