{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 02:17:46 2010 " "Info: Processing started: Tue Aug 17 02:17:46 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vgaout2 -c vgaout2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vgaout2 -c vgaout2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk25 " "Info: Detected ripple clock \"clk25\" as buffer" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register h_cnt\[2\] register v_cnt\[9\] 196.04 MHz 5.101 ns Internal " "Info: Clock \"clk\" has Internal fmax of 196.04 MHz between source register \"h_cnt\[2\]\" and destination register \"v_cnt\[9\]\" (period= 5.101 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.838 ns + Longest register register " "Info: + Longest register to register delay is 4.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns h_cnt\[2\] 1 REG LCFF_X14_Y3_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y3_N9; Fanout = 6; REG Node = 'h_cnt\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_cnt[2] } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.370 ns) 1.505 ns Equal1~1 2 COMB LCCOMB_X15_Y3_N28 1 " "Info: 2: + IC(1.135 ns) + CELL(0.370 ns) = 1.505 ns; Loc. = LCCOMB_X15_Y3_N28; Fanout = 1; COMB Node = 'Equal1~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { h_cnt[2] Equal1~1 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.589 ns) 2.464 ns Equal1~2 3 COMB LCCOMB_X15_Y3_N30 2 " "Info: 3: + IC(0.370 ns) + CELL(0.589 ns) = 2.464 ns; Loc. = LCCOMB_X15_Y3_N30; Fanout = 2; COMB Node = 'Equal1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { Equal1~1 Equal1~2 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.596 ns) 3.432 ns v_cnt\[0\]~31 4 COMB LCCOMB_X15_Y3_N6 2 " "Info: 4: + IC(0.372 ns) + CELL(0.596 ns) = 3.432 ns; Loc. = LCCOMB_X15_Y3_N6; Fanout = 2; COMB Node = 'v_cnt\[0\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { Equal1~2 v_cnt[0]~31 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.518 ns v_cnt\[1\]~33 5 COMB LCCOMB_X15_Y3_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.518 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 2; COMB Node = 'v_cnt\[1\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[0]~31 v_cnt[1]~33 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.604 ns v_cnt\[2\]~35 6 COMB LCCOMB_X15_Y3_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.604 ns; Loc. = LCCOMB_X15_Y3_N10; Fanout = 2; COMB Node = 'v_cnt\[2\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[1]~33 v_cnt[2]~35 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.690 ns v_cnt\[3\]~37 7 COMB LCCOMB_X15_Y3_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.690 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 2; COMB Node = 'v_cnt\[3\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[2]~35 v_cnt[3]~37 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.880 ns v_cnt\[4\]~39 8 COMB LCCOMB_X15_Y3_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 3.880 ns; Loc. = LCCOMB_X15_Y3_N14; Fanout = 2; COMB Node = 'v_cnt\[4\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { v_cnt[3]~37 v_cnt[4]~39 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.966 ns v_cnt\[5\]~41 9 COMB LCCOMB_X15_Y3_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.966 ns; Loc. = LCCOMB_X15_Y3_N16; Fanout = 2; COMB Node = 'v_cnt\[5\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[4]~39 v_cnt[5]~41 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.052 ns v_cnt\[6\]~43 10 COMB LCCOMB_X15_Y3_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.052 ns; Loc. = LCCOMB_X15_Y3_N18; Fanout = 2; COMB Node = 'v_cnt\[6\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[5]~41 v_cnt[6]~43 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.138 ns v_cnt\[7\]~45 11 COMB LCCOMB_X15_Y3_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.138 ns; Loc. = LCCOMB_X15_Y3_N20; Fanout = 2; COMB Node = 'v_cnt\[7\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[6]~43 v_cnt[7]~45 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.224 ns v_cnt\[8\]~47 12 COMB LCCOMB_X15_Y3_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.224 ns; Loc. = LCCOMB_X15_Y3_N22; Fanout = 1; COMB Node = 'v_cnt\[8\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { v_cnt[7]~45 v_cnt[8]~47 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.730 ns v_cnt\[9\]~48 13 COMB LCCOMB_X15_Y3_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 4.730 ns; Loc. = LCCOMB_X15_Y3_N24; Fanout = 1; COMB Node = 'v_cnt\[9\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { v_cnt[8]~47 v_cnt[9]~48 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.838 ns v_cnt\[9\] 14 REG LCFF_X15_Y3_N25 7 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 4.838 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 7; REG Node = 'v_cnt\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { v_cnt[9]~48 v_cnt[9] } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.961 ns ( 61.20 % ) " "Info: Total cell delay = 2.961 ns ( 61.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.877 ns ( 38.80 % ) " "Info: Total interconnect delay = 1.877 ns ( 38.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { h_cnt[2] Equal1~1 Equal1~2 v_cnt[0]~31 v_cnt[1]~33 v_cnt[2]~35 v_cnt[3]~37 v_cnt[4]~39 v_cnt[5]~41 v_cnt[6]~43 v_cnt[7]~45 v_cnt[8]~47 v_cnt[9]~48 v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { h_cnt[2] {} Equal1~1 {} Equal1~2 {} v_cnt[0]~31 {} v_cnt[1]~33 {} v_cnt[2]~35 {} v_cnt[3]~37 {} v_cnt[4]~39 {} v_cnt[5]~41 {} v_cnt[6]~43 {} v_cnt[7]~45 {} v_cnt[8]~47 {} v_cnt[9]~48 {} v_cnt[9] {} } { 0.000ns 1.135ns 0.370ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.370ns 0.589ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.405 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns clk25 2 REG LCFF_X1_Y6_N9 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk clk25 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(0.000 ns) 4.903 ns clk25~clkctrl 3 COMB CLKCTRL_G5 37 " "Info: 3: + IC(2.271 ns) + CELL(0.000 ns) = 4.903 ns; Loc. = CLKCTRL_G5; Fanout = 37; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 6.405 ns v_cnt\[9\] 4 REG LCFF_X15_Y3_N25 7 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 6.405 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 7; REG Node = 'v_cnt\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { clk25~clkctrl v_cnt[9] } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 43.34 % ) " "Info: Total cell delay = 2.776 ns ( 43.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.629 ns ( 56.66 % ) " "Info: Total interconnect delay = 3.629 ns ( 56.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.405 ns" { clk clk25 clk25~clkctrl v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.405 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} v_cnt[9] {} } { 0.000ns 0.000ns 0.522ns 2.271ns 0.836ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.404 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns clk25 2 REG LCFF_X1_Y6_N9 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk clk25 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(0.000 ns) 4.903 ns clk25~clkctrl 3 COMB CLKCTRL_G5 37 " "Info: 3: + IC(2.271 ns) + CELL(0.000 ns) = 4.903 ns; Loc. = CLKCTRL_G5; Fanout = 37; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 6.404 ns h_cnt\[2\] 4 REG LCFF_X14_Y3_N9 6 " "Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 6.404 ns; Loc. = LCFF_X14_Y3_N9; Fanout = 6; REG Node = 'h_cnt\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk25~clkctrl h_cnt[2] } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 43.35 % ) " "Info: Total cell delay = 2.776 ns ( 43.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.628 ns ( 56.65 % ) " "Info: Total interconnect delay = 3.628 ns ( 56.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { clk clk25 clk25~clkctrl h_cnt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} h_cnt[2] {} } { 0.000ns 0.000ns 0.522ns 2.271ns 0.835ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.405 ns" { clk clk25 clk25~clkctrl v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.405 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} v_cnt[9] {} } { 0.000ns 0.000ns 0.522ns 2.271ns 0.836ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { clk clk25 clk25~clkctrl h_cnt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} h_cnt[2] {} } { 0.000ns 0.000ns 0.522ns 2.271ns 0.835ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { h_cnt[2] Equal1~1 Equal1~2 v_cnt[0]~31 v_cnt[1]~33 v_cnt[2]~35 v_cnt[3]~37 v_cnt[4]~39 v_cnt[5]~41 v_cnt[6]~43 v_cnt[7]~45 v_cnt[8]~47 v_cnt[9]~48 v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { h_cnt[2] {} Equal1~1 {} Equal1~2 {} v_cnt[0]~31 {} v_cnt[1]~33 {} v_cnt[2]~35 {} v_cnt[3]~37 {} v_cnt[4]~39 {} v_cnt[5]~41 {} v_cnt[6]~43 {} v_cnt[7]~45 {} v_cnt[8]~47 {} v_cnt[9]~48 {} v_cnt[9] {} } { 0.000ns 1.135ns 0.370ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.370ns 0.589ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.405 ns" { clk clk25 clk25~clkctrl v_cnt[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.405 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} v_cnt[9] {} } { 0.000ns 0.000ns 0.522ns 2.271ns 0.836ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { clk clk25 clk25~clkctrl h_cnt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} h_cnt[2] {} } { 0.000ns 0.000ns 0.522ns 2.271ns 0.835ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk red0 red0~reg0 12.808 ns register " "Info: tco from clock \"clk\" to destination pin \"red0\" through register \"red0~reg0\" is 12.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.420 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns clk25 2 REG LCFF_X1_Y6_N9 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk clk25 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(0.000 ns) 4.903 ns clk25~clkctrl 3 COMB CLKCTRL_G5 37 " "Info: 3: + IC(2.271 ns) + CELL(0.000 ns) = 4.903 ns; Loc. = CLKCTRL_G5; Fanout = 37; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 6.420 ns red0~reg0 4 REG LCFF_X13_Y2_N11 1 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 6.420 ns; Loc. = LCFF_X13_Y2_N11; Fanout = 1; REG Node = 'red0~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk25~clkctrl red0~reg0 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 43.24 % ) " "Info: Total cell delay = 2.776 ns ( 43.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.644 ns ( 56.76 % ) " "Info: Total interconnect delay = 3.644 ns ( 56.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { clk clk25 clk25~clkctrl red0~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} red0~reg0 {} } { 0.000ns 0.000ns 0.522ns 2.271ns 0.851ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 73 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.084 ns + Longest register pin " "Info: + Longest register to pin delay is 6.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns red0~reg0 1 REG LCFF_X13_Y2_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y2_N11; Fanout = 1; REG Node = 'red0~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { red0~reg0 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.798 ns) + CELL(3.286 ns) 6.084 ns red0 2 PIN PIN_199 0 " "Info: 2: + IC(2.798 ns) + CELL(3.286 ns) = 6.084 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'red0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { red0~reg0 red0 } "NODE_NAME" } } { "vgaout2.vhd" "" { Text "E:/ep2c5q208/demo9-vgaout1/vgaout2.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.286 ns ( 54.01 % ) " "Info: Total cell delay = 3.286 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.798 ns ( 45.99 % ) " "Info: Total interconnect delay = 2.798 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { red0~reg0 red0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { red0~reg0 {} red0 {} } { 0.000ns 2.798ns } { 0.000ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { clk clk25 clk25~clkctrl red0~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { clk {} clk~combout {} clk25 {} clk25~clkctrl {} red0~reg0 {} } { 0.000ns 0.000ns 0.522ns 2.271ns 0.851ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { red0~reg0 red0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { red0~reg0 {} red0 {} } { 0.000ns 2.798ns } { 0.000ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 02:17:48 2010 " "Info: Processing ended: Tue Aug 17 02:17:48 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
