/*
** cpuid dumps CPUID information for each CPU.
** Copyright 2003,2004,2005,2006,2010,2011,2012,2013,2014,2015,2016,2017,2018,
** 2020,2021 by Todd Allen.
**
** This program is free software; you can redistribute it and/or
** modify it under the terms of the GNU General Public License
** as published by the Free Software Foundation; either version 2
** of the License, or (at your option) any later version.
**
** This program is distributed in the hope that it will be useful,
** but WITHOUT ANY WARRANTY; without even the implied warranty of
** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
** GNU General Public License for more details.
**
** You should have received a copy of the GNU General Public License
** along with this program; if not, write to the Free Software Foundation, Inc.,
** 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
*/

// MSR_CPUID_table* is a table that appears in Intel document 325462, "Intel 64
// and IA-32 Architectures Software Developer's Manual Combined Volumes: 1, 2A,
// 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4" (the name changes from version to version
// as more volumes are added).  The table moves around from version to version,
// but in version 071US, was in "Volume 4: Model-Specific Registers", Table 2-1:
// "CPUID Signature Values of DisplayFamily_DisplayModel".

// MRG* is a table that forms the bulk of Intel Microcode Revision Guidance (or
// Microcode Update Guidance).  Its purpose is not to list CPUID values, but
// it does so, and sometimes lists values that appear nowhere else.

// LX* indicates features that I have seen no documentation for, but which are
// used by the Linux kernel (which is good evidence that they're correct).
// The "hook" to find these generally is an X86_FEATURE_* flag in:
//    arch/x86/include/asm/cpufeatures.h
// For (synth) and (uarch synth) decoding, it often indicates
// family/model/stepping values which are documented nowhere else.  These
// usually can be found in:
//    arch/x86/include/asm/intel-family.h

// Coreboot* indicates (synth) or (uarch synth) decoding for which I have seen
// no documentation, but which is used by coreboot, BIOS replacement software.
// The core information is in:
//    src/include/cpu/intel/cpu_ids.h
//    src/soc/intel/common/block/include/intelblocks/mp_init.h
//    src/soc/intel/*/include/soc/cpu.h (old)
// And strings, for the less obvious cases, are in:
//    src/soc/intel/*/bootblock/report_platform.c

// DPTF* indicates (synth) or (uarch synth) decoding for which I have seen
// no documentation, but which is used by Intel DPTF, Intel Dynamic Tuning for
// Chromium OS.  The core information is in:
//    Common/esif_ccb_cpuid.h

// Xen* indicates features that I have seen no documentation for, but which are
// used by the Xen hypervisor.  They are listed in:
//    xen/include/public/arch-x86/cpuid.h
//    tools/libxl/libxl_cpuid.c (old)

// Qemu* indicates features that I have seen no documentation for, but which are
// used by the Qemu hypervisor.  They are listed in:
//    target/i386/cpu.c

// SKC* indicates features that I have seen no (or incomplete) documentation
// for, but which were sent to me in patch form by Smita Koralahalli
// Channabasappa of AMD.

#ifdef __linux__
#define USE_CPUID_MODULE
#define USE_KERNEL_SCHED_SETAFFINITY
#endif

#if defined(__sun)
#define USE_PROCESSOR_BIND
#endif

#if __GNUC__ * 10000 + __GNUC_MINOR__ * 100 + __GNUC_PATCHLEVEL__ >= 40300
#define USE_CPUID_COUNT
#endif

#if defined(__GNUC__)
#define UNUSED __attribute((unused))
#else
#define UNUSED
#endif

#define _GNU_SOURCE
#define _LARGEFILE64_SOURCE
#include <sys/types.h>
#include <unistd.h>

#ifdef __CYGWIN__
typedef off_t off64_t;
#define lseek64 lseek
#endif

#include <ctype.h>
#include <errno.h>
#include <fcntl.h>
#include <getopt.h>
#include <regex.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <sys/stat.h>

#ifdef USE_CPUID_MODULE
#include <linux/major.h>
#endif

#ifdef USE_CPUID_COUNT
#include <cpuid.h>
#endif

#if defined(USE_KERNEL_SCHED_SETAFFINITY)
#include <sys/syscall.h>
#include <sys/sysmacros.h>
#elif defined(USE_PROCESSOR_BIND)
#include <pthread.h>
#include <strings.h>
#include <sys/processor.h>
#include <sys/procset.h>
#else
#include <sched.h>
#include <sys/cpuset.h>
#endif

typedef int boolean;
#define TRUE 1
#define FALSE 0

typedef char* string;
typedef const char* cstring;
typedef const char* const ccstring;
#define SAME 0

#define STR(x) #x
#define XSTR(x) STR(x)

#ifndef MAX
#define MAX(l, r) ((l) > (r) ? (l) : (r))
#endif

#define LENGTH(array) (sizeof(array) / sizeof(array[0]))

#define BPI 32
#define POWER2(power) (1 << (power))
#define RIGHTMASK(width) (((width) >= BPI) ? ~0 : POWER2(width) - 1)
#define BIT_EXTRACT_LE(value, start, after) \
  (((value)&RIGHTMASK(after)) >> start)

#define WORD_EAX 0
#define WORD_EBX 1
#define WORD_ECX 2
#define WORD_EDX 3

#define WORD_NUM 4

const char* program = NULL;

static boolean strregexp(const char* haystack, const char* needle) {
  regex_t re;
  int status;
  status = regcomp(&re, needle, REG_NOSUB);
  if (status != 0) {
    size_t size = regerror(status, &re, NULL, 0);
    char* buffer = malloc(size + 1);
    if (buffer == NULL || size + 1 == 0) {
      fprintf(stderr, "%s: out of memory\n", program);
      exit(1);
    }
    regerror(status, &re, buffer, size);
    fprintf(stderr, "%s: cannot regcomp \"%s\"; error = %s\n", program, needle,
            buffer);
    exit(1);
  }
  status = regexec(&re, haystack, 0, NULL, 0);
  if (status != 0 && status != REG_NOMATCH) {
    size_t size = regerror(status, &re, NULL, 0);
    char* buffer = malloc(size + 1);
    if (buffer == NULL || size + 1 == 0) {
      fprintf(stderr, "%s: out of memory\n", program);
      exit(1);
    }
    regerror(status, &re, buffer, size);
    fprintf(stderr,
            "%s: cannot regexec string \"%s\" with regexp \"%s\";"
            " error = %s\n",
            program, haystack, needle, buffer);
    exit(1);
  }
  regfree(&re);

  return (status == 0);
}

typedef struct {
  ccstring name;
  unsigned int low_bit;
  unsigned int high_bit;
  ccstring* images;
} named_item;

#define NIL_IMAGES (ccstring*)NULL
#define MINUS1_IMAGES (ccstring*)1
#define X2_IMAGES (ccstring*)2

static unsigned int get_max_len(named_item names[], unsigned int length) {
  unsigned int result = 0;
  unsigned int i;

  for (i = 0; i < length; i++) {
    result = MAX(result, strlen(names[i].name));
  }

  return result;
}

static void print_names(unsigned int value, named_item names[],
                        unsigned int length, unsigned int max_len) {
  unsigned int i;

  if (max_len == 0) {
    max_len = get_max_len(names, length);
  }

  for (i = 0; i < length; i++) {
    unsigned int field =
        BIT_EXTRACT_LE(value, names[i].low_bit, names[i].high_bit + 1);
    if (names[i].images == X2_IMAGES) {
      printf("      %-*s = %.1f\n", max_len, names[i].name,
             (double)field / 2.0);
    } else if (names[i].images == MINUS1_IMAGES) {
      printf("      %-*s = 0x%0llx (%llu)\n", max_len, names[i].name,
             (unsigned long long)field + 1ULL,
             (unsigned long long)field + 1ULL);
    } else if (names[i].images == NIL_IMAGES ||
               names[i].images[field] == NULL) {
      printf("      %-*s = 0x%0x (%u)\n", max_len, names[i].name, field, field);
    } else {
      printf("      %-*s = %s\n", max_len, names[i].name,
             names[i].images[field]);
    }
  }
}

static ccstring bools[] = {"false", "true"};

typedef enum {
  VENDOR_UNKNOWN,
  VENDOR_INTEL,
  VENDOR_AMD,
  VENDOR_CYRIX,
  VENDOR_VIA,
  VENDOR_TRANSMETA,
  VENDOR_UMC,
  VENDOR_NEXGEN,
  VENDOR_RISE,
  VENDOR_SIS,
  VENDOR_NSC,
  VENDOR_VORTEX,
  VENDOR_RDC,
  VENDOR_HYGON,
  VENDOR_ZHAOXIN,
} vendor_t;

typedef enum {
  HYPERVISOR_UNKNOWN,
  HYPERVISOR_VMWARE,
  HYPERVISOR_XEN,
  HYPERVISOR_KVM,
  HYPERVISOR_MICROSOFT,
  HYPERVISOR_ACRN,
} hypervisor_t;

#define MaskF(v) ((v)&0x0ff00f00)
#define MaskM(v) ((v)&0x000f00f0)
#define MaskFM(v) ((v)&0x0fff0ff0)
#define MaskFMS(v) ((v)&0x0fff0fff)

#define MaskTF(v) ((v)&0x0ff03f00)
#define MaskTFM(v) ((v)&0x0fff3ff0)
#define MaskTFMS(v) ((v)&0x0fff3fff)

#define ShftT(v) ((v) << 12)
#define ShftF(v) ((v) << 8)
#define ShftM(v) ((v) << 4)
#define ShftS(v) (v)
#define ShftXF(v) ((v) << 20)
#define ShftXM(v) ((v) << 16)

// These two use val_1_ebx, in contrast to all the others that use val_1_eax.
#define MaskB(v) ((v)&0x000000ff)
#define ShftB(v) (v)

#define ShftFM(xf, f, xm, m) (ShftXF(xf) + ShftF(f) + ShftXM(xm) + ShftM(m))
#define ShftFMS(xf, f, xm, m, s) \
  (ShftXF(xf) + ShftF(f) + ShftXM(xm) + ShftM(m) + ShftS(s))

#define START if (0)
#define F(xf, f, ...) \
  else if (MaskF(val) == ShftXF(xf) + ShftF(f)) ACT(__VA_ARGS__)
#define FM(xf, f, xm, m, ...)                                            \
  else if (MaskFM(val) == ShftXF(xf) + ShftXM(xm) + ShftF(f) + ShftM(m)) \
      ACT(__VA_ARGS__)
#define FMS(xf, f, xm, m, s, ...)                                          \
  else if (MaskFMS(val) == ShftXF(xf) + ShftXM(xm) + ShftF(f) + ShftM(m) + \
                               ShftS(s)) ACT(__VA_ARGS__)
#define TF(t, xf, f, ...) \
  else if (MaskTF(val) == ShftT(t) + ShftXF(xf) + ShftF(f)) ACT(__VA_ARGS__)
#define TFM(t, xf, f, xm, m, ...)                                          \
  else if (MaskTFM(val) == ShftT(t) + ShftXF(xf) + ShftXM(xm) + ShftF(f) + \
                               ShftM(m)) ACT(__VA_ARGS__)
#define TFMS(t, xf, f, xm, m, s, ...)                                       \
  else if (MaskTFMS(val) == ShftT(t) + ShftXF(xf) + ShftXM(xm) + ShftF(f) + \
                                ShftM(m) + ShftS(s)) ACT(__VA_ARGS__)
#define FQ(xf, f, q, ...)                                         \
  else if (MaskF(val) == ShftXF(xf) + ShftF(f) && (stash) && (q)) \
      ACT(__VA_ARGS__)
#define FMQ(xf, f, xm, m, q, ...)                                          \
  else if (MaskFM(val) == ShftXF(xf) + ShftXM(xm) + ShftF(f) + ShftM(m) && \
           (stash) && (q)) ACT(__VA_ARGS__)
#define FMSQ(xf, f, xm, m, s, q, ...)                                      \
  else if (MaskFMS(val) ==                                                 \
               ShftXF(xf) + ShftXM(xm) + ShftF(f) + ShftM(m) + ShftS(s) && \
           (stash) && (q)) ACT(__VA_ARGS__)
#define DEFAULT(...) else ACT(__VA_ARGS__)
#define FALLBACK(...) else __VA_ARGS__

typedef struct {
  vendor_t vendor;
  boolean saw_4;
  boolean saw_b;
  boolean saw_1f;
  unsigned int val_0_eax;
  unsigned int val_1_eax;
  unsigned int val_1_ebx;
  unsigned int val_1_ecx;
  unsigned int val_1_edx;
  unsigned int val_4_eax;
  unsigned int val_b_eax[2];
  unsigned int val_b_ebx[2];
  unsigned int val_1f_eax[6];
  unsigned int val_1f_ebx[6];
  unsigned int val_1f_ecx[6];
  unsigned int val_80000001_eax;
  unsigned int val_80000001_ebx;
  unsigned int val_80000001_ecx;
  unsigned int val_80000001_edx;
  unsigned int val_80000008_ecx;
  unsigned int val_8000001e_ebx;
  unsigned int transmeta_proc_rev;
  char brand[48 + 1];
  char transmeta_info[64 + 1];
  char override_brand[48 * 2 + 1];
  char soc_brand[48 + 1];
  hypervisor_t hypervisor;

  struct mp {
    const char* method;
    unsigned int cores;
    unsigned int hyperthreads;
  } mp;

  struct br {
    boolean mobile;

    struct /* Intel */ {
      boolean celeron;
      boolean core;
      boolean pentium;
      boolean atom;
      boolean xeon_mp;
      boolean xeon;
      boolean pentium_m;
      boolean pentium_d;
      boolean extreme;
      boolean generic;
      boolean scalable;
      boolean u_line;
      boolean y_line;
      boolean g_line;
      boolean i_8000;
      boolean i_10000;
      boolean cc150;
    };
    struct /* AMD */ {
      boolean athlon_lv;
      boolean athlon_xp;
      boolean duron;
      boolean athlon;
      boolean sempron;
      boolean phenom;
      boolean series;
      boolean a_series;
      boolean c_series;
      boolean e_series;
      boolean g_series;
      boolean r_series;
      boolean z_series;
      boolean geode;
      boolean turion;
      boolean neo;
      boolean athlon_fx;
      boolean athlon_mp;
      boolean duron_mp;
      boolean opteron;
      boolean fx;
      boolean firepro;
      boolean ultra;
      boolean t_suffix;
      boolean ryzen;
      boolean threadripper;
      boolean epyc;
      boolean epyc_3000;
      boolean montage;

      boolean embedded;
      boolean embedded_V;
      boolean embedded_R;
      int cores;
    };
    struct /* Cyrix */ {
      boolean mediagx;
    };
    struct /* VIA */ {
      boolean c7;
      boolean c7m;
      boolean c7d;
      boolean eden;
      boolean zhaoxin;
    };
  } br;
  struct bri {
    boolean desktop_pentium;
    boolean desktop_celeron;
    boolean mobile_pentium;
    boolean mobile_pentium_m;
    boolean mobile_celeron;
    boolean xeon_mp;
    boolean xeon;
  } bri;

  /* ==============implications============== */
  /* PII (F6, M5)            PIII (F6, M7)    */
  /* ----------------------  ---------------  */
  boolean L2_4w_1Mor2M; /* Xeon                    Xeon             */
  boolean L2_4w_512K;   /* normal, Mobile or Xeon  normal or Xeon   */
  boolean L2_4w_256K;   /* Mobile                   -               */
  boolean L2_8w_1Mor2M; /*  -                      Xeon             */
  boolean L2_8w_512K;   /*  -                      normal           */
  boolean L2_8w_256K;   /*  -                      normal or Xeon   */
  /* none */            /* Celeron                  -               */

  boolean L2_2M; /* Nocona lacks, Irwindale has */
                 /* Conroe has more, Allendale has this */
  boolean L2_6M; /* Yorkfield C1/E0 has this, M1/R0 has less */
  boolean L3;    /* Cranford lacks, Potomac has */

  boolean L2_256K; /* Barton has more, Thorton has this */
  boolean L2_512K; /* Toledo has more, Manchester E6 has this */
} code_stash_t;

#define NIL_STASH                                                            \
  {                                                                          \
    VENDOR_UNKNOWN, FALSE, FALSE, FALSE, 0, 0, 0, 0, 0, 0, {0, 0}, {0, 0},   \
        {0, 0, 0, 0, 0, 0}, {0, 0, 0, 0, 0, 0}, {0, 0, 0, 0, 0, 0}, 0, 0, 0, \
        0, 0, 0, 0, "", "", "", "", HYPERVISOR_UNKNOWN, {NULL, -1, -1},      \
        {FALSE,                                                              \
         {FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE,     \
          FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE},           \
         {FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE,     \
          FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE,     \
          FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE,     \
          FALSE, FALSE, FALSE, FALSE, FALSE, 0},                             \
         {FALSE},                                                            \
         {FALSE, FALSE, FALSE, FALSE, FALSE}},                               \
        {FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE}, FALSE, FALSE,     \
        FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE        \
  }

static void decode_amd_model(const code_stash_t* stash, const char** brand_pre,
                             const char** brand_post, char* proc) {
  *brand_pre = NULL;
  *brand_post = NULL;
  *proc = '\0';

  if (stash == NULL) return;

  if (MaskF(stash->val_1_eax) == ShftXF(0) + ShftF(15) &&
      MaskM(stash->val_1_eax) < ShftXM(4) + ShftM(0)) {
    /*
    ** Algorithm from:
    **    Revision Guide for AMD Athlon 64 and AMD Opteron Processors
    **    (25759 Rev 3.79), Constructing the Processor Name String.
    ** But using only the Processor numbers.
    */
    unsigned int bti;
    unsigned int NN;

    if (MaskB(stash->val_1_ebx) != 0) {
      bti = BIT_EXTRACT_LE(MaskB(stash->val_1_ebx), 5, 8) << 2;
      NN = BIT_EXTRACT_LE(MaskB(stash->val_1_ebx), 0, 5);
    } else if (BIT_EXTRACT_LE(stash->val_80000001_ebx, 0, 12) != 0) {
      bti = BIT_EXTRACT_LE(stash->val_80000001_ebx, 6, 12);
      NN = BIT_EXTRACT_LE(stash->val_80000001_ebx, 0, 6);
    } else {
      return;
    }

#define XX (22 + NN)
#define YY (38 + 2 * NN)
#define ZZ (24 + NN)
#define TT (24 + NN)
#define RR (45 + 5 * NN)
#define EE (9 + NN)

    switch (bti) {
      case 0x04:
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "Processor %02d00+", XX);
        break;
      case 0x05:
        *brand_pre = "AMD Athlon(tm) 64 X2 Dual Core";
        sprintf(proc, "Processor %02d00+", XX);
        break;
      case 0x06:
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "FX-%02d", ZZ);
        *brand_post = "Dual Core";
        break;
      case 0x08:
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "Processor %02d00+", XX);
        break;
      case 0x09:
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "Processor %02d00+", XX);
        break;
      case 0x0a:
        *brand_pre = "AMD Turion(tm) Mobile Technology";
        sprintf(proc, "ML-%02d", XX);
        break;
      case 0x0b:
        *brand_pre = "AMD Turion(tm) Mobile Technology";
        sprintf(proc, "MT-%02d", XX);
        break;
      case 0x0c:
      case 0x0d:
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 1%02d", YY);
        break;
      case 0x0e:
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 1%02d HE", YY);
        break;
      case 0x0f:
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 1%02d EE", YY);
        break;
      case 0x10:
      case 0x11:
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 2%02d", YY);
        break;
      case 0x12:
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 2%02d HE", YY);
        break;
      case 0x13:
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 2%02d EE", YY);
        break;
      case 0x14:
      case 0x15:
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 8%02d", YY);
        break;
      case 0x16:
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 8%02d HE", YY);
        break;
      case 0x17:
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 8%02d EE", YY);
        break;
      case 0x18:
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "Processor %02d00+", EE);
        break;
      case 0x1d:
        *brand_pre = "Mobile AMD Athlon(tm) XP-M";
        sprintf(proc, "Processor %02d00+", XX);
        break;
      case 0x1e:
        *brand_pre = "Mobile AMD Athlon(tm) XP-M";
        sprintf(proc, "Processor %02d00+", XX);
        break;
      case 0x20:
        *brand_pre = "AMD Athlon(tm) XP";
        sprintf(proc, "Processor %02d00+", XX);
        break;
      case 0x21:
      case 0x23:
        *brand_pre = "Mobile AMD Sempron(tm)";
        sprintf(proc, "Processor %02d00+", TT);
        break;
      case 0x22:
      case 0x26:
        *brand_pre = "AMD Sempron(tm)";
        sprintf(proc, "Processor %02d00+", TT);
        break;
      case 0x24:
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "FX-%02d", ZZ);
        break;
      case 0x29:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 1%02d SE", RR);
        break;
      case 0x2a:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 2%02d SE", RR);
        break;
      case 0x2b:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 8%02d SE", RR);
        break;
      case 0x2c:
      case 0x2d:
      case 0x38:
      case 0x3b:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 1%02d", RR);
        break;
      case 0x30:
      case 0x31:
      case 0x39:
      case 0x3c:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 2%02d", RR);
        break;
      case 0x34:
      case 0x35:
      case 0x3a:
      case 0x3d:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 8%02d", RR);
        break;
      case 0x2e:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 1%02d HE", RR);
        break;
      case 0x2f:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 1%02d EE", RR);
        break;
      case 0x32:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 2%02d HE", RR);
        break;
      case 0x33:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 2%02d EE", RR);
        break;
      case 0x36:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 8%02d HE", RR);
        break;
      case 0x37:
        *brand_pre = "Dual Core AMD Opteron(tm)";
        sprintf(proc, "Processor 8%02d EE", RR);
        break;
    }

#undef XX
#undef YY
#undef ZZ
#undef TT
#undef RR
#undef EE
  } else if (MaskF(stash->val_1_eax) == ShftXF(0) + ShftF(15) &&
             MaskM(stash->val_1_eax) >= ShftXM(4) + ShftM(0)) {
    /*
    ** Algorithm from:
    **    Revision Guide for AMD NPT Family 0Fh Processors (33610 Rev 3.46),
    **    Constructing the Processor Name String.
    ** But using only the Processor numbers.
    */
    unsigned int bti;
    unsigned int pwrlmt;
    unsigned int NN;
    unsigned int pkgtype;
    unsigned int cmpcap;

    pwrlmt = ((BIT_EXTRACT_LE(stash->val_80000001_ebx, 6, 9) << 1) +
              BIT_EXTRACT_LE(stash->val_80000001_ebx, 14, 15));
    bti = BIT_EXTRACT_LE(stash->val_80000001_ebx, 9, 14);
    NN = ((BIT_EXTRACT_LE(stash->val_80000001_ebx, 15, 16) << 5) +
          BIT_EXTRACT_LE(stash->val_80000001_ebx, 0, 5));
    pkgtype = BIT_EXTRACT_LE(stash->val_80000001_eax, 4, 6);
    cmpcap = ((BIT_EXTRACT_LE(stash->val_80000008_ecx, 0, 8) > 0) ? 0x1 : 0x0);

#define RR (NN - 1)
#define PP (26 + NN)
#define TT (15 + cmpcap * 10 + NN)
#define ZZ (57 + NN)
#define YY (29 + NN)

#define PKGTYPE(pkgtype) ((pkgtype) << 11)
#define CMPCAP(cmpcap) ((cmpcap) << 9)
#define BTI(bti) ((bti) << 4)
#define PWRLMT(pwrlmt) (pwrlmt)

    switch (PKGTYPE(pkgtype) + CMPCAP(cmpcap) + BTI(bti) + PWRLMT(pwrlmt)) {
      /* Table 7: Name String Table for F (1207) and Fr3 (1207) Processors */
      case PKGTYPE(1) + CMPCAP(0) + BTI(1) + PWRLMT(2):
        *brand_pre = "AMD Opteron(tm)";
        sprintf(proc, "Processor 22%02d EE", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(1) + PWRLMT(2):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 22%02d EE", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(0) + PWRLMT(2):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 12%02d EE", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(0) + PWRLMT(6):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 12%02d HE", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(1) + PWRLMT(6):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 22%02d HE", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(1) + PWRLMT(10):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 22%02d", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(1) + PWRLMT(12):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 22%02d SE", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(4) + PWRLMT(2):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 82%02d EE", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(4) + PWRLMT(6):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 82%02d HE", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(4) + PWRLMT(10):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 82%02d", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(4) + PWRLMT(12):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 82%02d SE", RR);
        break;
      case PKGTYPE(1) + CMPCAP(1) + BTI(6) + PWRLMT(14):
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "FX-%02d", ZZ);
        break;
      /* Table 8: Name String Table for AM2 and ASB1 Processors */
      case PKGTYPE(3) + CMPCAP(0) + BTI(1) + PWRLMT(5):
        *brand_pre = "AMD Sempron(tm)";
        sprintf(proc, "Processor LE-1%02d0", RR);
        break;
      case PKGTYPE(3) + CMPCAP(0) + BTI(2) + PWRLMT(6):
        *brand_pre = "AMD Athlon(tm)";
        sprintf(proc, "Processor LE-1%02d0", ZZ);
        break;
      case PKGTYPE(3) + CMPCAP(0) + BTI(3) + PWRLMT(6):
        *brand_pre = "AMD Athlon(tm)";
        sprintf(proc, "Processor 1%02d0B", ZZ);
        break;
      case PKGTYPE(3) + CMPCAP(0) + BTI(4) + PWRLMT(1):
      case PKGTYPE(3) + CMPCAP(0) + BTI(4) + PWRLMT(2):
      case PKGTYPE(3) + CMPCAP(0) + BTI(4) + PWRLMT(3):
      case PKGTYPE(3) + CMPCAP(0) + BTI(4) + PWRLMT(4):
      case PKGTYPE(3) + CMPCAP(0) + BTI(4) + PWRLMT(5):
      case PKGTYPE(3) + CMPCAP(0) + BTI(4) + PWRLMT(8):
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "Processor %02d00+", TT);
        break;
      case PKGTYPE(3) + CMPCAP(0) + BTI(5) + PWRLMT(2):
        *brand_pre = "AMD Sempron(tm)";
        sprintf(proc, "Processor %02d50p", RR);
        break;
      case PKGTYPE(3) + CMPCAP(0) + BTI(6) + PWRLMT(4):
      case PKGTYPE(3) + CMPCAP(0) + BTI(6) + PWRLMT(8):
        *brand_pre = "AMD Sempron(tm)";
        sprintf(proc, "Processor %02d00+", TT);
        break;
      case PKGTYPE(3) + CMPCAP(0) + BTI(7) + PWRLMT(1):
      case PKGTYPE(3) + CMPCAP(0) + BTI(7) + PWRLMT(2):
        *brand_pre = "AMD Sempron(tm)";
        sprintf(proc, "Processor %02d0U", TT);
        break;
      case PKGTYPE(3) + CMPCAP(0) + BTI(8) + PWRLMT(2):
      case PKGTYPE(3) + CMPCAP(0) + BTI(8) + PWRLMT(3):
        *brand_pre = "AMD Athlon(tm)";
        sprintf(proc, "Processor %02d50e", TT);
        break;
      case PKGTYPE(3) + CMPCAP(0) + BTI(9) + PWRLMT(2):
        *brand_pre = "AMD Athlon(tm) Neo";
        sprintf(proc, "Processor MV-%02d", TT);
        break;
      case PKGTYPE(3) + CMPCAP(0) + BTI(12) + PWRLMT(2):
        *brand_pre = "AMD Sempron(tm)";
        sprintf(proc, "Processor 2%02dU", RR);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(1) + PWRLMT(6):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 12%02d HE", RR);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(1) + PWRLMT(10):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 12%02d", RR);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(1) + PWRLMT(12):
        *brand_pre = "Dual-Core AMD Opteron(tm)";
        sprintf(proc, "Processor 12%02d SE", RR);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(3) + PWRLMT(3):
        *brand_pre = "AMD Athlon(tm) X2 Dual Core";
        sprintf(proc, "Processor BE-2%02d0", TT);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(4) + PWRLMT(1):
      case PKGTYPE(3) + CMPCAP(1) + BTI(4) + PWRLMT(2):
      case PKGTYPE(3) + CMPCAP(1) + BTI(4) + PWRLMT(6):
      case PKGTYPE(3) + CMPCAP(1) + BTI(4) + PWRLMT(8):
      case PKGTYPE(3) + CMPCAP(1) + BTI(4) + PWRLMT(12):
        *brand_pre = "AMD Athlon(tm) 64 X2 Dual Core";
        sprintf(proc, "Processor %02d00+", TT);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(5) + PWRLMT(12):
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "FX-%02d", ZZ);
        *brand_post = "Dual Core";
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(6) + PWRLMT(6):
        *brand_pre = "AMD Sempron(tm) Dual Core";
        sprintf(proc, "Processor %02d00", RR);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(7) + PWRLMT(3):
        *brand_pre = "AMD Athlon(tm) Dual Core";
        sprintf(proc, "Processor %02d50e", TT);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(7) + PWRLMT(6):
      case PKGTYPE(3) + CMPCAP(1) + BTI(7) + PWRLMT(7):
        *brand_pre = "AMD Athlon(tm) Dual Core";
        sprintf(proc, "Processor %02d00B", TT);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(8) + PWRLMT(3):
        *brand_pre = "AMD Athlon(tm) Dual Core";
        sprintf(proc, "Processor %02d50B", TT);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(9) + PWRLMT(1):
        *brand_pre = "AMD Athlon(tm) X2 Dual Core";
        sprintf(proc, "Processor %02d50e", TT);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(10) + PWRLMT(1):
      case PKGTYPE(3) + CMPCAP(1) + BTI(10) + PWRLMT(2):
        *brand_pre = "AMD Athlon(tm) Neo X2 Dual Core";
        sprintf(proc, "Processor %02d50e", TT);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(11) + PWRLMT(0):
        *brand_pre = "AMD Turion(tm) Neo X2 Dual Core";
        sprintf(proc, "Processor L6%02d", RR);
        break;
      case PKGTYPE(3) + CMPCAP(1) + BTI(12) + PWRLMT(0):
        *brand_pre = "AMD Turion(tm) Neo X2 Dual Core";
        sprintf(proc, "Processor L3%02d", RR);
        break;
      /* Table 9: Name String Table for S1g1 Processors */
      case PKGTYPE(0) + CMPCAP(0) + BTI(1) + PWRLMT(2):
        *brand_pre = "AMD Athlon(tm) 64";
        sprintf(proc, "Processor %02d00+", TT);
        break;
      case PKGTYPE(0) + CMPCAP(0) + BTI(2) + PWRLMT(12):
        *brand_pre = "AMD Turion(tm) 64 Mobile Technology";
        sprintf(proc, "MK-%02d", YY);
        break;
      case PKGTYPE(0) + CMPCAP(0) + BTI(3) + PWRLMT(1):
        *brand_pre = "Mobile AMD Sempron(tm)";
        sprintf(proc, "Processor %02d00+", TT);
        break;
      case PKGTYPE(0) + CMPCAP(0) + BTI(3) + PWRLMT(6):
      case PKGTYPE(0) + CMPCAP(0) + BTI(3) + PWRLMT(12):
        *brand_pre = "Mobile AMD Sempron(tm)";
        sprintf(proc, "Processor %02d00+", PP);
        break;
      case PKGTYPE(0) + CMPCAP(0) + BTI(4) + PWRLMT(2):
        *brand_pre = "AMD Sempron(tm)";
        sprintf(proc, "Processor %02d00+", TT);
        break;
      case PKGTYPE(0) + CMPCAP(0) + BTI(6) + PWRLMT(4):
      case PKGTYPE(0) + CMPCAP(0) + BTI(6) + PWRLMT(6):
      case PKGTYPE(0) + CMPCAP(0) + BTI(6) + PWRLMT(12):
        *brand_pre = "AMD Athlon(tm)";
        sprintf(proc, "Processor TF-%02d", TT);
        break;
      case PKGTYPE(0) + CMPCAP(0) + BTI(7) + PWRLMT(3):
        *brand_pre = "AMD Athlon(tm)";
        sprintf(proc, "Processor L1%02d", RR);
        break;
      case PKGTYPE(0) + CMPCAP(1) + BTI(1) + PWRLMT(12):
        *brand_pre = "AMD Sempron(tm)";
        sprintf(proc, "Processor TJ-%02d", YY);
        break;
      case PKGTYPE(0) + CMPCAP(1) + BTI(2) + PWRLMT(12):
        *brand_pre = "AMD Turion(tm) 64 X2 Mobile Technology";
        sprintf(proc, "Processor TL-%02d", YY);
        break;
      case PKGTYPE(0) + CMPCAP(1) + BTI(3) + PWRLMT(4):
      case PKGTYPE(0) + CMPCAP(1) + BTI(3) + PWRLMT(12):
        *brand_pre = "AMD Turion(tm) 64 X2 Dual-Core";
        sprintf(proc, "Processor TK-%02d", YY);
        break;
      case PKGTYPE(0) + CMPCAP(1) + BTI(5) + PWRLMT(4):
        *brand_pre = "AMD Turion(tm) 64 X2 Dual Core";
        sprintf(proc, "Processor %02d00+", TT);
        break;
      case PKGTYPE(0) + CMPCAP(1) + BTI(6) + PWRLMT(2):
        *brand_pre = "AMD Turion(tm) X2 Dual Core";
        sprintf(proc, "Processor L3%02d", RR);
        break;
      case PKGTYPE(0) + CMPCAP(1) + BTI(7) + PWRLMT(4):
        *brand_pre = "AMD Turion(tm) X2 Dual Core";
        sprintf(proc, "Processor L5%02d", RR);
        break;
    }

#undef RR
#undef PP
#undef TT
#undef ZZ
#undef YY
  } else if (MaskF(stash->val_1_eax) == ShftXF(1) + ShftF(15) ||
             MaskF(stash->val_1_eax) == ShftXF(2) + ShftF(15) ||
             MaskF(stash->val_1_eax) == ShftXF(3) + ShftF(15) ||
             MaskF(stash->val_1_eax) == ShftXF(5) + ShftF(15)) {
    /*
    ** Algorithm from:
    **    AMD Revision Guide for AMD Family 10h Processors (41322 Rev 3.74)
    **    AMD Revision Guide for AMD Family 11h Processors (41788 Rev 3.08)
    **    AMD Revision Guide for AMD Family 12h Processors (44739 Rev 3.10)
    **    AMD Revision Guide for AMD Family 14h Models 00h-0Fh Processors
    **    (47534 Rev 3.00)
    ** But using only the Processor numbers.
    */
    unsigned int str1;
    unsigned int str2;
    unsigned int pg;
    unsigned int partialmodel;
    unsigned int pkgtype;
    unsigned int nc;
    const char* s1;
    const char* s2;

    str2 = BIT_EXTRACT_LE(stash->val_80000001_ebx, 0, 4);
    partialmodel = BIT_EXTRACT_LE(stash->val_80000001_ebx, 4, 11);
    str1 = BIT_EXTRACT_LE(stash->val_80000001_ebx, 11, 15);
    pg = BIT_EXTRACT_LE(stash->val_80000001_ebx, 15, 16);
    pkgtype = BIT_EXTRACT_LE(stash->val_80000001_ebx, 28, 32);
    nc = BIT_EXTRACT_LE(stash->val_80000008_ecx, 0, 8);

#define NC(nc) ((nc) << 9)
#define PG(pg) ((pg) << 8)
#define STR1(str1) ((str1) << 4)
#define STR2(str2) (str2)

    /*
    ** In every String2 Values table, there were special cases for
    ** pg == 0 && str2 == 15 which defined them as the empty string.
    ** But that produces the same result as an undefined string, so
    ** don't bother trying to handle them.
    */
    if (MaskF(stash->val_1_eax) == ShftXF(1) + ShftF(15)) {
      if (pkgtype >= 2) {
        partialmodel--;
      }

      /* Family 10h tables */
      switch (pkgtype) {
        case 0:
          /* 41322 3.74: table 14: String1 Values for Fr2, Fr5, and Fr6 (1207)
           * Processors */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(3) + STR1(0):
              *brand_pre = "Quad-Core AMD Opteron(tm)";
              s1 = "Processor 83";
              break;
            case PG(0) + NC(3) + STR1(1):
              *brand_pre = "Quad-Core AMD Opteron(tm)";
              s1 = "Processor 23";
              break;
            case PG(0) + NC(5) + STR1(0):
              *brand_pre = "Six-Core AMD Opteron(tm)";
              s1 = "Processor 84";
              break;
            case PG(0) + NC(5) + STR1(1):
              *brand_pre = "Six-Core AMD Opteron(tm)";
              s1 = "Processor 24";
              break;
            case PG(1) + NC(3) + STR1(1):
              *brand_pre = "Embedded AMD Opteron(tm)";
              s1 = "Processor ";
              break;
            case PG(1) + NC(5) + STR1(1):
              *brand_pre = "Embedded AMD Opteron(tm)";
              s1 = "Processor ";
              break;
            default:
              s1 = NULL;
              break;
          }
          /* 41322 3.74: table 15: String2 Values for Fr2, Fr5, and Fr6 (1207)
           * Processors */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(3) + STR2(10):
              s2 = " SE";
              break;
            case PG(0) + NC(3) + STR2(11):
              s2 = " HE";
              break;
            case PG(0) + NC(3) + STR2(12):
              s2 = " EE";
              break;
            case PG(0) + NC(5) + STR2(0):
              s2 = " SE";
              break;
            case PG(0) + NC(5) + STR2(1):
              s2 = " HE";
              break;
            case PG(0) + NC(5) + STR2(2):
              s2 = " EE";
              break;
            case PG(1) + NC(3) + STR2(1):
              s2 = "GF HE";
              break;
            case PG(1) + NC(3) + STR2(2):
              s2 = "HF HE";
              break;
            case PG(1) + NC(3) + STR2(3):
              s2 = "VS";
              break;
            case PG(1) + NC(3) + STR2(4):
              s2 = "QS HE";
              break;
            case PG(1) + NC(3) + STR2(5):
              s2 = "NP HE";
              break;
            case PG(1) + NC(3) + STR2(6):
              s2 = "KH HE";
              break;
            case PG(1) + NC(3) + STR2(7):
              s2 = "KS HE";
              break;
            case PG(1) + NC(5) + STR2(1):
              s2 = "QS";
              break;
            case PG(1) + NC(5) + STR2(2):
              s2 = "KS HE";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        case 1:
          /* 41322 3.74: table 16: String1 Values for AM2r2 and AM3 Processors
           */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(0) + STR1(2):
              *brand_pre = "AMD Sempron(tm)";
              s1 = "1";
              break;
            /* This case obviously collides with one later */
            /* case PG(0) + NC(0) + STR1(3): *brand_pre = "AMD Athlon(tm) II";
             * s1 = "AMD Athlon(tm) II 1"; */
            case PG(0) + NC(0) + STR1(1):
              *brand_pre = "AMD Athlon(tm)";
              s1 = "";
              break;
            case PG(0) + NC(0) + STR1(3):
              *brand_pre = "AMD Athlon(tm) II X2";
              s1 = "2";
              break;
            case PG(0) + NC(0) + STR1(4):
              *brand_pre = "AMD Athlon(tm) II X2";
              s1 = "B";
              break;
            case PG(0) + NC(0) + STR1(5):
              *brand_pre = "AMD Athlon(tm) II X2";
              s1 = "";
              break;
            case PG(0) + NC(0) + STR1(7):
              *brand_pre = "AMD Phenom(tm) II X2";
              s1 = "5";
              break;
            case PG(0) + NC(0) + STR1(10):
              *brand_pre = "AMD Phenom(tm) II X2";
              s1 = "";
              break;
            case PG(0) + NC(0) + STR1(11):
              *brand_pre = "AMD Phenom(tm) II X2";
              s1 = "B";
              break;
            case PG(0) + NC(0) + STR1(12):
              *brand_pre = "AMD Sempron(tm) X2";
              s1 = "1";
              break;
            case PG(0) + NC(2) + STR1(0):
              *brand_pre = "AMD Phenom(tm)";
              s1 = "";
              break;
            case PG(0) + NC(2) + STR1(3):
              *brand_pre = "AMD Phenom(tm) II X3";
              s1 = "B";
              break;
            case PG(0) + NC(2) + STR1(4):
              *brand_pre = "AMD Phenom(tm) II X3";
              s1 = "";
              break;
            case PG(0) + NC(2) + STR1(7):
              *brand_pre = "AMD Phenom(tm) II X3";
              s1 = "4";
              break;
            case PG(0) + NC(2) + STR1(8):
              *brand_pre = "AMD Phenom(tm) II X3";
              s1 = "7";
              break;
            case PG(0) + NC(2) + STR1(10):
              *brand_pre = "AMD Phenom(tm) II X3";
              s1 = "";
              break;
            case PG(0) + NC(3) + STR1(0):
              *brand_pre = "Quad-Core AMD Opteron(tm)";
              s1 = "Processor 13";
              break;
            case PG(0) + NC(3) + STR1(2):
              *brand_pre = "AMD Phenom(tm)";
              s1 = "";
              break;
            case PG(0) + NC(3) + STR1(3):
              *brand_pre = "AMD Phenom(tm) II X4";
              s1 = "9";
              break;
            case PG(0) + NC(3) + STR1(4):
              *brand_pre = "AMD Phenom(tm) II X4";
              s1 = "8";
              break;
            case PG(0) + NC(3) + STR1(7):
              *brand_pre = "AMD Phenom(tm) II X4";
              s1 = "B";
              break;
            case PG(0) + NC(3) + STR1(8):
              *brand_pre = "AMD Phenom(tm) II X4";
              s1 = "";
              break;
            case PG(0) + NC(3) + STR1(10):
              *brand_pre = "AMD Athlon(tm) II X4";
              s1 = "6";
              break;
            case PG(0) + NC(3) + STR1(15):
              *brand_pre = "AMD Athlon(tm) II X4";
              s1 = "";
              break;
            case PG(0) + NC(5) + STR1(0):
              *brand_pre = "AMD Phenom(tm) II X6";
              s1 = "1";
              break;
            case PG(1) + NC(1) + STR1(1):
              *brand_pre = "AMD Athlon(tm) II XLT V";
              s1 = "";
              break;
            case PG(1) + NC(1) + STR1(2):
              *brand_pre = "AMD Athlon(tm) II XL V";
              s1 = "";
              break;
            case PG(1) + NC(3) + STR1(1):
              *brand_pre = "AMD Phenom(tm) II XLT Q";
              s1 = "";
              break;
            case PG(1) + NC(3) + STR1(2):
              *brand_pre = "AMD Phenom(tm) II X4";
              s1 = "9";
              break;
            case PG(1) + NC(3) + STR1(3):
              *brand_pre = "AMD Phenom(tm) II X4";
              s1 = "8";
              break;
            case PG(1) + NC(3) + STR1(4):
              *brand_pre = "AMD Phenom(tm) II X4";
              s1 = "6";
              break;
            default:
              s1 = NULL;
              break;
          }
          /* 41322 3.74: table 17: String2 Values for AM2r2 and AM3 Processors
           */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(0) + STR2(10):
              s2 = " Processor";
              break;
            case PG(0) + NC(0) + STR2(11):
              s2 = "u Processor";
              break;
            case PG(0) + NC(1) + STR2(3):
              s2 = "50 Dual-Core Processor";
              break;
            case PG(0) + NC(1) + STR2(6):
              s2 = " Processor";
              break;
            case PG(0) + NC(1) + STR2(7):
              s2 = "e Processor";
              break;
            case PG(0) + NC(1) + STR2(9):
              s2 = "0 Processor";
              break;
            case PG(0) + NC(1) + STR2(10):
              s2 = "0e Processor";
              break;
            case PG(0) + NC(1) + STR2(11):
              s2 = "u Processor";
              break;
            case PG(0) + NC(2) + STR2(0):
              s2 = "00 Triple-Core Processor";
              break;
            case PG(0) + NC(2) + STR2(1):
              s2 = "00e Triple-Core Processor";
              break;
            case PG(0) + NC(2) + STR2(2):
              s2 = "00B Triple-Core Processor";
              break;
            case PG(0) + NC(2) + STR2(3):
              s2 = "50 Triple-Core Processor";
              break;
            case PG(0) + NC(2) + STR2(4):
              s2 = "50e Triple-Core Processor";
              break;
            case PG(0) + NC(2) + STR2(5):
              s2 = "50B Triple-Core Processor";
              break;
            case PG(0) + NC(2) + STR2(6):
              s2 = " Processor";
              break;
            case PG(0) + NC(2) + STR2(7):
              s2 = "e Processor";
              break;
            case PG(0) + NC(2) + STR2(9):
              s2 = "0e Processor";
              break;
            case PG(0) + NC(2) + STR2(10):
              s2 = "0 Processor";
              break;
            case PG(0) + NC(3) + STR2(0):
              s2 = "00 Quad-Core Processor";
              break;
            case PG(0) + NC(3) + STR2(1):
              s2 = "00e Quad-Core Processor";
              break;
            case PG(0) + NC(3) + STR2(2):
              s2 = "00B Quad-Core Processor";
              break;
            case PG(0) + NC(3) + STR2(3):
              s2 = "50 Quad-Core Processor";
              break;
            case PG(0) + NC(3) + STR2(4):
              s2 = "50e Quad-Core Processor";
              break;
            case PG(0) + NC(3) + STR2(5):
              s2 = "50B Quad-Core Processor";
              break;
            case PG(0) + NC(3) + STR2(6):
              s2 = " Processor";
              break;
            case PG(0) + NC(3) + STR2(7):
              s2 = "e Processor";
              break;
            case PG(0) + NC(3) + STR2(9):
              s2 = "0e Processor";
              break;
            case PG(0) + NC(3) + STR2(14):
              s2 = "0 Processor";
              break;
            case PG(0) + NC(5) + STR2(0):
              s2 = "5T Processor";
              break;
            case PG(0) + NC(5) + STR2(1):
              s2 = "0T Processor";
              break;
            case PG(1) + NC(1) + STR2(1):
              s2 = "L Processor";
              break;
            case PG(1) + NC(1) + STR2(2):
              s2 = "C Processor";
              break;
            case PG(1) + NC(3) + STR2(1):
              s2 = "L Processor";
              break;
            case PG(1) + NC(3) + STR2(4):
              s2 = "T Processor";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        case 2:
          /* 41322 3.74: table 18: String1 Values for S1g3 and S1g4 Processors
           */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(0) + STR1(0):
              *brand_pre = "AMD Sempron(tm)";
              s1 = "M1";
              break;
            case PG(0) + NC(0) + STR1(1):
              *brand_pre = "AMD";
              s1 = "V";
              break;
            case PG(0) + NC(1) + STR1(0):
              *brand_pre = "AMD Turion(tm) II Ultra Dual-Core Mobile";
              s1 = "M6";
              break;
            case PG(0) + NC(1) + STR1(1):
              *brand_pre = "AMD Turion(tm) II Dual-Core Mobile";
              s1 = "M5";
              break;
            case PG(0) + NC(1) + STR1(2):
              *brand_pre = "AMD Athlon(tm) II Dual-Core";
              s1 = "M3";
              break;
            case PG(0) + NC(1) + STR1(3):
              *brand_pre = "AMD Turion(tm) II";
              s1 = "P";
              break;
            case PG(0) + NC(1) + STR1(4):
              *brand_pre = "AMD Athlon(tm) II";
              s1 = "P";
              break;
            case PG(0) + NC(1) + STR1(5):
              *brand_pre = "AMD Phenom(tm) II";
              s1 = "X";
              break;
            case PG(0) + NC(1) + STR1(6):
              *brand_pre = "AMD Phenom(tm) II";
              s1 = "N";
              break;
            case PG(0) + NC(1) + STR1(7):
              *brand_pre = "AMD Turion(tm) II";
              s1 = "N";
              break;
            case PG(0) + NC(1) + STR1(8):
              *brand_pre = "AMD Athlon(tm) II";
              s1 = "N";
              break;
            case PG(0) + NC(2) + STR1(2):
              *brand_pre = "AMD Phenom(tm) II";
              s1 = "P";
              break;
            case PG(0) + NC(2) + STR1(3):
              *brand_pre = "AMD Phenom(tm) II";
              s1 = "N";
              break;
            case PG(0) + NC(3) + STR1(1):
              *brand_pre = "AMD Phenom(tm) II";
              s1 = "P";
              break;
            case PG(0) + NC(3) + STR1(2):
              *brand_pre = "AMD Phenom(tm) II";
              s1 = "X";
              break;
            case PG(0) + NC(3) + STR1(3):
              *brand_pre = "AMD Phenom(tm) II";
              s1 = "N";
              break;
            default:
              s1 = NULL;
              break;
          }
          /* 41322 3.74: table 19: String1 Values for S1g3 and S1g4 Processors
           */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(0) + STR2(1):
              s2 = "0 Processor";
              break;
            case PG(0) + NC(1) + STR2(2):
              s2 = "0 Dual-Core Processor";
              break;
            case PG(0) + NC(2) + STR2(2):
              s2 = "0 Triple-Core Processor";
              break;
            case PG(0) + NC(3) + STR2(1):
              s2 = "0 Quad-Core Processor";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        case 3:
          /* 41322 3.74: table 20: String1 Values for G34r1 Processors */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(7) + STR1(0):
              *brand_pre = "AMD Opteron(tm)";
              s1 = "Processor 61";
              break;
            case PG(0) + NC(11) + STR1(0):
              *brand_pre = "AMD Opteron(tm)";
              s1 = "Processor 61";
              break;
            case PG(1) + NC(7) + STR1(1):
              *brand_pre = "Embedded AMD Opteron(tm)";
              s1 = "Processor ";
              break;
            /* It sure is odd that there are no 0/7/1 or 0/11/1 cases here. */
            default:
              s1 = NULL;
              break;
          }
          /* 41322 3.74: table 21: String2 Values for G34r1 Processors */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(7) + STR1(0):
              s2 = " HE";
              break;
            case PG(0) + NC(7) + STR1(1):
              s2 = " SE";
              break;
            case PG(0) + NC(11) + STR1(0):
              s2 = " HE";
              break;
            case PG(0) + NC(11) + STR1(1):
              s2 = " SE";
              break;
            case PG(1) + NC(7) + STR1(1):
              s2 = "QS";
              break;
            case PG(1) + NC(7) + STR1(2):
              s2 = "KS";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        case 4:
          /* 41322 3.74: table 22: String1 Values for ASB2 Processors */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(0) + STR1(1):
              *brand_pre = "AMD Athlon(tm) II Neo";
              s1 = "K";
              break;
            case PG(0) + NC(0) + STR1(2):
              *brand_pre = "AMD";
              s1 = "V";
              break;
            case PG(0) + NC(0) + STR1(3):
              *brand_pre = "AMD Athlon(tm) II Neo";
              s1 = "R";
              break;
            case PG(0) + NC(1) + STR1(1):
              *brand_pre = "AMD Turion(tm) II Neo";
              s1 = "K";
              break;
            case PG(0) + NC(1) + STR1(2):
              *brand_pre = "AMD Athlon(tm) II Neo";
              s1 = "K";
              break;
            case PG(0) + NC(1) + STR1(3):
              *brand_pre = "AMD";
              s1 = "V";
              break;
            case PG(0) + NC(1) + STR1(4):
              *brand_pre = "AMD Turion(tm) II Neo";
              s1 = "N";
              break;
            case PG(0) + NC(1) + STR1(5):
              *brand_pre = "AMD Athlon(tm) II Neo";
              s1 = "N";
              break;
            default:
              s1 = NULL;
              break;
          }
          /* 41322 3.74: table 23: String2 Values for ASB2 Processors */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(0) + STR1(1):
              s2 = "5 Processor";
              break;
            case PG(0) + NC(0) + STR1(2):
              s2 = "L Processor";
              break;
            case PG(0) + NC(1) + STR1(1):
              s2 = "5 Dual-Core Processor";
              break;
            case PG(0) + NC(1) + STR1(2):
              s2 = "L Dual-Core Processor";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        case 5:
          /* 41322 3.74: table 24: String1 Values for C32r1 Processors */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(3) + STR1(0):
              *brand_pre = "AMD Opteron(tm)";
              s1 = "41";
              break;
            case PG(0) + NC(5) + STR1(0):
              *brand_pre = "AMD Opteron(tm)";
              s1 = "41";
              break;
            case PG(1) + NC(3) + STR1(1):
              *brand_pre = "Embedded AMD Opteron(tm)";
              s1 = " ";
              break;
            case PG(1) + NC(5) + STR1(1):
              *brand_pre = "Embedded AMD Opteron(tm)";
              s1 = " ";
              break;
            /* It sure is odd that there are no 0/3/1 or 0/5/1 cases here. */
            default:
              s1 = NULL;
              break;
          }
          /* 41322 3.74: table 25: String2 Values for C32r1 Processors */
          /* 41322 3.74: table 25 */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(3) + STR1(0):
              s2 = " HE";
              break;
            case PG(0) + NC(3) + STR1(1):
              s2 = " EE";
              break;
            case PG(0) + NC(5) + STR1(0):
              s2 = " HE";
              break;
            case PG(0) + NC(5) + STR1(1):
              s2 = " EE";
              break;
            case PG(1) + NC(3) + STR1(1):
              s2 = "QS HE";
              break;
            case PG(1) + NC(3) + STR1(2):
              s2 = "LE HE";
              break;
            case PG(1) + NC(3) + STR1(3):
              s2 = "CL EE";
              break;
            case PG(1) + NC(5) + STR1(1):
              s2 = "KX HE";
              break;
            case PG(1) + NC(5) + STR1(2):
              s2 = "GL EE";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        default:
          s1 = NULL;
          s2 = NULL;
          break;
      }
    } else if (MaskF(stash->val_1_eax) == ShftXF(2) + ShftF(15)) {
      /* Family 11h tables */
      switch (pkgtype) {
        case 2:
          /* 41788 3.08: table 3: String1 Values for S1g2 Processors */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(0) + STR1(0):
              *brand_pre = "AMD Sempron(tm)";
              s1 = "SI-";
              break;
            case PG(0) + NC(0) + STR1(1):
              *brand_pre = "AMD Athlon(tm)";
              s1 = "QI-";
              break;
            case PG(0) + NC(1) + STR1(0):
              *brand_pre = "AMD Turion(tm) X2 Ultra Dual-Core Mobile";
              s1 = "ZM-";
              break;
            case PG(0) + NC(1) + STR1(1):
              *brand_pre = "AMD Turion(tm) X2 Dual-Core Mobile";
              s1 = "RM-";
              break;
            case PG(0) + NC(1) + STR1(2):
              *brand_pre = "AMD Athlon(tm) X2 Dual-Core";
              s1 = "QL-";
              break;
            case PG(0) + NC(1) + STR1(3):
              *brand_pre = "AMD Sempron(tm) X2 Dual-Core";
              s1 = "NI-";
              break;
            default:
              s1 = NULL;
              break;
          }
          /* 41788 3.08: table 4: String2 Values for S1g2 Processors */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(0) + STR2(0):
              s2 = "";
              break;
            case PG(0) + NC(1) + STR2(0):
              s2 = "";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        default:
          s1 = NULL;
          s2 = NULL;
          break;
      }
    } else if (MaskF(stash->val_1_eax) == ShftXF(3) + ShftF(15)) {
      partialmodel--;

      /* Family 12h tables */
      switch (pkgtype) {
        case 1:
          /* 44739 3.10: table 6: String1 Values for FS1 Processors */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(1) + STR1(3):
              *brand_pre = "AMD";
              s1 = "A4-33";
              break;
            case PG(0) + NC(1) + STR1(5):
              *brand_pre = "AMD";
              s1 = "E2-30";
              break;
            case PG(0) + NC(3) + STR1(1):
              *brand_pre = "AMD";
              s1 = "A8-35";
              break;
            case PG(0) + NC(3) + STR1(3):
              *brand_pre = "AMD";
              s1 = "A6-34";
              break;
            default:
              s1 = NULL;
              break;
          }
          /* 44739 3.10: table 7: String2 Values for FS1 Processors */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(1) + STR2(1):
              s2 = "M";
              break;
            case PG(0) + NC(1) + STR2(2):
              s2 = "MX";
              break;
            case PG(0) + NC(3) + STR2(1):
              s2 = "M";
              break;
            case PG(0) + NC(3) + STR2(2):
              s2 = "MX";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        case 2:
          /* 44739 3.10: table 8: String1 Values for FM1 Processors */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(1) + STR1(1):
              *brand_pre = "AMD";
              s1 = "A4-33";
              break;
            case PG(0) + NC(1) + STR1(2):
              *brand_pre = "AMD";
              s1 = "E2-32";
              break;
            case PG(0) + NC(1) + STR1(4):
              *brand_pre = "AMD Athlon(tm) II X2";
              s1 = "2";
              break;
            case PG(0) + NC(1) + STR1(5):
              *brand_pre = "AMD";
              s1 = "A4-34";
              break;
            case PG(0) + NC(1) + STR1(12):
              *brand_pre = "AMD Sempron(tm) X2";
              s1 = "1";
              break;
            case PG(0) + NC(2) + STR1(5):
              *brand_pre = "AMD";
              s1 = "A6-35";
              break;
            case PG(0) + NC(3) + STR1(5):
              *brand_pre = "AMD";
              s1 = "A8-38";
              break;
            case PG(0) + NC(3) + STR1(6):
              *brand_pre = "AMD";
              s1 = "A6-36";
              break;
            case PG(0) + NC(3) + STR1(13):
              *brand_pre = "AMD Athlon(tm) II X4";
              s1 = "6";
              break;
            default:
              s1 = NULL;
              break;
          }
          /* 44739 3.10: table 9: String2 Values for FM1 Processors */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(1) + STR2(1):
              s2 = " APU with Radeon(tm) HD Graphics";
              break;
            case PG(0) + NC(1) + STR2(2):
              s2 = " Dual-Core Processor";
              break;
            case PG(0) + NC(2) + STR2(1):
              s2 = " APU with Radeon(tm) HD Graphics";
              break;
            case PG(0) + NC(3) + STR2(1):
              s2 = " APU with Radeon(tm) HD Graphics";
              break;
            case PG(0) + NC(3) + STR2(3):
              s2 = " Quad-Core Processor";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        default:
          s1 = NULL;
          s2 = NULL;
          break;
      }
    } else if (MaskF(stash->val_1_eax) == ShftXF(5) + ShftF(15)) {
      partialmodel--;

      /* Family 14h Models 00h-0Fh tables */
      switch (pkgtype) {
        case 0:
          /* 47534 3.00: table 4: String1 Values for FT1 Processors */
          switch (PG(pg) + NC(nc) + STR1(str1)) {
            case PG(0) + NC(0) + STR1(1):
              *brand_pre = "AMD";
              s1 = "C-";
              break;
            case PG(0) + NC(0) + STR1(2):
              *brand_pre = "AMD";
              s1 = "E-";
              break;
            case PG(0) + NC(0) + STR1(4):
              *brand_pre = "AMD";
              s1 = "G-T";
              break;
            case PG(0) + NC(1) + STR1(1):
              *brand_pre = "AMD";
              s1 = "C-";
              break;
            case PG(0) + NC(1) + STR1(2):
              *brand_pre = "AMD";
              s1 = "E-";
              break;
            case PG(0) + NC(1) + STR1(3):
              *brand_pre = "AMD";
              s1 = "Z-";
              break;
            case PG(0) + NC(1) + STR1(4):
              *brand_pre = "AMD";
              s1 = "G-T";
              break;
            case PG(0) + NC(1) + STR1(5):
              *brand_pre = "AMD";
              s1 = "E1-1";
              break;
            case PG(0) + NC(1) + STR1(6):
              *brand_pre = "AMD";
              s1 = "E2-1";
              break;
            case PG(0) + NC(1) + STR1(7):
              *brand_pre = "AMD";
              s1 = "E2-2";
              break;
            default:
              s1 = NULL;
              break;
          }
          /* 47534 3.00: table 5: String2 Values for FT1 Processors */
          switch (PG(pg) + NC(nc) + STR2(str2)) {
            case PG(0) + NC(0) + STR2(1):
              s2 = "";
              break;
            case PG(0) + NC(0) + STR2(2):
              s2 = "0";
              break;
            case PG(0) + NC(0) + STR2(3):
              s2 = "5";
              break;
            case PG(0) + NC(0) + STR2(4):
              s2 = "0x";
              break;
            case PG(0) + NC(0) + STR2(5):
              s2 = "5x";
              break;
            case PG(0) + NC(0) + STR2(6):
              s2 = "x";
              break;
            case PG(0) + NC(0) + STR2(7):
              s2 = "L";
              break;
            case PG(0) + NC(0) + STR2(8):
              s2 = "N";
              break;
            case PG(0) + NC(0) + STR2(9):
              s2 = "R";
              break;
            case PG(0) + NC(0) + STR2(10):
              s2 = "0";
              break;
            case PG(0) + NC(0) + STR2(11):
              s2 = "5";
              break;
            case PG(0) + NC(0) + STR2(12):
              s2 = "";
              break;
            case PG(0) + NC(0) + STR2(13):
              s2 = "0D";
              break;
            case PG(0) + NC(1) + STR2(1):
              s2 = "";
              break;
            case PG(0) + NC(1) + STR2(2):
              s2 = "0";
              break;
            case PG(0) + NC(1) + STR2(3):
              s2 = "5";
              break;
            case PG(0) + NC(1) + STR2(4):
              s2 = "0x";
              break;
            case PG(0) + NC(1) + STR2(5):
              s2 = "5x";
              break;
            case PG(0) + NC(1) + STR2(6):
              s2 = "x";
              break;
            case PG(0) + NC(1) + STR2(7):
              s2 = "L";
              break;
            case PG(0) + NC(1) + STR2(8):
              s2 = "N";
              break;
            case PG(0) + NC(1) + STR2(9):
              s2 = "0";
              break;
            case PG(0) + NC(1) + STR2(10):
              s2 = "5";
              break;
            case PG(0) + NC(1) + STR2(11):
              s2 = "";
              break;
            case PG(0) + NC(1) + STR2(12):
              s2 = "E";
              break;
            case PG(0) + NC(1) + STR2(13):
              s2 = "0D";
              break;
            default:
              s2 = NULL;
              break;
          }
          break;
        default:
          s1 = NULL;
          s2 = NULL;
          break;
      }
    } else {
      s1 = NULL;
      s2 = NULL;
    }

#undef NC
#undef PG
#undef STR1
#undef STR2

    if (s1 != NULL) {
      char* p = proc;
      p += sprintf(p, "%s%02d", s1, partialmodel);
      if (s2) sprintf(p, "%s", s2);
    }
  }
}

static void decode_override_brand(code_stash_t* stash) {
  if ((stash->vendor == VENDOR_AMD || stash->vendor == VENDOR_HYGON) &&
      strstr(stash->brand, "model unknown") != NULL) {
    /*
    ** AMD has this exotic architecture where the BIOS decodes the brand
    ** string from tables and feeds it back into the CPU via MSR's.  If an old
    ** BIOS cannot understand a new CPU, it uses the string "model unknown".
    ** In this case, I use my own copies of tables to deduce the brand string
    ** and decode that.
    */
    const char* brand_pre;
    const char* brand_post;
    char proc[96];
    decode_amd_model(stash, &brand_pre, &brand_post, proc);
    if (brand_pre != NULL) {
      char* b = stash->override_brand;
      b += sprintf(b, "%s %s", brand_pre, proc);
      if (brand_post != NULL) sprintf(b, " %s", brand_post);
    }
  }
}

static void print_override_brand(code_stash_t* stash) {
  if (stash->override_brand[0] != '\0') {
    printf("   (override brand synth) = %s\n", stash->override_brand);
  }
}

static void stash_intel_cache(code_stash_t* stash, unsigned char value) {
  switch (value) {
    case 0x42:
      stash->L2_4w_256K = TRUE;
      break;
    case 0x43:
      stash->L2_4w_512K = TRUE;
      break;
    case 0x44:
      stash->L2_4w_1Mor2M = TRUE;
      break;
    case 0x45:
      stash->L2_4w_1Mor2M = TRUE;
      break;
    case 0x80:
      stash->L2_8w_512K = TRUE;
      break;
    case 0x82:
      stash->L2_8w_256K = TRUE;
      break;
    case 0x83:
      stash->L2_8w_512K = TRUE;
      break;
    case 0x84:
      stash->L2_8w_1Mor2M = TRUE;
      break;
    case 0x85:
      stash->L2_8w_1Mor2M = TRUE;
      break;
  }

  switch (value) {
    case 0x45:
    case 0x7d:
    case 0x85:
      stash->L2_2M = TRUE;
      break;
  }

  switch (value) {
    case 0x4e:
      stash->L2_6M = TRUE;
      break;
  }

  switch (value) {
    case 0x22:
    case 0x23:
    case 0x25:
    case 0x29:
    case 0x46:
    case 0x47:
    case 0x49:
    case 0x4a:
    case 0x4b:
    case 0x4c:
    case 0x4d:
    case 0x88:
    case 0x89:
    case 0x8a:
    case 0x8d:
    case 0xd0:
    case 0xd1:
    case 0xd2:
    case 0xd6:
    case 0xd7:
    case 0xd8:
    case 0xdc:
    case 0xdd:
    case 0xde:
    case 0xe2:
    case 0xe3:
    case 0xe4:
    case 0xea:
    case 0xeb:
    case 0xec:
      stash->L3 = TRUE;
      break;
  }

  switch (value) {
    case 0x21:
    case 0x3c:
    case 0x42:
    case 0x7a:
    case 0x7e:
    case 0x82:
      stash->L2_256K = TRUE;
      break;
  }

  switch (value) {
    case 0x3e:
    case 0x43:
    case 0x7b:
    case 0x7f:
    case 0x83:
    case 0x86:
      stash->L2_512K = TRUE;
      break;
  }
}

static void decode_brand_id_stash(code_stash_t* stash) {
  unsigned int val_1_eax = stash->val_1_eax;
  unsigned int val_1_ebx = stash->val_1_ebx;

  switch (MaskB(val_1_ebx)) {
    case ShftB(0):
      break;
    case ShftB(1):
      stash->bri.desktop_celeron = TRUE;
      break;
    case ShftB(2):
      stash->bri.desktop_pentium = TRUE;
      break;
    case ShftB(3):
      if (MaskFMS(val_1_eax) == ShftFMS(0, 6, 0, 11, 1)) {
        stash->bri.desktop_celeron = TRUE;
      } else {
        stash->bri.xeon = TRUE;
      }
      break;
    case ShftB(4):
      stash->bri.desktop_pentium = TRUE;
      break;
    case ShftB(6):
      stash->bri.desktop_pentium = TRUE;
      break;
    case ShftB(7):
      stash->bri.desktop_celeron = TRUE;
      break;
    case ShftB(8):
      stash->bri.desktop_pentium = TRUE;
      break;
    case ShftB(9):
      stash->bri.desktop_pentium = TRUE;
      break;
    case ShftB(10):
      stash->bri.desktop_celeron = TRUE;
      break;
    case ShftB(11):
      if (MaskFMS(val_1_eax) <= ShftFMS(0, 15, 0, 1, 2)) {
        stash->bri.xeon_mp = TRUE;
      } else {
        stash->bri.xeon = TRUE;
      }
      break;
    case ShftB(12):
      stash->bri.xeon_mp = TRUE;
      break;
    case ShftB(14):
      if (MaskFMS(val_1_eax) <= ShftFMS(0, 15, 0, 1, 3)) {
        stash->bri.xeon = TRUE;
      } else {
        stash->bri.mobile_pentium_m = TRUE;
      }
      break;
    case ShftB(15):
      if (MaskFM(val_1_eax) == ShftFM(0, 15, 0, 2)) {
        stash->bri.mobile_pentium_m = TRUE;
      } else {
        stash->bri.mobile_celeron = TRUE;
      }
      break;
    case ShftB(16):
      stash->bri.desktop_celeron = TRUE;
      break;
    case ShftB(17):
      stash->bri.mobile_pentium = TRUE;
      break;
    case ShftB(18):
      stash->bri.desktop_celeron = TRUE;
      break;
    case ShftB(19):
      stash->bri.mobile_celeron = TRUE;
      break;
    case ShftB(20):
      stash->bri.desktop_celeron = TRUE;
      break;
    case ShftB(21):
      stash->bri.mobile_pentium = TRUE;
      break;
    case ShftB(22):
      stash->bri.desktop_pentium = TRUE;
      break;
    case ShftB(23):
      stash->bri.mobile_celeron = TRUE;
      break;
    default:
      break;
  }
}

static void decode_brand_string(const char* brand, code_stash_t* stash) {
  stash->br.mobile =
      (strstr(brand, "Mobile") != NULL || strstr(brand, "mobile") != NULL);

  stash->br.celeron = strstr(brand, "Celeron") != NULL;
  stash->br.core = strstr(brand, "Core(TM)") != NULL;
  stash->br.pentium = strstr(brand, "Pentium") != NULL;
  stash->br.atom = strstr(brand, "Atom") != NULL;
  stash->br.xeon_mp = (strstr(brand, "Xeon MP") != NULL ||
                       strstr(brand, "Xeon(TM) MP") != NULL ||
                       strstr(brand, "Xeon(R)") != NULL);
  stash->br.xeon = strstr(brand, "Xeon") != NULL;
  stash->br.pentium_m = strstr(brand, "Pentium(R) M") != NULL;
  stash->br.pentium_d = strstr(brand, "Pentium(R) D") != NULL;
  stash->br.extreme = strregexp(brand, " ?X[0-9][0-9][0-9][0-9]");
  stash->br.generic = strstr(brand, "Genuine Intel(R) CPU") != NULL;
  stash->br.scalable =
      (strstr(brand, "Bronze") != NULL || strstr(brand, "Silver") != NULL ||
       strstr(brand, "Gold") != NULL || strstr(brand, "Platinum") != NULL);
  stash->br.u_line = (strregexp(brand, "Core.* [im][3579]-[0-9]*U") ||
                      strregexp(brand, "Pentium.* [0-9]*U") ||
                      strregexp(brand, "Celeron.* [0-9]*U"));
  stash->br.y_line = (strregexp(brand, "Core.* [im][3579]-[0-9]*Y") ||
                      strregexp(brand, "Pentium.* [0-9]*Y") ||
                      strregexp(brand, "Celeron.* [0-9]*Y"));
  stash->br.g_line = strregexp(brand, "Core.* [im][3579]-[0-9]*G");
  stash->br.i_8000 = strregexp(brand, "Core.* [im][3579]-8[0-9][0-9][0-9]");
  stash->br.i_10000 = strregexp(brand, "Core.* i[3579]-10[0-9][0-9][0-9]");
  stash->br.cc150 = strregexp(brand, "CC150");

  stash->br.athlon_lv = strstr(brand, "Athlon(tm) XP-M (LV)") != NULL;
  stash->br.athlon_xp = (strstr(brand, "Athlon(tm) XP") != NULL ||
                         strstr(brand, "Athlon(TM) XP") != NULL);
  stash->br.duron = strstr(brand, "Duron") != NULL;
  stash->br.athlon = strstr(brand, "Athlon") != NULL;
  stash->br.sempron = strstr(brand, "Sempron") != NULL;
  stash->br.phenom = strstr(brand, "Phenom") != NULL;
  stash->br.series = strstr(brand, "Series") != NULL;
  stash->br.a_series =
      (strstr(brand, "AMD A") != NULL || strstr(brand, "AMD PRO A") != NULL);
  stash->br.c_series = strstr(brand, "AMD C") != NULL;
  stash->br.e_series = strstr(brand, "AMD E") != NULL;
  stash->br.g_series = strstr(brand, "AMD G") != NULL;
  stash->br.r_series = strstr(brand, "AMD R") != NULL;
  stash->br.z_series = strstr(brand, "AMD Z") != NULL;
  stash->br.geode = strstr(brand, "Geode") != NULL;
  stash->br.turion = strstr(brand, "Turion") != NULL;
  stash->br.neo = strstr(brand, "Neo") != NULL;
  stash->br.athlon_fx = strstr(brand, "Athlon(tm) 64 FX") != NULL;
  stash->br.athlon_mp = strstr(brand, "Athlon(tm) MP") != NULL;
  stash->br.duron_mp = strstr(brand, "Duron(tm) MP") != NULL;
  stash->br.opteron = strstr(brand, "Opteron") != NULL;
  stash->br.fx = strstr(brand, "AMD FX") != NULL;
  stash->br.firepro = strstr(brand, "Firepro") != NULL;  // total guess
  stash->br.ultra = strstr(brand, "Ultra") != NULL;
  stash->br.t_suffix = strregexp(brand, "[0-9][0-9][0-9][0-9]T");
  stash->br.ryzen = strstr(brand, "Ryzen") != NULL;
  stash->br.threadripper = strstr(brand, "Threadripper") != NULL;
  stash->br.epyc = strstr(brand, "EPYC") != NULL;
  stash->br.epyc_3000 = strregexp(brand, "EPYC 3[0-9][0-9][0-9]");
  stash->br.montage = strstr(brand, "Montage(R)") != NULL;

  stash->br.embedded = strstr(brand, "Embedded") != NULL;
  stash->br.embedded_V = strstr(brand, "Embedded V") != NULL;
  stash->br.embedded_R = strstr(brand, "Embedded R") != NULL;
  if (strstr(brand, "Dual Core") != NULL || strstr(brand, " X2 ") != NULL) {
    stash->br.cores = 2;
  } else if (strstr(brand, "Triple-Core") != NULL ||
             strstr(brand, " X3 ") != NULL) {
    stash->br.cores = 3;
  } else if (strstr(brand, "Quad-Core") != NULL ||
             strstr(brand, " X4 ") != NULL) {
    stash->br.cores = 4;
  } else if (strstr(brand, "Six-Core") != NULL ||
             strstr(brand, " X6 ") != NULL) {
    stash->br.cores = 6;
  } else {
    stash->br.cores = 0;  // means unspecified by the brand string
  }

  stash->br.mediagx = strstr(brand, "MediaGXtm") != NULL;

  stash->br.c7 = strstr(brand, "C7") != NULL;
  stash->br.c7m = strstr(brand, "C7-M") != NULL;
  stash->br.c7d = strstr(brand, "C7-D") != NULL;
  stash->br.eden = strstr(brand, "Eden") != NULL;
  stash->br.zhaoxin = strstr(brand, "ZHAOXIN") != NULL;
}

static void decode_brand_stash(code_stash_t* stash) {
  if (stash->override_brand[0] != '\0') {
    decode_brand_string(stash->override_brand, stash);
  } else {
    decode_brand_string(stash->brand, stash);
  }
}

/*
** Query macros are used in the synth tables to disambiguate multiple chips
** with the same family, model, and/or stepping.
*/

#define is_intel (stash->vendor == VENDOR_INTEL)
#define is_amd (stash->vendor == VENDOR_AMD)
#define is_cyrix (stash->vendor == VENDOR_CYRIX)
#define is_via (stash->vendor == VENDOR_VIA)
#define is_transmeta (stash->vendor == VENDOR_TRANSMETA)
#define is_mobile (stash->br.mobile)

/*
** Intel major queries:
**
** d? = think "desktop"
** s? = think "server" (multiprocessor)
** M? = think "mobile"
** X? = think "Extreme Edition"
** L? = think "Line"
**
** ?G = think generic CPU
** ?P = think Pentium
** ?C = think Celeron
** ?a = think Atom
** ?X = think Xeon
** ?M = think Xeon MP / Pentium M
** ?c = think Core
** ?d = think Pentium D
** ?S = think Scalable (Bronze/Silver/Gold/Platinum)
*/
#define dG (is_intel && !is_mobile && stash->br.generic)
#define dP ((is_intel && stash->br.pentium) || stash->bri.desktop_pentium)
#define dC \
  ((is_intel && !is_mobile && stash->br.celeron) || stash->bri.desktop_celeron)
#define da (is_intel && stash->br.atom)
#define dd (is_intel && stash->br.pentium_d)
#define dc (is_intel && !is_mobile && stash->br.core)
#define sX ((is_intel && stash->br.xeon) || stash->bri.xeon)
#define sM ((is_intel && stash->br.xeon_mp) || stash->bri.xeon_mp)
#define sS (is_intel && stash->br.xeon && stash->br.scalable)
#define MP \
  ((is_intel && is_mobile && stash->br.pentium) || stash->bri.mobile_pentium)
#define MC \
  ((is_intel && is_mobile && stash->br.celeron) || stash->bri.mobile_celeron)
#define MM ((is_intel && stash->br.pentium_m) || stash->bri.mobile_pentium_m)
#define Mc (is_intel && is_mobile && stash->br.core)
#define Xc (is_intel && stash->br.extreme)
#define LU (is_intel && stash->br.u_line)
#define LY (is_intel && stash->br.y_line)
#define LG (is_intel && stash->br.g_line)
#define UC (dC && stash->br.u_line)
#define UP (dP && stash->br.u_line)
#define YC (dC && stash->br.y_line)
#define YP (dP && stash->br.y_line)
#define d1 (is_intel && stash->br.cc150)
#define iM (is_intel && stash->br.montage)

/*
** Intel special cases
*/
/* Pentium II Xeon (Deschutes), distinguished from Pentium II (Deschutes) */
#define xD (stash->L2_4w_1Mor2M)
/* Mobile Pentium II (Deschutes), distinguished from Pentium II (Deschutes) */
#define mD (stash->L2_4w_256K)
/* Intel Celeron (Deschutes), distinguished from  Pentium II (Deschutes) */
#define cD (!stash->L2_4w_1Mor2M && !stash->L2_4w_512K && !stash->L2_4w_256K)
/* Pentium III Xeon (Katmai), distinguished from Pentium III (Katmai) */
#define xK (stash->L2_4w_1Mor2M || stash->L2_8w_1Mor2M)
/* Pentium II (Katmai), verified, so distinguished from fallback case */
#define pK                                                          \
  ((stash->L2_4w_512K || stash->L2_8w_256K || stash->L2_8w_512K) && \
   !stash->L2_4w_1Mor2M && !stash->L2_8w_1Mor2M)
/* Irwindale, distinguished from Nocona */
#define sI (sX && stash->L2_2M)
/* Potomac, distinguished from Cranford */
#define sP (sM && stash->L3)
/* Allendale, distinguished from Conroe */
#define dL (dc && stash->L2_2M)
/* Dual-Core Xeon Processor 5100 (Woodcrest B1) pre-production,
   distinguished from Core 2 Duo (Conroe B1) */
#define QW                    \
  (dG && stash->br.generic && \
   (stash->mp.cores == 4 ||   \
    (stash->mp.cores == 2 && stash->mp.hyperthreads == 2)))
/* Core Duo (Yonah), distinguished from Core Solo (Yonah) */
#define DG (dG && stash->mp.cores == 2)
/* Core 2 Quad, distinguished from Core 2 Duo */
#define Qc (dc && stash->mp.cores == 4)
/* Core 2 Extreme (Conroe B1), distinguished from Core 2 Duo (Conroe B1) */
#define XE (dc && strstr(stash->brand, " E6800") != NULL)
/* Quad-Core Xeon, distinguished from Xeon; and
   Xeon Processor 3300, distinguished from Xeon Processor 3100 */
#define sQ (sX && stash->mp.cores == 4)
/* Xeon Processor 7000, distinguished from Xeon */
#define IS_VMX(val_1_ecx) (BIT_EXTRACT_LE((val_1_ecx), 5, 6))
#define s7 (sX && IS_VMX(stash->val_1_ecx))
/* Wolfdale C0/E0, distinguished from Wolfdale M0/R0 */
#define de (dc && stash->L2_6M)
/* Penryn C0/E0, distinguished from Penryn M0/R0 */
#define Me (Mc && stash->L2_6M)
/* Yorkfield C1/E0, distinguished from Yorkfield M1/E0 */
#define Qe (Qc && stash->L2_6M)
/* Yorkfield E0, distinguished from Yorkfield R0 */
#define se (sQ && stash->L2_6M)
/* Amber Lake-Y, distinguished from Kaby Lake-Y */
#define Y8 (LY && stash->br.i_8000)
/* Comet Lake V1, distinguished from Whiskey Lake V0 */
#define UX (LU && stash->br.i_10000)

/*
** AMD major queries:
**
** d? = think "desktop"
** s? = think "server" (MP)
** M? = think "mobile"
** S? = think "Series"
** T? = think "Tablet"
** A? = think "any"
** E? = think "Embedded"
** V? = think "Embedded V"
** R? = think "Embedded R"
**
** ?A = think Athlon
** ?X = think Athlon XP
** ?L = think Athlon XP (LV)
** ?E = think EPYC
** ?f = think FX
** ?F = think Athlon FX
** ?D = think Duron
** ?S = think Sempron
** ?O = think Opteron
** ?T = think Turion
** ?U = think Turion Ultra
** ?p = think Phenom
** ?R = think Ryzen
** ?H = think Threadripper
** ?s = think ?-Series
** ?n = think Turion Neo
** ?N = think Neo
*/
#define dA (is_amd && !is_mobile && stash->br.athlon)
#define dX (is_amd && !is_mobile && stash->br.athlon_xp)
#define dF (is_amd && !is_mobile && stash->br.athlon_fx)
#define df (is_amd && !is_mobile && stash->br.fx)
#define dD (is_amd && !is_mobile && stash->br.duron)
#define dS (is_amd && !is_mobile && stash->br.sempron)
#define dp (is_amd && !is_mobile && stash->br.phenom)
#define dI (is_amd && !is_mobile && stash->br.firepro)
#define dR (is_amd && !is_mobile && stash->br.ryzen)
#define dH (is_amd && !is_mobile && stash->br.threadripper)
#define sO (is_amd && !is_mobile && stash->br.opteron)
#define sA (is_amd && !is_mobile && stash->br.athlon_mp)
#define sD (is_amd && !is_mobile && stash->br.duron_mp)
#define sE (is_amd && !is_mobile && stash->br.epyc)
#define MA (is_amd && is_mobile && stash->br.athlon)
#define MX (is_amd && is_mobile && stash->br.athlon_xp)
#define ML (is_amd && is_mobile && stash->br.athlon_lv)
#define MD (is_amd && is_mobile && stash->br.duron)
#define MS (is_amd && is_mobile && stash->br.sempron)
#define Mp (is_amd && is_mobile && stash->br.phenom)
#define Ms (is_amd && is_mobile && stash->br.series)
#define Mr (is_amd && is_mobile && stash->br.r_series)
#define MG (is_amd && stash->br.geode)
#define MT (is_amd && stash->br.turion)
#define MU (is_amd && stash->br.ultra)
#define Mn (is_amd && stash->br.turion && stash->br.neo)
#define MN (is_amd && stash->br.neo)
#define Sa (is_amd && !is_mobile && stash->br.a_series)
#define Sc (is_amd && !is_mobile && stash->br.c_series)
#define Se (is_amd && !is_mobile && stash->br.e_series)
#define Sg (is_amd && !is_mobile && stash->br.g_series)
#define Sr (is_amd && !is_mobile && stash->br.r_series)
#define Sz (is_amd && !is_mobile && stash->br.z_series)
#define Ta (is_amd && stash->br.t_suffix && stash->br.a_series)
#define Te (is_amd && stash->br.t_suffix && stash->br.e_series)
#define AR (is_amd && stash->br.ryzen)
#define ER (is_amd && stash->br.ryzen && stash->br.embedded)
#define VR (is_amd && stash->br.ryzen && stash->br.embedded_V)
#define RR (is_amd && stash->br.ryzen && stash->br.embedded_R)
#define EE (is_amd && stash->br.epyc_3000)

/*
** AMD special cases
*/
static boolean is_amd_egypt_athens_8xx(const code_stash_t* stash) {
  /*
  ** This makes its determination based on the Processor model
  ** logic from:
  **    Revision Guide for AMD Athlon 64 and AMD Opteron Processors
  **    (25759 Rev 3.79), Constructing the Processor Name String.
  ** See also decode_amd_model().
  */

  if (stash->vendor == VENDOR_AMD && stash->br.opteron) {
    switch (MaskFM(stash->val_1_eax)) {
      case ShftFM(0, 15, 2, 1): /* Italy/Egypt */
      case ShftFM(0, 15, 2, 5): /* Troy/Athens */
      {
        unsigned int bti;

        if (MaskB(stash->val_1_ebx) != 0) {
          bti = BIT_EXTRACT_LE(MaskB(stash->val_1_ebx), 5, 8) << 2;
        } else if (BIT_EXTRACT_LE(stash->val_80000001_ebx, 0, 12) != 0) {
          bti = BIT_EXTRACT_LE(stash->val_80000001_ebx, 6, 12);
        } else {
          return FALSE;
        }

        switch (bti) {
          case 0x10:
          case 0x11:
          case 0x12:
          case 0x13:
          case 0x2a:
          case 0x30:
          case 0x31:
          case 0x39:
          case 0x3c:
          case 0x32:
          case 0x33:
            /* It's a 2xx */
            return FALSE;
          case 0x14:
          case 0x15:
          case 0x16:
          case 0x17:
          case 0x2b:
          case 0x34:
          case 0x35:
          case 0x3a:
          case 0x3d:
          case 0x36:
          case 0x37:
            /* It's an 8xx */
            return TRUE;
        }
      }
    }
  }

  return FALSE;
}

/* Embedded Opteron, distinguished from Opteron (Barcelona & Shanghai) */
#define EO (sO && stash->br.embedded)
/* Opterons, distinguished by number of processors */
#define DO (sO && stash->br.cores == 2)
#define SO (sO && stash->br.cores == 6)
/* Athlons, distinguished by number of processors */
#define DA (dA && stash->br.cores == 2)
#define TA (dA && stash->br.cores == 3)
#define QA (dA && stash->br.cores == 4)
/* Phenoms distinguished by number of processors */
#define Dp (dp && stash->br.cores == 2)
#define Tp (dp && stash->br.cores == 3)
#define Qp (dp && stash->br.cores == 4)
#define Sp (dp && stash->br.cores == 6)
/* Semprons, distinguished by number of processors */
#define DS (dS && stash->br.cores == 2)
/* Egypt, distinguished from Italy; and
   Athens, distingushed from Troy */
#define s8 (sO && is_amd_egypt_athens_8xx(stash))
/* Thorton A2, distinguished from Barton A2 */
#define dt (dX && stash->L2_256K)
/* Manchester E6, distinguished from from Toledo E6 */
#define dm (dA && stash->L2_512K)
/* Propus, distinguished from Regor */
#define dr (dA && stash->L2_512K)
/* Trinidad, distinguished from Taylor */
#define Mt (MT && stash->L2_512K)

/*
** Cyrix major query
*/
#define cm (is_cyrix && stash->br.mediagx)

/*
** VIA major query
*/
#define v7 (is_via && stash->br.c7)
#define vM (is_via && stash->br.c7m)
#define vD (is_via && stash->br.c7d)
#define vE (is_via && stash->br.eden)
#define vZ (is_via && stash->br.zhaoxin)

/*
** Transmeta major queries
**
** t2 = TMx200
** t4 = TMx400
** t5 = TMx500
** t6 = TMx600
** t8 = TMx800
*/
#define tm_rev(rev) \
  (is_transmeta && (stash->transmeta_proc_rev & 0xffff0000) == rev)
/* TODO: Add cases for Transmeta Crusoe TM5700/TM5900 */
/* TODO: Add cases for Transmeta Efficeon */
#define t2 (tm_rev(0x01010000))
#define t4 (tm_rev(0x01020000) || (tm_rev(0x01030000) && stash->L2_4w_256K))
#define t5 ((tm_rev(0x01040000) || tm_rev(0x01040000)) && stash->L2_4w_256K)
#define t6 (tm_rev(0x01030000) && stash->L2_4w_512K)
#define t8 ((tm_rev(0x01040000) || tm_rev(0x01040000)) && stash->L2_4w_512K)

static cstring decode_vendor(vendor_t vendor, const code_stash_t* stash) {
  switch (vendor) {
    case VENDOR_INTEL:
      if (stash->br.montage) {
        return "Montage";
      } else {
        return "Intel";
      }
    case VENDOR_AMD:
      return "AMD";
    case VENDOR_CYRIX:
      return "Cyrix";
    case VENDOR_VIA:
      if (stash->br.zhaoxin) {
        return "Zhaoxin";
      } else {
        return "VIA";
      }
    case VENDOR_TRANSMETA:
      return "Transmeta";
    case VENDOR_UMC:
      return "UMC";
    case VENDOR_NEXGEN:
      return "NexGen";
    case VENDOR_RISE:
      return "Rise";
    case VENDOR_SIS:
      return "SiS";
    case VENDOR_NSC:
      return "NSC";
    case VENDOR_VORTEX:
      return "Vortex";
    case VENDOR_RDC:
      return "RDC";
    case VENDOR_HYGON:
      return "Hygon";
    case VENDOR_ZHAOXIN:
      return "Zhaoxin";
    case VENDOR_UNKNOWN:
    default:
      return NULL;
  }
}

#define ACT(...) (__VA_ARGS__)

typedef struct {
  cstring uarch;          // process-dependent name
  cstring family;         // process-neutral name:
                          //    sometimes independent (e.g. Core)
                          //    sometimes based on lead uarch (e.g. Nehalem)
  cstring phys;           // physical properties: die process, #pins, etc.
  boolean core_is_uarch;  // for some uarches, the core names are based on the
                          // uarch names, so the uarch name becomes redundant
} arch_t;

static void init_arch(arch_t* arch) {
  arch->uarch = NULL;
  arch->family = NULL;
  arch->phys = NULL;
  arch->core_is_uarch = FALSE;
}

static void decode_uarch_intel(unsigned int val, arch_t* arch,
                               const code_stash_t* stash) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  cstring* f = &arch->family;
  cstring* p = &arch->phys;
  boolean* ciu = &arch->core_is_uarch;

  // Intel calls "Whiskey Lake", "Amber Lake", and "Comet Lake" distinct
  // uarch's optimized from "Kaby Lake".  That just leads to confusion and long
  // uarch names with slashes.  Their families & models overlap, and just
  // differ based on brand (based on target market):
  //    (0,6),(8,14),9  = Kaby Lake      -or- Amber Lake-Y
  //    (0,6),(8,14),11 = Whiskey Lake-U -or- Amber Lake-Y
  //    (0,6),(8,14),12 = Whiskey Lake-U -or- Amber Lake-Y -or- Comet Lake-U
  // If the only way to distinguish two uarch's is by brand, I am skeptical
  // that they really are distinct uarch's!  This is analogous to the multitude
  // of core names in pre-Sandy Bridge days.  So I am treating those 3 as
  // distinct cores within the "Kaby Lake" uarch.  This reduces the number of
  // uarches in the Skylake-based era to:
  //
  //    [Skylake]         = lead uarch in {Skylake} family
  //       [Cascade Lake] = Skylake + DL Boost + spectre/meltdown fixes
  //    [Kaby Lake]       = Skylake, 14nm+ (includes Whiskey, Amber, Comet)
  //    [Coffee Lake]     = Kaby Lake, 14nm++, 1.5x CPUs/die
  //       [Palm Cove]    = Coffee Lake, 10nm, AVX-512
  //
  // That is a more manageable set.
  //

  START;
  F(0, 4, *f = "i486");  // *p depends on core
  FM(0, 5, 0, 0, *f = "P5", *p = ".8um");
  FM(0, 5, 0, 1, *f = "P5", *p = ".8um");
  FM(0, 5, 0, 2, *f = "P5");
  FM(0, 5, 0, 3, *f = "P5", *p = ".6um");
  FM(0, 5, 0, 4, *f = "P5 MMX");
  FM(0, 5, 0, 7, *f = "P5 MMX");
  FM(0, 5, 0, 8, *f = "P5 MMX", *p = ".25um");
  FM(0, 5, 0, 9, *f = "P5 MMX");
  FM(0, 6, 0, 0, *f = "P6 Pentium II");
  FM(0, 6, 0, 1, *f = "P6 Pentium II");  // *p depends on core
  FM(0, 6, 0, 2, *f = "P6 Pentium II");
  FM(0, 6, 0, 3, *f = "P6 Pentium II", *p = ".35um");
  FM(0, 6, 0, 4, *f = "P6 Pentium II");
  FM(0, 6, 0, 5, *f = "P6 Pentium II", *p = ".25um");
  FM(0, 6, 0, 6, *f = "P6 Pentium II", *p = "L2 cache");
  FM(0, 6, 0, 7, *f = "P6 Pentium III", *p = ".25um");
  FM(0, 6, 0, 8, *f = "P6 Pentium III", *p = ".18um");
  FM(0, 6, 0, 9, *f = "P6 Pentium M", *p = ".13um");
  FM(0, 6, 0, 10, *f = "P6 Pentium III", *p = ".18um");
  FM(0, 6, 0, 11, *f = "P6 Pentium III", *p = ".13um");
  FM(0, 6, 0, 13, *u = "Dothan", *f = "P6 Pentium M");  // *p depends on core
  FM(0, 6, 0, 14, *u = "Yonah", *f = "P6 Pentium M", *p = "65nm");
  FM(0, 6, 0, 15, *u = "Merom", *f = "Core", *p = "65nm");
  FM(0, 6, 1, 5, *u = "Dothan", *f = "P6 Pentium M", *p = "90nm");
  FM(0, 6, 1, 6, *u = "Merom", *f = "Core", *p = "65nm");
  FM(0, 6, 1, 7, *u = "Penryn", *f = "Core", *p = "45nm");
  FM(0, 6, 1, 10, *u = "Nehalem", *f = "Nehalem", *p = "45nm");
  FM(0, 6, 1, 12, *u = "Bonnell", *p = "45nm");
  FM(0, 6, 1, 13, *u = "Penryn", *f = "Core", *p = "45nm");
  FM(0, 6, 1, 14, *u = "Nehalem", *f = "Nehalem", *p = "45nm");
  FM(0, 6, 1, 15, *u = "Nehalem", *f = "Nehalem", *p = "45nm");
  FM(0, 6, 2, 5, *u = "Westmere", *f = "Nehalem", *p = "32nm");
  FM(0, 6, 2, 6, *u = "Bonnell", *p = "45nm");
  FM(0, 6, 2, 7, *u = "Saltwell", *p = "32nm");
  FM(0, 6, 2, 10, *u = "Sandy Bridge", *ciu = TRUE, *f = "Sandy Bridge",
     *p = "32nm");
  FM(0, 6, 2, 12, *u = "Westmere", *f = "Nehalem", *p = "32nm");
  FM(0, 6, 2, 13, *u = "Sandy Bridge", *ciu = TRUE, *f = "Sandy Bridge",
     *p = "32nm");
  FM(0, 6, 2, 14, *u = "Nehalem", *f = "Nehalem", *p = "45nm");
  FM(0, 6, 2, 15, *u = "Westmere", *f = "Nehalem", *p = "32nm");
  FM(0, 6, 3, 5, *u = "Saltwell", *p = "14nm");
  FM(0, 6, 3, 6, *u = "Saltwell", *p = "32nm");
  FM(0, 6, 3, 7, *u = "Silvermont", *p = "22nm");
  FM(0, 6, 3, 10, *u = "Ivy Bridge", *ciu = TRUE, *f = "Sandy Bridge",
     *p = "22nm");
  FM(0, 6, 3, 12, *u = "Haswell", *ciu = TRUE, *f = "Haswell", *p = "22nm");
  FM(0, 6, 3, 13, *u = "Broadwell", *ciu = TRUE, *f = "Haswell", *p = "14nm");
  FM(0, 6, 3, 14, *u = "Ivy Bridge", *ciu = TRUE, *f = "Sandy Bridge",
     *p = "22nm");
  FM(0, 6, 3, 15, *u = "Haswell", *ciu = TRUE, *f = "Haswell", *p = "22nm");
  FM(0, 6, 4, 5, *u = "Haswell", *ciu = TRUE, *f = "Haswell", *p = "22nm");
  FM(0, 6, 4, 6, *u = "Haswell", *ciu = TRUE, *f = "Haswell", *p = "22nm");
  FM(0, 6, 4, 7, *u = "Broadwell", *ciu = TRUE, *f = "Haswell", *p = "14nm");
  FM(0, 6, 4, 10, *u = "Silvermont",
     *p = "22nm");  // no docs, but /proc/cpuinfo seen in wild
  FM(0, 6, 4, 12, *u = "Airmont", *p = "14nm");
  FM(0, 6, 4, 13, *u = "Silvermont", *p = "22nm");
  FMS(0, 6, 4, 14, 8, *u = "Kaby Lake", *f = "Skylake", *p = "14nm+");
  FM(0, 6, 4, 14, *u = "Skylake", *ciu = TRUE, *f = "Skylake", *p = "14nm");
  FM(0, 6, 4, 15, *u = "Broadwell", *ciu = TRUE, *f = "Haswell", *p = "14nm");
  FMQ(0, 6, 5, 5, iM, *u = "Jintide Gen1",
      *ciu = TRUE);  // undocumented; only instlatx64 example
  FMS(0, 6, 5, 5, 6, *u = "Cascade Lake", *ciu = TRUE, *f = "Skylake",
      *p = "14nm++");  // no docs, but example from Greg Stewart
  FMS(0, 6, 5, 5, 7, *u = "Cascade Lake", *ciu = TRUE, *f = "Skylake",
      *p = "14nm++");
  FMS(0, 6, 5, 5, 10, *u = "Cooper Lake", *ciu = TRUE, *f = "Skylake",
      *p = "14nm++");
  FM(0, 6, 5, 5, *u = "Skylake", *ciu = TRUE, *f = "Skylake", *p = "14nm");
  FM(0, 6, 5, 6, *u = "Broadwell", *ciu = TRUE, *f = "Haswell", *p = "14nm");
  FM(0, 6, 5, 7, *u = "Knights Landing", *ciu = TRUE, *p = "14nm");
  FM(0, 6, 5, 10, *u = "Silvermont",
     *p = "22nm");  // no spec update; only MSR_CPUID_table* so far
  FM(0, 6, 5, 12, *u = "Goldmont",
     *p = "14nm");  // no spec update for Atom; only MSR_CPUID_table* so far
  FM(0, 6, 5, 13, *u = "Silvermont",
     *p = "22nm");  // no spec update; only MSR_CPUID_table* so far
  FMS(0, 6, 5, 14, 8, *u = "Kaby Lake", *f = "Skylake", *p = "14nm+");
  FM(0, 6, 5, 14, *u = "Skylake", *ciu = TRUE, *f = "Skylake", *p = "14nm");
  FM(0, 6, 5, 15, *u = "Goldmont", *p = "14nm");
  FM(0, 6, 6, 6, *u = "Palm Cove", *f = "Skylake",
     *p = "10nm");  // no spec update; only MSR_CPUID_table* so far
  FM(0, 6, 6, 7, *u = "Palm Cove", *f = "Skylake", *p = "10nm");  // DPTF*
  FM(0, 6, 6, 10, *u = "Sunny Cove", *f = "Sunny Cove", *p = "10nm+");
  FM(0, 6, 6, 12, *u = "Sunny Cove", *f = "Sunny Cove",
     *p = "10nm+");  // no spec update; only MSR_CPUID_table* so far; DPTF*
                     // claims this is Meteor Lake S => Redwood Cove
  FM(0, 6, 7, 5, *u = "Airmont",
     *p = "14nm");  // no spec update; whispers & rumors
  FM(0, 6, 7, 10, *u = "Goldmont Plus", *p = "14nm");
  FM(0, 6, 7, 13, *u = "Sunny Cove", *f = "Sunny Cove",
     *p = "10nm+");  // no spec update; only MSR_CPUID_table* so far
  FM(0, 6, 7, 14, *u = "Sunny Cove", *f = "Sunny Cove", *p = "10nm+");
  FM(0, 6, 8, 5, *u = "Knights Mill", *ciu = TRUE,
     *p = "14nm");  // no spec update; only MSR_CPUID_table* so far
  FM(0, 6, 8, 6, *u = "Tremont", *p = "10nm");   // LX*
  FM(0, 6, 8, 10, *u = "Tremont", *p = "10nm");  // no spec update; LX*
  FM(0, 6, 8, 12, *u = "Willow Cove", *f = "Sunny Cove",
     *p = "10nm++");  // no spec update; only MSR_CPUID_table* so far
  FM(0, 6, 8, 13, *u = "Willow Cove", *f = "Sunny Cove",
     *p = "10nm++");  // no spec update; only MSR_CPUID_table* so far
  FM(0, 6, 8, 14, *u = "Kaby Lake", *f = "Skylake", *p = "14nm+/14nm++");
  FM(0, 6, 8, 15, *u = "Sapphire Rapids", *f = "Sunny Cove",
     *p = "10nm+");                             // LX*
  FM(0, 6, 9, 6, *u = "Tremont", *p = "10nm");  // LX*
  FM(0, 6, 9, 7, *u = "Golden Cove", *p = "Intel 7");
  FM(0, 6, 9, 10, *u = "Golden Cove", *p = "Intel 7");  // Coreboot*
  FM(0, 6, 9, 12, *u = "Tremont", *p = "10nm");         // LX*
  FM(0, 6, 9, 13, *u = "Sunny Cove", *f = "Sunny Cove", *p = "10nm+");  // LX*
  FMS(0, 6, 9, 14, 9, *u = "Kaby Lake", *f = "Skylake", *p = "14nm+");
  FMS(0, 6, 9, 14, 10, *u = "Coffee Lake", *ciu = TRUE, *f = "Skylake",
      *p = "14nm++");
  FMS(0, 6, 9, 14, 11, *u = "Coffee Lake", *ciu = TRUE, *f = "Skylake",
      *p = "14nm++");
  FMS(0, 6, 9, 14, 12, *u = "Coffee Lake", *ciu = TRUE, *f = "Skylake",
      *p = "14nm++");
  FMS(0, 6, 9, 14, 13, *u = "Coffee Lake", *ciu = TRUE, *f = "Skylake",
      *p = "14nm++");
  FM(0, 6, 9, 14, *u = "Kaby Lake / Coffee Lake", *f = "Skylake",
     *p = "14nm+/14nm++");
  FM(0, 6, 9, 15, *u = "Sunny Cove", *f = "Sunny Cove",
     *p = "10nm+");  // undocumented, but (engr?) sample via instlatx64 from
                     // Komachi_ENSAKA
  FM(0, 6, 10, 5, *u = "Kaby Lake", *f = "Skylake", *p = "14nm+++");  // LX*
  FM(0, 6, 10, 6, *u = "Kaby Lake", *f = "Skylake",
     *p = "14nm+++");  // no spec update; only instlatx64 example
  FM(0, 6, 10, 7, *u = "Cypress Cove", *f = "Sunny Cove",
     *p = "14nm+++");  // LX*
  FM(0, 6, 10, 8, *u = "Cypress Cove", *f = "Sunny Cove",
     *p = "14nm+++");  // undocumented, but (engr?) sample via instlatx64 from
                       // Komachi_ENSAKA
  FM(0, 6, 10, 10, *u = "Redwood Cove", *f = "Golden Cove",
     *p = "Intel 4");  // DPTF*; undocumented, but (engr?) sample via instlatx64
                       // from Komachi_ENSAKA
  FM(0, 6, 10, 11, *u = "Redwood Cove", *f = "Golden Cove",
     *p = "Intel 4");  // DPTF*
  FM(0, 6, 10, 12, *u = "Redwood Cove", *f = "Golden Cove",
     *p = "Intel 4");  // undocumented, but (engr?) sample via instlatx64 from
                       // Komachi_ENSAKA
  FM(0, 6, 10, 13, *u = "Granite Rapids", *f = "Golden Cove",
     *p = "Intel 4");  // undocumented, but (engr?) sample via instlatx64 from
                       // Komachi_ENSAKA
  FM(0, 6, 10, 15, *u = "Sierra Forest");  // undocumented, but (engr?) sample
                                           // via instlatx64 from Komachi_ENSAKA
  FM(0, 6, 11, 7, *u = "Raptor Cove", *f = "Golden Cove",
     *p = "Intel 7");  // LX*, DPTF*
  FM(0, 6, 11, 10, *u = "Raptor Cove", *f = "Golden Cove",
     *p = "Intel 7");                                    // DPTF*
  FM(0, 6, 11, 14, *u = "Golden Cove", *p = "Intel 7");  // Coreboot*
  F(0, 7, *u = "Itanium");
  FM(0, 11, 0, 0, *u = "Knights Ferry", *ciu = TRUE, *f = "K1OM",
     *p = "45nm");  // found only on en.wikichip.org
  FM(0, 11, 0, 1, *u = "Knights Corner", *ciu = TRUE, *f = "K1OM", *p = "22nm");
  FM(0, 15, 0, 0, *u = "Willamette", *f = "Netburst", *p = ".18um");
  FM(0, 15, 0, 1, *u = "Willamette", *f = "Netburst", *p = ".18um");
  FM(0, 15, 0, 2, *u = "Northwood", *f = "Netburst", *p = ".13um");
  FM(0, 15, 0, 3, *u = "Prescott", *f = "Netburst", *p = "90nm");
  FM(0, 15, 0, 4, *u = "Prescott", *f = "Netburst", *p = "90nm");
  FM(0, 15, 0, 6, *u = "Cedar Mill", *f = "Netburst", *p = "65nm");
  F(0, 15, *f = "Netburst");
  FM(1, 15, 0, 0, *u = "Itanium2", *p = ".18um");
  FM(1, 15, 0, 1, *u = "Itanium2", *p = ".13um");
  FM(1, 15, 0, 2, *u = "Itanium2", *p = ".13um");
  F(1, 15, *u = "Itanium2");
  F(2, 0, *u = "Itanium2", *p = "90nm");
  F(2, 1, *u = "Itanium2");
  DEFAULT((void)NULL);
}

static void decode_uarch_amd(unsigned int val, arch_t* arch) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  cstring* p = &arch->phys;

  START;
  FM(0, 4, 0, 3, *u = "Am486");
  FM(0, 4, 0, 7, *u = "Am486");
  FM(0, 4, 0, 8, *u = "Am486");
  FM(0, 4, 0, 9, *u = "Am486");
  F(0, 4, *u = "Am5x86");
  FM(0, 5, 0, 6, *u = "K6", *p = ".30um");
  FM(0, 5, 0, 7, *u = "K6", *p = ".25um");   // *p from sandpile.org
  FM(0, 5, 0, 13, *u = "K6", *p = ".18um");  // *p from sandpile.org
  F(0, 5, *u = "K6");
  FM(0, 6, 0, 1, *u = "K7", *p = ".25um");
  FM(0, 6, 0, 2, *u = "K7", *p = ".18um");
  F(0, 6, *u = "K7");
  FMS(0, 15, 0, 4, 8, *u = "K8", *p = "754-pin, .13um");
  FM(0, 15, 0, 4, *u = "K8", *p = "940-pin, .13um");
  FM(0, 15, 0, 5, *u = "K8", *p = "940-pin, .13um");
  FM(0, 15, 0, 7, *u = "K8", *p = "939-pin, .13um");
  FM(0, 15, 0, 8, *u = "K8", *p = "754-pin, .13um");
  FM(0, 15, 0, 11, *u = "K8", *p = "939-pin, .13um");
  FM(0, 15, 0, 12, *u = "K8", *p = "754-pin, .13um");
  FM(0, 15, 0, 14, *u = "K8", *p = "754-pin, .13um");
  FM(0, 15, 0, 15, *u = "K8", *p = "939-pin, .13um");
  FM(0, 15, 1, 4, *u = "K8", *p = "754-pin, 90nm");
  FM(0, 15, 1, 5, *u = "K8", *p = "940-pin, 90nm");
  FM(0, 15, 1, 7, *u = "K8", *p = "939-pin, 90nm");
  FM(0, 15, 1, 8, *u = "K8", *p = "754-pin, 90nm");
  FM(0, 15, 1, 11, *u = "K8", *p = "939-pin, 90nm");
  FM(0, 15, 1, 12, *u = "K8", *p = "754-pin, 90nm");
  FM(0, 15, 1, 15, *u = "K8", *p = "939-pin, 90nm");
  FM(0, 15, 2, 1, *u = "K8", *p = "940-pin, 90nm");
  FM(0, 15, 2, 3, *u = "K8", *p = "939-pin, 90nm");
  FM(0, 15, 2, 4, *u = "K8", *p = "754-pin, 90nm");
  FM(0, 15, 2, 5, *u = "K8", *p = "940-pin, 90nm");
  FM(0, 15, 2, 7, *u = "K8", *p = "939-pin, 90nm");
  FM(0, 15, 2, 11, *u = "K8", *p = "939-pin, 90nm");
  FM(0, 15, 2, 12, *u = "K8", *p = "754-pin, 90nm");
  FM(0, 15, 2, 15, *u = "K8", *p = "939-pin, 90nm");
  FM(0, 15, 4, 1, *u = "K8", *p = "90nm");
  FM(0, 15, 4, 3, *u = "K8", *p = "90nm");
  FM(0, 15, 4, 8, *u = "K8", *p = "90nm");
  FM(0, 15, 4, 11, *u = "K8", *p = "90nm");
  FM(0, 15, 4, 12, *u = "K8", *p = "90nm");
  FM(0, 15, 4, 15, *u = "K8", *p = "90nm");
  FM(0, 15, 5, 13, *u = "K8", *p = "90nm");
  FM(0, 15, 5, 15, *u = "K8", *p = "90nm");
  FM(0, 15, 6, 8, *u = "K8", *p = "65nm");
  FM(0, 15, 6, 11, *u = "K8", *p = "65nm");
  FM(0, 15, 6, 12, *u = "K8", *p = "65nm");
  FM(0, 15, 6, 15, *u = "K8", *p = "65nm");
  FM(0, 15, 7, 12, *u = "K8", *p = "65nm");
  FM(0, 15, 7, 15, *u = "K8", *p = "65nm");
  FM(0, 15, 12, 1, *u = "K8", *p = "90nm");
  FM(1, 15, 0, 0, *u = "K10", *p = "65nm");  // sandpile.org
  FM(1, 15, 0, 2, *u = "K10", *p = "65nm");
  FM(1, 15, 0, 4, *u = "K10", *p = "45nm");
  FM(1, 15, 0, 5, *u = "K10", *p = "45nm");
  FM(1, 15, 0, 6, *u = "K10", *p = "45nm");
  FM(1, 15, 0, 8, *u = "K10", *p = "45nm");
  FM(1, 15, 0, 9, *u = "K10", *p = "45nm");
  FM(1, 15, 0, 10, *u = "K10", *p = "45nm");
  F(2, 15, *u = "Puma 2008", *p = "65nm");
  F(3, 15, *u = "K10", *p = "32nm");
  F(5, 15, *u = "Bobcat", *p = "40nm");
  FM(6, 15, 0, 0, *u = "Bulldozer", *p = "32nm");  // instlatx64 engr sample
  FM(6, 15, 0, 1, *u = "Bulldozer", *p = "32nm");
  FM(6, 15, 0, 2, *u = "Piledriver", *p = "32nm");
  FM(6, 15, 1, 0, *u = "Piledriver", *p = "32nm");
  FM(6, 15, 1, 3, *u = "Piledriver", *p = "32nm");
  FM(6, 15, 3, 0, *u = "Steamroller", *p = "28nm");
  FM(6, 15, 3, 8, *u = "Steamroller", *p = "28nm");
  FM(6, 15, 4, 0, *u = "Steamroller",
     *p = "28nm");  // Software Optimization Guide (15h) says it has the same
                    // inst latencies as (6,15),(3,x).
  FM(6, 15, 6, 0, *u = "Excavator",
     *p = "28nm");  // undocumented, but instlatx64 samples
  FM(6, 15, 6, 5, *u = "Excavator",
     *p = "28nm");  // undocumented, but sample from Alexandros Couloumbis
  FM(6, 15, 7, 0, *u = "Excavator", *p = "28nm");
  FM(7, 15, 0, 0, *u = "Jaguar", *p = "28nm");
  FM(7, 15, 2, 6, *u = "Cato",
     *p = "28nm");  // only instlatx64 example; engr sample?
  FM(7, 15, 3, 0, *u = "Puma 2014", *p = "28nm");
  FM(8, 15, 0, 0, *u = "Zen", *p = "14nm");  // instlatx64 engr sample
  FM(8, 15, 0, 1, *u = "Zen", *p = "14nm");
  FM(8, 15, 0, 8, *u = "Zen+", *p = "12nm");
  FM(8, 15, 1, 1, *u = "Zen",
     *p = "14nm");  // found only on en.wikichip.org & instlatx64 examples
  FM(8, 15, 1, 8, *u = "Zen+", *p = "12nm");
  FM(8, 15, 2, 0, *u = "Zen", *p = "14nm");
  FM(8, 15, 3, 1, *u = "Zen 2", *p = "7nm");  // found only on en.wikichip.org
  FM(8, 15, 4, 7, *u = "Zen 2",
     *p = "7nm");  // only instlatx64 example; engr sample?
  FM(8, 15, 6, 0, *u = "Zen 2", *p = "7nm");
  FM(8, 15, 6, 8, *u = "Zen 2",
     *p = "7nm");  // undocumented, but instlatx64 samples
  FM(8, 15, 7, 1, *u = "Zen 2",
     *p = "7nm");  // undocumented, but samples from Steven Noonan
  FM(8, 15, 9, 0, *u = "Zen 2",
     *p =
         "7nm");  // undocumented, but sample via instlatx64 from @patrickschur_
  FM(8, 15, 9, 8, *u = "Zen 2",
     *p = "7nm");  // undocumented, but sample via instlatx64 from @zimogorets
  FM(8, 15, 10, 0, *u = "Zen 2",
     *p = "7nm");  // undocumented, but sample via instlatx64 from @ExecuFix
  FM(10, 15, 0, 1, *u = "Zen 3", *p = "7nm");
  FM(10, 15, 0, 8, *u = "Zen 3",
     *p = "7nm");  // undocumented, but sample via instlatx64 from @ExecuFix
  FM(10, 15, 1, 0, *u = "Zen 4",
     *p = "5nm");  // undocumented, but sample via instlatx64 from @ExecuFix
  FM(10, 15, 1, 8, *u = "Zen 4",
     *p =
         "5nm");  // undocumented, but sample via instlatx64 from @patrickschur_
  FM(10, 15, 2, 1, *u = "Zen 3", *p = "7nm");
  FM(10, 15, 3, 0, *u = "Zen 3",
     *p =
         "7nm");  // undocumented, but sample via instlatx64 from @patrickschur_
  FM(10, 15, 4, 0, *u = "Zen 3",
     *p =
         "7nm");  // undocumented, but sample via instlatx64 from @patrickschur_
  FM(10, 15, 5, 0, *u = "Zen 3",
     *p = "7nm");  // undocumented, but instlatx64 samples
  FM(10, 15, 5, 1, *u = "Zen 3", *p = "7nm");
  FM(10, 15, 6, 0, *u = "Zen 4",
     *p =
         "5nm");  // undocumented, but sample via instlatx64 from @patrickschur_
  FM(10, 15, 7, 0, *u = "Zen 4",
     *p =
         "5nm");  // undocumented, but sample via instlatx64 from @patrickschur_
  FM(10, 15, 10, 0, *u = "Zen 4c",
     *p = "5nm");  // undocumented, but sample via instlatx64 from @ExecuFix; 4c
                   // from 2021-11-8 roadmap from Lisa Su
  DEFAULT((void)NULL);
}

static void decode_uarch_cyrix(unsigned int val, arch_t* arch) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  boolean* ciu = &arch->core_is_uarch;

  START;
  F(0, 5, *u = "M1", *ciu = TRUE);
  F(0, 6, *u = "M2", *ciu = TRUE);
  DEFAULT((void)NULL);
}

static void decode_uarch_via(unsigned int val, arch_t* arch,
                             const code_stash_t* stash) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  boolean* ciu = &arch->core_is_uarch;
  cstring* p = &arch->phys;

  START;
  F(0, 5, *u = "WinChip", *ciu = TRUE);
  FM(0, 6, 0, 6, *u = "C3", *ciu = TRUE, *p = ".18um");
  FM(0, 6, 0, 7, *u = "C3", *ciu = TRUE);  // *p depends on core
  FM(0, 6, 0, 8, *u = "C3", *ciu = TRUE, *p = ".13um");
  FM(0, 6, 0, 9, *u = "C3", *ciu = TRUE, *p = ".13um");
  FM(0, 6, 0, 10, *u = "C7", *p = "90nm");
  FM(0, 6, 0, 13, *u = "C7", *p = "90nm");
  FMSQ(0, 6, 0, 15, 14, vZ, *u = "ZhangJiang", *p = "28nm");
  FM(0, 6, 0, 15, *u = "C7");  // *p depends on core
  FM(0, 6, 4, 7, *u = "CNS", *p = "16nm");
  FM(0, 7, 0, 11, *u = "ZhangJiang", *p = "28nm");
  DEFAULT((void)NULL);
}

static void decode_uarch_umc(unsigned int val, arch_t* arch) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  boolean* ciu = &arch->core_is_uarch;

  START;
  F(0, 4, *u = "486 U5", *ciu = TRUE);
  DEFAULT((void)NULL);
}

static void decode_uarch_nexgen(unsigned int val, arch_t* arch) {
  init_arch(arch);

  cstring* u = &arch->uarch;

  START;
  F(0, 5, *u = "Nx586");
  DEFAULT((void)NULL);
}

static void decode_uarch_rise(unsigned int val, arch_t* arch) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  boolean* ciu = &arch->core_is_uarch;

  START;
  F(0, 5, *u = "mP6", *ciu = TRUE);
  DEFAULT((void)NULL);
}

static void decode_uarch_transmeta(unsigned int val, arch_t* arch) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  boolean* ciu = &arch->core_is_uarch;

  START;
  F(0, 5, *u = "Crusoe", *ciu = TRUE);
  F(0, 15, *u = "Efficeon", *ciu = TRUE);
  DEFAULT((void)NULL);
}

static void decode_uarch_sis(unsigned int val, arch_t* arch) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  boolean* ciu = &arch->core_is_uarch;

  START;
  F(0, 5, *u = "mP6", *ciu = TRUE);
  DEFAULT((void)NULL);
}

static void decode_uarch_hygon(unsigned int val, arch_t* arch) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  cstring* p = &arch->phys;

  START;
  FM(9, 15, 0, 0, *u = "Moksha", *p = "14nm");
  DEFAULT((void)NULL);
}

static void decode_uarch_zhaoxin(unsigned int val, arch_t* arch) {
  init_arch(arch);

  cstring* u = &arch->uarch;
  boolean* ciu = &arch->core_is_uarch;
  cstring* p = &arch->phys;

  START;
  FM(0, 7, 1, 11, *u = "WuDaoKou", *ciu = TRUE, *p = "28nm");
  FM(0, 7, 3, 11, *u = "LuJiaZui", *ciu = TRUE, *p = "16nm");
  DEFAULT((void)NULL);
}

#undef ACT

static void decode_uarch(unsigned int val, vendor_t vendor,
                         const code_stash_t* stash, arch_t* arch) {
  init_arch(arch);

  switch (vendor) {
    case VENDOR_INTEL:
      decode_uarch_intel(val, arch, stash);
      break;
    case VENDOR_AMD:
      decode_uarch_amd(val, arch);
      break;
    case VENDOR_CYRIX:
      decode_uarch_cyrix(val, arch);
      break;
    case VENDOR_VIA:
      decode_uarch_via(val, arch, stash);
      break;
    case VENDOR_TRANSMETA:
      decode_uarch_transmeta(val, arch);
      break;
    case VENDOR_UMC:
      decode_uarch_umc(val, arch);
      break;
    case VENDOR_NEXGEN:
      decode_uarch_nexgen(val, arch);
      break;
    case VENDOR_RISE:
      decode_uarch_rise(val, arch);
      break;
    case VENDOR_SIS:
      decode_uarch_sis(val, arch);
      break;
    case VENDOR_HYGON:
      decode_uarch_hygon(val, arch);
      break;
    case VENDOR_ZHAOXIN:
      decode_uarch_zhaoxin(val, arch);
      break;
    case VENDOR_NSC:
    case VENDOR_VORTEX:
    case VENDOR_RDC:
    case VENDOR_UNKNOWN:
      break;
  }
}

static void print_uarch(const code_stash_t* stash) {
  arch_t arch;
  decode_uarch(stash->val_1_eax, stash->vendor, stash, &arch);
  if (arch.uarch != NULL || arch.family != NULL || arch.phys != NULL) {
    ccstring vendor = decode_vendor(stash->vendor, stash);
    printf("   (uarch synth) =");
    if (vendor != NULL) {
      printf(" %s", vendor);
    }
    if (arch.uarch != NULL) {
      printf(" %s", arch.uarch);
    }
    if (arch.family != NULL) {
      printf(" {%s}", arch.family);
    }
    if (arch.phys != NULL) {
      printf(", %s", arch.phys);
    }
    printf("\n");
  }
}

static cstring append_uarch(ccstring synth, unsigned int val, vendor_t vendor,
                            const code_stash_t* stash) {
  if (synth != NULL) {
    arch_t arch;
    decode_uarch(val, vendor, stash, &arch);
    if ((arch.uarch != NULL && !arch.core_is_uarch) || arch.family != NULL ||
        arch.phys != NULL) {
      static char buffer[1024];
      char* ptr = buffer;

      ptr += sprintf(ptr, "%s", synth);

      if (arch.uarch != NULL && !arch.core_is_uarch) {
        ptr += sprintf(ptr, " [%s]", arch.uarch);
      }
      if (arch.family != NULL) {
        ptr += sprintf(ptr, " {%s}", arch.family);
      }
      if (arch.phys != NULL) {
        ptr += sprintf(ptr, ", %s", arch.phys);
      }
      return buffer;
    }
  }

  return synth;
}

static void debug_queries(const code_stash_t* stash) {
#define DEBUGQ(q) printf("%s = %s\n", #q, (q) ? "TRUE" : "FALSE")
#define DEBUGF(f) printf("%s = %s\n", #f, f(stash) ? "TRUE" : "FALSE")

  DEBUGQ(is_intel);
  DEBUGQ(is_amd);
  DEBUGQ(is_transmeta);
  DEBUGQ(is_mobile);
  DEBUGQ(MC);
  DEBUGQ(Mc);
  DEBUGQ(MP);
  DEBUGQ(sM);
  DEBUGQ(sX);
  DEBUGQ(dC);
  DEBUGQ(da);
  DEBUGQ(MM);
  DEBUGQ(dd);
  DEBUGQ(dP);
  DEBUGQ(Xc);
  DEBUGQ(dc);
  DEBUGQ(dG);

  DEBUGQ(xD);
  DEBUGQ(mD);
  DEBUGQ(cD);
  DEBUGQ(xK);
  DEBUGQ(pK);
  DEBUGQ(sI);
  DEBUGQ(sP);
  DEBUGQ(dL);
  DEBUGQ(QW);
  DEBUGQ(DG);
  DEBUGQ(Qc);
  DEBUGQ(XE);
  DEBUGQ(sQ);
  DEBUGQ(s7);
  DEBUGQ(de);
  DEBUGQ(Me);
  DEBUGQ(Qe);
  DEBUGQ(se);

  DEBUGQ(dp);
  DEBUGQ(dX);
  DEBUGQ(dF);
  DEBUGQ(df);
  DEBUGQ(dD);
  DEBUGQ(dS);
  DEBUGQ(dR);
  DEBUGQ(sO);
  DEBUGQ(sA);
  DEBUGQ(sD);
  DEBUGQ(sE);
  DEBUGQ(dD);
  DEBUGQ(dA);
  DEBUGQ(dS);
  DEBUGQ(ML);
  DEBUGQ(MX);
  DEBUGQ(MD);
  DEBUGQ(MA);
  DEBUGQ(MS);
  DEBUGQ(Mp);
  DEBUGQ(Ms);
  DEBUGQ(MG);
  DEBUGQ(MT);
  DEBUGQ(Mn);
  DEBUGQ(MN);
  DEBUGQ(Sa);

  DEBUGF(is_amd_egypt_athens_8xx);
  DEBUGQ(EO);
  DEBUGQ(DO);
  DEBUGQ(SO);
  DEBUGQ(DA);
  DEBUGQ(TA);
  DEBUGQ(QA);
  DEBUGQ(Dp);
  DEBUGQ(Tp);
  DEBUGQ(Qp);
  DEBUGQ(Sp);
  DEBUGQ(DS);
  DEBUGQ(s8);
  DEBUGQ(dt);
  DEBUGQ(dm);
  DEBUGQ(dr);
  DEBUGQ(Mt);

  DEBUGQ(t2);
  DEBUGQ(t4);
  DEBUGQ(t5);
  DEBUGQ(t6);
  DEBUGQ(t8);

#undef DEBUGQ
#undef DEBUGF
}

#define ACT(str) (result = (str))

static cstring decode_synth_intel(unsigned int val, /* val_1_eax */
                                  const code_stash_t* stash) {
  cstring result = NULL;

  START;
  FM(0, 4, 0, 0, "Intel i80486DX-25/33, .18um");  // process from sandpile.org
  FM(0, 4, 0, 1, "Intel i80486DX-50, .18um");     // process from sandpile.org
  FM(0, 4, 0, 2, "Intel i80486SX, .18um");        // process from sandpile.org
  FM(0, 4, 0, 3, "Intel i80486DX/2");
  FM(0, 4, 0, 4, "Intel i80486SL, .8um");
  FM(0, 4, 0, 5, "Intel i80486SX/2, .8um");
  FM(0, 4, 0, 7, "Intel i80486DX/2-WB, .8um");
  FM(0, 4, 0, 8, "Intel i80486DX/4, .6um");
  FM(0, 4, 0, 9, "Intel i80486DX/4-WB, .6um");
  F(0, 4, "Intel i80486 (unknown model)");
  FM(0, 5, 0, 0, "Intel Pentium 60/66 A-step");  // no docs
  // Intel docs (243326).
  TFM(1, 0, 5, 0, 1, "Intel Pentium 60/66 OverDrive for P5");
  FMS(0, 5, 0, 1, 3, "Intel Pentium 60/66 (B1)");
  FMS(0, 5, 0, 1, 5, "Intel Pentium 60/66 (C1)");
  FMS(0, 5, 0, 1, 7, "Intel Pentium 60/66 (D1)");
  FM(0, 5, 0, 1, "Intel Pentium 60/66");
  // Intel docs (242480).
  TFM(1, 0, 5, 0, 2, "Intel Pentium 75 - 200 OverDrive for P54C");
  FMS(0, 5, 0, 2, 1, "Intel Pentium P54C 75 - 200 (B1)");
  FMS(0, 5, 0, 2, 2, "Intel Pentium P54C 75 - 200 (B3)");
  FMS(0, 5, 0, 2, 4, "Intel Pentium P54C 75 - 200 (B5)");
  FMS(0, 5, 0, 2, 5, "Intel Pentium P54C 75 - 200 (C2/mA1)");
  FMS(0, 5, 0, 2, 6, "Intel Pentium P54C 75 - 200 (E0)");
  FMS(0, 5, 0, 2, 11, "Intel Pentium P54C 75 - 200 (cB1)");
  FMS(0, 5, 0, 2, 12, "Intel Pentium P54C 75 - 200 (cC0)");
  FM(0, 5, 0, 2, "Intel Pentium P54C 75 - 200");
  TFM(1, 0, 5, 0, 3, "Intel Pentium OverDrive for i486 (P24T)");  // no docs
  // Intel docs (242480).
  TFM(1, 0, 5, 0, 4, "Intel Pentium OverDrive for P54C");
  FMS(0, 5, 0, 4, 3, "Intel Pentium MMX P55C (B1)");
  FMS(0, 5, 0, 4, 4, "Intel Pentium MMX P55C (A3)");
  FM(0, 5, 0, 4, "Intel Pentium MMX P55C");
  // Intel docs (242480).
  FMS(0, 5, 0, 7, 0, "Intel Pentium MMX P54C 75 - 200 (A4)");
  FM(0, 5, 0, 7, "Intel Pentium MMX P54C 75 - 200");
  // Intel docs (242480).
  FMS(0, 5, 0, 8, 1, "Intel Pentium MMX P55C (Tillamook A0)");
  FMS(0, 5, 0, 8, 2, "Intel Pentium MMX P55C (Tillamook B2)");
  FM(0, 5, 0, 8, "Intel Pentium MMX P55C (Tillamook)");
  // Intel docs (329676) provides stepping names, but no numbers.
  // However, A0 is the only name.
  FM(0, 5, 0, 9, "Intel Quark X1000 / D1000 / D2000 / C1000 (Lakemont)");
  F(0, 5, "Intel Pentium (unknown model)");
  FM(0, 6, 0, 0, "Intel Pentium Pro A-step");
  // Intel docs (242689).
  FMS(0, 6, 0, 1, 1, "Intel Pentium Pro (B0)");
  FMS(0, 6, 0, 1, 2, "Intel Pentium Pro (C0)");
  FMS(0, 6, 0, 1, 6, "Intel Pentium Pro (sA0)");
  FMS(0, 6, 0, 1, 7, "Intel Pentium Pro (sA1), .35um");
  FMS(0, 6, 0, 1, 9, "Intel Pentium Pro (sB1), .35um");
  FM(0, 6, 0, 1, "Intel Pentium Pro");
  // Intel docs (243337)
  TFM(1, 0, 6, 0, 3, "Intel Pentium II OverDrive");
  FMS(0, 6, 0, 3, 3, "Intel Pentium II (Klamath C0)");
  FMS(0, 6, 0, 3, 4, "Intel Pentium II (Klamath C1)");
  FM(0, 6, 0, 3, "Intel Pentium II (Klamath)");
  FM(0, 6, 0, 4, "Intel Pentium P55CT OverDrive (Deschutes)");
  // Intel docs (243337, 243748, 243776, 243887).
  FMSQ(0, 6, 0, 5, 0, xD, "Intel Pentium II Xeon (Deschutes A0)");
  FMSQ(0, 6, 0, 5, 0, mD, "Intel Mobile Pentium II (Deschutes A0)");
  FMSQ(0, 6, 0, 5, 0, cD, "Intel Celeron (Deschutes A0)");
  FMS(0, 6, 0, 5, 0, "Intel Pentium II (unknown type) (Deschutes A0)");
  FMSQ(0, 6, 0, 5, 1, xD, "Intel Pentium II Xeon (Deschutes A1)");
  FMSQ(0, 6, 0, 5, 1, cD, "Intel Celeron (Deschutes A1)");
  FMS(0, 6, 0, 5, 1, "Intel Pentium II (unknown type) (Deschutes A1)");
  FMSQ(0, 6, 0, 5, 2, xD, "Intel Pentium II Xeon (Deschutes B0)");
  FMSQ(0, 6, 0, 5, 2, mD, "Intel Mobile Pentium II (Deschutes B0)");
  FMSQ(0, 6, 0, 5, 2, cD, "Intel Celeron (Deschutes B0)");
  FMS(0, 6, 0, 5, 2, "Intel Pentium II (unknown type) (Deschutes B0)");
  FMSQ(0, 6, 0, 5, 3, xD, "Intel Pentium II Xeon (Deschutes B1)");
  FMSQ(0, 6, 0, 5, 3, cD, "Intel Celeron (Deschutes B1)");
  FMS(0, 6, 0, 5, 3, "Intel Pentium II (unknown type) (Deschutes B1)");
  FMQ(0, 6, 0, 5, xD, "Intel Pentium II Xeon (Deschutes)");
  FMQ(0, 6, 0, 5, mD, "Intel Mobile Pentium II (Deschutes)");
  FMQ(0, 6, 0, 5, cD, "Intel Celeron (Deschutes)");
  FM(0, 6, 0, 5, "Intel Pentium II (unknown type) (Deschutes)");
  // Intel docs (243748, 243887, 244444).
  FMSQ(0, 6, 0, 6, 0, dP, "Intel Pentium II (Mendocino A0)");
  FMSQ(0, 6, 0, 6, 0, dC, "Intel Celeron (Mendocino A0)");
  FMS(0, 6, 0, 6, 0, "Intel Pentium II (unknown type) (Mendocino A0)");
  FMSQ(0, 6, 0, 6, 5, dC, "Intel Celeron (Mendocino B0)");
  FMSQ(0, 6, 0, 6, 5, dP, "Intel Pentium II (Mendocino B0)");
  FMS(0, 6, 0, 6, 5, "Intel Pentium II (unknown type) (Mendocino B0)");
  FMS(0, 6, 0, 6, 10, "Intel Mobile Pentium II (Mendocino A0)");
  FM(0, 6, 0, 6, "Intel Pentium II (Mendocino)");
  // Intel docs (244453, 244460).
  FMSQ(0, 6, 0, 7, 2, pK, "Intel Pentium III (Katmai B0)");
  FMSQ(0, 6, 0, 7, 2, xK, "Intel Pentium III Xeon (Katmai B0)");
  FMS(0, 6, 0, 7, 2, "Intel Pentium III (unknown type) (Katmai B0)");
  FMSQ(0, 6, 0, 7, 3, pK, "Intel Pentium III (Katmai C0)");
  FMSQ(0, 6, 0, 7, 3, xK, "Intel Pentium III Xeon (Katmai C0)");
  FMS(0, 6, 0, 7, 3, "Intel Pentium III (unknown type) (Katmai C0)");
  FMQ(0, 6, 0, 7, pK, "Intel Pentium III (Katmai)");
  FMQ(0, 6, 0, 7, xK, "Intel Pentium III Xeon (Katmai)");
  FM(0, 6, 0, 7, "Intel Pentium III (unknown type) (Katmai)");
  // Intel docs (243748, 244453, 244460, 245306, 245421).
  FMSQ(0, 6, 0, 8, 1, sX, "Intel Pentium III Xeon (Coppermine A2)");
  FMSQ(0, 6, 0, 8, 1, MC, "Intel Mobile Celeron (Coppermine A2)");
  FMSQ(0, 6, 0, 8, 1, dC, "Intel Celeron (Coppermine A2)");
  FMSQ(0, 6, 0, 8, 1, MP, "Intel Mobile Pentium III (Coppermine A2)");
  FMSQ(0, 6, 0, 8, 1, dP, "Intel Pentium III (Coppermine A2)");
  FMS(0, 6, 0, 8, 1, "Intel Pentium III (unknown type) (Coppermine A2)");
  FMSQ(0, 6, 0, 8, 3, sX, "Intel Pentium III Xeon (Coppermine B0)");
  FMSQ(0, 6, 0, 8, 3, MC, "Intel Mobile Celeron (Coppermine B0)");
  FMSQ(0, 6, 0, 8, 3, dC, "Intel Celeron (Coppermine B0)");
  FMSQ(0, 6, 0, 8, 3, MP, "Intel Mobile Pentium III (Coppermine B0)");
  FMSQ(0, 6, 0, 8, 3, dP, "Intel Pentium III (Coppermine B0)");
  FMS(0, 6, 0, 8, 3, "Intel Pentium III (unknown type) (Coppermine B0)");
  FMSQ(0, 6, 0, 8, 6, sX, "Intel Pentium III Xeon (Coppermine C0)");
  FMSQ(0, 6, 0, 8, 6, MC, "Intel Mobile Celeron (Coppermine C0)");
  FMSQ(0, 6, 0, 8, 6, dC, "Intel Celeron (Coppermine C0)");
  FMSQ(0, 6, 0, 8, 6, MP, "Intel Mobile Pentium III (Coppermine C0)");
  FMSQ(0, 6, 0, 8, 6, dP, "Intel Pentium III (Coppermine C0)");
  FMS(0, 6, 0, 8, 6, "Intel Pentium III (unknown type) (Coppermine C0)");
  FMSQ(0, 6, 0, 8, 10, sX, "Intel Pentium III Xeon (Coppermine D0)");
  FMSQ(0, 6, 0, 8, 10, MC, "Intel Mobile Celeron (Coppermine D0)");
  FMSQ(0, 6, 0, 8, 10, dC, "Intel Celeron (Coppermine D0)");
  FMSQ(0, 6, 0, 8, 10, MP, "Intel Mobile Pentium III (Coppermine D0)");
  FMSQ(0, 6, 0, 8, 10, dP, "Intel Pentium III (Coppermine D0)");
  FMS(0, 6, 0, 8, 10, "Intel Pentium III (unknown type) (Coppermine D0)");
  FMQ(0, 6, 0, 8, sX, "Intel Pentium III Xeon (Coppermine)");
  FMQ(0, 6, 0, 8, MC, "Intel Mobile Celeron (Coppermine)");
  FMQ(0, 6, 0, 8, dC, "Intel Celeron (Coppermine)");
  FMQ(0, 6, 0, 8, MP, "Intel Mobile Pentium III (Coppermine)");
  FMQ(0, 6, 0, 8, dP, "Intel Pentium III (Coppermine)");
  FM(0, 6, 0, 8, "Intel Pentium III (unknown type) (Coppermine)");
  // Intel docs (252665, 300303).
  FMSQ(0, 6, 0, 9, 5, dC, "Intel Celeron M (Banias B1)");
  FMSQ(0, 6, 0, 9, 5, dP, "Intel Pentium M (Banias B1)");
  FMS(0, 6, 0, 9, 5, "Intel Pentium M (unknown type) (Banias B1)");
  FMQ(0, 6, 0, 9, dC, "Intel Celeron M (Banias)");
  FMQ(0, 6, 0, 9, dP, "Intel Pentium M (Banias)");
  FM(0, 6, 0, 9, "Intel Pentium M (unknown type) (Banias)");
  // Intel docs (244460).
  FMS(0, 6, 0, 10, 0, "Intel Pentium III Xeon (Cascades A0)");
  FMS(0, 6, 0, 10, 1, "Intel Pentium III Xeon (Cascades A1)");
  FMS(0, 6, 0, 10, 4, "Intel Pentium III Xeon (Cascades B0)");
  FM(0, 6, 0, 10, "Intel Pentium III Xeon (Cascades)");
  // Intel docs (243748, 244453, 245306, 245421).
  FMSQ(0, 6, 0, 11, 1, dC, "Intel Celeron (Tualatin A1)");
  FMSQ(0, 6, 0, 11, 1, MC, "Intel Mobile Celeron (Tualatin A1)");
  FMSQ(0, 6, 0, 11, 1, dP, "Intel Pentium III (Tualatin A1)");
  FMS(0, 6, 0, 11, 1, "Intel Pentium III (unknown type) (Tualatin A1)");
  FMSQ(0, 6, 0, 11, 4, dC, "Intel Celeron (Tualatin B1)");
  FMSQ(0, 6, 0, 11, 4, MC, "Intel Mobile Celeron (Tualatin B1)");
  FMSQ(0, 6, 0, 11, 4, dP, "Intel Pentium III (Tualatin B1)");
  FMS(0, 6, 0, 11, 4, "Intel Pentium III (unknown type) (Tualatin B1)");
  FMQ(0, 6, 0, 11, dC, "Intel Celeron (Tualatin)");
  FMQ(0, 6, 0, 11, MC, "Intel Mobile Celeron (Tualatin)");
  FMQ(0, 6, 0, 11, dP, "Intel Pentium III (Tualatin)");
  FM(0, 6, 0, 11, "Intel Pentium III (unknown type) (Tualatin)");
  // Intel docs (300303, 302209).
  FMSQ(0, 6, 0, 13, 6, dC, "Intel Celeron M (Dothan B1), 90nm");
  FMSQ(0, 6, 0, 13, 6, dP, "Intel Pentium M (Dothan B1), 90nm");
  FMS(0, 6, 0, 13, 6, "Intel Pentium M (unknown type) (Dothan B1), 90nm");
  FMSQ(0, 6, 0, 13, 8, dC, "Intel Celeron M (Dothan C0), 90nm/65nm");
  FMSQ(0, 6, 0, 13, 8, MP,
       "Intel Processor A100/A110 (Stealey C0) / Pentium M (Crofton C0), 90nm");
  FMSQ(0, 6, 0, 13, 8, dP, "Intel Pentium M (Dothan C0), 90nm");
  FMS(0, 6, 0, 13, 8,
      "Intel Pentium M (unknown type) (Dothan/Stealey/Crofton C0), 90nm/65nm");
  FMQ(0, 6, 0, 13, dC, "Intel Celeron M (Dothan)");
  FMQ(0, 6, 0, 13, MP, "Intel Processor A100/A110 (Stealey)");
  FMQ(0, 6, 0, 13, dP, "Intel Pentium M (Dothan)");
  FM(0, 6, 0, 13, "Intel Pentium M (unknown type) (Dothan/Crofton)");
  // Intel docs (300303, 309222, 311392, 316515).
  FMSQ(0, 6, 0, 14, 8, sX, "Intel Xeon Processor LV (Sossaman C0)");
  FMSQ(0, 6, 0, 14, 8, dC, "Intel Celeron (Yonah C0)");
  FMSQ(0, 6, 0, 14, 8, DG, "Intel Core Duo (Yonah C0)");
  FMSQ(0, 6, 0, 14, 8, dG, "Intel Core Solo (Yonah C0)");
  FMS(0, 6, 0, 14, 8, "Intel Core (unknown type) (Yonah/Sossaman C0)");
  FMSQ(0, 6, 0, 14, 12, sX, "Intel Xeon Processor LV (Sossaman D0)");
  FMSQ(0, 6, 0, 14, 12, dC, "Intel Celeron M (Yonah D0)");
  FMSQ(0, 6, 0, 14, 12, MP, "Intel Pentium Dual-Core Mobile T2000 (Yonah D0)");
  FMSQ(0, 6, 0, 14, 12, DG, "Intel Core Duo (Yonah D0)");
  FMSQ(0, 6, 0, 14, 12, dG, "Intel Core Solo (Yonah D0)");
  FMS(0, 6, 0, 14, 12, "Intel Core (unknown type) (Yonah/Sossaman D0)");
  FMS(0, 6, 0, 14, 13, "Intel Pentium Dual-Core Mobile T2000 (Yonah M0)");
  FMQ(0, 6, 0, 14, sX, "Intel Xeon Processor LV (Sossaman)");
  FMQ(0, 6, 0, 14, dC, "Intel Celeron (Yonah)");
  FMQ(0, 6, 0, 14, MP, "Intel Pentium Dual-Core Mobile (Yonah)");
  FMQ(0, 6, 0, 14, DG, "Intel Core Duo (Yonah)");
  FMQ(0, 6, 0, 14, dG, "Intel Core Solo (Yonah)");
  FM(0, 6, 0, 14, "Intel Core (unknown type) (Yonah/Sossaman)");
  // Intel docs (313279, 313356, 314079, 314916, 315338, 315593, 316134,
  // 316515, 316982, 317667, 318081, 318925, 319735).
  FMSQ(0, 6, 0, 15, 2, sX, "Intel Dual-Core Xeon Processor 3000 (Conroe L2)");
  FMSQ(0, 6, 0, 15, 2, Mc, "Intel Core Duo Mobile (Merom L2)");
  FMSQ(0, 6, 0, 15, 2, dc, "Intel Core Duo (Conroe L2)");
  FMSQ(0, 6, 0, 15, 2, dP,
       "Intel Pentium Dual-Core Desktop Processor E2000 (Allendale L2)");
  FMS(0, 6, 0, 15, 2, "Intel Core (unknown type) (Conroe/Merom/Allendale L2)");
  FMS(0, 6, 0, 15, 4,
      "Intel Core 2 Duo (Conroe B0) / Xeon Processor 5100 (Woodcrest B0) "
      "(pre-production)");
  FMSQ(0, 6, 0, 15, 5, QW,
       "Intel Dual-Core Xeon Processor 5100 (Woodcrest B1) (pre-production)");
  FMSQ(0, 6, 0, 15, 5, XE, "Intel Core 2 Extreme Processor (Conroe B1)");
  FMSQ(0, 6, 0, 15, 5, dL, "Intel Core 2 Duo (Allendale B1)");
  FMSQ(0, 6, 0, 15, 5, dc, "Intel Core 2 Duo (Conroe B1)");
  FMS(0, 6, 0, 15, 5, "Intel Core 2 (unknown type) (Conroe/Allendale B1)");
  FMSQ(0, 6, 0, 15, 6, Xc, "Intel Core 2 Extreme Processor (Conroe B2)");
  FMSQ(0, 6, 0, 15, 6, Mc, "Intel Core 2 Duo Mobile (Merom B2)");
  FMSQ(0, 6, 0, 15, 6, dL, "Intel Core 2 Duo (Allendale B2)");
  FMSQ(0, 6, 0, 15, 6, dc, "Intel Core 2 Duo (Conroe B2)");
  FMSQ(0, 6, 0, 15, 6, dC, "Intel Celeron M (Conroe B2)");
  FMSQ(0, 6, 0, 15, 6, sX,
       "Intel Dual-Core Xeon Processor 3000 (Conroe B2) / Dual-Core Xeon "
       "Processor 5100 (Woodcrest B2)");
  FMS(0, 6, 0, 15, 6,
      "Intel Core 2 (unknown type) (Conroe/Allendale/Woodcrest B2)");
  FMSQ(0, 6, 0, 15, 7, sX,
       "Intel Quad-Core Xeon Processor 3200 (Kentsfield B3) / Quad-Core Xeon "
       "Processor 5300 (Clovertown B3)");
  FMSQ(0, 6, 0, 15, 7, Xc,
       "Intel Core 2 Extreme Quad-Core Processor QX6xx0 (Kentsfield B3)");
  FMS(0, 6, 0, 15, 7, "Intel Core 2 (unknown type) (Kentsfield/Clovertown B3)");
  FMSQ(0, 6, 0, 15, 10, Mc, "Intel Core 2 Duo Mobile (Merom E1)");
  FMSQ(0, 6, 0, 15, 10, dC, "Intel Celeron Processor 500 (Merom E1)");
  FMS(0, 6, 0, 15, 10, "Intel Core 2 (unknown type) (Merom E1)");
  FMSQ(0, 6, 0, 15, 11, sQ,
       "Intel Quad-Core Xeon Processor 5300 (Clovertown G0)");
  FMSQ(0, 6, 0, 15, 11, sX,
       "Intel Xeon Processor 3000 (Conroe G0) / Xeon Processor 3200 "
       "(Kentsfield G0) / Xeon Processor 7200/7300 (Tigerton G0)");
  FMSQ(0, 6, 0, 15, 11, Xc,
       "Intel Core 2 Extreme Quad-Core Processor QX6xx0 (Kentsfield G0)");
  FMSQ(0, 6, 0, 15, 11, Mc, "Intel Core 2 Duo Mobile (Merom G2)");
  FMSQ(0, 6, 0, 15, 11, Qc, "Intel Core 2 Quad (Conroe G0)");
  FMSQ(0, 6, 0, 15, 11, dc, "Intel Core 2 Duo (Conroe G0)");
  FMS(0, 6, 0, 15, 11,
      "Intel Core 2 (unknown type) "
      "(Merom/Conroe/Kentsfield/Clovertown/Tigerton G0)");
  FMSQ(0, 6, 0, 15, 13, Mc,
       "Intel Core 2 Duo Mobile (Merom M1) / Celeron Processor 500 (Merom E1)");
  FMSQ(0, 6, 0, 15, 13, Qc, "Intel Core 2 Quad (Conroe M0)");
  FMSQ(0, 6, 0, 15, 13, dc, "Intel Core 2 Duo (Conroe M0)");
  FMSQ(0, 6, 0, 15, 13, dP,
       "Intel Pentium Dual-Core Desktop Processor E2000 (Allendale M0)");
  FMSQ(0, 6, 0, 15, 13, dC,
       "Intel Celeron Dual-Core E1000 (Allendale M0) / Celeron Dual-Core T1000 "
       "(Merom M0)");
  FMS(0, 6, 0, 15, 13,
      "Intel Core 2 (unknown type) (Merom/Conroe/Allendale M0 / Merom E1)");
  FMQ(0, 6, 0, 15, sQ, "Intel Quad-Core Xeon (Woodcrest)");
  FMQ(0, 6, 0, 15, sX,
      "Intel Dual-Core Xeon (Conroe / Woodcrest) / Quad-Core Xeon (Kentsfield "
      "/ Clovertown) / Xeon (Tigerton G0)");
  FMQ(0, 6, 0, 15, Xc,
      "Intel Core 2 Extreme Processor (Conroe) / Core 2 Extreme Quad-Core "
      "(Kentsfield)");
  FMQ(0, 6, 0, 15, Mc,
      "Intel Core Duo Mobile / Core 2 Duo Mobile (Merom) / Celeron (Merom)");
  FMQ(0, 6, 0, 15, Qc, "Intel Core 2 Quad (Conroe)");
  FMQ(0, 6, 0, 15, dc, "Intel Core Duo / Core 2 Duo (Conroe)");
  FMQ(0, 6, 0, 15, dP, "Intel Pentium Dual-Core (Allendale)");
  FMQ(0, 6, 0, 15, dC,
      "Intel Celeron M (Conroe) / Celeron (Merom) / Celeron Dual-Core "
      "(Allendale)");
  FM(0, 6, 0, 15,
     "Intel Core 2 (unknown type) "
     "(Merom/Conroe/Allendale/Kentsfield/Allendale/Clovertown/Woodcrest/"
     "Tigerton)");
  // Intel docs (320257).
  FMS(0, 6, 1, 5, 0, "Intel EP80579 (Tolapai B0)");
  // Intel docs (314079, 316964, 317667, 318547).
  FMSQ(0, 6, 1, 6, 1, MC,
       "Intel Celeron Processor 200/400/500 (Conroe-L/Merom-L A1)");
  FMSQ(0, 6, 1, 6, 1, dC, "Intel Celeron M (Merom-L A1)");
  FMSQ(0, 6, 1, 6, 1, Mc, "Intel Core 2 Duo Mobile (Merom A1)");
  FMS(0, 6, 1, 6, 1, "Intel Core 2 (unknown type) (Merom/Conroe A1)");
  FMQ(0, 6, 1, 6, MC, "Intel Celeron Processor 200/400/500 (Conroe-L/Merom-L)");
  FMQ(0, 6, 1, 6, dC, "Intel Celeron M (Merom-L)");
  FMQ(0, 6, 1, 6, Mc, "Intel Core 2 Duo Mobile (Merom)");
  FM(0, 6, 1, 6, "Intel Core 2 (unknown type) (Merom/Conroe)");
  // Intel docs (318585, 318586, 318727, 318733, 318915, 319006, 319007,
  // 319129, 320121, 320468, 320469, 322568).
  FMSQ(0, 6, 1, 7, 6, sQ,
       "Intel Xeon Processor 3300 (Yorkfield C0) / Xeon Processor 5200 "
       "(Wolfdale C0) / Xeon Processor 5400 (Harpertown C0)");
  FMSQ(0, 6, 1, 7, 6, sX,
       "Intel Xeon Processor 3100 (Wolfdale C0) / Xeon Processor 5200 "
       "(Wolfdale C0) / Xeon Processor 5400 (Harpertown C0)");
  FMSQ(0, 6, 1, 7, 6, Xc, "Intel Core 2 Extreme QX9000 (Yorkfield C0)");
  FMSQ(0, 6, 1, 7, 6, Me, "Intel Mobile Core 2 Duo (Penryn C0)");
  FMSQ(0, 6, 1, 7, 6, Mc, "Intel Mobile Core 2 Duo (Penryn M0)");
  FMSQ(0, 6, 1, 7, 6, de, "Intel Core 2 Duo (Wolfdale C0)");
  FMSQ(0, 6, 1, 7, 6, dc, "Intel Core 2 Duo (Wolfdale M0)");
  FMSQ(0, 6, 1, 7, 6, dP,
       "Intel Pentium Dual-Core Processor E5000 (Wolfdale M0)");
  FMS(0, 6, 1, 7, 6,
      "Intel Core 2 (unknown type) (Penryn/Wolfdale/Yorkfield/Harpertown "
      "C0/M0)");
  FMSQ(0, 6, 1, 7, 7, sQ, "Intel Xeon Processor 3300 (Yorkfield C1)");
  FMSQ(0, 6, 1, 7, 7, Xc, "Intel Core 2 Extreme QX9000 (Yorkfield C1)");
  FMSQ(0, 6, 1, 7, 7, Qe, "Intel Core 2 Quad-Core Q9000 (Yorkfield C1)");
  FMSQ(0, 6, 1, 7, 7, Qc, "Intel Core 2 Quad-Core Q9000 (Yorkfield M1)");
  FMS(0, 6, 1, 7, 7,
      "Intel Core 2 (unknown type) (Penryn/Wolfdale/Yorkfield/Harpertown "
      "C1/M1)");
  FMSQ(0, 6, 1, 7, 10, Me, "Intel Mobile Core 2 (Penryn E0)");
  FMSQ(0, 6, 1, 7, 10, Mc, "Intel Mobile Core 2 (Penryn R0)");
  FMSQ(0, 6, 1, 7, 10, Qe, "Intel Core 2 Quad-Core Q9000 (Yorkfield E0)");
  FMSQ(0, 6, 1, 7, 10, Qc, "Intel Core 2 Quad-Core Q9000 (Yorkfield R0)");
  FMSQ(0, 6, 1, 7, 10, de, "Intel Core 2 Duo (Wolfdale E0)");
  FMSQ(0, 6, 1, 7, 10, dc, "Intel Core 2 Duo (Wolfdale R0)");
  FMSQ(0, 6, 1, 7, 10, dP,
       "Intel Pentium Dual-Core Processor E5000/E6000 / Pentium T4000 "
       "(Wolfdale R0)");
  FMSQ(
      0, 6, 1, 7, 10, dC,
      "Intel Celeron E3000 / T3000 / 900 / SU2300 (Wolfdale R0)");  // T3000 &
                                                                    // 900 names
                                                                    // from MRG*
                                                                    // 2018-03-06
  FMSQ(0, 6, 1, 7, 10, MC, "Intel Celeron M ULV 700 (Penryn R0)");
  FMSQ(0, 6, 1, 7, 10, se, "Intel Xeon Processor 3300 (Yorkfield E0)");
  FMSQ(0, 6, 1, 7, 10, sQ, "Intel Xeon Processor 3300 (Yorkfield R0)");
  FMSQ(0, 6, 1, 7, 10, sX,
       "Intel Xeon Processor 3100 (Wolfdale E0) / Xeon Processor 3300 "
       "(Yorkfield R0) / Xeon Processor 5200 (Wolfdale E0) / Xeon Processor "
       "5400 (Harpertown E0)");
  FMS(0, 6, 1, 7, 10,
      "Intel Core 2 (unknown type) (Penryn/Wolfdale/Yorkfield/Harpertown "
      "E0/R0)");
  FMQ(0, 6, 1, 7, se, "Intel Xeon (Wolfdale / Yorkfield / Harpertown)");
  FMQ(0, 6, 1, 7, sQ, "Intel Xeon (Wolfdale / Yorkfield / Harpertown)");
  FMQ(0, 6, 1, 7, sX, "Intel Xeon (Wolfdale / Yorkfield / Harpertown)");
  FMQ(0, 6, 1, 7, Mc, "Intel Mobile Core 2 (Penryn)");
  FMQ(0, 6, 1, 7, Xc, "Intel Core 2 Extreme (Yorkfield)");
  FMQ(0, 6, 1, 7, Qc, "Intel Core 2 Quad-Core (Yorkfield)");
  FMQ(0, 6, 1, 7, dc, "Intel Core 2 Duo (Wolfdale)");
  FMQ(0, 6, 1, 7, dC, "Intel Celeron (Wolfdale)");
  FMQ(0, 6, 1, 7, MC, "Intel Celeron M ULV (Penryn)");
  FMQ(0, 6, 1, 7, dP, "Intel Pentium (Wolfdale)");
  FM(0, 6, 1, 7,
     "Intel Core 2 (unknown type) (Penryn/Wolfdale/Yorkfield/Harpertown)");
  // Intel docs (320836, 321324, 321333).
  FMS(0, 6, 1, 10, 4, "Intel Core i7-900 (Bloomfield C0)");
  FMSQ(0, 6, 1, 10, 5, dc, "Intel Core i7-900 (Bloomfield D0)");
  FMSQ(0, 6, 1, 10, 5, sX,
       "Intel Xeon Processor 3500 (Bloomfield D0) / Xeon Processor 5500 "
       "(Gainestown D0)");
  FMS(0, 6, 1, 10, 5, "Intel Core (unknown type) (Bloomfield/Gainestown D0)");
  FMQ(0, 6, 1, 10, dc, "Intel Core (Bloomfield)");
  FMQ(0, 6, 1, 10, sX, "Intel Xeon (Bloomfield / Gainestown)");
  FM(0, 6, 1, 10, "Intel Core (unknown type) (Bloomfield / Gainestown)");
  // Intel docs (319536, 319974, 320047, 320529, 322861, 322862, 322849,
  // 324341).
  FMS(0, 6, 1, 12, 1, "Intel Atom N270 (Diamondville B0)");
  FMS(0, 6, 1, 12, 2,
      "Intel Atom 200/N200/300 (Diamondville C0) / Atom Z500 (Silverthorne "
      "C0)");
  FMS(0, 6, 1, 12, 10,
      "Intel Atom D400/N400 (Pineview A0) / Atom D500/N500 (Pineview B0)");
  FM(0, 6, 1, 12, "Intel Atom (Diamondville / Silverthorne / Pineview)");
  // Intel docs (320336).
  FMS(0, 6, 1, 13, 1, "Intel Xeon Processor 7400 (Dunnington A1)");
  FM(0, 6, 1, 13, "Intel Xeon (unknown type) (Dunnington)");
  // Intel docs (320767, 322166, 322373, 323105).
  FMSQ(0, 6, 1, 14, 4, sX,
       "Intel Xeon Processor EC3500/EC5500 (Jasper Forest B0)");  // EC names
                                                                  // from MRG*
                                                                  // 2018-03-06
  FMSQ(0, 6, 1, 14, 4, dC, "Intel Celeron P1053 (Jasper Forest B0)");
  FMS(0, 6, 1, 14, 4, "Intel Xeon (unknown type) (Jasper Forest B0)");
  FMSQ(0, 6, 1, 14, 5, sX, "Intel Xeon Processor 3400 (Lynnfield B1)");
  FMSQ(0, 6, 1, 14, 5, Mc, "Intel Core i7-700/800/900 Mobile (Clarksfield B1)");
  FMSQ(0, 6, 1, 14, 5, dc,
       "Intel Core i*-700/800/900 (Lynnfield B1)");  // 900 from MRG* 2018-03-06
  FMS(0, 6, 1, 14, 5, "Intel Core (unknown type) (Lynnfield/Clarksfield B1)");
  FMQ(0, 6, 1, 14, sX, "Intel Xeon (Lynnfield) / Xeon (Jasper Forest)");
  FMQ(0, 6, 1, 14, dC, "Intel Celeron (Jasper Forest)");
  FMQ(0, 6, 1, 14, Mc, "Intel Core Mobile (Clarksfield)");
  FMQ(0, 6, 1, 14, dc, "Intel Core (Lynnfield)");
  FM(0, 6, 1, 14, "Intel Core (unknown type) (Lynnfield/Clarksfield)");
  FM(0, 6, 1, 15, "Intel (unknown model) (Havendale/Auburndale)");
  // Intel docs (322814, 322911, 323179, 323847, 323056, 324456).
  FMSQ(0, 6, 2, 5, 2, sX, "Intel Xeon Processor L3406 (Clarkdale C2)");
  FMSQ(0, 6, 2, 5, 2, MC, "Intel Celeron Mobile P4500 (Arrandale C2)");
  FMSQ(0, 6, 2, 5, 2, MP, "Intel Pentium P6000 Mobile (Arrandale C2)");
  FMSQ(0, 6, 2, 5, 2, dP, "Intel Pentium G6900 / P4500 (Clarkdale C2)");
  FMSQ(0, 6, 2, 5, 2, Mc,
       "Intel Core i*-300/400/500/600 Mobile (Arrandale C2)");
  FMSQ(0, 6, 2, 5, 2, dc, "Intel Core i*-300/500/600 (Clarkdale C2)");
  FMS(0, 6, 2, 5, 2, "Intel Core (unknown type) (Clarkdale/Arrandale C2)");
  FMSQ(0, 6, 2, 5, 5, MC,
       "Intel Celeron Mobile U3400 (Arrandale K0) / Celeron Mobile P4600 "
       "(Arrandale K0)");
  FMSQ(0, 6, 2, 5, 5, MP, "Intel Pentium U5000 Mobile (Arrandale K0)");
  FMSQ(
      0, 6, 2, 5, 5, dP,
      "Intel Pentium P4500 / U3400 / G6900 (Clarkdale K0)");  // G6900 only from
                                                              // MRG* 2018-03-06
  FMSQ(0, 6, 2, 5, 5, dc, "Intel Core i*-300/400/500/600 (Clarkdale K0)");
  FMS(0, 6, 2, 5, 5, "Intel Core (unknown type) (Clarkdale/Arrandale K0)");
  FMQ(0, 6, 2, 5, sX, "Intel Xeon Processor L3406 (Clarkdale)");
  FMQ(0, 6, 2, 5, MC, "Intel Celeron Mobile (Arrandale)");
  FMQ(0, 6, 2, 5, MP, "Intel Pentium Mobile (Arrandale)");
  FMQ(0, 6, 2, 5, dP, "Intel Pentium (Clarkdale)");
  FMQ(0, 6, 2, 5, Mc, "Intel Core Mobile (Arrandale)");
  FMQ(0, 6, 2, 5, dc, "Intel Core (Clarkdale)");
  FM(0, 6, 2, 5, "Intel Core (unknown type) (Clarkdale/Arrandale)");
  // Intel docs (324209, 325307, 325309, 325630).
  FMS(0, 6, 2, 6, 1,
      "Intel Atom Z600 (Lincroft C0) / Atom E600 (Tunnel Creek B0/B1)");
  FM(0, 6, 2, 6, "Intel Atom Z600 (Lincroft) / Atom E600 (Tunnel Creek B0/B1)");
  FM(0, 6, 2, 7,
     "Intel Atom Z2000 (Medfield)");  // no spec update, only instlatx64 example
                                      // (stepping 1)
  // Intel docs (327335) omit stepping numbers, but (324643, 324827, 324972)
  // provide some.  An instlatx64 stepping 6 example has been spoted, but it
  // isn't known which stepping name that is.
  FMSQ(0, 6, 2, 10, 7, Xc,
       "Intel Mobile Core i7 Extreme (Sandy Bridge D2/J1/Q0)");
  FMSQ(0, 6, 2, 10, 7, Mc, "Intel Mobile Core i*-2000 (Sandy Bridge D2/J1/Q0)");
  FMSQ(0, 6, 2, 10, 7, dc, "Intel Core i*-2000 (Sandy Bridge D2/J1/Q0)");
  FMSQ(0, 6, 2, 10, 7, MC,
       "Intel Celeron G400/G500/700/800/B800 (Sandy Bridge J1/Q0)");
  FMSQ(0, 6, 2, 10, 7, sX,
       "Intel Xeon E3-1100 / E3-1200 v1 (Sandy Bridge D2/J1/Q0)");
  FMSQ(0, 6, 2, 10, 7, dP,
       "Intel Pentium G500/G600/G800 / Pentium 900 (Sandy Bridge Q0)");
  FMS(0, 6, 2, 10, 7, "Intel Core (unknown type) (Sandy Bridge D2/J1/Q0)");
  FMQ(0, 6, 2, 10, Xc, "Intel Mobile Core i7 Extreme (Sandy Bridge)");
  FMQ(0, 6, 2, 10, Mc, "Intel Mobile Core i*-2000 (Sandy Bridge)");
  FMQ(0, 6, 2, 10, dc, "Intel Core i*-2000 (Sandy Bridge)");
  FMQ(0, 6, 2, 10, MC, "Intel Celeron G400/G500/700/800/B800 (Sandy Bridge)");
  FMQ(0, 6, 2, 10, sX, "Intel Xeon E3-1100 / E3-1200 v1 (Sandy Bridge)");
  FMQ(0, 6, 2, 10, dP,
      "Intel Pentium G500/G600/G800 / Pentium 900 (Sandy Bridge)");
  FM(0, 6, 2, 10, "Intel Core (unknown type) (Sandy Bridge)");
  // Intel docs (323254: i7-900, 323338: Xeon 3600, 323372: Xeon 5600).
  // https://en.wikipedia.org/wiki/Westmere_(microarchitecture) provided
  // A0 & B0 stepping values.
  FMSQ(0, 6, 2, 12, 0, dc, "Intel Core i7-900 / Core i7-980X (Gulftown A0)");
  FMSQ(0, 6, 2, 12, 0, sX, "Intel Xeon Processor 3600 / 5600 (Westmere-EP A0)");
  FMS(0, 6, 2, 12, 0, "Intel Core (unknown type) (Gulftown/Westmere-EP A0)");
  FMSQ(0, 6, 2, 12, 1, dc, "Intel Core i7-900 / Core i7-980X (Gulftown B0)");
  FMSQ(0, 6, 2, 12, 1, sX, "Intel Xeon Processor 3600 / 5600 (Westmere-EP B0)");
  FMS(0, 6, 2, 12, 1, "Intel Core (unknown type) (Gulftown/Westmere-EP B0)");
  FMSQ(0, 6, 2, 12, 2, dc, "Intel Core i7-900 / Core i7-980X (Gulftown B1)");
  FMSQ(0, 6, 2, 12, 2, sX, "Intel Xeon Processor 3600 / 5600 (Westmere-EP B1)");
  FMS(0, 6, 2, 12, 2, "Intel Core (unknown type) (Gulftown/Westmere-EP B1)");
  FMQ(0, 6, 2, 12, dc, "Intel Core (unknown type) (Gulftown)");
  FMQ(0, 6, 2, 12, sX, "Intel Xeon (unknown type) (Westmere-EP)");
  FM(0, 6, 2, 12, "Intel (unknown type) (Gulftown/Westmere-EP)");
  // Intel docs (326198, 326510).
  FMSQ(0, 6, 2, 13, 6, sX, "Intel Xeon E5-1600/2600 (Sandy Bridge-E C1/M0)");
  FMSQ(0, 6, 2, 13, 6, dc, "Intel Core i7-3800/3900 (Sandy Bridge-E C1)");
  FMS(0, 6, 2, 13, 6, "Intel Core (unknown type) (Sandy Bridge-E C1)");
  FMSQ(0, 6, 2, 13, 7, sX,
       "Intel Xeon E5-1600/2600/4600 (Sandy Bridge-E C2/M1)");
  FMSQ(0, 6, 2, 13, 7, dc, "Intel Core i7-3800/3900 (Sandy Bridge-E C2)");
  FMSQ(0, 6, 2, 13, 7, dP,
       "Intel Pentium 1405 (Sandy Bridge-E C1)");  // MRG* 2018-03-06
  FMS(0, 6, 2, 13, 7, "Intel Core (unknown type) (Sandy Bridge-E C2/M1)");
  FMQ(0, 6, 2, 13, sX, "Intel Xeon E5-1600/2600 (Sandy Bridge-E)");
  FMQ(0, 6, 2, 13, dc, "Intel Core i7-3800/3900 (Sandy Bridge-E)");
  FMQ(0, 6, 2, 13, dP,
      "Intel Pentium 1405 (Sandy Bridge-E)");  // MRG* 2018-03-06
  FM(0, 6, 2, 13, "Intel Core (unknown type) (Sandy Bridge-E)");
  // Intel docs (323344) are inconsistent.  Using Table 2 information.
  // instlatx64 samples have steppings 4 & 5, but no idea which stepping names
  // those are.
  FMS(0, 6, 2, 14, 6, "Intel Xeon Processor 6500 / 7500 (Beckton D0)");
  FM(0, 6, 2, 14, "Intel Xeon Processor 6500 / 7500 (Beckton)");
  // Intel docs (325122).
  FMS(0, 6, 2, 15, 2,
      "Intel Xeon E7-8800 / Xeon E7-4800 / Xeon E7-2800 (Westmere-EX A2)");
  FM(0, 6, 2, 15, "Intel Xeon (unknown type) (Westmere-EX)");
  // Intel docs (332067) omit stepping numbers for D1, but (328105) provide
  // some.
  FMS(0, 6, 3, 5, 1,
      "Intel Atom Z2760 (Clover Trail C0) / Z8000 (Cherry Trail C0)");
  FM(0, 6, 3, 5, "Intel Atom Z2760 (Clover Trail) / Z8000 (Cherry Trail)");
  // Intel docs (326140) for Cedarview
  // Intel docs (328198) do not provide any FMS for Centerton, but an example
  // from jhladky@redhat.com does.
  // instlatx64 has example with stepping 9, but no idea what stepping name
  // that is.
  FMS(0, 6, 3, 6, 1,
      "Intel Atom D2000/N2000 (Cedarview B1/B2/B3) / S1200 (Centerton B1)");
  FM(0, 6, 3, 6, "Intel Atom D2000/N2000 (Cedarview) / S1200 (Centerton)");
  // Intel docs (329475, 329671, 329901, 600827).
  FMS(0, 6, 3, 7, 1, "Intel Atom Z3000 (Bay Trail-T A0)");
  FMSQ(0, 6, 3, 7, 2, dC, "Intel Celeron N2800 / N2900 (Bay Trail-M B0/B1)");
  FMSQ(0, 6, 3, 7, 2, dP,
       "Intel Pentium N3500 / J2800 / J2900 (Bay Trail-M B0/B1)");
  FMS(0, 6, 3, 7, 2, "Intel Atom (unknown type) (Bay Trail-M B0/B1)");
  FMSQ(0, 6, 3, 7, 3, dC,
       "Intel Celeron N1700 / N1800 / N2800 / N2900 / J1700 / J1800 / J1900 "
       "(Bay Trail-M B2/B3)");
  FMSQ(0, 6, 3, 7, 3, dP,
       "Intel Pentium N3500 / J2800 / J2900 (Bay Trail-M B2/B3) / Atom E3800 "
       "(Bay Trail-I B3)");
  FMSQ(0, 6, 3, 7, 3, da,
       "Intel Atom E3800 / Z3700 (Bay Trail-I B3)");  // Z3700 only from MRG*
                                                      // 2019-08-31
  FMS(0, 6, 3, 7, 3, "Intel Atom (unknown type) (Bay Trail B2/B3)");
  FMSQ(0, 6, 3, 7, 4, dC, "Intel Celeron N2800 / N2900 (Bay Trail-M C0)");
  FMSQ(0, 6, 3, 7, 4, dP,
       "Intel Pentium N3500 / J2800 / J2900 (Bay Trail-M C0)");
  FMS(0, 6, 3, 7, 4,
      "Intel Atom (unknown type) (Bay Trail-M C0 / Bay Trail-T B2/B3)");
  FMSQ(0, 6, 3, 7, 8, da,
       "Intel Atom Z3700 (Bay Trail)");  // only MRG* 2019-08-31 (unknown
                                         // stepping name)
  FMSQ(0, 6, 3, 7, 8, dC,
       "Intel Celeron N2800 / N2900 (Bay Trail)");  // only MRG* 2019-08-31
                                                    // (unknown stepping name)
  FMSQ(0, 6, 3, 7, 8, dP,
       "Intel Pentium N3500 (Bay Trail)");  // only MRG* 2019-08-31 (unknown
                                            // stepping name)
  FMS(0, 6, 3, 7, 8,
      "Intel Atom (unknown type) (Bay Trail)");  // only MRG* 2019-08-31
                                                 // (unknown stepping name)
  FMSQ(0, 6, 3, 7, 9, da, "Intel Atom E3800 (Bay Trail-I D0)");
  FMSQ(0, 6, 3, 7, 9, dC,
       "Intel Celeron N2800 / N2900 (Bay Trail-M/D D0/D1)");  // only MRG*
                                                              // 2018-03-06
  FMSQ(0, 6, 3, 7, 9, dP,
       "Intel Pentium J1800 / J1900 (Bay Trail-M/D D0/D1)");  // only MRG*
                                                              // 2018-03-06
  FMS(0, 6, 3, 7, 9, "Intel Atom (unknown type) (Bay Trail D0)");
  FM(0, 6, 3, 7,
     "Intel Atom (unknown type) (Bay Trail-M / Bay Trail-T / Bay Trail-I)");
  // Intel docs (326766, 326770, 326774, 329376).
  // How to differentiate Gladden from Ivy Bridge here?
  FMSQ(0, 6, 3, 10, 9, Mc,
       "Intel Mobile Core i*-3000 (Ivy Bridge E1/L1) / Pentium "
       "900/1000/2000/2100 (P0)");
  FMSQ(0, 6, 3, 10, 9, dc, "Intel Core i*-3000 (Ivy Bridge E1/N0/L1)");
  FMSQ(0, 6, 3, 10, 9, sX,
       "Intel Xeon E3-1100 v2 / E3-1200 v2 (Ivy Bridge E1/N0/L1)");
  FMSQ(0, 6, 3, 10, 9, dC,
       "Intel Celeron 1000 / G1600 (Ivy Bridge P0)");  // only MRG 2019-08-31
  FMSQ(0, 6, 3, 10, 9, dP,
       "Intel Pentium G1600/G2000/G2100 / Pentium B900C (Ivy Bridge P0)");
  FMS(0, 6, 3, 10, 9, "Intel Core (unknown type) (Ivy Bridge E1/N0/L1/P0)");
  FMQ(0, 6, 3, 10, Mc,
      "Intel Mobile Core i*-3000 (Ivy Bridge) / Pentium 900/1000/2000/2100");
  FMQ(0, 6, 3, 10, dc, "Intel Core i*-3000 (Ivy Bridge)");
  FMQ(0, 6, 3, 10, sX, "Intel Xeon E3-1100 v2 / E3-1200 v2 (Ivy Bridge)");
  FMQ(0, 6, 3, 10, dC,
      "Intel Celeron 1000 / G1600 (Ivy Bridge)");  // only MRG 2019-08-31
  FMQ(0, 6, 3, 10, dP,
      "Intel Pentium G1600/G2000/G2100 / Pentium B900C (Ivy Bridge)");
  FM(0, 6, 3, 10, "Intel Core (unknown type) (Ivy Bridge)");
  // Intel docs (328899, 328903, 328908) omit the stepping numbers for
  // (0,6),(3,12) C0 & D0. MRG* 2018-03-06 mentions (0,6),(3,12),3, but doesn't
  // specify which stepping name it is. Coreboot* identifies the steppings.
  FMSQ(0, 6, 3, 12, 1, sX, "Intel Xeon E3-1200 v3 (Haswell A0)");
  FMSQ(0, 6, 3, 12, 1, Mc,
       "Intel Mobile Core i*-4000U (Mobile M) (Haswell A0)");
  FMSQ(0, 6, 3, 12, 1, dc,
       "Intel Core i*-4000 / Mobile Core i*-4000 (Haswell A0)");
  FMSQ(0, 6, 3, 12, 1, MC,
       "Intel Mobile Celeron 2900U (Mobile M) (Haswell A0)");
  FMSQ(0, 6, 3, 12, 1, dC,
       "Intel Celeron G1800 / G2000 (Haswell A0)");  // G2000 only from MRG*
                                                     // 2019-08-31
  FMSQ(0, 6, 3, 12, 1, MP,
       "Intel Mobile Pentium 3500U / 3600U / 3500Y (Mobile M) (Haswell A0)");
  FMSQ(0, 6, 3, 12, 1, dP, "Intel Pentium G3000 (Haswell A0)");
  FMS(0, 6, 3, 12, 1, "Intel Core (unknown type) (Haswell A0)");
  FMSQ(0, 6, 3, 12, 2, sX, "Intel Xeon E3-1200 v3 (Haswell B0)");
  FMSQ(0, 6, 3, 12, 2, Mc,
       "Intel Mobile Core i*-4000U (Mobile M) (Haswell B0)");
  FMSQ(0, 6, 3, 12, 2, dc,
       "Intel Core i*-4000 / Mobile Core i*-4000 (Haswell B0)");
  FMSQ(0, 6, 3, 12, 2, MC,
       "Intel Mobile Celeron 2900U (Mobile M) (Haswell B0)");
  FMSQ(0, 6, 3, 12, 2, dC,
       "Intel Celeron G1800 / G2000 (Haswell B0)");  // G2000 only from MRG*
                                                     // 2019-08-31
  FMSQ(0, 6, 3, 12, 2, MP,
       "Intel Mobile Pentium 3500U / 3600U / 3500Y (Mobile M) (Haswell B0)");
  FMSQ(0, 6, 3, 12, 2, dP, "Intel Pentium G3000 (Haswell B0)");
  FMS(0, 6, 3, 12, 2, "Intel Core (unknown type) (Haswell B0)");
  FMSQ(0, 6, 3, 12, 3, sX, "Intel Xeon E3-1200 v3 (Haswell C0)");
  FMSQ(0, 6, 3, 12, 3, Mc,
       "Intel Mobile Core i*-4000U (Mobile M) (Haswell C0)");
  FMSQ(0, 6, 3, 12, 3, dc,
       "Intel Core i*-4000 / Mobile Core i*-4000 (Haswell C0)");
  FMSQ(0, 6, 3, 12, 3, MC,
       "Intel Mobile Celeron 2900U (Mobile M) (Haswell C0)");
  FMSQ(0, 6, 3, 12, 3, dC,
       "Intel Celeron G1800 / G2000 (Haswell C0)");  // G2000 only from MRG*
                                                     // 2019-08-31
  FMSQ(0, 6, 3, 12, 3, MP,
       "Intel Mobile Pentium 3500U / 3600U / 3500Y (Mobile M) (Haswell C0)");
  FMSQ(0, 6, 3, 12, 3, dP, "Intel Pentium G3000 (Haswell C0)");
  FMS(0, 6, 3, 12, 3, "Intel Core (unknown type) (Haswell C0)");
  FMQ(0, 6, 3, 12, sX, "Intel Xeon E3-1200 v3 (Haswell)");
  FMQ(0, 6, 3, 12, Mc, "Intel Mobile Core i*-4000U (Mobile M) (Haswell)");
  FMQ(0, 6, 3, 12, dc, "Intel Core i*-4000 / Mobile Core i*-4000 (Haswell)");
  FMQ(0, 6, 3, 12, MC, "Intel Mobile Celeron 2900U (Mobile M) (Haswell)");
  FMQ(0, 6, 3, 12, dC,
      "Intel Celeron G1800 / G2000 (Haswell)");  // G2000 only from MRG*
                                                 // 2019-08-31
  FMQ(0, 6, 3, 12, MP,
      "Intel Mobile Pentium 3500U / 3600U / 3500Y (Mobile M) (Haswell)");
  FMQ(0, 6, 3, 12, dP, "Intel Pentium G3000 (Haswell)");
  FM(0, 6, 3, 12, "Intel Core (unknown type) (Haswell)");
  // Intel docs (330836) omit the stepping numbers for (0,6),(3,13) E0 & F0.
  // MRG* 2019-08-31 mentions stepping 4, but doesn't specify which stepping
  // name it is. Coreboot* identifies the steppings.
  FMSQ(0, 6, 3, 13, 2, dc,
       "Intel Core i*-5000 (Broadwell-U C0) / Core M (Broadwell-Y C0)");
  FMSQ(0, 6, 3, 13, 2, MC, "Intel Mobile Celeron 3000 (Broadwell-U C0)");
  FMSQ(0, 6, 3, 13, 2, dC, "Intel Celeron 3000 (Broadwell-U C0)");
  FMSQ(0, 6, 3, 13, 2, dP,
       "Intel Pentium 3700U / 3800U / 3200U (Broadwell-U C0)");  // only MRG*
                                                                 // 2018-03-06,
                                                                 // 2019-08-31
  FMS(0, 6, 3, 13, 2, "Intel Core (unknown type) (Broadwell-U/Y C0)");
  FMSQ(0, 6, 3, 13, 3, dc,
       "Intel Core i*-5000 (Broadwell-U D0) / Core M (Broadwell-Y D0)");
  FMSQ(0, 6, 3, 13, 3, MC, "Intel Mobile Celeron 3000 (Broadwell-U D0)");
  FMSQ(0, 6, 3, 13, 3, dC, "Intel Celeron 3000 (Broadwell-U D0)");
  FMSQ(0, 6, 3, 13, 3, dP,
       "Intel Pentium 3700U / 3800U / 3200U (Broadwell-U D0)");  // only MRG*
                                                                 // 2018-03-06,
                                                                 // 2019-08-31
  FMS(0, 6, 3, 13, 3, "Intel Core (unknown type) (Broadwell-U/Y D0)");
  FMSQ(0, 6, 3, 13, 4, dc,
       "Intel Core i*-5000 (Broadwell-U E0) / Core M (Broadwell-Y E0)");
  FMSQ(0, 6, 3, 13, 4, MC, "Intel Mobile Celeron 3000 (Broadwell-U E0)");
  FMSQ(0, 6, 3, 13, 4, dC, "Intel Celeron 3000 (Broadwell-U E0)");
  FMSQ(0, 6, 3, 13, 4, dP,
       "Intel Pentium 3700U / 3800U / 3200U (Broadwell-U E0)");  // only MRG*
                                                                 // 2018-03-06,
                                                                 // 2019-08-31
  FMS(0, 6, 3, 13, 4, "Intel Core (unknown type) (Broadwell-U/Y E0)");
  FMQ(0, 6, 3, 13, dc,
      "Intel Core i*-5000 (Broadwell-U) / Core M (Broadwell-Y)");
  FMQ(0, 6, 3, 13, MC, "Intel Mobile Celeron 3000 (Broadwell-U)");
  FMQ(0, 6, 3, 13, dC, "Intel Celeron 3000 (Broadwell-U)");
  FMQ(0, 6, 3, 13, dP,
      "Intel Pentium 3700U / 3800U / 3200U (Broadwell-U)");  // only MRG*
                                                             // 2018-03-06,
                                                             // 2019-08-31
  FM(0, 6, 3, 13, "Intel Core (unknown type) (Broadwell-U/Y)");
  // Intel docs (329189, 329368, 329597).
  FMSQ(0, 6, 3, 14, 4, sX,
       "Intel Xeon E5-1600/E5-2600 v2 (Ivy Bridge-EP C1/M1/S1)");
  FMSQ(0, 6, 3, 14, 4, dc, "Intel Core i*-4000 (Ivy Bridge-E S1)");
  FMS(0, 6, 3, 14, 4, "Intel Core (unknown type) (Ivy Bridge-EP C1/M1/S1)");
  FMSQ(0, 6, 3, 14, 7, sX,
       "Intel Xeon E5-4600 / E7-2800 / E7-4800 / E7-8800 v2 (Ivy Bridge-EX "
       "D1)");  // E5-4600 names from MRG* 2018-03-06, 2019-08-31
  FMS(0, 6, 3, 14, 7, "Intel Xeon (unknown type) (Ivy Bridge-EX D1)");
  FMQ(0, 6, 3, 14, sX,
      "Intel Xeon E5-1600 / E5-2600 v2 (Ivy Bridge-EP) / Xeon E5-4600 / "
      "E7-2800 / E7-4800 / E7-8800 (Ivy Bridge-EX)");
  FMQ(0, 6, 3, 14, dc, "Intel Core i9-4000 (Ivy Bridge-E)");
  FM(0, 6, 3, 14,
     "Intel Core (unknown type) (Ivy Bridge-E / Ivy Bridge-EP / Ivy "
     "Bridge-EX)");
  // Intel docs (330785, 330841, 332317).
  FMSQ(0, 6, 3, 15, 2, dc, "Intel Core i7-5000 Extreme Edition (Haswell-E R2)");
  FMSQ(0, 6, 3, 15, 2, sX, "Intel Xeon E5-x600 v3 (Haswell-EP C1/M1/R2)");
  FMS(0, 6, 3, 15, 2, "Intel (unknown type) (Haswell C1/M1/R2)");
  FMS(0, 6, 3, 15, 4, "Intel Xeon E7-4800 / E7-8800 v3 (Haswell-EP E0)");
  FM(0, 6, 3, 15, "Intel Core (unknown type) (Haswell R2 / Haswell-EP)");
  // Intel docs (328903) omit the stepping numbers for (0,6),(4,5) C0 & D0.
  // MRG* 2019-08-31 mentions stepping 1, but doesn't specify which stepping
  // name it is. Coreboot* identifies the 0 stepping as B0, but not what the 1
  // stepping is.
  FMSQ(0, 6, 4, 5, 0, dc,
       "Intel Core i*-4000U (Haswell-ULT B0)");  // no docs, but example from
                                                 // Brice Goglin
  FMSQ(0, 6, 4, 5, 0, Mc,
       "Intel Mobile Core i*-4000Y (Mobile U/Y) (Haswell-ULT B0)");
  FMSQ(0, 6, 4, 5, 0, MP,
       "Intel Mobile Pentium 3500U / 3600U / 3500Y (Mobile U/Y) (Haswell-ULT "
       "B0)");
  FMSQ(0, 6, 4, 5, 0, MC,
       "Intel Mobile Celeron 2900U (Mobile U/Y) (Haswell-ULT B0)");
  FMS(0, 6, 4, 5, 0, "Intel Core (unknown type) (Haswell-ULT B0)");
  FMQ(0, 6, 4, 5, dc,
      "Intel Core i*-4000U (Haswell-ULT)");  // no docs, but example from Brice
                                             // Goglin
  FMQ(0, 6, 4, 5, Mc, "Intel Mobile Core i*-4000Y (Mobile U/Y) (Haswell-ULT)");
  FMQ(0, 6, 4, 5, MP,
      "Intel Mobile Pentium 3500U / 3600U / 3500Y (Mobile U/Y) (Haswell-ULT)");
  FMQ(0, 6, 4, 5, MC, "Intel Mobile Celeron 2900U (Mobile U/Y) (Haswell-ULT)");
  FM(0, 6, 4, 5, "Intel Core (unknown type) (Haswell-ULT)");
  // Intel docs (328899,328903) omit the stepping numbers for (0,6),(4,6) C0 &
  // D0. MRG* mentions (0,6),(4,6),1, but doesn't specify which stepping name it
  // is.
  FMQ(0, 6, 4, 6, Mc, "Intel Mobile Core i*-4000Y (Mobile H) (Crystal Well)");
  FMQ(0, 6, 4, 6, dc,
      "Intel Core i*-4000 / Mobile Core i*-4000 (Desktop R) (Crystal Well)");
  FMQ(0, 6, 4, 6, MP,
      "Intel Mobile Pentium 3500U / 3600U / 3500Y (Mobile H) (Crystal Well)");
  FMQ(0, 6, 4, 6, dC, "Intel Celeron G1800 (Desktop R) (Crystal Well)");
  FMQ(0, 6, 4, 6, MC, "Intel Mobile Celeron 2900U (Mobile H) (Crystal Well)");
  FMQ(0, 6, 4, 6, dP, "Intel Pentium G3000 (Desktop R) (Crystal Well)");
  FM(0, 6, 4, 6, "Intel Core (unknown type) (Crystal Well)");
  // So far, all these (0,6),(4,7) processors are stepping G0, but the
  // Intel docs (332381, 332382) omit the stepping number for G0.
  // MRG* 2018-03-06 describes Broadwell H 43e.
  FMSQ(0, 6, 4, 7, 1, dc, "Intel Core i*-5000 (Broadwell G0)");
  FMSQ(0, 6, 4, 7, 1, Mc, "Intel Mobile Core i7-5000 (Broadwell G0)");
  FMSQ(0, 6, 4, 7, 1, sX, "Intel Xeon E3-1200 v4 (Broadwell G0)");
  FMS(0, 6, 4, 7, 1, "Intel (unknown type) (Broadwell-H G0)");
  FMQ(0, 6, 4, 7, dc, "Intel Core i7-5000 (Broadwell)");
  FMQ(0, 6, 4, 7, Mc, "Intel Mobile Core i7-5000 (Broadwell)");
  FMQ(0, 6, 4, 7, sX, "Intel Xeon E3-1200 v4 (Broadwell)");
  FM(0, 6, 4, 7, "Intel Core (unknown type) (Broadwell)");
  // no spec update; only MSR_CPUID_table* so far
  // MRG* 2018-03-06 mentions steppings 8 and 9, but without names for either.
  FM(0, 6, 4, 10, "Intel Atom Z3400 (Merrifield)");
  // Intel docs (332095).
  FMSQ(0, 6, 4, 12, 3, dC, "Intel Celeron N3000 / J3000 (Braswell C0)");
  FMSQ(0, 6, 4, 12, 3, dP, "Intel Pentium N3000 / J3000 (Braswell C0)");
  FMSQ(0, 6, 4, 12, 3, da,
       "Intel Atom x5-E8000 / x*-Z8000 (Cherry Trail C0)");  // no spec update;
                                                             // only MRG*
                                                             // 2018-03-06,
                                                             // 2019-08-31
  FMS(0, 6, 4, 12, 3, "Intel Atom (unknown type) (Braswell/Cherry Trail C0)");
  FMSQ(0, 6, 4, 12, 4, dC, "Intel Celeron N3000 / J3000 (Braswell D1)");
  FMSQ(0, 6, 4, 12, 4, dP, "Intel Pentium N3000 / J3000 (Braswell D1)");
  FMSQ(0, 6, 4, 12, 4, da,
       "Intel Atom x5-E8000 / x*-Z8000 (Cherry Trail D1)");  // no spec update;
                                                             // only MRG*
                                                             // 2018-03-06,
                                                             // 2019-08-31
  FMS(0, 6, 4, 12, 4, "Intel Atom (unknown type) (Braswell/Cherry Trail D1)");
  FMQ(0, 6, 4, 12, dC, "Intel Celeron N3000 / J3000 (Braswell)");
  FMQ(0, 6, 4, 12, dP, "Intel Pentium N3000 / J3000 (Braswell)");
  FMQ(0, 6, 4, 12, da,
      "Intel Atom x5-E8000 / x*-Z8000 (Cherry Trail)");  // no spec update; only
                                                         // MRG* 2018-03-06,
                                                         // 2019-08-31
  FM(0, 6, 4, 12, "Intel Atom (unknown type) (Braswell/Cherry Trail)");
  // Intel docs (329460, 330061).
  FMS(0, 6, 4, 13, 0, "Intel Atom C2000 (Avoton A0/A1)");
  FMS(0, 6, 4, 13, 8, "Intel Atom C2000 (Avoton/Rangeley B0/C0)");
  FM(0, 6, 4, 13, "Intel Atom C2000 (Avoton)");
  // Intel docs (332689) omit the stepping numbers for (0,6),(4,14) D1 & K1.
  // MRG* 2018-03-06 mentions (0,6),(4,14),3, but doesn't specify which
  // stepping name it is.
  // Coreboot* identifies the 2 (C0) & 3 (D0) steppings, neither of which is
  // mentioned in (332689).
  // Coreboot* identifies stepping 8 as (Kaby Lake G0). Perhaps they were just
  // early engineering samples of Kaby Lake.
  FMSQ(0, 6, 4, 14, 2, dc, "Intel Core i*-6000U / m*-6Y00 (Skylake C0)");
  FMSQ(0, 6, 4, 14, 2, dP, "Intel Pentium 4405U / Pentium 4405Y (Skylake C0)");
  FMSQ(0, 6, 4, 14, 2, dC, "Intel Celeron 3800U / 39000U (Skylake C0)");
  FMSQ(0, 6, 4, 14, 2, sX,
       "Intel Xeon E3-1500m (Skylake C0)");  // no spec update; only
                                             // MSR_CPUID_table* so far
  FMS(0, 6, 4, 14, 2, "Intel Core (unknown type) (Skylake C0)");
  FMSQ(0, 6, 4, 14, 3, dc, "Intel Core i*-6000U / m*-6Y00 (Skylake D0)");
  FMSQ(0, 6, 4, 14, 3, dP, "Intel Pentium 4405U / Pentium 4405Y (Skylake D0)");
  FMSQ(0, 6, 4, 14, 3, dC, "Intel Celeron 3800U / 39000U (Skylake D0)");
  FMSQ(0, 6, 4, 14, 3, sX,
       "Intel Xeon E3-1500m (Skylake D0)");  // no spec update; only
                                             // MSR_CPUID_table* so far
  FMS(0, 6, 4, 14, 3, "Intel Core (unknown type) (Skylake D0)");
  FMS(0, 6, 4, 14, 8, "Intel Core (unknown type) (Kaby Lake G0)");  // Coreboot*
  FMQ(0, 6, 4, 14, dc, "Intel Core i*-6000U / m*-6Y00 (Skylake)");
  FMQ(0, 6, 4, 14, dP, "Intel Pentium 4405U / Pentium 4405Y (Skylake)");
  FMQ(0, 6, 4, 14, dC, "Intel Celeron 3800U / 39000U (Skylake)");
  FMQ(0, 6, 4, 14, sX,
      "Intel Xeon E3-1500m (Skylake)");  // no spec update; only
                                         // MSR_CPUID_table* so far
  FM(0, 6, 4, 14, "Intel Core (unknown type) (Skylake)");
  // Intel docs (333811, 334165) omit the stepping numbers for (0,6),(4,15)
  // B0, M0 & R0, but (334208) provide some.
  FMSQ(0, 6, 4, 15, 1, dc,
       "Intel Core i7-6800K / i7-6900K / i7-6900X (Broadwell-E R0)");
  FMQ(0, 6, 4, 15, dc,
      "Intel Core i7-6800K / i7-6900K / i7-6900X (Broadwell-E)");
  FMSQ(0, 6, 4, 15, 1, sX,
       "Intel Xeon E5-1600 / E5-2600 / E5-4600 v4 (Broadwell-E) / E7-4800 / "
       "E7-8800 v4 (Broadwell-EX B0)");
  FMQ(0, 6, 4, 15, sX,
      "Intel Xeon E5-1600 / E5-2600 / E5-4600 v4 (Broadwell-E) / E7-4800 / "
      "E7-8800 v4 (Broadwell-EX)");
  FM(0, 6, 4, 15, "Intel Core (unknown type) (Broadwell-E / Broadwell-EX)");
  // Intel docs (335901) omit almost all details for the Core versions of
  // (0,6),(5,5).  But Intel docs (336065: Xeon Scalable steppings 2 & 4,
  // 338848: Xeon Scalable (2nd gen) stepping 7, and 338854: Xeon D-2000
  // stepping 2) provides some.
  // MRG* 2019-11-13 mentions stepping 3, but doesn't mention stepping name.
  // geekbench.com has an "Intel Xeon Gold 6230" example of a stepping 5, but
  // no stepping name.
  FMSQ(0, 6, 5, 5, 2, sS,
       "Intel Scalable Bronze/Silver/Gold/Platinum (Skylake B0/L0)");
  FMSQ(0, 6, 5, 5, 2, sX, "Intel Xeon W 2000 / D-2100 (Skylake B0/L0)");
  FMSQ(0, 6, 5, 5, 4, sS,
       "Intel Scalable Bronze/Silver/Gold/Platinum (Skylake H0/M0/U0)");
  FMSQ(0, 6, 5, 5, 4, sX,
       "Intel Xeon W 2000 / D-2100 (Skylake H0/M0/U0)");  // D-2100 from MRG*
                                                          // 2018-03-06
  FMSQ(
      0, 6, 5, 5, 4, dc,
      "Intel Core i9-7000X (Skylake-X H0/M0/U0)");  // only from MRG* 2018-03-06
  FMSQ(0, 6, 5, 5, 4, iM,
       "Montage Jintide Gen1");  // undocumented; only instlatx64 example
  FMSQ(
      0, 6, 5, 5, 6, sS,
      "Intel Scalable (2nd Gen) Bronze/Silver/Gold/Platinum (Cascade Lake)");  // no docs, but example from Greg Stewart
  FMSQ(0, 6, 5, 5, 6, sX,
       "Intel Xeon W 2000 (Cascade Lake)");  // no docs, but example from Greg
                                             // Stewart
  FMSQ(0, 6, 5, 5, 7, dc,
       "Intel Core i*-10000X (Cascade Lake-X B1/L1/R1)");  // no docs, but
                                                           // instlatx64 example
  FMSQ(0, 6, 5, 5, 7, sS,
       "Intel Scalable (2nd Gen) Bronze/Silver/Gold/Platinum (Cascade Lake "
       "B1/L1/R1)");
  FMSQ(0, 6, 5, 5, 7, sX, "Intel Xeon W 2000 (Cascade Lake-W B1/L1/R1)");
  FMS(0, 6, 5, 5, 10, "Intel (unknown type) (Cooper Lake)");
  FMQ(0, 6, 5, 5, sS,
      "Intel Scalable Bronze/Silver/Gold/Platinum (Skylake / Cascade Lake)");
  FMQ(0, 6, 5, 5, sX, "Intel Xeon W 2000 / D-2100 (Skylake / Cascade Lake)");
  FMQ(0, 6, 5, 5, dc,
      "Intel Core i*-6000X / i*-7000X (Skylake-X) / i*-10000X (Cascade "
      "Lake-X)");
  FM(0, 6, 5, 5,
     "Intel Core (unknown type) (Skylake / Skylake-X / Cascade Lake / Cascade "
     "Lake-X)");
  // Intel docs (332054).
  FMS(0, 6, 5, 6, 1, "Intel Xeon D-1500 (Broadwell-DE U0)");
  FMS(0, 6, 5, 6, 2, "Intel Xeon D-1500 (Broadwell-DE V1)");
  FMS(0, 6, 5, 6, 3,
      "Intel Xeon D-1500 (Broadwell-DE V2/V3)");  // V3 from MRG* 2018-03-06
  FMS(0, 6, 5, 6, 4, "Intel Xeon D-1500 (Broadwell-DE Y0)");
  FMS(0, 6, 5, 6, 5, "Intel Xeon D-1500N (Broadwell-DE A1)");
  FM(0, 6, 5, 6, "Intel Xeon (unknown type) (Broadwell-DE)");
  // Intel docs (334646) omit the stepping number for B0.  But as of Jan 2020,
  // it is the only stepping, and all examples seen have stepping number 1.
  FMS(0, 6, 5, 7, 1, "Intel Xeon Phi x200 (Knights Landing B0)");
  FM(0, 6, 5, 7, "Intel Xeon Phi x200 (Knights Landing)");
  FM(0, 6, 5, 10,
     "Intel Atom Z3500 (Moorefield)");  // no spec update; only MSR_CPUID_table*
                                        // & instlatx64 example so far
  // Intel docs (334820) & MRG* 2018-03-06
  // Coreboot* provides stepping 8 (A0).
  FMS(0, 6, 5, 12, 2,
      "Intel Atom T5000 (Apollo Lake)");  // no spec update; only MRG*
                                          // 2018-03-06
  FMS(0, 6, 5, 12, 8, "Intel Atom (unknown type) (Apollo Lake A0)");
  FMSQ(0, 6, 5, 12, 9, dP,
       "Intel Pentium N4000 / J4000 (Apollo Lake B0/B1/D0)");
  FMSQ(0, 6, 5, 12, 9, dC,
       "Intel Celeron N3000 / J3000 (Apollo Lake B0/B1/D0)");
  FMSQ(0, 6, 5, 12, 9, da,
       "Intel Atom x*-E3900 / x*-A3900 (Apollo Lake B0/B1/D0)");  // A3900 only
                                                                  // from MRG*
                                                                  // 2019-08-31
  FMS(0, 6, 5, 12, 9, "Intel Atom (unknown type) (Apollo Lake B0/B1/D0)");
  FMSQ(0, 6, 5, 12, 10, da, "Intel Atom x*-E3900 (Apollo Lake E0)");
  FMS(0, 6, 5, 12, 10, "Intel Atom (unknown type) (Apollo Lake E0)");
  FM(0, 6, 5, 12,
     "Intel Atom (unknown type) (Apollo Lake)");  // no spec update for Atom;
                                                  // only MSR_CPUID_table* so
                                                  // far
  // No spec update; only MSR_CPUID_table* so far (and instlatx64 example)
  // MRG* 2018-03-06 mentions (0,6),(5,13),1 stepping, but doesn't mention
  // stepping name.
  FM(0, 6, 5, 13, "Intel Atom x3-C3000 (SoFIA)");
  // Intel docs (332689,333133) omit the stepping numbers for (0,6),(5,14)
  // R0 & S0.
  // MRG* 2018-03-06 mentions (0,6),(5,14),3, but doesn't specify which
  // stepping name it is.
  // Coreboot* identifies the 1 (Q0) & 3 (R0) steppings, but not the S0
  // stepping.
  // Coreboot* identifies stepping 8 as (Kaby Lake-H A0). Perhaps they were just
  // early engineering samples of Kaby Lake.
  FMSQ(0, 6, 5, 14, 1, dc, "Intel Core i*-6000 (Skylake-H Q0)");
  FMSQ(0, 6, 5, 14, 1, dP, "Intel Pentium G4000 (Skylake-H Q0)");
  FMSQ(0, 6, 5, 14, 1, dC, "Intel Celeron G3900 (Skylake-H Q0)");
  FMSQ(0, 6, 5, 14, 1, sX,
       "Intel Xeon E3-1200 / E3-1500 v5 (Skylake-H Q0)");  // E3-1500 only from
                                                           // MRG 2019-08-31
  FMS(0, 6, 5, 14, 1, "Intel Core (unknown type) (Skylake-H Q0)");
  FMSQ(0, 6, 5, 14, 3, dc, "Intel Core i*-6000 (Skylake-H R0)");
  FMSQ(0, 6, 5, 14, 3, dP, "Intel Pentium G4000 (Skylake-H R0)");
  FMSQ(0, 6, 5, 14, 3, dC, "Intel Celeron G3900 (Skylake-H R0)");
  FMSQ(0, 6, 5, 14, 3, sX,
       "Intel Xeon E3-1200 / E3-1500 v5 (Skylake-H R0)");  // E3-1500 only from
                                                           // MRG 2019-08-31
  FMS(0, 6, 5, 14, 3, "Intel Core (unknown type) (Skylake-H R0)");
  FMS(0, 6, 5, 14, 8,
      "Intel Core (unknown type) (Kaby Lake-H A0)");  // Coreboot*
  FMQ(0, 6, 5, 14, dc, "Intel Core i*-6000 (Skylake-H)");
  FMQ(0, 6, 5, 14, dP, "Intel Pentium G4000 (Skylake-H)");
  FMQ(0, 6, 5, 14, dC, "Intel Celeron G3900 (Skylake-H)");
  FMQ(0, 6, 5, 14, sX,
      "Intel Xeon E3-1200 / E3-1500 v5 (Skylake-H)");  // E3-1500 only from MRG
                                                       // 2019-08-31
  FM(0, 6, 5, 14, "Intel Core (unknown type) (Skylake-H)");
  // Intel docs (336345).
  FMS(0, 6, 5, 15, 0, "Intel Atom C3000 (Denverton A0/A1)");
  FMS(0, 6, 5, 15, 1, "Intel Atom C3000 (Denverton B0/B1)");
  FM(0, 6, 5, 15, "Intel Atom C3000 (Denverton)");
  FM(0, 6, 6, 5, "Intel XMM 7272 (SoFIA)");  // no spec update; only MRG*
                                             // 2018-03-06, 2019-08-31
  // no spec update; only MSR_CPUID_table* & instlatx64 example so far
  // Coreboot* provides the steppings.
  FMS(0, 6, 6, 6, 0, "Intel Core (Cannon Lake A0)");
  FMS(0, 6, 6, 6, 1, "Intel Core (Cannon Lake B0)");
  FMS(0, 6, 6, 6, 2, "Intel Core (Cannon Lake C0)");
  FMS(0, 6, 6, 6, 3, "Intel Core (Cannon Lake D0)");
  FM(0, 6, 6, 6, "Intel Core (Cannon Lake)");
  FM(0, 6, 6, 7, "Intel Core (Cannon Lake)");  // DPTF*
  FMSQ(0, 6, 6, 10, 6, sS,
       "Intel Scalable (3rd Gen) Bronze/Silver/Gold/Platinum (Ice Lake D2/M1)");
  FMQ(0, 6, 6, 10, sS,
      "Intel Scalable (3rd Gen) Bronze/Silver/Gold/Platinum (Ice Lake)");
  FM(0, 6, 6, 10, "Intel (unknown type) (Ice Lake)");
  FM(0, 6, 6, 12,
     "Intel Core (Ice Lake)");  // no spec update; only MSR_CPUID_table* so far;
                                // DPTF* claims this is Meteor Lake S.
  // No spec update; only MRG* 2018-03-06, 2019-08-31.  It is some sort of Atom,
  // but no idea which uarch or core.
  FM(0, 6, 6, 14, "Intel Puma 7 (Cougar Mountain)");
  // No spec update; only instlatx64 example.
  FM(0, 6, 7, 5, "Intel Spreadtrum SC9853I-IA");
  // Intel docs (336562).
  // MRG* 2019-11-13 mentions stepping 8, but doesn't mention stepping name.
  // Coreboot* provides steppings 0 (A0) & 8 (R0).
  FMSQ(0, 6, 7, 10, 0, dP,
       "Intel Pentium Silver N5000 / J5000 (Gemini Lake A0)");
  FMSQ(0, 6, 7, 10, 0, dC, "Intel Celeron N4000 / J4000 (Gemini Lake A0)");
  FMS(0, 6, 7, 10, 0, "Intel (unknown type) (Gemini Lake A0)");
  FMSQ(0, 6, 7, 10, 1, dP,
       "Intel Pentium Silver N5000 / J5000 (Gemini Lake B0)");
  FMSQ(0, 6, 7, 10, 1, dC, "Intel Celeron N4000 / J4000 (Gemini Lake B0)");
  FMS(0, 6, 7, 10, 1, "Intel (unknown type) (Gemini Lake B0)");
  FMSQ(0, 6, 7, 10, 8, dP,
       "Intel Pentium Silver N5000 / J5000 (Gemini Lake R0)");
  FMSQ(0, 6, 7, 10, 8, dC, "Intel Celeron N4000 / J4000 (Gemini Lake R0)");
  FMS(0, 6, 7, 10, 8, "Intel (unknown type) (Gemini Lake R0)");
  FMQ(0, 6, 7, 10, dP, "Intel Pentium Silver N5000 / J5000 (Gemini Lake)");
  FMQ(0, 6, 7, 10, dC, "Intel Celeron N4000 / J4000 (Gemini Lake)");
  FM(0, 6, 7, 10, "Intel (unknown type) (Gemini Lake)");
  FM(0, 6, 7, 13, "Intel Core i*-10000 (Ice Lake)");  // no spec update; only
                                                      // MSR_CPUID_table* so far
  // Intel docs (341079) provide inconsistent information about stepping
  // numbers for (0,6),(7,14), and it contradicts actual samples, so I'm
  // ignoring it.
  // Currently there are no Ice Lake CPUs for Xeon/Pentium/Celeron.
  // Coreboot* provides steppings 0 (A0) & 1 (B0), but not for stepping 5,
  // seen in an instlatx64 sample.
  FMS(0, 6, 7, 14, 0, "Intel Core i*-10000 (Ice Lake-U/Y A0)");
  FMS(0, 6, 7, 14, 1, "Intel Core i*-10000 (Ice Lake-U/Y B0)");
  FM(0, 6, 7, 14, "Intel Core i*-10000 (Ice Lake-U/Y)");
  // no spec update; only MSR_CPUID_table* so far
  // MRG* 2018-03-06 mentions stepping 0, but doesn't specify which stepping
  // name it is.
  FM(0, 6, 8, 5, "Intel Xeon Phi (Knights Mill)");
  FM(0, 6, 8, 6, "Intel Atom (Elkhart Lake)");
  // instlatx64 sample has stepping 1, but has no name.
  FM(0, 6, 8, 10, "Intel Atom (Lakefield)");  // no spec update; LX*
  // Coreboot* provides steppings.
  FMS(0, 6, 8, 12, 0, "Intel Core (Tiger Lake-U A0)");
  FMSQ(0, 6, 8, 12, 1, dC, "Intel Celeron 6000 (Tiger Lake-U B0)");
  FMSQ(0, 6, 8, 12, 1, dP, "Intel Pentium Gold 7505 (Tiger Lake-U B0)");
  FMSQ(0, 6, 8, 12, 1, dc, "Intel Core i*-11000 / i*-1100G* (Tiger Lake-U B0)");
  FMS(0, 6, 8, 12, 1, "Intel (unknown type) (Tiger Lake-U B0)");
  FMQ(0, 6, 8, 12, dC, "Intel Celeron (Tiger Lake-U)");
  FMQ(0, 6, 8, 12, dP, "Intel Pentium (Tiger Lake-U)");
  FMQ(0, 6, 8, 12, dc, "Intel Core (Tiger Lake-U)");
  FM(0, 6, 8, 12, "Intel (unknown type) (Tiger Lake-U)");
  // no spec update; only MSR_CPUID_table* so far
  // Coreboot* provides stepping.
  FMS(0, 6, 8, 13, 1, "Intel Core (Tiger Lake R0)");
  FM(0, 6, 8, 13, "Intel Core (Tiger Lake)");
  // Intel docs (334663) omit the stepping numbers for (0,6),(8,14)
  // H0, J1 & Y0, but (338025, 615213) provide some.
  // Coreboot* provides the 9 (H0) & 10 (Y0) stepping, but not J1.
  FMSQ(0, 6, 8, 14, 9, UC,
       "Intel Celeron 3x65U (Kaby Lake H0)");  // MRG* 2019-08-31 pinned down
                                               // stepping
  FMSQ(0, 6, 8, 14, 9, UP,
       "Intel Celeron 4415U (Kaby Lake H0)");  // MRG* 2019-08-31 pinned down
                                               // stepping
  FMSQ(0, 6, 8, 14, 9, YC,
       "Intel Celeron 3x65Y (Kaby Lake H0)");  // MRG* 2019-08-31 pinned down
                                               // stepping
  FMSQ(0, 6, 8, 14, 9, YP,
       "Intel Celeron 4410Y (Kaby Lake H0)");  // MRG* 2019-08-31 pinned down
                                               // stepping
  FMSQ(0, 6, 8, 14, 9, Y8,
       "Intel i*-8000Y / m*-8000Y (Amber Lake-Y H0)");  // no spec update; only
                                                        // MRG* 2019-08-31 &
                                                        // instlatx64 examples
  FMSQ(0, 6, 8, 14, 9, LY,
       "Intel Core i*-7000Y (Kaby Lake H0)");  // no spec update; only MRG*
                                               // 2019-08-31 & instlatx64
                                               // examples
  FMSQ(0, 6, 8, 14, 9, dc,
       "Intel Core i*-7000U (Kaby Lake H0)");  // no docs on stepping; MRG*
                                               // 2018-03-06, 2019-08-31
  FMSQ(0, 6, 8, 14, 10, dc,
       "Intel Core i*-8000U (Kaby Lake Y0)");  // no docs on stepping; MRG*
                                               // 2018-03-06
  FMSQ(0, 6, 8, 14, 11, LU, "Intel Core i*-8000U (Whiskey Lake-U W0)");
  FMSQ(0, 6, 8, 14, 11, LY, "Intel Core i*-8000Y (Amber Lake-Y W0)");
  FMSQ(0, 6, 8, 14, 11, UC, "Intel Celeron 4205U (Whiskey Lake-U W0)");
  FMSQ(0, 6, 8, 14, 11, UP, "Intel Pentium 5405U (Whiskey Lake-U W0)");
  FMS(0, 6, 8, 14, 11,
      "Intel Core (unknown type) (Whiskey Lake-U W0 / Amber Lake-Y W0)");
  FMSQ(0, 6, 8, 14, 12, UX, "Intel Core i*-10000U (Comet Lake-U V1)");
  FMSQ(0, 6, 8, 14, 12, LU, "Intel Core i*-8000U (Whiskey Lake-U V0)");
  FMSQ(
      0, 6, 8, 14, 12, LY,
      "Intel Core i*-8000Y / m*-8000Y / i*-10000Y (Amber Lake-Y V0)");  // m*-8000Y
                                                                        // &
                                                                        // i*-10000Y
                                                                        // from
                                                                        // MRG*
                                                                        // 2019-11-13
  FMSQ(0, 6, 8, 14, 12, dP,
       "Intel Pentium 6000U (Comet Lake-U V1)");  // MRG* 2019-08-31 pinned down
                                                  // stepping
  FMSQ(0, 6, 8, 14, 12, dC,
       "Intel Celeron 5000U (Comet Lake-U V1)");  // MRG* 2019-08-31 pinned down
                                                  // stepping
  FMS(0, 6, 8, 14, 12,
      "Intel (unknown type) (Whiskey Lake-U V0 / Comet Lake-U V1)");
  FM(0, 6, 8, 14,
     "Intel Core (unknown type) (Kaby Lake / Amber Lake-Y / Whiskey Lake-U / "
     "Comet Lake-U)");
  FM(0, 6, 8, 15, "Intel Xeon (unknown type) (Sapphire Rapids)");  // LX*
  // LX*.  Coreboot* provides stepping.
  FMSQ(0, 6, 9, 6, 0, dC, "Intel Celeron J6400 / N6400 (Elkhart Lake A0)");
  FMSQ(0, 6, 9, 6, 0, dP, "Intel Pentium J6400 / N6400 (Elkhart Lake A0)");
  FMSQ(0, 6, 9, 6, 0, da, "Intel Atom (Elkhart Lake A0)");
  FMS(0, 6, 9, 6, 0, "Intel (unknown type) (Elkhart Lake A0)");
  FMSQ(0, 6, 9, 6, 1, dC, "Intel Celeron J6400 / N6400 (Elkhart Lake B0/B1)");
  FMSQ(0, 6, 9, 6, 1, dP, "Intel Pentium J6400 / N6400 (Elkhart Lake B0/B1)");
  FMSQ(0, 6, 9, 6, 1, da, "Intel Atom (Elkhart Lake B0/B1)");
  FMS(0, 6, 9, 6, 1, "Intel (unknown type) (Elkhart Lake B0/B1)");
  FMQ(0, 6, 9, 6, dC, "Intel Celeron (Elkhart Lake)");
  FMQ(0, 6, 9, 6, dP, "Intel Pentium (Elkhart Lake)");
  FMQ(0, 6, 9, 6, da, "Intel Atom (Elkhart Lake)");
  FM(0, 6, 9, 6, "Intel (unknown type) (Elkhart Lake)");
  // Coreboot* provides A0 stepping.
  // Intel docs (682436) mention Core stepping value 2, but omit stepping name.
  FMSQ(0, 6, 9, 7, 0, dc, "Intel Core (Alder Lake-S A0)");
  FMS(0, 6, 9, 7, 0, "Intel (unknown type) (Alder Lake-S A0)");
  FMQ(0, 6, 9, 7, dc, "Intel Core i*-12000K / i*-12000KF (Alder Lake-S)");
  FM(0, 6, 9, 7, "Intel (unknown type) (Alder Lake-S)");
  // Coreboot*.  Coreboot* provides stepping.
  FMS(0, 6, 9, 10, 0, "Intel Atom (Alder Lake A0)");
  FMS(0, 6, 9, 10, 1, "Intel Atom (Alder Lake A1)");
  FMS(0, 6, 9, 10, 2, "Intel Atom (Alder Lake A2)");
  FMS(0, 6, 9, 10, 4, "Intel Atom (Alder Lake A3)");
  FM(0, 6, 9, 10, "Intel Atom (Alder Lake)");
  // LX*.  Coreboot* provides stepping.
  FMSQ(0, 6, 9, 12, 0, dC, "Intel Celeron N4500 / N5100 (Jasper Lake A0)");
  FMSQ(0, 6, 9, 12, 0, dP, "Intel Pentium N6000 (Jasper Lake A0)");
  FMS(0, 6, 9, 12, 0, "Intel (unknown type) (Jasper Lake A0)");
  FMQ(0, 6, 9, 12, dC, "Intel Celeron N4500 / N5100 (Jasper Lake)");
  FMQ(0, 6, 9, 12, dP, "Intel Pentium N6000 (Jasper Lake)");
  FM(0, 6, 9, 12, "Intel (unknown type) (Jasper Lake)");
  FM(0, 6, 9, 13, "Intel NNP I-1000 (Spring Hill)");  // LX*
  // Intel docs (334663, 335718, 336466, 338014) omit the stepping numbers for
  // (0,6),(9,14) B0, but (337346) provides some.
  // Coreboot* provides the 9 (B0) stepping.
  // WARNING: If adding new steppings here, also update decode_uarch_intel.
  FMSQ(0, 6, 9, 14, 9, LG,
       "Intel Core i*-8700 (Kaby Lake-H B0)");  // no docs on stepping; only
                                                // MRG* 2018-03-06, 2019-08-31
  FMSQ(0, 6, 9, 14, 9, dc,
       "Intel Core i*-7700 (Kaby Lake-H B0)");  // no docs on stepping; only
                                                // MRG* 2018-03-06 & instlatx64
                                                // examples
  FMSQ(0, 6, 9, 14, 9, sX,
       "Intel Xeon E3-1200 v6 (Kaby Lake-H B0)");  // no docs on stepping; only
                                                   // MRG* 2018-03-06
  FMSQ(0, 6, 9, 14, 9, dC,
       "Intel Celeron G3930 (Kaby Lake-H B0)");  // MRG* 2020-01-27 pinned down
                                                 // stepping
  FMSQ(0, 6, 9, 14, 10, LU, "Intel Core i*-8000 U Line (Coffee Lake D0)");
  FMSQ(0, 6, 9, 14, 10, dP,
       "Intel Pentium Gold G5000 (Coffee Lake U0)");  // no docs; only Andrey
                                                      // Rahmatullin sample
  FMSQ(0, 6, 9, 14, 10, dc, "Intel Core i*-8000 S/H Line (Coffee Lake U0)");
  FMSQ(0, 6, 9, 14, 10, sX,
       "Intel Xeon E-2100 (Coffee Lake U0)");  // MRG* 2019-08-31
  FMSQ(0, 6, 9, 14, 11, dc, "Intel Core i*-8000 S Line (Coffee Lake B0)");
  FMSQ(0, 6, 9, 14, 11, dC,
       "Intel Celeron G4900 (Coffee Lake B0)");  // no spec update; MRG*
                                                 // 2020-01-27
  FMSQ(0, 6, 9, 14, 11, dP,
       "Intel Pentium Gold G5000 (Coffee Lake B0)");  // MRG* 2020-01-27 pinned
                                                      // down stepping
  FMSQ(0, 6, 9, 14, 12, dc, "Intel Core i*-9000 S Line (Coffee Lake P0)");
  FMSQ(0, 6, 9, 14, 13, d1,
       "Intel CC150 (Coffee Lake R0)");  // no docs; only instlatx64 example
  FMSQ(0, 6, 9, 14, 13, dc, "Intel Core i*-9000 H Line (Coffee Lake R0)");
  FMSQ(0, 6, 9, 14, 13, sX,
       "Intel Xeon E-2200 (Coffee Lake R0)");  // no docs on stepping; only MRG
                                               // 2019-11-13
  FM(0, 6, 9, 14, "Intel (unknown type) (Kaby Lake / Coffee Lake)");
  FM(0, 6, 9, 15,
     "Intel (unknown type) (Ice Lake)");  // undocumented, but (engr?) sample
                                          // via instlatx64 from Komachi_ENSAKA
  // LX*.  Coreboot* provides more detail & steppings
  // (615213) mentions the (0,6),(10,5),2 and (0,6),(10,5),5 steppings, but
  // does not provide their names.
  // en.wikichip.org provides more details on stepping names.
  FMSQ(0, 6, 10, 5, 0, dC, "Intel Celeron 5000 (Comet Lake-H/S G0)");
  FMSQ(0, 6, 10, 5, 0, dP,
       "Intel Pentium Gold G6400 / G6500 (Comet Lake-H/S G0)");
  FMSQ(0, 6, 10, 5, 0, dc, "Intel Core i*-10000 (Comet Lake-H/S G0)");
  FMSQ(0, 6, 10, 5, 0, sX, "Intel Xeon W-1200 (Comet Lake-H/S G0)");
  FMS(0, 6, 10, 5, 0, "Intel (unknown type) (Comet Lake-H/S G0)");
  FMSQ(0, 6, 10, 5, 1, dC, "Intel Celeron 5000 (Comet Lake-H/S P0)");
  FMSQ(0, 6, 10, 5, 1, dP,
       "Intel Pentium Gold G6400 / G6500 (Comet Lake-H/S P0)");
  FMSQ(0, 6, 10, 5, 1, dc, "Intel Core i*-10000 (Comet Lake-H/S P0)");
  FMSQ(0, 6, 10, 5, 1, sX, "Intel Xeon W-1200 (Comet Lake-H/S P0)");
  FMS(0, 6, 10, 5, 1, "Intel (unknown type) (Comet Lake-H/S P0)");
  FMSQ(0, 6, 10, 5, 2, dC, "Intel Celeron 5000 (Comet Lake-H/S R1)");
  FMSQ(0, 6, 10, 5, 2, dP,
       "Intel Pentium Gold G6400 / G6500 (Comet Lake-H/S R1)");
  FMSQ(0, 6, 10, 5, 2, dc, "Intel Core i*-10000 (Comet Lake-H/S R1)");
  FMSQ(0, 6, 10, 5, 2, sX, "Intel Xeon W-1200 (Comet Lake-H/S R1)");
  FMS(0, 6, 10, 5, 2, "Intel (unknown type) (Comet Lake-H/S R1)");
  FMSQ(0, 6, 10, 5, 3, dC, "Intel Celeron 5000 (Comet Lake-H/S G1)");
  FMSQ(0, 6, 10, 5, 3, dP,
       "Intel Pentium Gold G6400 / G6500 (Comet Lake-H/S G1)");
  FMSQ(0, 6, 10, 5, 3, dc, "Intel Core i*-10000 (Comet Lake-H/S G1)");
  FMSQ(0, 6, 10, 5, 3, sX, "Intel Xeon W-1200 (Comet Lake-H/S G1)");
  FMS(0, 6, 10, 5, 3, "Intel (unknown type) (Comet Lake-H/S G1)");
  FMSQ(0, 6, 10, 5, 4, dC, "Intel Celeron 5000 (Comet Lake-H/S P1)");
  FMSQ(0, 6, 10, 5, 4, dP,
       "Intel Pentium Gold G6400 / G6500 (Comet Lake-H/S P1)");
  FMSQ(0, 6, 10, 5, 4, dc, "Intel Core i*-10000 (Comet Lake-H/S P1)");
  FMSQ(0, 6, 10, 5, 4, sX, "Intel Xeon W-1200 (Comet Lake-H/S P1)");
  FMS(0, 6, 10, 5, 4, "Intel (unknown type) (Comet Lake-H/S P1)");
  FMSQ(0, 6, 10, 5, 5, dC, "Intel Celeron 5000 (Comet Lake-H/S Q0)");
  FMSQ(0, 6, 10, 5, 5, dP,
       "Intel Pentium Gold G6400 / G6500 (Comet Lake-H/S Q0)");
  FMSQ(0, 6, 10, 5, 5, dc, "Intel Core i*-10000 (Comet Lake-H/S Q0)");
  FMSQ(0, 6, 10, 5, 5, sX, "Intel Xeon W-1200 (Comet Lake-H/S Q0)");
  FMS(0, 6, 10, 5, 5, "Intel (unknown type) (Comet Lake-H/S Q0)");
  FMQ(0, 6, 10, 5, dC, "Intel Celeron 5000 (Comet Lake-H/S)");
  FMQ(0, 6, 10, 5, dP, "Intel Pentium Gold G6400 / G6500 (Comet Lake-H/S)");
  FMQ(0, 6, 10, 5, dc, "Intel Core i*-10000 (Comet Lake-H/S)");
  FMQ(0, 6, 10, 5, sX, "Intel Xeon W-1200 (Comet Lake-H/S)");
  FM(0, 6, 10, 5, "Intel (unknown type) (Comet Lake-H/S)");
  // (615213) provides steppings.
  // MRG* 2019-11-13 & instlatx64 example
  // Coreboot* provides steppings.
  FMS(0, 6, 10, 6, 0, "Intel Core i*-10000 (Comet Lake-U A0)");
  FMS(0, 6, 10, 6, 1, "Intel Core i*-10000 (Comet Lake-U K0/K1/S0)");
  FMS(0, 6, 10, 6, 2, "Intel Core i*-10000 (Comet Lake-H R1)");
  FMS(0, 6, 10, 6, 3, "Intel Core i*-10000 (Comet Lake-S G1)");
  FMS(0, 6, 10, 6, 5, "Intel Core i*-10000 (Comet Lake-S Q0)");
  FM(0, 6, 10, 6, "Intel Core i*-10000 (Comet Lake)");
  FMQ(0, 6, 10, 7, dc, "Intel Core i*-11000 (Rocket Lake)");
  FMQ(0, 6, 10, 7, sX, "Intel Xeon E-1300 / E-2300G (Rocket Lake)");
  FM(0, 6, 10, 7, "Intel (unknown type) (Rocket Lake)");
  FM(0, 6, 10, 8,
     "Intel (unknown type) (Rocket Lake)");  // undocumented, but (engr?) sample
                                             // via instlatx64 from
                                             // Komachi_ENSAKA
  FM(0, 6, 10, 10,
     "Intel (unknown type) (Meteor Lake-M)");  // DPTF*; undocumented, but
                                               // (engr?) sample via instlatx64
                                               // from Komachi_ENSAKA
  FM(0, 6, 10, 11, "Intel (unknown type) (Meteor Lake-N)");  // DPTF*
  FM(0, 6, 10, 12,
     "Intel (unknown type) (Meteor Lake-S)");  // undocumented, but (engr?)
                                               // sample via instlatx64 from
                                               // Komachi_ENSAKA
  FM(0, 6, 10, 13,
     "Intel (unknown type) (Granite Rapids)");  // undocumented, but (engr?)
                                                // sample via instlatx64 from
                                                // Komachi_ENSAKA
  FM(0, 6, 10, 15,
     "Intel (unknown type) (Sierra Forest)");  // undocumented, but (engr?)
                                               // sample via instlatx64 from
                                               // Komachi_ENSAKA
  FM(0, 6, 11, 7,
     "Intel (unknown type) (Raptor Lake)");  // LX*; DPTF* (which also says
                                             // Raptor Lake-S)
  FM(0, 6, 11, 10, "Intel (unknown type) (Raptor Lake-P)");  // LX*; DPTF*
  FM(0, 6, 11, 14,
     "Intel (unknown type) (Alder Lake)");  // Coreboot* (or maybe Gracemont
                                            // "little" cores tied to Alder
                                            // Lake?) (Alder Lake-N stepping
                                            // 0=A0, when I'm sure)
  FQ(0, 6, sX, "Intel Xeon (unknown model)");
  FQ(0, 6, se, "Intel Xeon (unknown model)");
  FQ(0, 6, MC, "Intel Mobile Celeron (unknown model)");
  FQ(0, 6, dC, "Intel Celeron (unknown model)");
  FQ(0, 6, Xc, "Intel Core Extreme (unknown model)");
  FQ(0, 6, Mc, "Intel Mobile Core (unknown model)");
  FQ(0, 6, dc, "Intel Core (unknown model)");
  FQ(0, 6, MP, "Intel Mobile Pentium (unknown model)");
  FQ(0, 6, dP, "Intel Pentium (unknown model)");
  F(0, 6, "Intel (unknown model)");
  // Intel docs (249720).
  FMS(0, 7, 0, 0, 6, "Intel Itanium (Merced C0)");
  FMS(0, 7, 0, 0, 7, "Intel Itanium (Merced C1)");
  FMS(0, 7, 0, 0, 8, "Intel Itanium (Merced C2)");
  F(0, 7, "Intel Itanium (unknown model)");
  FM(0, 11, 0, 0,
     "Intel Xeon Phi x100 Coprocessor (Knights Ferry)");  // found only on
                                                          // en.wikichip.org
  // Intel docs (328205).
  FMS(0, 11, 0, 1, 1, "Intel Xeon Phi x100 Coprocessor (Knights Corner B0)");
  FMS(0, 11, 0, 1, 3, "Intel Xeon Phi x100 Coprocessor (Knights Corner B1)");
  FMS(0, 11, 0, 1, 4, "Intel Xeon Phi x100 Coprocessor (Knights Corner C0)");
  FM(0, 11, 0, 1, "Intel Xeon Phi x100 Coprocessor (Knights Corner)");
  // Intel docs (249199, 249678).
  FMS(0, 15, 0, 0, 7, "Intel Pentium 4 (Willamette B2)");
  FMSQ(0, 15, 0, 0, 10, dP, "Intel Pentium 4 (Willamette C1)");
  FMSQ(0, 15, 0, 0, 10, sX, "Intel Xeon (Foster C1)");
  FMS(0, 15, 0, 0, 10,
      "Intel Pentium 4 (unknown type) 4 (Willamette/Foster C1)");
  FMQ(0, 15, 0, 0, dP, "Intel Pentium 4 (Willamette)");
  FMQ(0, 15, 0, 0, sX, "Intel Xeon (Foster)");
  FM(0, 15, 0, 0, "Intel Pentium 4 (unknown type) (Willamette/Foster)");
  // Intel docs (249199, 249678, 290741, 290749).
  FMS(0, 15, 0, 1, 1, "Intel Xeon MP (Foster C0)");
  FMSQ(0, 15, 0, 1, 2, dP, "Intel Pentium 4 (Willamette D0)");
  FMSQ(0, 15, 0, 1, 2, sX, "Intel Xeon (Foster D0)");
  FMS(0, 15, 0, 1, 2, "Intel Pentium 4 (unknown type) (Willamette/Foster D0)");
  FMSQ(0, 15, 0, 1, 3, dP, "Intel Pentium 4(Willamette E0)");
  FMSQ(0, 15, 0, 1, 3, dC, "Intel Celeron 478-pin (Willamette E0)");
  FMS(0, 15, 0, 1, 3, "Intel Pentium 4 (unknown type) (Willamette/Foster E0)");
  FMQ(0, 15, 0, 1, dP, "Intel Pentium 4 (Willamette)");
  FMQ(0, 15, 0, 1, sX, "Intel Xeon (Foster)");
  FM(0, 15, 0, 1, "Intel Pentium 4 (unknown type) (Willamette/Foster)");
  // Intel docs (249199, 249678, 250721, 251309, 253176, 290741, 290749).
  FMS(0, 15, 0, 2, 2, "Intel Xeon MP (Gallatin A0)");
  FMSQ(0, 15, 0, 2, 4, sX, "Intel Xeon (Prestonia B0)");
  FMSQ(0, 15, 0, 2, 4, MM, "Intel Mobile Pentium 4 Processor-M (Northwood B0)");
  FMSQ(0, 15, 0, 2, 4, MC, "Intel Mobile Celeron (Northwood B0)");
  FMSQ(0, 15, 0, 2, 4, dP, "Intel Pentium 4 (Northwood B0)");
  FMS(0, 15, 0, 2, 4,
      "Intel Pentium 4 (unknown type) (Northwood/Prestonia B0)");
  FMSQ(0, 15, 0, 2, 5, dP, "Intel Pentium 4 (Northwood B1/M0)");
  FMSQ(0, 15, 0, 2, 5, sM, "Intel Xeon MP (Gallatin B1)");
  FMSQ(0, 15, 0, 2, 5, sX, "Intel Xeon (Prestonia B1)");
  FMS(0, 15, 0, 2, 5,
      "Intel Pentium 4 (unknown type) (Northwood/Prestonia/Gallatin B1/M0)");
  FMS(0, 15, 0, 2, 6, "Intel Xeon MP (Gallatin C0)");
  FMSQ(0, 15, 0, 2, 7, sX, "Intel Xeon (Prestonia C1)");
  FMSQ(0, 15, 0, 2, 7, dC, "Intel Celeron 478-pin (Northwood C1)");
  FMSQ(0, 15, 0, 2, 7, MC, "Intel Mobile Celeron (Northwood C1)");
  FMSQ(0, 15, 0, 2, 7, MM, "Intel Mobile Pentium 4 Processor-M (Northwood C1)");
  FMSQ(0, 15, 0, 2, 7, dP, "Intel Pentium 4 (Northwood C1)");
  FMS(0, 15, 0, 2, 7,
      "Intel Pentium 4 (unknown type) (Northwood/Prestonia C1)");
  FMSQ(0, 15, 0, 2, 9, sX, "Intel Xeon (Prestonia D1)");
  FMSQ(0, 15, 0, 2, 9, dC, "Intel Celeron 478-pin (Northwood D1)");
  FMSQ(0, 15, 0, 2, 9, MC, "Intel Mobile Celeron (Northwood D1)");
  FMSQ(0, 15, 0, 2, 9, MM, "Intel Mobile Pentium 4 Processor-M (Northwood D1)");
  FMSQ(0, 15, 0, 2, 9, MP, "Intel Mobile Pentium 4 (Northwood D1)");
  FMSQ(0, 15, 0, 2, 9, dP, "Intel Pentium 4 (Northwood D1)");
  FMS(0, 15, 0, 2, 9,
      "Intel Pentium 4 (unknown type) (Northwood/Prestonia D1)");
  FMQ(0, 15, 0, 2, dP, "Intel Pentium 4 (Northwood)");
  FMQ(0, 15, 0, 2, sM, "Intel Xeon MP (Gallatin)");
  FMQ(0, 15, 0, 2, sX, "Intel Xeon (Prestonia)");
  FM(0, 15, 0, 2,
     "Intel Pentium 4 (unknown type) (Northwood/Prestonia/Gallatin)");
  // Intel docs (302352, 302402, 302403, 302441).
  FMSQ(0, 15, 0, 3, 3, dP, "Intel Pentium 4 (Prescott C0)");
  FMSQ(0, 15, 0, 3, 3, dC, "Intel Celeron D (Prescott C0)");
  FMS(0, 15, 0, 3, 3, "Intel Pentium 4 (unknown type) (Prescott C0)");
  FMSQ(0, 15, 0, 3, 4, sX, "Intel Xeon (Nocona D0)");
  FMSQ(0, 15, 0, 3, 4, dC, "Intel Celeron D (Prescott D0)");
  FMSQ(0, 15, 0, 3, 4, MP, "Intel Mobile Pentium 4 (Prescott D0)");
  FMSQ(0, 15, 0, 3, 4, dP, "Intel Pentium 4 (Prescott D0)");
  FMS(0, 15, 0, 3, 4, "Intel Pentium 4 (unknown type) (Prescott/Nocona D0)");
  FMQ(0, 15, 0, 3, sX, "Intel Xeon (Nocona)");
  FMQ(0, 15, 0, 3, dC, "Intel Celeron D (Prescott)");
  FMQ(0, 15, 0, 3, MP, "Intel Mobile Pentium 4 (Prescott)");
  FMQ(0, 15, 0, 3, dP, "Intel Pentium 4 (Prescott)");
  FM(0, 15, 0, 3, "Intel Pentium 4 (unknown type) (Prescott/Nocona)");
  // Intel docs (302354, 306752, 306757, 306832, 309159, 309627).
  FMSQ(0, 15, 0, 4, 1, sP, "Intel Xeon MP (Potomac C0)");
  FMSQ(0, 15, 0, 4, 1, sM, "Intel Xeon MP (Cranford A0)");
  FMSQ(0, 15, 0, 4, 1, sX, "Intel Xeon (Nocona E0)");
  FMSQ(0, 15, 0, 4, 1, dC, "Intel Celeron D (Prescott E0)");
  FMSQ(0, 15, 0, 4, 1, MP, "Intel Mobile Pentium 4 (Prescott E0)");
  FMSQ(0, 15, 0, 4, 1, dP, "Intel Pentium 4 (Prescott E0)");
  FMS(0, 15, 0, 4, 1,
      "Intel Pentium 4 (unknown type) (Prescott/Nocona/Cranford/Potomac E0)");
  FMSQ(0, 15, 0, 4, 3, sI, "Intel Xeon (Irwindale N0)");
  FMSQ(0, 15, 0, 4, 3, sX, "Intel Xeon (Nocona N0)");
  FMSQ(0, 15, 0, 4, 3, dP, "Intel Pentium 4 (Prescott N0)");
  FMS(0, 15, 0, 4, 3,
      "Intel Pentium 4 (unknown type) (Prescott/Nocona/Irwindale N0)");
  FMSQ(0, 15, 0, 4, 4, dd, "Intel Pentium D Processor 8x0 (Smithfield A0)");
  FMSQ(0, 15, 0, 4, 4, dG,
       "Intel Pentium Extreme Edition Processor 840 (Smithfield A0)");
  FMS(0, 15, 0, 4, 4, "Intel Pentium D (unknown type) (Smithfield A0)");
  FMSQ(0, 15, 0, 4, 7, dd, "Intel Pentium D Processor 8x0 (Smithfield B0)");
  FMSQ(0, 15, 0, 4, 7, dG,
       "Pentium Extreme Edition Processor 840 (Smithfield B0)");
  FMS(0, 15, 0, 4, 7, "Intel Pentium D (unknown type) (Smithfield B0)");
  FMSQ(0, 15, 0, 4, 8, s7, "Intel Dual-Core Xeon Processor 7000 (Paxville A0)");
  FMSQ(0, 15, 0, 4, 8, sX, "Intel Dual-Core Xeon (Paxville A0)");
  FMS(0, 15, 0, 4, 8, "Intel Dual-Core Xeon (unknown type) (Paxville A0)");
  FMSQ(0, 15, 0, 4, 9, sM, "Intel Xeon MP (Cranford B0)");
  FMSQ(0, 15, 0, 4, 9, dC, "Intel Celeron D (Prescott G1)");
  FMSQ(0, 15, 0, 4, 9, dP, "Intel Pentium 4 (Prescott G1)");
  FMS(0, 15, 0, 4, 9, "Intel Pentium 4 (unknown type) (Prescott/Cranford G1)");
  FMSQ(0, 15, 0, 4, 10, sI, "Intel Xeon (Irwindale R0)");
  FMSQ(0, 15, 0, 4, 10, sX, "Intel Xeon (Nocona R0)");
  FMSQ(0, 15, 0, 4, 10, dP, "Intel Pentium 4 (Prescott R0)");
  FMS(0, 15, 0, 4, 10,
      "Intel Pentium 4 (unknown type) (Prescott/Nocona/Irwindale R0)");
  FMQ(0, 15, 0, 4, sM, "Intel Xeon MP (Nocona/Potomac)");
  FMQ(0, 15, 0, 4, sX, "Intel Xeon (Nocona/Irwindale)");
  FMQ(0, 15, 0, 4, dC, "Intel Celeron D (Prescott)");
  FMQ(0, 15, 0, 4, MP, "Intel Mobile Pentium 4 (Prescott)");
  FMQ(0, 15, 0, 4, dd, "Intel Pentium D (Smithfield A0)");
  FMQ(0, 15, 0, 4, dP,
      "Intel Pentium 4 (Prescott) / Pentium Extreme Edition (Smithfield A0)");
  FM(0, 15, 0, 4,
     "Intel Pentium 4 (unknown type) "
     "(Prescott/Nocona/Irwindale/Smithfield/Cranford/Potomac)");
  // Intel docs (310307, 310309, 311827, 313065, 314554).
  FMSQ(0, 15, 0, 6, 2, dd, "Intel Pentium D Processor 9xx (Presler B1)");
  FMSQ(0, 15, 0, 6, 2, dP,
       "Intel Pentium 4 Processor 6x1 (Cedar Mill B1) / Pentium Extreme "
       "Edition Processor 955 (Presler B1)");
  FMS(0, 15, 0, 6, 2, "Intel Pentium 4 (unknown type) (Cedar Mill/Presler B1)");
  FMSQ(0, 15, 0, 6, 4, dd, "Intel Pentium D Processor 9xx (Presler C1)");
  FMSQ(0, 15, 0, 6, 4, dP,
       "Intel Pentium 4 Processor 6x1 (Cedar Mill C1) / Pentium Extreme "
       "Edition Processor 955 (Presler C1)");
  FMSQ(0, 15, 0, 6, 4, dC, "Intel Celeron D Processor 34x/35x (Cedar Mill C1)");
  FMSQ(0, 15, 0, 6, 4, sX, "Intel Xeon Processor 5000 (Dempsey C1)");
  FMS(0, 15, 0, 6, 4,
      "Intel Pentium 4 (unknown type) (Cedar Mill/Presler/Dempsey C1)");
  FMSQ(0, 15, 0, 6, 5, dC, "Intel Celeron D Processor 36x (Cedar Mill D0)");
  FMSQ(0, 15, 0, 6, 5, dd, "Intel Pentium D Processor 9xx (Presler D0)");
  FMSQ(0, 15, 0, 6, 5, dP,
       "Intel Pentium 4 Processor 6x1 (Cedar Mill D0) / Pentium Extreme "
       "Edition Processor 955 (Presler D0)");
  FMS(0, 15, 0, 6, 5, "Intel Pentium 4 (unknown type) (Cedar Mill/Presler D0)");
  FMS(0, 15, 0, 6, 8, "Intel Xeon Processor 71x0 (Tulsa B0)");
  FMQ(0, 15, 0, 6, dd, "Intel Pentium D (Presler)");
  FMQ(0, 15, 0, 6, dP,
      "Intel Pentium 4 (Cedar Mill) / Pentium Extreme Edition (Presler)");
  FMQ(0, 15, 0, 6, dC, "Intel Celeron D (Cedar Mill)");
  FMQ(0, 15, 0, 6, sX, "Intel Xeon (Dempsey / Tulsa)");
  FM(0, 15, 0, 6,
     "Intel Pentium 4 (unknown type) (Cedar Mill/Presler/Dempsey/Tulsa)");
  FQ(0, 15, sM, "Intel Xeon MP (unknown model)");
  FQ(0, 15, sX, "Intel Xeon (unknown model)");
  FQ(0, 15, MC, "Intel Mobile Celeron (unknown model)");
  FQ(0, 15, MC, "Intel Mobile Pentium 4 (unknown model)");
  FQ(0, 15, MM, "Intel Mobile Pentium 4 Processor-M (unknown model)");
  FQ(0, 15, dC, "Intel Celeron (unknown model)");
  FQ(0, 15, dd, "Intel Pentium D (unknown model)");
  FQ(0, 15, dP, "Intel Pentium 4 (unknown model)");
  FQ(0, 15, dc, "Intel Pentium (unknown model)");
  F(0, 15,
    "Intel Pentium 4 / Pentium D / Xeon / Xeon MP / Celeron / Celeron D "
    "(unknown model)");
  // NOTE: Intel spec updates describe CPUID in Itanium Register 3 format:
  //    AAFFMMSSNN
  //    AA = archrev (not reported via CPUID instruction)
  //    FF = family
  //    MM = model
  //    SS = revision/stepping
  //    NN = number (not reported via CPUID instruction)
  // Intel docs (251141).
  FMS(1, 15, 0, 0, 7, "Intel Itanium2 (McKinley B3)");
  FM(1, 15, 0, 0, "Intel Itanium2 (McKinley)");
  // Intel docs (251141).
  FMS(1, 15, 0, 1, 5, "Intel Itanium2 (Madison/Deerfield/Hondo B1)");
  FM(1, 15, 0, 1, "Intel Itanium2 (Madison/Deerfield/Hondo)");
  // Intel docs (251141).
  FMS(1, 15, 0, 2, 1, "Intel Itanium2 (Madison 9M/Fanwood A1)");
  FMS(1, 15, 0, 2, 2, "Intel Itanium2 (Madison 9M/Fanwood A2)");
  FM(1, 15, 0, 2, "Intel Itanium2 (Madison)");
  F(1, 15, "Intel Itanium2 (unknown model)");
  // Intel docs (251141).
  FMS(2, 0, 0, 0, 5,
      "Intel Itanium2 Dual-Core Processor 9000 (Montecito/Millington C1), "
      "90nm");
  FMS(2, 0, 0, 0, 7,
      "Intel Itanium2 Dual-Core Processor 9000 (Montecito/Millington C2), "
      "90nm");
  FM(2, 0, 0, 0,
     "Intel Itanium2 Dual-Core Processor 9000 (Montecito/Millington), 90nm");
  // Intel docs (251141).
  FMS(2, 0, 0, 1, 1,
      "Intel Itanium2 Dual-Core Processor 9100 (Montvale A1), 90nm");
  FM(2, 0, 0, 1, "Intel Itanium2 Dual-Core Processor 9100 (Montvale), 90nm");
  // Intel docs (323169).
  FMS(2, 0, 0, 2, 4, "Intel Itanium2 Processor 9300 (Tukwila E0), 65nm");
  FM(2, 0, 0, 2, "Intel Itanium2 Processor 9300 (Tukwila), 65nm");
  F(2, 0, "Intel Itanium2 (unknown model)");
  // Intel docs (323169).
  FMS(2, 1, 0, 0, 4, "Intel Itanium2 Processor 9500 (Poulson D0), 32nm");
  FMS(2, 1, 0, 0, 5, "Intel Itanium2 Processor 9700 (Kittson E0), 22nm");
  FM(2, 1, 0, 0, "Intel Itanium2 (unknown model) (Poulson/Kittson)");
  F(2, 1, "Intel Itanium2 (unknown model)");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_amd(unsigned int val, const code_stash_t* stash) {
  cstring result = NULL;

  START;
  FM(0, 4, 0, 3, "AMD 80486DX2");
  FM(0, 4, 0, 7, "AMD 80486DX2WB");
  FM(0, 4, 0, 8, "AMD 80486DX4");
  FM(0, 4, 0, 9, "AMD 80486DX4WB");
  FM(0, 4, 0, 10, "AMD Elan SC400");  // sandpile.org
  FM(0, 4, 0, 14, "AMD 5x86");
  FM(0, 4, 0, 15, "AMD 5xWB");
  F(0, 4, "AMD 80486 / 5x (unknown model)");
  FM(0, 5, 0, 0, "AMD SSA5 (PR75, PR90, PR100)");
  FM(0, 5, 0, 1, "AMD 5k86 (PR120, PR133)");
  FM(0, 5, 0, 2, "AMD 5k86 (PR166)");
  FM(0, 5, 0, 3, "AMD 5k86 (PR200)");
  FM(0, 5, 0, 5, "AMD Geode GX");
  FM(0, 5, 0, 6, "AMD K6");
  FM(0, 5, 0, 7, "AMD K6 (Little Foot)");
  FMS(0, 5, 0, 8, 0, "AMD K6-2 (Chomper A)");
  FMS(0, 5, 0, 8, 12, "AMD K6-2 (Chomper A)");
  FM(0, 5, 0, 8, "AMD K6-2 (Chomper)");
  FMS(0, 5, 0, 9, 1, "AMD K6-III (Sharptooth B)");
  FM(0, 5, 0, 9, "AMD K6-III (Sharptooth)");
  FM(0, 5, 0, 10, "AMD Geode LX");
  FM(0, 5, 0, 13, "AMD K6-2+, K6-III+");
  F(0, 5, "AMD 5k86 / K6 / Geode (unknown model)");
  FM(0, 6, 0, 1, "AMD Athlon (Argon)");
  FM(0, 6, 0, 2, "AMD Athlon (K75 / Pluto / Orion)");
  FMS(0, 6, 0, 3, 0, "AMD Duron / mobile Duron (Spitfire A0)");
  FMS(0, 6, 0, 3, 1, "AMD Duron / mobile Duron (Spitfire A2)");
  FM(0, 6, 0, 3, "AMD Duron / mobile Duron (Spitfire)");
  FMS(0, 6, 0, 4, 2, "AMD Athlon (Thunderbird A4-A7)");
  FMS(0, 6, 0, 4, 4, "AMD Athlon (Thunderbird A9)");
  FM(0, 6, 0, 4, "AMD Athlon (Thunderbird)");
  FMSQ(0, 6, 0, 6, 0, sA, "AMD Athlon MP (Palomino A0)");
  FMSQ(0, 6, 0, 6, 0, dA, "AMD Athlon (Palomino A0)");
  FMSQ(0, 6, 0, 6, 0, MA, "AMD mobile Athlon 4 (Palomino A0)");
  FMSQ(0, 6, 0, 6, 0, sD, "AMD Duron MP (Palomino A0)");
  FMSQ(0, 6, 0, 6, 0, MD, "AMD mobile Duron (Palomino A0)");
  FMS(0, 6, 0, 6, 0, "AMD Athlon (unknown type)  (Palomino A0)");
  FMSQ(0, 6, 0, 6, 1, sA, "AMD Athlon MP (Palomino A2)");
  FMSQ(0, 6, 0, 6, 1, dA, "AMD Athlon (Palomino A2)");
  FMSQ(0, 6, 0, 6, 1, MA, "AMD mobile Athlon 4 (Palomino A2)");
  FMSQ(0, 6, 0, 6, 1, sD, "AMD Duron MP (Palomino A2)");
  FMSQ(0, 6, 0, 6, 1, MD, "AMD mobile Duron (Palomino A2)");
  FMSQ(0, 6, 0, 6, 1, dD, "AMD Duron (Palomino A2)");
  FMS(0, 6, 0, 6, 1, "AMD Athlon (unknown type) (Palomino A2)");
  FMSQ(0, 6, 0, 6, 2, sA, "AMD Athlon MP (Palomino A5)");
  FMSQ(0, 6, 0, 6, 2, dX, "AMD Athlon XP (Palomino A5)");
  FMSQ(0, 6, 0, 6, 2, MA, "AMD mobile Athlon 4 (Palomino A5)");
  FMSQ(0, 6, 0, 6, 2, sD, "AMD Duron MP (Palomino A5)");
  FMSQ(0, 6, 0, 6, 2, MD, "AMD mobile Duron (Palomino A5)");
  FMSQ(0, 6, 0, 6, 2, dD, "AMD Duron (Palomino A5)");
  FMS(0, 6, 0, 6, 2, "AMD Athlon (unknown type) (Palomino A5)");
  FMQ(0, 6, 0, 6, MD, "AMD mobile Duron (Palomino)");
  FMQ(0, 6, 0, 6, dD, "AMD Duron (Palomino)");
  FMQ(0, 6, 0, 6, MA, "AMD mobile Athlon (Palomino)");
  FMQ(0, 6, 0, 6, dX, "AMD Athlon XP (Palomino)");
  FMQ(0, 6, 0, 6, dA, "AMD Athlon (Palomino)");
  FM(0, 6, 0, 6, "AMD Athlon (unknown type) (Palomino)");
  FMSQ(0, 6, 0, 7, 0, sD, "AMD Duron MP (Morgan A0)");
  FMSQ(0, 6, 0, 7, 0, MD, "AMD mobile Duron (Morgan A0)");
  FMSQ(0, 6, 0, 7, 0, dD, "AMD Duron (Morgan A0)");
  FMS(0, 6, 0, 7, 0, "AMD Duron (unknown type)  (Morgan A0)");
  FMSQ(0, 6, 0, 7, 1, sD, "AMD Duron MP (Morgan A1)");
  FMSQ(0, 6, 0, 7, 1, MD, "AMD mobile Duron (Morgan A1)");
  FMSQ(0, 6, 0, 7, 1, dD, "AMD Duron (Morgan A1)");
  FMS(0, 6, 0, 7, 1, "AMD Duron (unknown type)  (Morgan A1)");
  FMQ(0, 6, 0, 7, sD, "AMD Duron MP (Morgan)");
  FMQ(0, 6, 0, 7, MD, "AMD mobile Duron (Morgan)");
  FMQ(0, 6, 0, 7, dD, "AMD Duron (Morgan)");
  FM(0, 6, 0, 7, "AMD Duron (unknown type)  (Morgan)");
  FMSQ(0, 6, 0, 8, 0, dS, "AMD Sempron (Thoroughbred A0)");
  FMSQ(0, 6, 0, 8, 0, sD, "AMD Duron MP (Applebred A0)");
  FMSQ(0, 6, 0, 8, 0, dD, "AMD Duron (Applebred A0)");
  FMSQ(0, 6, 0, 8, 0, MX, "AMD mobile Athlon XP (Thoroughbred A0)");
  FMSQ(0, 6, 0, 8, 0, sA, "AMD Athlon MP (Thoroughbred A0)");
  FMSQ(0, 6, 0, 8, 0, dX, "AMD Athlon XP (Thoroughbred A0)");
  FMSQ(0, 6, 0, 8, 0, dA, "AMD Athlon (Thoroughbred A0)");
  FMS(0, 6, 0, 8, 0, "AMD Athlon (unknown type) (Thoroughbred A0)");
  FMSQ(0, 6, 0, 8, 1, MG, "AMD Geode NX (Thoroughbred B0)");
  FMSQ(0, 6, 0, 8, 1, dS, "AMD Sempron (Thoroughbred B0)");
  FMSQ(0, 6, 0, 8, 1, sD, "AMD Duron MP (Applebred B0)");
  FMSQ(0, 6, 0, 8, 1, dD, "AMD Duron (Applebred B0)");
  FMSQ(0, 6, 0, 8, 1, sA, "AMD Athlon MP (Thoroughbred B0)");
  FMSQ(0, 6, 0, 8, 1, dX, "AMD Athlon XP (Thoroughbred B0)");
  FMSQ(0, 6, 0, 8, 1, dA, "AMD Athlon (Thoroughbred B0)");
  FMS(0, 6, 0, 8, 1, "AMD Athlon (unknown type) (Thoroughbred B0)");
  FMQ(0, 6, 0, 8, MG, "AMD Geode NX (Thoroughbred)");
  FMQ(0, 6, 0, 8, dS, "AMD Sempron (Thoroughbred)");
  FMQ(0, 6, 0, 8, sD, "AMD Duron MP (Thoroughbred)");
  FMQ(0, 6, 0, 8, dD, "AMD Duron (Thoroughbred)");
  FMQ(0, 6, 0, 8, MX, "AMD mobile Athlon XP (Thoroughbred)");
  FMQ(0, 6, 0, 8, sA, "AMD Athlon MP (Thoroughbred)");
  FMQ(0, 6, 0, 8, dX, "AMD Athlon XP (Thoroughbred)");
  FMQ(0, 6, 0, 8, dA, "AMD Athlon XP (Thoroughbred)");
  FM(0, 6, 0, 8, "AMD Athlon (unknown type) (Thoroughbred)");
  FMSQ(0, 6, 0, 10, 0, dS, "AMD Sempron (Barton A2)");
  FMSQ(0, 6, 0, 10, 0, ML, "AMD mobile Athlon XP-M (LV) (Barton A2)");
  FMSQ(0, 6, 0, 10, 0, MX, "AMD mobile Athlon XP-M (Barton A2)");
  FMSQ(0, 6, 0, 10, 0, dt, "AMD Athlon XP (Thorton A2)");
  FMSQ(0, 6, 0, 10, 0, sA, "AMD Athlon MP (Barton A2)");
  FMSQ(0, 6, 0, 10, 0, dX, "AMD Athlon XP (Barton A2)");
  FMS(0, 6, 0, 10, 0, "AMD Athlon (unknown type) (Barton A2)");
  FMQ(0, 6, 0, 10, dS, "AMD Sempron (Barton)");
  FMQ(0, 6, 0, 10, ML, "AMD mobile Athlon XP-M (LV) (Barton)");
  FMQ(0, 6, 0, 10, MX, "AMD mobile Athlon XP-M (Barton)");
  FMQ(0, 6, 0, 10, sA, "AMD Athlon MP (Barton)");
  FMQ(0, 6, 0, 10, dX, "AMD Athlon XP (Barton)");
  FM(0, 6, 0, 10, "AMD Athlon (unknown type) (Barton)");
  F(0, 6, "AMD Athlon (unknown model)");
  F(0, 7, "AMD Opteron (unknown model)");
  FMS(0, 15, 0, 4, 0, "AMD Athlon 64 (SledgeHammer SH7-B0)");
  FMSQ(0, 15, 0, 4, 8, MX, "AMD mobile Athlon XP-M (SledgeHammer SH7-C0)");
  FMSQ(0, 15, 0, 4, 8, MA, "AMD mobile Athlon 64 (SledgeHammer SH7-C0)");
  FMSQ(0, 15, 0, 4, 8, dA, "AMD Athlon 64 (SledgeHammer SH7-C0)");
  FMS(0, 15, 0, 4, 8, "AMD Athlon 64 (unknown type) (SledgeHammer SH7-C0)");
  FMSQ(0, 15, 0, 4, 10, MX, "AMD mobile Athlon XP-M (SledgeHammer SH7-CG)");
  FMSQ(0, 15, 0, 4, 10, MA, "AMD mobile Athlon 64 (SledgeHammer SH7-CG)");
  FMSQ(0, 15, 0, 4, 10, dA, "AMD Athlon 64 (SledgeHammer SH7-CG)");
  FMS(0, 15, 0, 4, 10, "AMD Athlon 64 (unknown type) (SledgeHammer SH7-CG)");
  FMQ(0, 15, 0, 4, MX, "AMD mobile Athlon XP-M (SledgeHammer SH7)");
  FMQ(0, 15, 0, 4, MA, "AMD mobile Athlon 64 (SledgeHammer SH7)");
  FMQ(0, 15, 0, 4, dA, "AMD Athlon 64 (SledgeHammer SH7)");
  FM(0, 15, 0, 4, "AMD Athlon 64 (unknown type) (SledgeHammer SH7)");
  FMS(0, 15, 0, 5, 0, "AMD Opteron (DP SledgeHammer SH7-B0)");
  FMS(0, 15, 0, 5, 1, "AMD Opteron (DP SledgeHammer SH7-B3)");
  FMSQ(0, 15, 0, 5, 8, sO, "AMD Opteron (DP SledgeHammer SH7-C0)");
  FMSQ(0, 15, 0, 5, 8, dF, "AMD Athlon 64 FX (DP SledgeHammer SH7-C0)");
  FMS(0, 15, 0, 5, 8, "AMD Athlon 64 (unknown type) (DP SledgeHammer SH7-C0)");
  FMSQ(0, 15, 0, 5, 10, sO, "AMD Opteron (DP SledgeHammer SH7-CG)");
  FMSQ(0, 15, 0, 5, 10, dF, "AMD Athlon 64 FX (DP SledgeHammer SH7-CG)");
  FMS(0, 15, 0, 5, 10, "AMD Athlon 64 (unknown type) (DP SledgeHammer SH7-CG)");
  FMQ(0, 15, 0, 5, sO, "AMD Opteron (SledgeHammer SH7)");
  FMQ(0, 15, 0, 5, dF, "AMD Athlon 64 FX (SledgeHammer SH7)");
  FM(0, 15, 0, 5, "AMD Athlon 64 (unknown type) (SledgeHammer SH7) FX");
  FMSQ(0, 15, 0, 7, 10, dF, "AMD Athlon 64 FX (DP SledgeHammer SH7-CG)");
  FMSQ(0, 15, 0, 7, 10, dA, "AMD Athlon 64 (DP SledgeHammer SH7-CG)");
  FMS(0, 15, 0, 7, 10, "AMD Athlon 64 (unknown type) (DP SledgeHammer SH7-CG)");
  FMQ(0, 15, 0, 7, dF, "AMD Athlon 64 FX (DP SledgeHammer SH7)");
  FMQ(0, 15, 0, 7, dA, "AMD Athlon 64 (DP SledgeHammer SH7)");
  FM(0, 15, 0, 7, "AMD Athlon 64 (unknown type) (DP SledgeHammer SH7)");
  FMSQ(0, 15, 0, 8, 2, MS, "AMD mobile Sempron (ClawHammer CH7-CG)");
  FMSQ(0, 15, 0, 8, 2, MX, "AMD mobile Athlon XP-M (ClawHammer CH7-CG)");
  FMSQ(0, 15, 0, 8, 2, MA, "AMD mobile Athlon 64 (Odessa CH7-CG)");
  FMSQ(0, 15, 0, 8, 2, dA, "AMD Athlon 64 (ClawHammer CH7-CG)");
  FMS(0, 15, 0, 8, 2,
      "AMD Athlon 64 (unknown type) (ClawHammer/Odessa CH7-CG)");
  FMQ(0, 15, 0, 8, MS, "AMD mobile Sempron (Odessa CH7)");
  FMQ(0, 15, 0, 8, MX, "AMD mobile Athlon XP-M (Odessa CH7)");
  FMQ(0, 15, 0, 8, MA, "AMD mobile Athlon 64 (Odessa CH7)");
  FMQ(0, 15, 0, 8, dA, "AMD Athlon 64 (ClawHammer CH7)");
  FM(0, 15, 0, 8, "AMD Athlon 64 (unknown type) (ClawHammer/Odessa CH7)");
  FMS(0, 15, 0, 11, 2, "AMD Athlon 64 (ClawHammer CH7-CG)");
  FM(0, 15, 0, 11, "AMD Athlon 64 (ClawHammer CH7)");
  FMSQ(0, 15, 0, 12, 0, MS, "AMD mobile Sempron (Dublin DH7-CG)");
  FMSQ(0, 15, 0, 12, 0, dS, "AMD Sempron (Paris DH7-CG)");
  FMSQ(0, 15, 0, 12, 0, MX,
       "AMD mobile Athlon XP-M (ClawHammer/Odessa DH7-CG)");
  FMSQ(0, 15, 0, 12, 0, MA, "AMD mobile Athlon 64 (ClawHammer/Odessa DH7-CG)");
  FMSQ(0, 15, 0, 12, 0, dA, "AMD Athlon 64 (NewCastle DH7-CG)");
  FMS(0, 15, 0, 12, 0,
      "AMD Athlon 64 (unknown type) (ClawHammer/Odessa/NewCastle/Paris/Dublin "
      "DH7-CG)");
  FMQ(0, 15, 0, 12, MS, "AMD mobile Sempron (Dublin DH7)");
  FMQ(0, 15, 0, 12, dS, "AMD Sempron (Paris DH7)");
  FMQ(0, 15, 0, 12, MX, "AMD mobile Athlon XP-M (NewCastle DH7)");
  FMQ(0, 15, 0, 12, MA, "AMD mobile Athlon 64 (ClawHammer/Odessa DH7)");
  FMQ(0, 15, 0, 12, dA, "AMD Athlon 64 (NewCastle DH7)");
  FM(0, 15, 0, 12,
     "AMD Athlon 64 (unknown type) (ClawHammer/Odessa/NewCastle/Paris/Dublin "
     "DH7)");
  FMSQ(0, 15, 0, 14, 0, MS, "AMD mobile Sempron (Dublin DH7-CG)");
  FMSQ(0, 15, 0, 14, 0, dS, "AMD Sempron (Paris DH7-CG)");
  FMSQ(0, 15, 0, 14, 0, MX,
       "AMD mobile Athlon XP-M (ClawHammer/Odessa DH7-CG)");
  FMSQ(0, 15, 0, 14, 0, MA, "AMD mobile Athlon 64 (ClawHammer/Odessa DH7-CG)");
  FMSQ(0, 15, 0, 14, 0, dA, "AMD Athlon 64 (NewCastle DH7-CG)");
  FMS(0, 15, 0, 14, 0,
      "AMD Athlon 64 (unknown type) (ClawHammer/Odessa/NewCastle/Paris/Dublin "
      "DH7-CG)");
  FMQ(0, 15, 0, 14, dS, "AMD Sempron (Paris DH7)");
  FMQ(0, 15, 0, 14, MS, "AMD mobile Sempron (Dublin DH7)");
  FMQ(0, 15, 0, 14, MX, "AMD mobile Athlon XP-M (ClawHammer/Odessa DH7)");
  FMQ(0, 15, 0, 14, MA, "AMD mobile Athlon 64 (ClawHammer/Odessa DH7)");
  FMQ(0, 15, 0, 14, dA, "AMD Athlon 64 (NewCastle DH7)");
  FM(0, 15, 0, 14,
     "AMD Athlon 64 (unknown type) (ClawHammer/Odessa/NewCastle/Paris/Dublin "
     "DH7)");
  FMSQ(0, 15, 0, 15, 0, dS, "AMD Sempron (Paris DH7-CG)");
  FMSQ(0, 15, 0, 15, 0, MA, "AMD mobile Athlon 64 (ClawHammer/Odessa DH7-CG)");
  FMSQ(0, 15, 0, 15, 0, dA, "AMD Athlon 64 (NewCastle DH7-CG)");
  FMS(0, 15, 0, 15, 0,
      "AMD Athlon 64 (unknown type) (ClawHammer/Odessa/NewCastle/Paris "
      "DH7-CG)");
  FMQ(0, 15, 0, 15, dS, "AMD Sempron (Paris DH7)");
  FMQ(0, 15, 0, 15, MA, "AMD mobile Athlon 64 (ClawHammer/Odessa DH7)");
  FMQ(0, 15, 0, 15, dA, "AMD Athlon 64 (NewCastle DH7)");
  FM(0, 15, 0, 15,
     "AMD Athlon 64 (unknown type) (ClawHammer/Odessa/NewCastle/Paris DH7)");
  FMSQ(0, 15, 1, 4, 0, MX, "AMD mobile Athlon XP-M (Oakville SH7-D0)");
  FMSQ(0, 15, 1, 4, 0, MA, "AMD mobile Athlon 64 (Oakville SH7-D0)");
  FMSQ(0, 15, 1, 4, 0, dA, "AMD Athlon 64 (Winchester SH7-D0)");
  FMS(0, 15, 1, 4, 0,
      "AMD Athlon 64 (unknown type) (Winchester/Oakville SH7-D0)");
  FMQ(0, 15, 1, 4, MX, "AMD mobile Athlon XP-M (Oakville SH7)");
  FMQ(0, 15, 1, 4, MA, "AMD mobile Athlon 64 (Oakville SH7)");
  FMQ(0, 15, 1, 4, dA, "AMD Athlon 64 (Winchester SH7)");
  FM(0, 15, 1, 4, "AMD Athlon 64 (unknown type) (Winchester/Oakville SH7)");
  FMSQ(0, 15, 1, 5, 0, sO, "AMD Opteron (Winchester SH7-D0)");
  FMSQ(0, 15, 1, 5, 0, dF, "AMD Athlon 64 FX (Winchester SH7-D0)");
  FMS(0, 15, 1, 5, 0, "AMD Athlon 64 (unknown type) (Winchester SH7-D0)");
  FMQ(0, 15, 1, 5, sO, "AMD Opteron (Winchester SH7)");
  FMQ(0, 15, 1, 5, dF, "AMD Athlon 64 FX (Winchester SH7)");
  FM(0, 15, 1, 5, "AMD Athlon 64 (unknown type) (Winchester SH7)");
  FMSQ(0, 15, 1, 7, 0, dF, "AMD Athlon 64 FX (Winchester SH7-D0)");
  FMSQ(0, 15, 1, 7, 0, dA, "AMD Athlon 64 (Winchester SH7-D0)");
  FMS(0, 15, 1, 7, 0, "AMD Athlon 64 (unknown type) (Winchester SH7-D0)");
  FMQ(0, 15, 1, 7, dF, "AMD Athlon 64 FX (Winchester SH7)");
  FMQ(0, 15, 1, 7, dA, "AMD Athlon 64 (Winchester SH7)");
  FM(0, 15, 1, 7, "AMD Athlon 64 (unknown type) (Winchester SH7)");
  FMSQ(0, 15, 1, 8, 0, MS, "AMD mobile Sempron (Georgetown/Sonora CH-D0)");
  FMSQ(0, 15, 1, 8, 0, MX, "AMD mobile Athlon XP-M (Oakville CH-D0)");
  FMSQ(0, 15, 1, 8, 0, MA, "AMD mobile Athlon 64 (Oakville CH-D0)");
  FMSQ(0, 15, 1, 8, 0, dA, "AMD Athlon 64 (Winchester CH-D0)");
  FMS(0, 15, 1, 8, 0,
      "AMD Athlon 64 (unknown type) (Winchester/Oakville/Georgetown/Sonora "
      "CH-D0)");
  FMQ(0, 15, 1, 8, MS, "AMD mobile Sempron (Georgetown/Sonora CH)");
  FMQ(0, 15, 1, 8, MX, "AMD mobile Athlon XP-M (Oakville CH)");
  FMQ(0, 15, 1, 8, MA, "AMD mobile Athlon 64 (Oakville CH)");
  FMQ(0, 15, 1, 8, dA, "AMD Athlon 64 (Winchester CH)");
  FM(0, 15, 1, 8,
     "AMD Athlon 64 (unknown type) (Winchester/Oakville/Georgetown/Sonora CH)");
  FMS(0, 15, 1, 11, 0, "AMD Athlon 64 (Winchester CH-D0)");
  FM(0, 15, 1, 11, "AMD Athlon 64 (Winchester CH)");
  FMSQ(0, 15, 1, 12, 0, MS, "AMD mobile Sempron (Georgetown/Sonora DH8-D0)");
  FMSQ(0, 15, 1, 12, 0, dS, "AMD Sempron (Palermo DH8-D0)");
  FMSQ(0, 15, 1, 12, 0, MX, "AMD Athlon XP-M (Winchester DH8-D0)");
  FMSQ(0, 15, 1, 12, 0, MA, "AMD mobile Athlon 64 (Oakville DH8-D0)");
  FMSQ(0, 15, 1, 12, 0, dA, "AMD Athlon 64 (Winchester DH8-D0)");
  FMS(0, 15, 1, 12, 0,
      "AMD Athlon 64 (unknown type) "
      "(Winchester/Oakville/Georgetown/Sonora/Palermo DH8-D0)");
  FMQ(0, 15, 1, 12, MS, "AMD mobile Sempron (Georgetown/Sonora DH8)");
  FMQ(0, 15, 1, 12, dS, "AMD Sempron (Palermo DH8)");
  FMQ(0, 15, 1, 12, MX, "AMD Athlon XP-M (Winchester DH8)");
  FMQ(0, 15, 1, 12, MA, "AMD mobile Athlon 64 (Oakville DH8)");
  FMQ(0, 15, 1, 12, dA, "AMD Athlon 64 (Winchester DH8)");
  FM(0, 15, 1, 12,
     "AMD Athlon 64 (Winchester/Oakville/Georgetown/Sonora/Palermo DH8)");
  FMSQ(0, 15, 1, 15, 0, dS, "AMD Sempron (Palermo DH8-D0)");
  FMSQ(0, 15, 1, 15, 0, dA, "AMD Athlon 64 (Winchester DH8-D0)");
  FMS(0, 15, 1, 15, 0,
      "AMD Athlon 64 (Winchester DH8-D0) / Sempron (Palermo DH8-D0)");
  FMQ(0, 15, 1, 15, dS, "AMD Sempron (Palermo DH8)");
  FMQ(0, 15, 1, 15, dA, "AMD Athlon 64 (Winchester DH8)");
  FM(0, 15, 1, 15, "AMD Athlon 64 (unknown type) (Winchester/Palermo DH8)");
  FMSQ(0, 15, 2, 1, 0, s8, "AMD Dual Core Opteron (Egypt JH-E1)");
  FMSQ(0, 15, 2, 1, 0, sO, "AMD Dual Core Opteron (Italy JH-E1)");
  FMS(0, 15, 2, 1, 0, "AMD Dual Core Opteron (Italy/Egypt JH-E1)");
  FMSQ(0, 15, 2, 1, 2, s8, "AMD Dual Core Opteron (Egypt JH-E6)");
  FMSQ(0, 15, 2, 1, 2, sO, "AMD Dual Core Opteron (Italy JH-E6)");
  FMS(0, 15, 2, 1, 2, "AMD Dual Core Opteron (Italy/Egypt JH-E6)");
  FMQ(0, 15, 2, 1, s8, "AMD Dual Core Opteron (Egypt JH)");
  FMQ(0, 15, 2, 1, sO, "AMD Dual Core Opteron (Italy JH)");
  FM(0, 15, 2, 1, "AMD Dual Core Opteron (Italy/Egypt JH)");
  FMSQ(0, 15, 2, 3, 2, DO, "AMD Dual Core Opteron (Denmark JH-E6)");
  FMSQ(0, 15, 2, 3, 2, dF, "AMD Athlon 64 FX (Toledo JH-E6)");
  FMSQ(0, 15, 2, 3, 2, dm, "AMD Athlon 64 X2 (Manchester JH-E6)");
  FMSQ(0, 15, 2, 3, 2, dA, "AMD Athlon 64 X2 (Toledo JH-E6)");
  FMS(0, 15, 2, 3, 2,
      "AMD Athlon 64 (unknown type) (Toledo/Manchester/Denmark JH-E6)");
  FMQ(0, 15, 2, 3, sO, "AMD Dual Core Opteron (Denmark JH)");
  FMQ(0, 15, 2, 3, dF, "AMD Athlon 64 FX (Toledo JH)");
  FMQ(0, 15, 2, 3, dm, "AMD Athlon 64 X2 (Manchester JH)");
  FMQ(0, 15, 2, 3, dA, "AMD Athlon 64 X2 (Toledo JH)");
  FM(0, 15, 2, 3,
     "AMD Athlon 64 (unknown type) (Toledo/Manchester/Denmark JH)");
  FMSQ(0, 15, 2, 4, 2, MA, "AMD mobile Athlon 64 (Newark SH-E5)");
  FMSQ(0, 15, 2, 4, 2, MT, "AMD mobile Turion (Lancaster/Richmond SH-E5)");
  FMS(0, 15, 2, 4, 2,
      "AMD mobile Athlon 64 (unknown type) (Newark/Lancaster/Richmond SH-E5)");
  FMQ(0, 15, 2, 4, MA, "AMD mobile Athlon 64 (Newark SH)");
  FMQ(0, 15, 2, 4, MT, "AMD mobile Turion (Lancaster/Richmond SH)");
  FM(0, 15, 2, 4,
     "AMD mobile Athlon 64 (unknown type) (Newark/Lancaster/Richmond SH)");
  FMQ(0, 15, 2, 5, s8, "AMD Opteron (Athens SH-E4)");
  FMQ(0, 15, 2, 5, sO, "AMD Opteron (Troy SH-E4)");
  FM(0, 15, 2, 5, "AMD Opteron (Troy/Athens SH-E4)");
  FMSQ(0, 15, 2, 7, 1, sO, "AMD Opteron (Venus SH-E4)");
  FMSQ(0, 15, 2, 7, 1, dF, "AMD Athlon 64 FX (San Diego SH-E4)");
  FMSQ(0, 15, 2, 7, 1, dA, "AMD Athlon 64 (San Diego SH-E4)");
  FMS(0, 15, 2, 7, 1, "AMD Athlon 64 (unknown type) (Venus/San Diego SH-E4)");
  FMQ(0, 15, 2, 7, sO, "AMD Opteron (San Diego SH)");
  FMQ(0, 15, 2, 7, dF, "AMD Athlon 64 FX (San Diego SH)");
  FMQ(0, 15, 2, 7, dA, "AMD Athlon 64 (San Diego SH)");
  FM(0, 15, 2, 7, "AMD Athlon 64 (unknown type) (San Diego SH)");
  FM(0, 15, 2, 11, "AMD Athlon 64 X2 (Manchester BH-E4)");
  FMS(0, 15, 2, 12, 0, "AMD Sempron (Palermo DH-E3)");
  FMSQ(0, 15, 2, 12, 2, MS, "AMD mobile Sempron (Albany/Roma DH-E6)");
  FMSQ(0, 15, 2, 12, 2, dS, "AMD Sempron (Palermo DH-E6)");
  FMSQ(0, 15, 2, 12, 2, dA, "AMD Athlon 64 (Venice DH-E6)");
  FMS(0, 15, 2, 12, 2, "AMD Athlon 64 (Venice/Palermo/Albany/Roma DH-E6)");
  FMQ(0, 15, 2, 12, MS, "AMD mobile Sempron (Albany/Roma DH)");
  FMQ(0, 15, 2, 12, dS, "AMD Sempron (Palermo DH)");
  FMQ(0, 15, 2, 12, dA, "AMD Athlon 64 (Venice DH)");
  FM(0, 15, 2, 12, "AMD Athlon 64 (Venice/Palermo/Albany/Roma DH)");
  FMSQ(0, 15, 2, 15, 0, dS, "AMD Sempron (Palermo DH-E3)");
  FMSQ(0, 15, 2, 15, 0, dA, "AMD Athlon 64 (Venice DH-E3)");
  FMS(0, 15, 2, 15, 0, "AMD Athlon 64 (Venice/Palermo DH-E3)");
  FMSQ(0, 15, 2, 15, 2, dS, "AMD Sempron (Palermo DH-E6)");
  FMSQ(0, 15, 2, 15, 2, dA, "AMD Athlon 64 (Venice DH-E6)");
  FMS(0, 15, 2, 15, 2, "AMD Athlon 64 (Venice/Palermo DH-E6)");
  FMQ(0, 15, 2, 15, dS, "AMD Sempron (Palermo DH)");
  FMQ(0, 15, 2, 15, dA, "AMD Athlon 64 (Venice DH)");
  FM(0, 15, 2, 15, "AMD Athlon 64 (Venice/Palermo DH)");
  FMS(0, 15, 4, 1, 2, "AMD Dual-Core Opteron (Santa Rosa JH-F2)");
  FMS(0, 15, 4, 1, 3, "AMD Dual-Core Opteron (Santa Rosa JH-F3)");
  FM(0, 15, 4, 1, "AMD Dual-Core Opteron (Santa Rosa)");
  FMSQ(0, 15, 4, 3, 2, DO, "AMD Dual-Core Opteron (Santa Rosa JH-F2)");
  FMSQ(0, 15, 4, 3, 2, sO, "AMD Opteron (Santa Rosa JH-F2)");
  FMSQ(0, 15, 4, 3, 2, dF, "AMD Athlon 64 FX Dual-Core (Windsor JH-F2)");
  FMSQ(0, 15, 4, 3, 2, dA, "AMD Athlon 64 X2 Dual-Core (Windsor JH-F2)");
  FMS(0, 15, 4, 3, 2, "AMD Athlon 64 (unknown type) (Windsor JH-F2)");
  FMSQ(0, 15, 4, 3, 3, DO, "AMD Dual-Core Opteron (Santa Rosa JH-F3)");
  FMSQ(0, 15, 4, 3, 3, sO, "AMD Opteron (Santa Rosa JH-F3)");
  FMSQ(0, 15, 4, 3, 3, dF, "AMD Athlon 64 FX Dual-Core (Windsor JH-F3)");
  FMSQ(0, 15, 4, 3, 3, dA, "AMD Athlon 64 X2 Dual-Core (Windsor JH-F3)");
  FMS(0, 15, 4, 3, 3,
      "AMD Athlon 64 (unknown type) (Windsor/Santa Rosa JH-F3)");
  FMQ(0, 15, 4, 3, DO, "AMD Dual-Core Opteron (Santa Rosa)");
  FMQ(0, 15, 4, 3, sO, "AMD Opteron (Santa Rosa)");
  FMQ(0, 15, 4, 3, dF, "AMD Athlon 64 FX Dual-Core (Windsor)");
  FMQ(0, 15, 4, 3, dA, "AMD Athlon 64 X2 Dual-Core (Windsor)");
  FM(0, 15, 4, 3, "AMD Athlon 64 (unknown type) (Windsor/Santa Rosa)");
  FMSQ(0, 15, 4, 8, 2, dA, "AMD Athlon 64 X2 Dual-Core (Windsor BH-F2)");
  FMSQ(0, 15, 4, 8, 2, Mt, "AMD Turion 64 X2 (Trinidad BH-F2)");
  FMSQ(0, 15, 4, 8, 2, MT, "AMD Turion 64 X2 (Taylor BH-F2)");
  FMS(0, 15, 4, 8, 2,
      "AMD Athlon 64 (unknown type) (Windsor/Taylor/Trinidad BH-F2)");
  FMQ(0, 15, 4, 8, dA, "AMD Athlon 64 X2 Dual-Core (Windsor)");
  FMQ(0, 15, 4, 8, Mt, "AMD Turion 64 X2 (Trinidad)");
  FMQ(0, 15, 4, 8, MT, "AMD Turion 64 X2 (Taylor)");
  FM(0, 15, 4, 8, "AMD Athlon 64 (unknown type) (Windsor/Taylor/Trinidad)");
  FMS(0, 15, 4, 11, 2, "AMD Athlon 64 X2 Dual-Core (Windsor BH-F2)");
  FM(0, 15, 4, 11, "AMD Athlon 64 X2 Dual-Core (Windsor)");
  FMSQ(0, 15, 4, 12, 2, MS, "AMD mobile Sempron (Keene BH-F2)");
  FMSQ(0, 15, 4, 12, 2, dS, "AMD Sempron (Manila BH-F2)");
  FMSQ(0, 15, 4, 12, 2, Mt, "AMD Turion (Trinidad BH-F2)");
  FMSQ(0, 15, 4, 12, 2, MT, "AMD Turion (Taylor BH-F2)");
  FMSQ(0, 15, 4, 12, 2, dA, "AMD Athlon 64 (Orleans BH-F2)");
  FMS(0, 15, 4, 12, 2,
      "AMD Athlon 64 (unknown type) (Orleans/Manila/Keene/Taylor/Trinidad "
      "BH-F2)");
  FMQ(0, 15, 4, 12, MS, "AMD mobile Sempron (Keene)");
  FMQ(0, 15, 4, 12, dS, "AMD Sempron (Manila)");
  FMQ(0, 15, 4, 12, Mt, "AMD Turion (Trinidad)");
  FMQ(0, 15, 4, 12, MT, "AMD Turion (Taylor)");
  FMQ(0, 15, 4, 12, dA, "AMD Athlon 64 (Orleans)");
  FM(0, 15, 4, 12,
     "AMD Athlon 64 (unknown type) (Orleans/Manila/Keene/Taylor/Trinidad)");
  FMSQ(0, 15, 4, 15, 2, MS, "AMD mobile Sempron (Keene DH-F2)");
  FMSQ(0, 15, 4, 15, 2, dS, "AMD Sempron (Manila DH-F2)");
  FMSQ(0, 15, 4, 15, 2, dA, "AMD Athlon 64 (Orleans DH-F2)");
  FMS(0, 15, 4, 15, 2,
      "AMD Athlon 64 (unknown type) (Orleans/Manila/Keene DH-F2)");
  FMQ(0, 15, 4, 15, MS, "AMD mobile Sempron (Keene)");
  FMQ(0, 15, 4, 15, dS, "AMD Sempron (Manila)");
  FMQ(0, 15, 4, 15, dA, "AMD Athlon 64 (Orleans)");
  FM(0, 15, 4, 15, "AMD Athlon 64 (unknown type) (Orleans/Manila/Keene)");
  FMS(0, 15, 5, 13, 3, "AMD Opteron (Santa Rosa JH-F3)");
  FM(0, 15, 5, 13, "AMD Opteron (Santa Rosa)");
  FMSQ(0, 15, 5, 15, 2, MS, "AMD mobile Sempron (Keene DH-F2)");
  FMSQ(0, 15, 5, 15, 2, dS, "AMD Sempron (Manila DH-F2)");
  FMSQ(0, 15, 5, 15, 2, dA, "AMD Athlon 64 (Orleans DH-F2)");
  FMS(0, 15, 5, 15, 2,
      "AMD Athlon 64 (unknown type) (Orleans/Manila/Keene DH-F2)");
  FMS(0, 15, 5, 15, 3, "AMD Athlon 64 (Orleans DH-F3)");
  FMQ(0, 15, 5, 15, MS, "AMD mobile Sempron (Keene)");
  FMQ(0, 15, 5, 15, dS, "AMD Sempron (Manila)");
  FMQ(0, 15, 5, 15, dA, "AMD Athlon 64 (Orleans)");
  FM(0, 15, 5, 15, "AMD Athlon 64 (unknown type) (Orleans/Manila/Keene)");
  FM(0, 15, 5, 15, "AMD Athlon 64 (Orleans)");
  FMS(0, 15, 6, 8, 1, "AMD Turion 64 X2 (Tyler BH-G1)");
  FMSQ(0, 15, 6, 8, 2, MT, "AMD Turion 64 X2 (Tyler BH-G2)");
  FMSQ(0, 15, 6, 8, 2, dS, "AMD Sempron Dual-Core (Tyler BH-G2)");
  FMS(0, 15, 6, 8, 2, "AMD Turion 64 (unknown type) (Tyler BH-G2)");
  FMQ(0, 15, 6, 8, MT, "AMD Turion 64 X2 (Tyler)");
  FMQ(0, 15, 6, 8, dS, "AMD Sempron Dual-Core (Tyler)");
  FM(0, 15, 6, 8, "AMD Turion 64 (unknown type) (Tyler)");
  FMSQ(0, 15, 6, 11, 1, dS, "AMD Sempron Dual-Core (Sparta BH-G1)");
  FMSQ(0, 15, 6, 11, 1, dA, "AMD Athlon 64 X2 Dual-Core (Brisbane BH-G1)");
  FMS(0, 15, 6, 11, 1, "AMD Athlon 64 (unknown type) (Brisbane/Sparta BH-G1)");
  FMSQ(0, 15, 6, 11, 2, dA, "AMD Athlon 64 X2 Dual-Core (Brisbane BH-G2)");
  FMSQ(0, 15, 6, 11, 2, Mn, "AMD Turion Neo X2 Dual-Core (Huron BH-G2)");
  FMSQ(0, 15, 6, 11, 2, MN, "AMD Athlon Neo X2 (Huron BH-G2)");
  FMS(0, 15, 6, 11, 2, "AMD Athlon 64 (unknown type) (Brisbane/Huron BH-G2)");
  FMQ(0, 15, 6, 11, dS, "AMD Sempron Dual-Core (Sparta)");
  FMQ(0, 15, 6, 11, Mn, "AMD Turion Neo X2 Dual-Core (Huron)");
  FMQ(0, 15, 6, 11, MN, "AMD Athlon Neo X2 (Huron)");
  FMQ(0, 15, 6, 11, dA, "AMD Athlon 64 X2 Dual-Core (Brisbane)");
  FM(0, 15, 6, 11, "AMD Athlon 64 (unknown type) (Brisbane/Sparta/Huron)");
  FMSQ(0, 15, 6, 12, 2, MS, "AMD mobile Sempron (Sherman DH-G2)");
  FMSQ(0, 15, 6, 12, 2, dS, "AMD Sempron (Sparta DH-G2)");
  FMSQ(0, 15, 6, 12, 2, dA, "AMD Athlon 64 (Lima DH-G2)");
  FMS(0, 15, 6, 12, 2,
      "AMD Athlon 64 (unknown type) (Lima/Sparta/Sherman DH-G2)");
  FMQ(0, 15, 6, 12, MS, "AMD mobile Sempron (Sherman)");
  FMQ(0, 15, 6, 12, dS, "AMD Sempron (Sparta)");
  FMQ(0, 15, 6, 12, dA, "AMD Athlon 64 (Lima)");
  FM(0, 15, 6, 12, "AMD Athlon 64 (unknown type) (Lima/Sparta/Sherman)");
  FMSQ(0, 15, 6, 15, 2, MS, "AMD mobile Sempron (Sherman DH-G2)");
  FMSQ(0, 15, 6, 15, 2, dS, "AMD Sempron (Sparta DH-G2)");
  FMSQ(0, 15, 6, 15, 2, MN, "AMD Athlon Neo (Huron DH-G2)");
  FMS(0, 15, 6, 15, 2,
      "AMD Athlon Neo (unknown type) (Huron/Sparta/Sherman DH-G2)");
  FMQ(0, 15, 6, 15, MS, "AMD mobile Sempron (Sherman)");
  FMQ(0, 15, 6, 15, dS, "AMD Sempron (Sparta)");
  FMQ(0, 15, 6, 15, MN, "AMD Athlon Neo (Huron)");
  FM(0, 15, 6, 15, "AMD Athlon Neo (unknown type) (Huron/Sparta/Sherman)");
  FMSQ(0, 15, 7, 12, 2, MS, "AMD mobile Sempron (Sherman DH-G2)");
  FMSQ(0, 15, 7, 12, 2, dS, "AMD Sempron (Sparta DH-G2)");
  FMSQ(0, 15, 7, 12, 2, dA, "AMD Athlon (Lima DH-G2)");
  FMS(0, 15, 7, 12, 2, "AMD Athlon (unknown type) (Lima/Sparta/Sherman DH-G2)");
  FMQ(0, 15, 7, 12, MS, "AMD mobile Sempron (Sherman)");
  FMQ(0, 15, 7, 12, dS, "AMD Sempron (Sparta)");
  FMQ(0, 15, 7, 12, dA, "AMD Athlon (Lima)");
  FM(0, 15, 7, 12, "AMD Athlon (unknown type) (Lima/Sparta/Sherman)");
  FMSQ(0, 15, 7, 15, 1, MS, "AMD mobile Sempron (Sherman DH-G1)");
  FMSQ(0, 15, 7, 15, 1, dS, "AMD Sempron (Sparta DH-G1)");
  FMSQ(0, 15, 7, 15, 1, dA, "AMD Athlon 64 (Lima DH-G1)");
  FMS(0, 15, 7, 15, 1,
      "AMD Athlon 64 (unknown type) (Lima/Sparta/Sherman DH-G1)");
  FMSQ(0, 15, 7, 15, 2, MS, "AMD mobile Sempron (Sherman DH-G2)");
  FMSQ(0, 15, 7, 15, 2, dS, "AMD Sempron (Sparta DH-G2)");
  FMSQ(0, 15, 7, 15, 2, MN, "AMD Athlon Neo (Huron DH-G2)");
  FMSQ(0, 15, 7, 15, 2, dA, "AMD Athlon 64 (Lima DH-G2)");
  FMS(0, 15, 7, 15, 2,
      "AMD Athlon 64 (unknown type) (Lima/Sparta/Sherman/Huron DH-G2)");
  FMQ(0, 15, 7, 15, MS, "AMD mobile Sempron (Sherman)");
  FMQ(0, 15, 7, 15, dS, "AMD Sempron (Sparta)");
  FMQ(0, 15, 7, 15, MN, "AMD Athlon Neo (Huron)");
  FMQ(0, 15, 7, 15, dA, "AMD Athlon 64 (Lima)");
  FM(0, 15, 7, 15, "AMD Athlon 64 (unknown type) (Lima/Sparta/Sherman/Huron)");
  FMS(0, 15, 12, 1, 3, "AMD Athlon 64 FX Dual-Core (Windsor JH-F3)");
  FM(0, 15, 12, 1, "AMD Athlon 64 FX Dual-Core (Windsor)");
  F(0, 15, "AMD (unknown model)");
  FMS(1, 15, 0, 0, 0, "AMD (unknown type) (Barcelona DR-A0)");  // sandpile.org
  FMS(1, 15, 0, 0, 1, "AMD (unknown type) (Barcelona DR-A1)");  // sandpile.org
  FMS(1, 15, 0, 0, 2, "AMD (unknown type) (Barcelona DR-A2)");  // sandpile.org
  FMS(1, 15, 0, 2, 0, "AMD (unknown type) (Barcelona DR-B0)");  // sandpile.org
  FMSQ(1, 15, 0, 2, 1, sO, "AMD Quad-Core Opteron (Barcelona DR-B1)");
  FMS(1, 15, 0, 2, 1, "AMD (unknown type) (Barcelona DR-B1)");
  FMSQ(1, 15, 0, 2, 2, EO, "AMD Embedded Opteron (Barcelona DR-B2)");
  FMSQ(1, 15, 0, 2, 2, sO, "AMD Quad-Core Opteron (Barcelona DR-B2)");
  FMSQ(1, 15, 0, 2, 2, Tp, "AMD Phenom Triple-Core (Toliman DR-B2)");
  FMSQ(1, 15, 0, 2, 2, Qp, "AMD Phenom Quad-Core (Agena DR-B2)");
  FMS(1, 15, 0, 2, 2, "AMD (unknown type) (Barcelona/Toliman/Agena DR-B2)");
  FMSQ(1, 15, 0, 2, 3, EO, "AMD Embedded Opteron (Barcelona DR-B3)");
  FMSQ(1, 15, 0, 2, 3, sO, "AMD Quad-Core Opteron (Barcelona DR-B3)");
  FMSQ(1, 15, 0, 2, 3, Tp, "AMD Phenom Triple-Core (Toliman DR-B3)");
  FMSQ(1, 15, 0, 2, 3, Qp, "AMD Phenom Quad-Core (Agena DR-B3)");
  FMSQ(1, 15, 0, 2, 3, dA, "AMD Athlon Dual-Core (Kuma DR-B3)");
  FMS(1, 15, 0, 2, 3,
      "AMD (unknown type) (Barcelona/Toliman/Agena/Kuma DR-B3)");
  FMS(1, 15, 0, 2, 10, "AMD Quad-Core Opteron (Barcelona DR-BA)");
  FMQ(1, 15, 0, 2, EO, "AMD Embedded Opteron (Barcelona)");
  FMQ(1, 15, 0, 2, sO, "AMD Quad-Core Opteron (Barcelona)");
  FMQ(1, 15, 0, 2, Tp, "AMD Phenom Triple-Core (Toliman)");
  FMQ(1, 15, 0, 2, Qp, "AMD Phenom Quad-Core (Agena)");
  FMQ(1, 15, 0, 2, dA, "AMD Athlon Dual-Core (Kuma)");
  FM(1, 15, 0, 2, "AMD (unknown type) (Barcelona/Toliman/Agena/Kuma)");
  FMS(1, 15, 0, 4, 0,
      "AMD Athlon (unknown type) (Regor/Propus/Shanghai/Callisto/Heka/Deneb "
      "RB-C0)");  // sandpile.org
  FMS(1, 15, 0, 4, 1,
      "AMD Athlon (unknown type) (Regor/Propus/Shanghai/Callisto/Heka/Deneb "
      "RB-C1)");  // sandpile.org
  FMSQ(1, 15, 0, 4, 2, EO, "AMD Embedded Opteron (Shanghai RB-C2)");
  FMSQ(1, 15, 0, 4, 2, sO, "AMD Quad-Core Opteron (Shanghai RB-C2)");
  FMSQ(1, 15, 0, 4, 2, dr, "AMD Athlon Dual-Core (Propus RB-C2)");
  FMSQ(1, 15, 0, 4, 2, dA, "AMD Athlon Dual-Core (Regor RB-C2)");
  FMSQ(1, 15, 0, 4, 2, Dp, "AMD Phenom II X2 (Callisto RB-C2)");
  FMSQ(1, 15, 0, 4, 2, Tp, "AMD Phenom II X3 (Heka RB-C2)");
  FMSQ(1, 15, 0, 4, 2, Qp, "AMD Phenom II X4 (Deneb RB-C2)");
  FMS(1, 15, 0, 4, 2,
      "AMD Athlon (unknown type) (Regor/Propus/Shanghai/Callisto/Heka/Deneb "
      "RB-C2)");
  FMSQ(1, 15, 0, 4, 3, Dp, "AMD Phenom II X2 (Callisto RB-C3)");
  FMSQ(1, 15, 0, 4, 3, Tp, "AMD Phenom II X3 (Heka RB-C3)");
  FMSQ(1, 15, 0, 4, 3, Qp, "AMD Phenom II X4 (Deneb RB-C3)");
  FMS(1, 15, 0, 4, 3,
      "AMD Phenom II (unknown type) (Callisto/Heka/Deneb RB-C3)");
  FMQ(1, 15, 0, 4, EO, "AMD Embedded Opteron (Shanghai)");
  FMQ(1, 15, 0, 4, sO, "AMD Quad-Core Opteron (Shanghai)");
  FMQ(1, 15, 0, 4, dr, "AMD Athlon Dual-Core (Propus)");
  FMQ(1, 15, 0, 4, dA, "AMD Athlon Dual-Core (Regor)");
  FMQ(1, 15, 0, 4, Dp, "AMD Phenom II X2 (Callisto)");
  FMQ(1, 15, 0, 4, Tp, "AMD Phenom II X3 (Heka)");
  FMQ(1, 15, 0, 4, Qp, "AMD Phenom II X4 (Deneb)");
  FM(1, 15, 0, 4,
     "AMD Athlon (unknown type) (Regor/Propus/Shanghai/Callisto/Heka/Deneb)");
  FMS(1, 15, 0, 5, 0,
      "AMD Athlon (unknown type) (Regor/Rana/Propus BL-C0)");  // sandpile.org
  FMS(1, 15, 0, 5, 1,
      "AMD Athlon (unknown type) (Regor/Rana/Propus BL-C1)");  // sandpile.org
  FMSQ(1, 15, 0, 5, 2, DA, "AMD Athlon II X2 (Regor BL-C2)");
  FMSQ(1, 15, 0, 5, 2, TA, "AMD Athlon II X3 (Rana BL-C2)");
  FMSQ(1, 15, 0, 5, 2, QA, "AMD Athlon II X4 (Propus BL-C2)");
  FMS(1, 15, 0, 5, 2, "AMD Athlon (unknown type) (Regor/Rana/Propus BL-C2)");
  FMSQ(1, 15, 0, 5, 3, TA, "AMD Athlon II X3 (Rana BL-C3)");
  FMSQ(1, 15, 0, 5, 3, QA, "AMD Athlon II X4 (Propus BL-C3)");
  FMSQ(1, 15, 0, 5, 3, Tp, "AMD Phenom II Triple-Core (Heka BL-C3)");
  FMSQ(1, 15, 0, 5, 3, Qp, "AMD Phenom II Quad-Core (Deneb BL-C3)");
  FMS(1, 15, 0, 5, 3,
      "AMD Athlon (unknown type) (Regor/Rana/Propus/Callisto/Heka/Deneb "
      "BL-C3)");
  FMQ(1, 15, 0, 5, DA, "AMD Athlon II X2 (Regor)");
  FMQ(1, 15, 0, 5, TA, "AMD Athlon II X3 (Rana)");
  FMQ(1, 15, 0, 5, QA, "AMD Athlon II X4 (Propus)");
  FMQ(1, 15, 0, 5, Tp, "AMD Phenom II Triple-Core (Heka)");
  FMQ(1, 15, 0, 5, Qp, "AMD Phenom II Quad-Core (Deneb)");
  FM(1, 15, 0, 5,
     "AMD Athlon (unknown type) (Regor/Rana/Propus/Callisto/Heka/Deneb)");
  FMS(1, 15, 0, 6, 0, "AMD Athlon (unknown type) (Regor/Sargas/Caspain DA-C0)");
  FMS(1, 15, 0, 6, 1, "AMD Athlon (unknown type) (Regor/Sargas/Caspain DA-C1)");
  FMSQ(1, 15, 0, 6, 2, MS, "AMD Sempron Mobile (Sargas DA-C2)");
  FMSQ(1, 15, 0, 6, 2, dS, "AMD Sempron II (Sargas DA-C2)");
  FMSQ(1, 15, 0, 6, 2, MT, "AMD Turion II Dual-Core Mobile (Caspian DA-C2)");
  FMSQ(1, 15, 0, 6, 2, MA, "AMD Athlon II Dual-Core Mobile (Regor DA-C2)");
  FMSQ(1, 15, 0, 6, 2, DA, "AMD Athlon II X2 (Regor DA-C2)");
  FMSQ(1, 15, 0, 6, 2, dA, "AMD Athlon II (Sargas DA-C2)");
  FMS(1, 15, 0, 6, 2, "AMD Athlon (unknown type) (Regor/Sargas/Caspain DA-C2)");
  FMSQ(1, 15, 0, 6, 3, Ms, "AMD V-Series Mobile (Champlain DA-C3)");
  FMSQ(1, 15, 0, 6, 3, DS, "AMD Sempron II X2 (Regor DA-C3)");
  FMSQ(1, 15, 0, 6, 3, dS, "AMD Sempron II (Sargas DA-C3)");
  FMSQ(1, 15, 0, 6, 3, MT, "AMD Turion II Dual-Core Mobile (Champlain DA-C3)");
  FMSQ(1, 15, 0, 6, 3, Mp, "AMD Phenom II Dual-Core Mobile (Champlain DA-C3)");
  FMSQ(1, 15, 0, 6, 3, MA, "AMD Athlon II Dual-Core Mobile (Champlain DA-C3)");
  FMSQ(1, 15, 0, 6, 3, DA, "AMD Athlon II X2 (Regor DA-C3)");
  FMSQ(1, 15, 0, 6, 3, dA, "AMD Athlon II (Sargas DA-C3)");
  FMS(1, 15, 0, 6, 3,
      "AMD Athlon (unknown type) (Regor/Sargas/Champlain DA-C3)");
  FMQ(1, 15, 0, 6, Ms, "AMD V-Series Mobile (Champlain)");
  FMQ(1, 15, 0, 6, MS, "AMD Sempron Mobile (Sargas)");
  FMQ(1, 15, 0, 6, DS, "AMD Sempron II X2 (Regor)");
  FMQ(1, 15, 0, 6, dS, "AMD Sempron II (Sargas)");
  FMQ(1, 15, 0, 6, MT, "AMD Turion II Dual-Core Mobile (Caspian / Champlain)");
  FMQ(1, 15, 0, 6, Mp, "AMD Phenom II Dual-Core Mobile (Champlain)");
  FMQ(1, 15, 0, 6, MA, "AMD Athlon II Dual-Core Mobile (Regor / Champlain)");
  FMQ(1, 15, 0, 6, DA, "AMD Athlon II X2 (Regor)");
  FMQ(1, 15, 0, 6, dA, "AMD Athlon II (Sargas)");
  FM(1, 15, 0, 6, "AMD Athlon (unknown type) (Regor/Sargas/Caspian/Champlain)");
  FMSQ(1, 15, 0, 8, 0, SO, "AMD Six-Core Opteron (Istanbul HY-D0)");
  FMSQ(1, 15, 0, 8, 0, sO, "AMD Opteron 4100 (Lisbon HY-D0)");
  FMS(1, 15, 0, 8, 0, "AMD Opteron (unknown type) (Lisbon/Istanbul HY-D0)");
  FMS(1, 15, 0, 8, 1, "AMD Opteron 4100 (Lisbon HY-D1)");
  FMQ(1, 15, 0, 8, SO, "AMD Six-Core Opteron (Istanbul)");
  FMQ(1, 15, 0, 8, sO, "AMD Opteron 4100 (Lisbon)");
  FM(1, 15, 0, 8, "AMD Opteron (unknown type) (Lisbon/Istanbul)");
  FMS(1, 15, 0, 9, 0, "AMD Opteron 6100 (Magny-Cours HY-D0)");  // sandpile.org
  FMS(1, 15, 0, 9, 1, "AMD Opteron 6100 (Magny-Cours HY-D1)");
  FM(1, 15, 0, 9, "AMD Opteron 6100 (Magny-Cours)");
  FMSQ(1, 15, 0, 10, 0, Qp, "AMD Phenom II X4 (Zosma PH-E0)");
  FMSQ(1, 15, 0, 10, 0, Sp, "AMD Phenom II X6 (Thuban PH-E0)");
  FMS(1, 15, 0, 10, 0, "AMD Phenom II (unknown type) (Zosma/Thuban PH-E0)");
  FMQ(1, 15, 0, 10, Qp, "AMD Phenom II X4 (Zosma)");
  FMQ(1, 15, 0, 10, Sp, "AMD Phenom II X6 (Thuban)");
  FM(1, 15, 0, 10, "AMD Phenom II (unknown type) (Zosma/Thuban)");
  F(1, 15, "AMD (unknown model)");
  FMSQ(2, 15, 0, 3, 1, MU,
       "AMD Turion X2 Ultra Dual-Core Mobile (Griffin LG-B1)");
  FMSQ(2, 15, 0, 3, 1, MT, "AMD Turion X2 Dual-Core Mobile (Lion LG-B1)");
  FMSQ(2, 15, 0, 3, 1, DS, "AMD Sempron X2 Dual-Core (Sable LG-B1)");
  FMSQ(2, 15, 0, 3, 1, dS, "AMD Sempron (Sable LG-B1)");
  FMSQ(2, 15, 0, 3, 1, DA, "AMD Athlon X2 Dual-Core (Lion LG-B1)");
  FMSQ(2, 15, 0, 3, 1, dA, "AMD Athlon (Lion LG-B1)");
  FMS(2, 15, 0, 3, 1, "AMD Athlon (unknown type) (Lion/Sable LG-B1)");
  FMQ(2, 15, 0, 3, MU, "AMD Turion X2 Ultra (Griffin)");
  FMQ(2, 15, 0, 3, MT, "AMD Turion X2 (Lion)");
  FMQ(2, 15, 0, 3, DS, "AMD Sempron X2 Dual-Core (Sable)");
  FMQ(2, 15, 0, 3, dS, "AMD Sempron (Sable)");
  FMQ(2, 15, 0, 3, DA, "AMD Athlon X2 Dual-Core (Lion)");
  FMQ(2, 15, 0, 3, dA, "AMD Athlon (Lion)");
  FM(2, 15, 0, 3, "AMD Athlon (unknown type) (Lion/Sable)");
  F(2, 15, "AMD (unknown model)");
  FMS(3, 15, 0, 0, 0,
      "AMD Athlon (unknown type) (Llano LN-A0)");  // sandpile.org
  FMS(3, 15, 0, 0, 1,
      "AMD Athlon (unknown type) (Llano LN-A1)");  // sandpile.org
  FMSQ(3, 15, 0, 1, 0, dS, "AMD Sempron Dual-Core (Llano LN-B0)");
  FMSQ(3, 15, 0, 1, 0, dA, "AMD Athlon II Dual-Core (Llano LN-B0)");
  FMSQ(3, 15, 0, 1, 0, Sa, "AMD A-Series (Llano LN-B0)");
  FMSQ(3, 15, 0, 1, 0, Se, "AMD E2-Series (Llano LN-B0)");
  FMS(3, 15, 0, 1, 0, "AMD Athlon (unknown type) (Llano LN-B0)");
  FMQ(3, 15, 0, 1, dS, "AMD Sempron Dual-Core (Llano)");
  FMQ(3, 15, 0, 1, dA, "AMD Athlon II Dual-Core (Llano)");
  FMQ(3, 15, 0, 1, Sa, "AMD A-Series (Llano)");
  FMQ(3, 15, 0, 1, Se, "AMD E2-Series (Llano)");
  FM(3, 15, 0, 1, "AMD Athlon (unknown type) (Llano)");
  FMS(3, 15, 0, 2, 0,
      "AMD Athlon (unknown type) (Llano LN-B0)");  // sandpile.org
  F(3, 15, "AMD (unknown model) (Llano)");
  FMSQ(5, 15, 0, 1, 0, Sc, "AMD C-Series (Ontario ON-B0)");
  FMSQ(5, 15, 0, 1, 0, Se, "AMD E-Series (Zacate ON-B0)");
  FMSQ(5, 15, 0, 1, 0, Sg, "AMD G-Series (Ontario/Zacate ON-B0)");
  FMSQ(5, 15, 0, 1, 0, Sz, "AMD Z-Series (Desna ON-B0)");
  FMS(5, 15, 0, 1, 0, "AMD (unknown type) (Ontario/Zacate/Desna ON-B0)");
  FM(5, 15, 0, 1, "AMD (unknown type) (Ontario/Zacate/Desna)");
  FMSQ(5, 15, 0, 2, 0, Sc, "AMD C-Series (Ontario ON-C0)");
  FMSQ(5, 15, 0, 2, 0, Se, "AMD E-Series (Zacate ON-C0)");
  FMSQ(5, 15, 0, 2, 0, Sg, "AMD G-Series (Ontario/Zacate ON-C0)");
  FMSQ(5, 15, 0, 2, 0, Sz, "AMD Z-Series (Desna ON-C0)");
  FMS(5, 15, 0, 2, 0, "AMD (unknown type) (Ontario/Zacate/Desna ON-C0)");
  FM(5, 15, 0, 2, "AMD (unknown type) (Ontario/Zacate/Desna)");
  F(5, 15, "AMD (unknown model)");
  FMS(6, 15, 0, 0, 0,
      "AMD (unknown type) (Interlagos/Valencia/Zurich/Zambezi OR-A0)");  // sandpile.org
  FMS(6, 15, 0, 0, 1,
      "AMD (unknown type) (Interlagos/Valencia/Zurich/Zambezi OR-A1)");  // sandpile.org
  FMS(6, 15, 0, 1, 0,
      "AMD (unknown type) (Interlagos/Valencia/Zurich/Zambezi OR-B0)");  // sandpile.org
  FMS(6, 15, 0, 1, 1,
      "AMD (unknown type) (Interlagos/Valencia/Zurich/Zambezi OR-B1)");  // sandpile.org
  FMSQ(6, 15, 0, 1, 2, sO,
       "AMD Opteron 6200 (Interlagos OR-B2) / Opteron 4200 (Valencia OR-B2) / "
       "Opteron 3200 (Zurich OR-B2)");
  FMSQ(6, 15, 0, 1, 2, df, "AMD FX-Series (Zambezi OR-B2)");
  FMS(6, 15, 0, 1, 2,
      "AMD (unknown type) (Interlagos/Valencia/Zurich/Zambezi OR-B2)");
  FMQ(6, 15, 0, 1, sO,
      "AMD Opteron 6200 (Interlagos) / Opteron 4200 (Valencia) / Opteron 3200 "
      "(Zurich)");
  FMQ(6, 15, 0, 1, df, "AMD FX-Series (Zambezi)");
  FM(6, 15, 0, 1, "AMD (unknown type) (Interlagos/Valencia/Zurich/Zambezi)");
  FMSQ(6, 15, 0, 2, 0, sO,
       "AMD Opteron 6300 (Abu Dhabi OR-C0) / Opteron 4300 (Seoul OR-C0) / "
       "Opteron 3300 (Delhi OR-C0)");
  FMSQ(6, 15, 0, 2, 0, df, "AMD FX-Series (Vishera OR-C0)");
  FMS(6, 15, 0, 2, 0,
      "AMD (unknown type) (Abu Dhabi/Seoul/Delhi/Vishera OR-C0)");
  FMQ(6, 15, 0, 2, sO,
      "AMD Opteron 6300 (Abu Dhabi) / Opteron 4300 (Seoul) / Opteron 3300 "
      "(Delhi)");
  FMQ(6, 15, 0, 2, df, "AMD FX-Series (Vishera)");
  FM(6, 15, 0, 2, "AMD (unknown type) (Abu Dhabi/Seoul/Delhi/Vishera)");
  FMSQ(6, 15, 1, 0, 1, Sa, "AMD A-Series (Trinity TN-A1)");
  FMSQ(6, 15, 1, 0, 1, Sr, "AMD R-Series (Trinity TN-A1)");
  FMSQ(6, 15, 1, 0, 1, dA,
       "AMD Athlon Dual-Core / Athlon Quad-Core (Trinity TN-A1)");
  FMSQ(6, 15, 1, 0, 1, dS, "AMD Sempron Dual-Core (Trinity TN-A1)");
  FMSQ(6, 15, 1, 0, 1, dI, "AMD FirePro (Trinity TN-A1)");
  FMS(6, 15, 1, 0, 1, "AMD (unknown type) (Trinity TN-A1)");
  FMQ(6, 15, 1, 0, Sa, "AMD A-Series (Trinity)");
  FMQ(6, 15, 1, 0, Sr, "AMD R-Series (Trinity)");
  FMQ(6, 15, 1, 0, dA, "AMD Athlon Dual-Core / Athlon Quad-Core (Trinity)");
  FMQ(6, 15, 1, 0, dS, "AMD Sempron Dual-Core (Trinity)");
  FMQ(6, 15, 1, 0, dI, "AMD FirePro (Trinity)");
  FM(6, 15, 1, 0, "AMD (unknown type) (Trinity TN-A1)");
  FMSQ(6, 15, 1, 3, 1, Sa, "AMD A-Series (Richland RL-A1)");
  FMSQ(6, 15, 1, 3, 1, Sr, "AMD R-Series (Richland RL-A1)");
  FMSQ(6, 15, 1, 3, 1, dA,
       "AMD Athlon Dual-Core / Athlon Quad-Core (Richland RL-A1)");
  FMSQ(6, 15, 1, 3, 1, dS, "AMD Sempron Dual-Core (Richland RL-A1)");
  FMSQ(6, 15, 1, 3, 1, dI, "AMD FirePro (Richland RL-A1)");
  FMS(6, 15, 1, 3, 1, "AMD (unknown type) (Richland RL-A1)");
  FMQ(6, 15, 1, 3, Sa, "AMD A-Series (Richland)");
  FMQ(6, 15, 1, 3, Sr, "AMD R-Series (Richland)");
  FMQ(6, 15, 1, 3, dA, "AMD Athlon Dual-Core / Athlon Quad-Core (Richland)");
  FMQ(6, 15, 1, 3, dS, "AMD Sempron Dual-Core (Richland)");
  FMQ(6, 15, 1, 3, dI, "AMD FirePro (Richland)");
  FM(6, 15, 1, 3, "AMD (unknown type) (Richland)");
  FMS(6, 15, 3, 0, 0, "AMD (unknown type) (Kaveri KV-A0)");
  FMSQ(6, 15, 3, 0, 1, Sa, "AMD Elite Performance A-Series (Kaveri KV-A1)");
  FMSQ(6, 15, 3, 0, 1, Mr, "AMD Mobile R-Series (Kaveri KV-A1)");
  FMSQ(6, 15, 3, 0, 1, sO, "AMD Opteron X1200 / X2200 (Kaveri KV-A1)");
  FMSQ(6, 15, 3, 0, 1, Sr,
       "AMD R-Series (Bald Eagle KV-A1)");  // undocumented, but instlatx64
                                            // example
  FMS(6, 15, 3, 0, 1, "AMD (unknown type) (Kaveri KV-A1)");
  FMQ(6, 15, 3, 0, Sa, "AMD Elite Performance A-Series (Kaveri)");
  FMQ(6, 15, 3, 0, Mr, "AMD Mobile R-Series (Kaveri)");
  FMQ(6, 15, 3, 0, sO, "AMD Opteron X1200 / X2200 (Kaveri)");
  FM(6, 15, 3, 0, "AMD (unknown type) (Kaveri)");
  FMSQ(6, 15, 3, 8, 1, Sa, "AMD A-Series (Godavari A1)");   // sandpile.org
  FMS(6, 15, 3, 8, 1, "AMD (unknown type) (Godavari A1)");  // sandpile.org
  FMQ(6, 15, 3, 8, Sa, "AMD A-Series (Godavari)");
  FM(6, 15, 3, 8, "AMD (unknown type) (Godavari)");
  FMS(6, 15, 6, 0, 0,
      "AMD (unknown type) (Carrizo/Toronto CZ-A0)");  // sandpile.org
  FMSQ(6, 15, 6, 0, 1, sO,
       "AMD Opteron (Toronto CZ-A1)");  // undocumented, but instlatx64 sample
  FMSQ(6, 15, 6, 0, 1, df,
       "AMD FX-Series (Carrizo CZ-A1)");  // undocumented, but instlatx64 sample
  FMS(6, 15, 6, 0, 1,
      "AMD (unknown type) (Carrizo/Toronto CZ-A1)");  // undocumented, but
                                                      // instlatx64 sample
  FMQ(6, 15, 6, 0, sO,
      "AMD Opteron (Toronto)");  // undocumented, but instlatx64 sample
  FMQ(6, 15, 6, 0, df,
      "AMD FX-Series (Carrizo)");  // undocumented, but instlatx64 sample
  FM(6, 15, 6, 0, "AMD (unknown type) (Carrizo/Toronto)");  // undocumented, but
                                                            // instlatx64 sample
  FMSQ(
      6, 15, 6, 5, 1, Sa,
      "AMD A-Series (Carrizo/Bristol Ridge/Stoney Ridge CZ-A1/BR-A1)");  // undocumented,
                                                                         // but
                                                                         // samples
                                                                         // from
                                                                         // Alexandros
                                                                         // Couloumbis
                                                                         // &
                                                                         // instlatx64;
                                                                         // sandpile.org
                                                                         // stepping
  FMSQ(6, 15, 6, 5, 1, Se,
       "AMD E-Series (Stoney Ridge CZ-A1/BR-A1)");  // undocumented;
                                                    // sandpile.org stepping
  FMSQ(
      6, 15, 6, 5, 1, Sg,
      "AMD G-Series (Brown Falcon/Prairie Falcon CZ-A1/BR-A1)");  // undocumented;
                                                                  // sandpile.org
                                                                  // stepping
  FMSQ(6, 15, 6, 5, 1, Sr,
       "AMD R-Series (Merlin Falcon CZ-A1/BR-A1)");  // undocumented;
                                                     // sandpile.org stepping
  FMS(6, 15, 6, 5, 1,
      "AMD (unknown type) (Carrizo/Bristol Ridge/Stoney Ridge/Toronto/Brown "
      "Falcon/Merlin Falcon/Prairie Falcon CZ-A1/BR-A1)");  // sandpile.org
  FMQ(6, 15, 6, 5, Sa,
      "AMD A-Series (Carrizo/Bristol Ridge/Stoney Ridge)");  // undocumented,
                                                             // but samples from
                                                             // Alexandros
                                                             // Couloumbis &
                                                             // instlatx64
  FMQ(6, 15, 6, 5, Se, "AMD E-Series (Stoney Ridge)");       // undocumented
  FMQ(6, 15, 6, 5, Sg,
      "AMD G-Series (Brown Falcon/Prairie Falcon)");     // undocumented
  FMQ(6, 15, 6, 5, Sr, "AMD R-Series (Merlin Falcon)");  // undocumented
  FM(6, 15, 6, 5,
     "AMD (unknown type) (Carrizo/Bristol Ridge/Stoney Ridge/Toronto/Brown "
     "Falcon/Merlin Falcon/Prairie Falcon)");  // undocumented, but sample from
                                               // Alexandros Couloumbis
  FMSQ(6, 15, 7, 0, 0, Sa,
       "AMD A-Series (Carrizo/Bristol Ridge/Stoney Ridge ST-A0)");
  FMSQ(6, 15, 7, 0, 0, Se, "AMD E-Series (Stoney Ridge ST-A0)");
  FMSQ(6, 15, 7, 0, 0, Sg, "AMD G-Series (Brown Falcon/Prairie Falcon ST-A0)");
  FMSQ(6, 15, 7, 0, 0, Sr, "AMD R-Series (Merlin Falcon ST-A0)");
  FMS(6, 15, 7, 0, 0,
      "AMD (unknown type) (Carrizo/Bristol Ridge/Stoney Ridge/Toronto/Brown "
      "Falcon/Merlin Falcon/Prairie Falcon ST-A0)");
  FMQ(6, 15, 7, 0, Sa, "AMD A-Series (Carrizo/Bristol Ridge/Stoney Ridge)");
  FMQ(6, 15, 7, 0, Se, "AMD E-Series (Stoney Ridge)");
  FMQ(6, 15, 7, 0, Sg, "AMD G-Series (Brown Falcon/Prairie Falcon)");
  FMQ(6, 15, 7, 0, Sr, "AMD R-Series (Merlin Falcon)");
  FM(6, 15, 7, 0,
     "AMD (unknown type) (Carrizo/Bristol Ridge/Stoney Ridge/Toronto/Brown "
     "Falcon/Merlin Falcon/Prairie Falcon)");
  F(6, 15, "AMD (unknown model)");
  FMS(7, 15, 0, 0, 0,
      "AMD (unknown type) (Kabini/Temash/Kyoto KB-A0)");  // sandpile.org
  FMSQ(7, 15, 0, 0, 1, dA, "AMD Athlon (Kabini KB-A1)");
  FMSQ(7, 15, 0, 0, 1, Sa, "AMD A-Series (Kabini/Temash KB-A1)");
  FMSQ(7, 15, 0, 0, 1, Se, "AMD E-Series (Kabini KB-A1)");
  FMSQ(7, 15, 0, 0, 1, Sg, "AMD G-Series (Kabini KB-A1)");
  FMSQ(7, 15, 0, 0, 1, sO, "AMD Opteron X1100/X2100 Series (Kyoto KB-A1)");
  FMS(7, 15, 0, 0, 1, "AMD (unknown type) (Kabini/Temash/Kyoto KB-A1)");
  FMQ(7, 15, 0, 0, dA, "AMD Athlon (Kabini)");
  FMQ(7, 15, 0, 0, Sa, "AMD A-Series (Kabini/Temash)");
  FMQ(7, 15, 0, 0, Se, "AMD E-Series (Kabini)");
  FMQ(7, 15, 0, 0, Sg, "AMD G-Series (Kabini)");
  FMQ(7, 15, 0, 0, sO, "AMD Opteron X1100/X2100 Series (Kyoto)");
  FM(7, 15, 0, 0, "AMD (unknown type) (Kabini/Temash/Kyoto)");
  FM(7, 15, 2, 6, "AMD (unknown type) (Cato)");  // undocumented; instlatx64
                                                 // sample; engr sample?
  // sandpile.org mentions (7,15),(0,4) Jaguar-esque "BV" cores
  // (with stepping 1 = A1), but I have no idea of any such code name.
  // The AMD docs (53072) omit the CPUID entirely.  But if this sticks to the
  // recent AMD pattern, these must be (7,15),(3,0).
  FMSQ(7, 15, 3, 0, 1, Sa, "AMD A-Series (Beema ML-A1)");
  FMSQ(7, 15, 3, 0, 1, Se, "AMD E-Series (Beema ML-A1)");
  FMSQ(7, 15, 3, 0, 1, Sg,
       "AMD G-Series (Steppe Eagle/Crowned Eagle ML-A1)");  // undocumented;
                                                            // instlatx64 sample
  FMSQ(7, 15, 3, 0, 1, Ta, "AMD A-Series Micro (Mullins ML-A1)");
  FMSQ(7, 15, 3, 0, 1, Te, "AMD E-Series Micro (Mullins ML-A1)");
  FMS(7, 15, 3, 0, 1, "AMD (unknown type) (Beema/Mullins ML-A1)");
  FMQ(7, 15, 3, 0, Sa, "AMD A-Series (Beema)");
  FMQ(7, 15, 3, 0, Se, "AMD E-Series (Beema)");
  FMQ(7, 15, 3, 0, Sg, "AMD E-Series (Steppe Eagle/Crowned Eagle)");
  FMQ(7, 15, 3, 0, Ta, "AMD A-Series Micro (Mullins)");
  FMQ(7, 15, 3, 0, Te, "AMD E-Series Micro (Mullins)");
  FM(7, 15, 3, 0,
     "AMD (unknown type) (Beema/Mullins/Steppe Eagle/Crowned Eagle)");
  // sandpile.org mentions (7,15),(6,0) Puma-esque "NL" cores
  // (with stepping 1 = A1), but I have no idea of any such code name.
  F(7, 15, "AMD (unknown model)");
  FMS(8, 15, 0, 0, 1,
      "AMD (unknown type) (Summit Ridge/Naples ZP-A1)");  // sandpile.org
  FMSQ(8, 15, 0, 1, 0, EE, "AMD EPYC (1st Gen) (Snowy Owl ZP-B0)");
  FMSQ(8, 15, 0, 1, 0, sE, "AMD EPYC (1st Gen) (Naples ZP-B0)");
  FMSQ(8, 15, 0, 1, 0, dH, "AMD Ryzen Threadripper 1000 (Whitehaven B0)");
  FMSQ(8, 15, 0, 1, 0, dR, "AMD Ryzen 1000 (Summit Ridge ZP-B0)");
  FMS(8, 15, 0, 1, 0, "AMD (unknown type) (Summit Ridge/Naples ZP-B0)");
  FMSQ(8, 15, 0, 1, 1, EE, "AMD EPYC (1st Gen) (Snowy Owl ZP-B1)");
  FMSQ(8, 15, 0, 1, 1, sE, "AMD EPYC (1st Gen) (Naples ZP-B1)");
  FMSQ(8, 15, 0, 1, 1, dH, "AMD Ryzen Threadripper 1000 (Whitehaven B1)");
  FMSQ(8, 15, 0, 1, 1, dR, "AMD Ryzen 1000 (Summit Ridge ZP-B1)");
  FMS(8, 15, 0, 1, 1, "AMD (unknown type) (Summit Ridge/Naples ZP-B1)");
  FMSQ(8, 15, 0, 1, 2, EE, "AMD EPYC (1st Gen) (Snowy Owl ZP-B2)");
  FMSQ(8, 15, 0, 1, 2, sE, "AMD EPYC (1st Gen) (Naples ZP-B2)");
  FMSQ(8, 15, 0, 1, 2, dH, "AMD Ryzen Threadripper 1000 (Whitehaven B2)");
  FMSQ(8, 15, 0, 1, 2, dR, "AMD Ryzen 1000 (Summit Ridge ZP-B2)");
  FMS(8, 15, 0, 1, 2, "AMD (unknown type) (Summit Ridge/Naples ZP-B2)");
  FMQ(8, 15, 0, 1, EE, "AMD EPYC (1st Gen) (Snowy Owl)");
  FMQ(8, 15, 0, 1, sE, "AMD EPYC (1st Gen) (Naples)");
  FMQ(8, 15, 0, 1, dH, "AMD Ryzen Threadripper 1000 (Whitehaven)");
  FMQ(8, 15, 0, 1, dR, "AMD Ryzen 1000 (Summit Ridge)");
  FM(8, 15, 0, 1, "AMD (unknown type) (Summit Ridge/Naples)");
  FMSQ(8, 15, 0, 8, 2, dH, "AMD Ryzen Threadripper 2000 (Colfax B2)");
  FMSQ(8, 15, 0, 8, 2, dR, "AMD Ryzen 2000 (Pinnacle Ridge PiR-B2)");
  FMS(8, 15, 0, 8, 2, "AMD Ryzen (unknown type) (Pinnacle Ridge PiR-B2)");
  FMQ(8, 15, 0, 8, dH, "AMD Ryzen Threadripper 2000 (Colfax)");
  FMQ(8, 15, 0, 8, dR, "AMD Ryzen 2000 (Pinnacle Ridge)");
  FM(8, 15, 0, 8, "AMD Ryzen (unknown type) (Pinnacle Ridge)");
  FMS(8, 15, 1, 0, 1,
      "AMD Ryzen (unknown type) (Raven Ridge/Great Horned Owl/Banded Kestrel "
      "RV-A1)");  // found only on en.wikichip.org & instlatx64 examples;
                  // sandpile.org
  FMSQ(8, 15, 1, 1, 0, dA, "AMD Athlon Pro 200 (Raven Ridge RV-A1)");
  FMSQ(8, 15, 1, 1, 0, VR,
       "AMD Ryzen Embedded V1000 (Great Horned Owl RV-B0)");  // only instlatx64
                                                              // example;
                                                              // stepping from
                                                              // usual pattern
  FMSQ(8, 15, 1, 1, 0, RR,
       "AMD Ryzen Embedded R1000 (Banded Kestrel RV-B0)");  // guess based on
                                                            // Great Horned Owl
                                                            // pattern
  FMSQ(8, 15, 1, 1, 0, AR,
       "AMD Ryzen 2000 (Raven Ridge RV-B0)");  // found only on en.wikichip.org
                                               // & instlatx64 examples;
                                               // stepping from usual pattern
  FMS(8, 15, 1, 1, 0,
      "AMD Ryzen (unknown type) (Raven Ridge/Great Horned Owl/Banded Kestrel "
      "RV-B0)");  // found only on en.wikichip.org & instlatx64 examples;
                  // stepping from usual pattern
  FMQ(8, 15, 1, 1, dA, "AMD Athlon Pro 200 (Raven Ridge)");
  FMQ(8, 15, 1, 1, VR,
      "AMD Ryzen Embedded V1000 (Great Horned Owl)");  // only instlatx64
                                                       // example
  FMQ(8, 15, 1, 1, RR,
      "AMD Ryzen Embedded R1000 (Banded Kestrel)");  // guess based on Great
                                                     // Horned Owl pattern
  FMQ(8, 15, 1, 1, AR,
      "AMD Ryzen 2000 (Raven Ridge)");  // found only on en.wikichip.org &
                                        // instlatx64 examples
  FM(8, 15, 1, 1,
     "AMD Ryzen (unknown type) (Raven Ridge/Great Horned Owl/Banded Kestrel)");  // found only on en.wikichip.org & instlatx64 examples
  FMSQ(8, 15, 1, 8, 1, dA,
       "AMD Athlon Pro 300 (Picasso A1)");  // only instlatx64 example
  FMSQ(8, 15, 1, 8, 1, AR, "AMD Ryzen 3000 (Picasso A1)");
  FMS(8, 15, 1, 8, 1, "AMD (unknown type) (Picasso A1)");
  FMQ(8, 15, 1, 8, dA, "AMD Athlon Pro 300 (Picasso)");
  FMQ(8, 15, 1, 8, AR, "AMD Ryzen 3000 (Picasso)");
  FM(8, 15, 1, 8, "AMD (unknown type) (Picasso)");
  FMSQ(8, 15, 2, 0, 1, dR, "AMD Ryzen 1000 (Dali A1)");
  FMS(8, 15, 2, 0, 1, "AMD (unknown type) (Dali A1)");
  FMQ(8, 15, 2, 0, dR, "AMD Ryzen 1000 (Dali)");
  FM(8, 15, 2, 0, "AMD (unknown type) (Dali)");
  FMSQ(8, 15, 3, 1, 0, dR, "AMD Ryzen Threadripper 3000 (Castle Peak B0)");
  FMQ(8, 15, 3, 1, dR, "AMD Ryzen Threadripper 3000 (Castle Peak)");
  FMSQ(8, 15, 3, 1, 0, sE, "AMD EPYC (2nd Gen) (Rome B0)");
  FMQ(8, 15, 3, 1, sE, "AMD EPYC (2nd Gen) (Rome)");
  FMS(8, 15, 3, 1, 0, "AMD (unknown type) (Castle Peak/Rome B0)");
  FM(8, 15, 3, 1, "AMD (unknown type) (Castle Peak/Rome)");
  FM(8, 15, 4, 7,
     "AMD 4700S Desktop Kit (Oberon)");  // undocumented; instlatx64 sample;
                                         // engr sample?
  FM(8, 15, 5, 0,
     "AMD DG02SRTBP4MFA (Fenghuang 15FF)");  // internal model, only instlatx64
                                             // example
  FMSQ(8, 15, 6, 0, 1, ER,
       "AMD Ryzen Embedded V2000 (Grey Hawk A1)");  // found only on
                                                    // en.wikichip.org
  FMSQ(8, 15, 6, 0, 1, dR, "AMD Ryzen 4000 (Renoir A1)");
  FMS(8, 15, 6, 0, 1, "AMD (unknown type) (Renoir/Grey Hawk A1)");
  FMQ(8, 15, 6, 0, ER,
      "AMD Ryzen Embedded V2000 (Grey Hawk)");  // found only on en.wikichip.org
  FMQ(8, 15, 6, 0, dR, "AMD Ryzen 4000 (Renoir)");
  FM(8, 15, 6, 0, "AMD (unknown type) (Renoir/Grey Hawk)");
  FMS(8, 15, 6, 8, 1,
      "AMD Ryzen 5000 (Lucienne A1)");  // undocumented, but instlatx64 samples
  FM(8, 15, 6, 8,
     "AMD Ryzen 5000 (Lucienne)");  // undocumented, but instlatx64 samples
  FMS(8, 15, 7, 1, 0,
      "AMD Ryzen 3000 (Matisse B0)");  // undocumented, but samples from Steven
                                       // Noonan
  FM(8, 15, 7, 1, "AMD Ryzen 3000 (Matisse)");  // undocumented, but samples
                                                // from Steven Noonan
  FMS(8, 15, 9, 0, 0,
      "AMD Ryzen (Van Gogh A0)");  // undocumented, but (engr?) sample via
                                   // instlatx64 from @patrickschur_
  FM(8, 15, 9, 0,
     "AMD Ryzen (Van Gogh)");           // undocumented, but (engr?) sample via
                                        // instlatx64 from @patrickschur_
  FM(8, 15, 9, 8, "AMD Ryzen (Mero)");  // undocumented, but (engr?) sample via
                                        // instlatx64 from @zimogorets
  FM(8, 15, 10, 0,
     "AMD Ryzen (Mendocino)");  // undocumented, but (engr?) sample via
                                // instlatx64 from @ExecuFix
  F(8, 15, "AMD (unknown model)");
  FMS(10, 15, 0, 1, 1, "AMD EPYC (3rd Gen) (Milan B1)");
  FM(10, 15, 0, 1, "AMD EPYC (3rd Gen) (Milan)");
  FMS(10, 15, 0, 8, 0,
      "AMD Ryzen Threadripper 5000 (Chagall A0)");  // undocumented, but (engr?)
                                                    // sample via instlatx64
                                                    // from @ExecuFix
  FM(10, 15, 0, 8,
     "AMD Ryzen Threadripper 5000 (Chagall)");  // undocumented, but (engr?)
                                                // sample via instlatx64 from
                                                // @ExecuFix
  FMS(10, 15, 1, 0, 0,
      "AMD EPYC (Genoa A0)");            // undocumented, but (engr?) sample via
                                         // instlatx64 from @ExecuFix
  FM(10, 15, 1, 0, "AMD EPYC (Genoa)");  // undocumented, but (engr?) sample via
                                         // instlatx64 from @ExecuFix
  FMS(10, 15, 1, 8, 0,
      "AMD Ryzen (Storm Peak A0)");  // undocumented, but (engr?) sample from
                                     // @patrickschur_
  FM(10, 15, 1, 8, "AMD Ryzen (Storm Peak)");  // undocumented, but (engr?)
                                               // sample from @patrickschur_
  FMS(10, 15, 2, 1, 0,
      "AMD Ryzen 5000 (Vermeer B0)");  // undocumented, but instlatx64 samples
  FMS(10, 15, 2, 1, 1,
      "AMD Ryzen 5000 (Vermeer B1)");  // undocumented, but sample from
                                       // @patrickschur_
  FMS(10, 15, 2, 1, 2,
      "AMD Ryzen 5000 (Vermeer B2)");  // undocumented, but sample from
                                       // @patrickschur_
  FM(10, 15, 2, 1, "AMD Ryzen 5000 (Vermeer)");
  FMS(10, 15, 3, 0, 0,
      "AMD Ryzen (Badami A0)");  // undocumented, but (engr?) sample via
                                 // instlatx64 from @patrickschur_
  FM(10, 15, 3, 0, "AMD Ryzen (Badami)");  // undocumented, but (engr?) sample
                                           // via instlatx64 from @patrickschur_
  FMS(10, 15, 4, 0, 0,
      "AMD Ryzen (Rembrandt A0)");  // undocumented, but (engr?) sample via
                                    // instlatx64 from @patrickschur_
  FM(10, 15, 4, 0,
     "AMD Ryzen (Rembrandt)");  // undocumented, but (engr?) sample via
                                // instlatx64 from @patrickschur_
  FMS(10, 15, 5, 0, 0,
      "AMD Ryzen 5000 (Cezanne A0)");  // undocumented, but instlatx64 samples
  FM(10, 15, 5, 0,
     "AMD Ryzen 5000 (Cezanne)");  // undocumented, but instlatx64 samples
  FMS(10, 15, 5, 1, 1, "AMD Ryzen 5000 (Cezanne B1)");
  FM(10, 15, 5, 1, "AMD Ryzen 5000 (Cezanne)");
  FMS(10, 15, 6, 0, 0,
      "AMD Ryzen (Raphael A0)");  // undocumented, but (engr?) sample via
                                  // instlatx64 from @patrickschur_
  FM(10, 15, 6, 0,
     "AMD Ryzen (Raphael)");  // undocumented, but (engr?) sample via instlatx64
                              // from @patrickschur_
  FMS(10, 15, 7, 0, 0,
      "AMD Ryzen (Phoenix A0)");  // undocumented, but (engr?) sample via
                                  // instlatx64 from @patrickschur_
  FM(10, 15, 7, 0,
     "AMD Ryzen (Phoenix)");  // undocumented, but (engr?) sample via instlatx64
                              // from @patrickschur_
  FMS(10, 15, 10, 0, 0,
      "AMD Ryzen (Bergamo A0)");  // undocumented, but (engr?) sample via
                                  // instlatx64 from @ExecuFix
  FM(10, 15, 10, 0, "AMD Ryzen (Bergamo)");  // undocumented, but (engr?) sample
                                             // via instlatx64 from @ExecuFix
  F(10, 15, "AMD (unknown model)");
  DEFAULT("unknown");

  const char* brand_pre;
  const char* brand_post;
  char proc[96];
  decode_amd_model(stash, &brand_pre, &brand_post, proc);
  if (proc[0] != '\0') {
    static char buffer[1024];
    sprintf(buffer, "%s %s", result, proc);
    return buffer;
  }

  return result;
}

static cstring decode_synth_cyrix(unsigned int val, const code_stash_t* stash) {
  cstring result = NULL;

  START;
  FM(0, 4, 0, 4, "Cyrix MediaGX/GXi");
  FM(0, 4, 0, 9, "Cyrix 5x86");
  F(0, 4, "Cyrix 5x86 (unknown model)");
  FM(0, 5, 0, 2, "Cyrix M1 6x86");
  FM(0, 5, 0, 3, "Cyrix M1 6x86");  // M1-6
  FMQ(0, 5, 0, 4, cm, "Cyrix MediaGXm");
  FM(0, 5, 0, 4, "NSC Geode GX1/GXLV/GXm");
  F(0, 5, "Cyrix M1 / MediaGX / NSC Geode (unknown model)");
  FM(0, 6, 0, 0, "Cyrix M2 6x86MX");
  FM(0, 6, 0, 5, "Cyrix M2");
  F(0, 6, "Cyrix M2 (unknown model)");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_via(unsigned int val, const code_stash_t* stash) {
  cstring result = NULL;

  START;
  FM(0, 5, 0, 4, "VIA WinChip (C6)");
  FM(0, 5, 0, 8, "VIA WinChip 2 (C6-2)");
  FM(0, 5, 0, 9, "VIA WinChip 3 (C6-3)");
  FM(0, 6, 0, 6, "VIA C3 (Samuel C5A)");
  FMS(0, 6, 0, 7, 0, "VIA C3 (Samuel 2 C5B) / Eden ESP 4000/5000/6000, .15um");
  FMS(0, 6, 0, 7, 1, "VIA C3 (Samuel 2 C5B) / Eden ESP 4000/5000/6000, .15um");
  FMS(0, 6, 0, 7, 2, "VIA C3 (Samuel 2 C5B) / Eden ESP 4000/5000/6000, .15um");
  FMS(0, 6, 0, 7, 3, "VIA C3 (Samuel 2 C5B) / Eden ESP 4000/5000/6000, .15um");
  FMS(0, 6, 0, 7, 4, "VIA C3 (Samuel 2 C5B) / Eden ESP 4000/5000/6000, .15um");
  FMS(0, 6, 0, 7, 5, "VIA C3 (Samuel 2 C5B) / Eden ESP 4000/5000/6000, .15um");
  FMS(0, 6, 0, 7, 6, "VIA C3 (Samuel 2 C5B) / Eden ESP 4000/5000/6000, .15um");
  FMS(0, 6, 0, 7, 7, "VIA C3 (Samuel 2 C5B) / Eden ESP 4000/5000/6000, .15um");
  FM(0, 6, 0, 7, "VIA C3 (Ezra C5C), .13um");
  FM(0, 6, 0, 8, "VIA C3 (Ezra-T C5N)");
  FMS(0, 6, 0, 9, 0, "VIA C3 / Eden ESP 7000/8000/10000 (Nehemiah C5XL)");
  FMS(0, 6, 0, 9, 1, "VIA C3 / Eden ESP 7000/8000/10000 (Nehemiah C5XL)");
  FMS(0, 6, 0, 9, 2, "VIA C3 / Eden ESP 7000/8000/10000 (Nehemiah C5XL)");
  FMS(0, 6, 0, 9, 3, "VIA C3 / Eden ESP 7000/8000/10000 (Nehemiah C5XL)");
  FMS(0, 6, 0, 9, 4, "VIA C3 / Eden ESP 7000/8000/10000 (Nehemiah C5XL)");
  FMS(0, 6, 0, 9, 5, "VIA C3 / Eden ESP 7000/8000/10000 (Nehemiah C5XL)");
  FMS(0, 6, 0, 9, 6, "VIA C3 / Eden ESP 7000/8000/10000 (Nehemiah C5XL)");
  FMS(0, 6, 0, 9, 7, "VIA C3 / Eden ESP 7000/8000/10000 (Nehemiah C5XL)");
  FM(0, 6, 0, 9, "VIA C3 / C3-M / Eden-N (Antaur C5P)");
  // VIA unpublished BIOS Guide for C7-D.
  FM(0, 6, 0, 10, "VIA C7 / C7-M / C7-D / Eden (Esther C5J Model A)");
  // VIA unpublished BIOS Guide for C7-D.
  // Brand string can be used to differentiate model D CPUs.
  FMQ(0, 6, 0, 13, vM, "VIA C7-M (Esther C5J Model D)");
  FMQ(0, 6, 0, 13, vD, "VIA C7-D (Esther C5J Model D)");
  FMQ(0, 6, 0, 13, v7, "VIA C7 (Esther C5J Model D)");
  FMQ(0, 6, 0, 13, vE, "VIA Eden (Esther C5J Model D)");
  FM(0, 6, 0, 13, "VIA (unknown type) (Esther C5J Model D)");
  // VIA unpublished BIOS Guide for Nano, Eden (for steppings 3-14, other than
  // Zhaoxin).
  //
  // Steppings 0-2 for Isaiah come from this post by "redray", circa Apr 2013:
  //    https://forum.osdev.org/viewtopic.php?f=1&t=26351
  // It presents an excerpt from "VIA Nano Processor X2X4 BIOS Guide 2.47".
  //
  // Die size depends on core, but it's unclear which cores are which:
  //    Isaiah    = 65nm, 40nm
  //    Isaiah II = 28nm
  //    ZhangJiang (Zhaoxin) = 28nm ?
  FMS(0, 6, 0, 15, 0,
      "VIA Nano 1000/2000 (Isaiah CNA A0)");  // redray; instlatx64 example
  FMS(0, 6, 0, 15, 1,
      "VIA Nano 1000/2000 (Isaiah CNA A1)");  // redray; model numbers assumed
                                              // because of bracketing between 0
                                              // & 3
  FMS(0, 6, 0, 15, 2,
      "VIA Nano 1000/2000 (Isaiah CNA A2)");  // redray; model numbers assumed
                                              // because of bracketing between 0
                                              // & 3
  FMS(0, 6, 0, 15, 3, "VIA Nano 1000/2000 (Isaiah CNA A3)");
  FMS(0, 6, 0, 15, 8, "VIA Nano 3000 (Isaiah CNB A1)");
  FMS(0, 6, 0, 15, 10, "VIA Nano 3000 (Isaiah CNC A2)");
  FMS(0, 6, 0, 15, 12, "VIA Nano X2 4000 / QuadCore 4000 (Isaiah CNQ A1)");
  FMS(0, 6, 0, 15, 13, "VIA Nano X2 4000 / QuadCore 4000 (Isaiah CNQ A2)");
  FMSQ(0, 6, 0, 15, 14, vZ, "Zhaoxin KaiXian/Kaisheng ZX-C/ZX-C+");
  FMS(0, 6, 0, 15, 14, "VIA Eden X4 4000 (Isaiah CNR)");
  FM(0, 6, 0, 15, "VIA Nano / Eden (unknown type) (Isaiah)");
  // Lots of examples with stepping 1, but no indication of the stepping name.
  FMS(0, 6, 4, 7, 1, "VIA (CHA)");
  FM(0, 6, 4, 7, "VIA (CHA)");
  F(0, 6,
    "VIA C3 / C3-M / C7 / C7-M / Eden / Eden ESP 7000/8000/10000 / Nano "
    "(unknown model)");
  FM(0, 7, 0, 11,
     "Zhaoxin KaiXian KX-5000 / Kaisheng KH-20000 (WuDaoKou)");  // geekbench.com
                                                                 // example
  FMQ(0, 7, 3, 11, vZ,
      "Zhaoxin KaiXian KX-6000 / Kaisheng KH-30000 (LuJiaZui)");  // instlatx64
                                                                  // example
                                                                  // with
                                                                  // CentaurHauls
                                                                  // vendor!
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_umc(unsigned int val) {
  cstring result = NULL;

  START;
  FM(0, 4, 0, 1, "UMC U5D (486DX)");
  FMS(0, 4, 0, 2, 3, "UMC U5S (486SX)");
  FM(0, 4, 0, 2, "UMC U5S (486SX) (unknown stepping)");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_nexgen(unsigned int val) {
  cstring result = NULL;

  START;
  FMS(0, 5, 0, 0, 4, "NexGen P100");
  FMS(0, 5, 0, 0, 6, "NexGen P120 (E2/C0)");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_rise(unsigned int val) {
  cstring result = NULL;

  START;
  FM(0, 5, 0, 0, "Rise mP6 iDragon, .25u");
  FM(0, 5, 0, 2, "Rise mP6 iDragon, .18u");
  FM(0, 5, 0, 8, "Rise mP6 iDragon II, .25u");
  FM(0, 5, 0, 9, "Rise mP6 iDragon II, .18u");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_transmeta(unsigned int val,
                                      const code_stash_t* stash) {
  cstring result = NULL;

  /* TODO: Add code-based detail for Transmeta Crusoe TM5700/TM5900 */
  /* TODO: Add code-based detail for Transmeta Efficeon */
  START;
  FMSQ(0, 5, 0, 4, 2, t2, "Transmeta Crusoe TM3200");
  FMS(0, 5, 0, 4, 2, "Transmeta Crusoe TM3x00 (unknown model)");
  FMSQ(0, 5, 0, 4, 3, t4, "Transmeta Crusoe TM5400");
  FMSQ(0, 5, 0, 4, 3, t5, "Transmeta Crusoe TM5500 / Crusoe SE TM55E");
  FMSQ(0, 5, 0, 4, 3, t6, "Transmeta Crusoe TM5600");
  FMSQ(0, 5, 0, 4, 3, t8, "Transmeta Crusoe TM5800 / Crusoe SE TM58E");
  FMS(0, 5, 0, 4, 3, "Transmeta Crusoe TM5x00 (unknown model)");
  FM(0, 5, 0, 4, "Transmeta Crusoe");
  F(0, 5, "Transmeta Crusoe (unknown model)");
  FM(0, 15, 0, 2, "Transmeta Efficeon TM8x00");
  FM(0, 15, 0, 3, "Transmeta Efficeon TM8x00");
  F(0, 15, "Transmeta Efficeon (unknown model)");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_sis(unsigned int val) {
  cstring result = NULL;

  START;
  FM(0, 5, 0, 0, "SiS 55x");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_nsc(unsigned int val) {
  cstring result = NULL;

  START;
  FM(0, 5, 0, 4, "NSC Geode GX1/GXLV/GXm");
  FM(0, 5, 0, 5, "NSC Geode GX2");
  FM(0, 5, 0, 10, "NSC Geode LX");  // sandpile.org
  F(0, 5, "NSC Geode (unknown model)");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_vortex(unsigned int val) {
  cstring result = NULL;

  START;
  FM(0, 5, 0, 2, "Vortex86DX");
  FM(0, 5, 0, 8, "Vortex86MX");
  FM(0, 6, 0, 0, "Vortex86EX2");  // undocumented; /proc/cpuinfo seen in wild
  FM(0, 6, 0, 1, "Vortex86DX3");  // undocumented; only instlatx64 example
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_rdc(unsigned int val) {
  cstring result = NULL;

  START;
  FM(0, 5, 0, 8, "RDC IAD 100");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_hygon(unsigned int val) {
  cstring result = NULL;

  START;
  FMS(9, 15, 0, 0, 1, "Hygon Dhyana (A1)");
  FMS(9, 15, 0, 0, 2, "Hygon Dhyana (A2)");
  DEFAULT("unknown");

  return result;
}

static cstring decode_synth_zhaoxin(unsigned int val) {
  cstring result = NULL;

  START;
  FM(0, 7, 1, 11, "Zhaoxin KaiXian KX-5000 / Kaisheng KH-20000 (WuDaoKou)");
  FM(0, 7, 1, 15, "Zhaoxin KaiXian ZX-D (WuDaoKou)");  // geekbench.com example
                                                       // (steppings 12 & 14)
  FM(0, 7, 3, 11,
     "Zhaoxin KaiXian KX-6000 / Kaisheng KH-30000 (LuJiaZui)");  // /proc/cpuinfo
                                                                 // screenshot:
                                                                 // KX-6840@3000MHz
                                                                 // (stepping 0)
  DEFAULT("unknown");

  return result;
}

static cstring decode_x_synth_amd(unsigned int val) {
  cstring result;

  START;
  FM(0, 5, 0, 0, "AMD SSA5 (PR75, PR90, PR100)");
  FM(0, 5, 0, 1, "AMD 5k86 (PR120, PR133)");
  FM(0, 5, 0, 2, "AMD 5k86 (PR166)");
  FM(0, 5, 0, 3, "AMD 5k86 (PR200)");
  F(0, 5, "AMD 5k86 (unknown model)");
  FM(0, 6, 0, 6, "AMD K6, .30um");
  FM(0, 6, 0, 7, "AMD K6 (Little Foot), .25um");
  FMS(0, 6, 0, 8, 0, "AMD K6-2 (Chomper A)");
  FMS(0, 6, 0, 8, 12, "AMD K6-2 (Chomper A)");
  FM(0, 6, 0, 8, "AMD K6-2 (Chomper)");
  FMS(0, 6, 0, 9, 1, "AMD K6-III (Sharptooth B)");
  FM(0, 6, 0, 9, "AMD K6-III (Sharptooth)");
  FM(0, 6, 0, 13, "AMD K6-2+, K6-III+");
  F(0, 6, "AMD K6 (unknown model)");
  FM(0, 7, 0, 1, "AMD Athlon, .25um");
  FM(0, 7, 0, 2, "AMD Athlon (K75 / Pluto / Orion), .18um");
  FMS(0, 7, 0, 3, 0, "AMD Duron / mobile Duron (Spitfire A0)");
  FMS(0, 7, 0, 3, 1, "AMD Duron / mobile Duron (Spitfire A2)");
  FM(0, 7, 0, 3, "AMD Duron / mobile Duron (Spitfire)");
  FMS(0, 7, 0, 4, 2, "AMD Athlon (Thunderbird A4-A7)");
  FMS(0, 7, 0, 4, 4, "AMD Athlon (Thunderbird A9)");
  FM(0, 7, 0, 4, "AMD Athlon (Thunderbird)");
  FMS(0, 7, 0, 6, 0,
      "AMD Athlon / Athlon MP mobile Athlon 4 / mobile Duron (Palomino A0)");
  FMS(0, 7, 0, 6, 1,
      "AMD Athlon / Athlon MP / Duron / mobile Athlon / mobile Duron (Palomino "
      "A2)");
  FMS(0, 7, 0, 6, 2,
      "AMD Athlon MP / Athlon XP / Duron / Duron MP / mobile Athlon / mobile "
      "Duron (Palomino A5)");
  FM(0, 7, 0, 6,
     "AMD Athlon / Athlon MP / Athlon XP / Duron / Duron MP / mobile Athlon / "
     "mobile Duron (Palomino)");
  FMS(0, 7, 0, 7, 0, "AMD Duron / Duron MP / mobile Duron (Morgan A0)");
  FMS(0, 7, 0, 7, 1, "AMD Duron / Duron MP / mobile Duron (Morgan A1)");
  FM(0, 7, 0, 7, "AMD Duron / Duron MP / mobile Duron (Morgan)");
  FMS(0, 7, 0, 8, 0,
      "AMD Athlon XP / Athlon MP / Sempron / Duron / Duron MP (Thoroughbred "
      "A0)");
  FMS(0, 7, 0, 8, 1,
      "AMD Athlon XP / Athlon MP / Sempron / Duron / Duron MP (Thoroughbred "
      "B0)");
  FM(0, 7, 0, 8,
     "AMD Athlon XP / Athlon MP / Sempron / Duron / Duron MP (Thoroughbred)");
  FMS(0, 7, 0, 10, 0,
      "AMD Athlon XP / Athlon MP / Sempron / mobile Athlon XP-M / mobile "
      "Athlon XP-M (LV) (Barton A2)");
  FM(0, 7, 0, 10,
     "AMD Athlon XP / Athlon MP / Sempron / mobile Athlon XP-M / mobile Athlon "
     "XP-M (LV) (Barton)");
  F(0, 7,
    "AMD Athlon XP / Athlon MP / Sempron / Duron / Duron MP / mobile Athlon / "
    "mobile Athlon XP-M / mobile Athlon XP-M (LV) / mobile Duron (unknown "
    "model)");
  FALLBACK({
    result = append_uarch(decode_synth_amd(val, NULL), val, VENDOR_AMD, NULL);
  })

  return result;
}

static void print_x_synth_amd(unsigned int val) {
  ccstring synth = decode_x_synth_amd(val);

  printf("      (simple synth)  = ");
  if (synth != NULL) {
    printf("%s", synth);
  }
  printf("\n");
}

static cstring decode_x_synth_hygon(unsigned int val) {
  cstring result;

  START;
  FALLBACK({
    result = append_uarch(decode_synth_hygon(val), val, VENDOR_HYGON, NULL);
  })

  return result;
}

static void print_x_synth_hygon(unsigned int val) {
  ccstring synth = decode_x_synth_hygon(val);

  printf("      (simple synth)  = ");
  if (synth != NULL) {
    printf("%s", synth);
  }
  printf("\n");
}

static cstring decode_x_synth_via(unsigned int val) {
  cstring result;

  START;
  FM(0, 6, 0, 6, "VIA C3 (WinChip C5A)");
  FM(0, 6, 0, 6, "VIA C3 (WinChip C5A)");
  FMS(0, 6, 0, 7, 0, "VIA C3 (WinChip C5B)");
  FMS(0, 6, 0, 7, 1, "VIA C3 (WinChip C5B)");
  FMS(0, 6, 0, 7, 2, "VIA C3 (WinChip C5B)");
  FMS(0, 6, 0, 7, 3, "VIA C3 (WinChip C5B)");
  FMS(0, 6, 0, 7, 4, "VIA C3 (WinChip C5B)");
  FMS(0, 6, 0, 7, 5, "VIA C3 (WinChip C5B)");
  FMS(0, 6, 0, 7, 6, "VIA C3 (WinChip C5B)");
  FMS(0, 6, 0, 7, 7, "VIA C3 (WinChip C5B)");
  FM(0, 6, 0, 7, "VIA C3 (WinChip C5C)");
  FM(0, 6, 0, 8, "VIA C3 (WinChip C5N)");
  FM(0, 6, 0, 9, "VIA C3 (WinChip C5XL)");
  F(0, 6, "VIA C3 (unknown model)");
  DEFAULT("unknown");

  return append_uarch(result, val, VENDOR_VIA, NULL);
}

static void print_x_synth_via(unsigned int val) {
  ccstring synth = decode_x_synth_via(val);

  printf("      (simple synth) = ");
  if (synth != NULL) {
    printf("%s", synth);
  }
  printf("\n");
}

#undef ACT

static cstring decode_synth(unsigned int val_eax, vendor_t vendor,
                            const code_stash_t* stash) {
  cstring synth = NULL;

  switch (vendor) {
    case VENDOR_INTEL:
      synth = decode_synth_intel(val_eax, stash);
      break;
    case VENDOR_AMD:
      synth = decode_synth_amd(val_eax, stash);
      break;
    case VENDOR_CYRIX:
      synth = decode_synth_cyrix(val_eax, stash);
      break;
    case VENDOR_VIA:
      synth = decode_synth_via(val_eax, stash);
      break;
    case VENDOR_TRANSMETA:
      synth = decode_synth_transmeta(val_eax, stash);
      break;
    case VENDOR_UMC:
      synth = decode_synth_umc(val_eax);
      break;
    case VENDOR_NEXGEN:
      synth = decode_synth_nexgen(val_eax);
      break;
    case VENDOR_RISE:
      synth = decode_synth_rise(val_eax);
      break;
    case VENDOR_SIS:
      synth = decode_synth_sis(val_eax);
      break;
    case VENDOR_NSC:
      synth = decode_synth_nsc(val_eax);
      break;
    case VENDOR_VORTEX:
      synth = decode_synth_vortex(val_eax);
      break;
    case VENDOR_RDC:
      synth = decode_synth_rdc(val_eax);
      break;
    case VENDOR_HYGON:
      synth = decode_synth_hygon(val_eax);
      break;
    case VENDOR_ZHAOXIN:
      synth = decode_synth_zhaoxin(val_eax);
      break;
    case VENDOR_UNKNOWN:
      /* DO NOTHING */
      break;
  }

  return append_uarch(synth, val_eax, vendor, stash);
}

static void print_synth_simple(unsigned int val_eax, vendor_t vendor) {
  ccstring synth = decode_synth(val_eax, vendor, NULL);
  if (synth != NULL) {
    printf("      (simple synth)  = %s", synth);
  }
  printf("\n");
}

static void print_synth(const code_stash_t* stash) {
  ccstring synth = decode_synth(stash->val_1_eax, stash->vendor, stash);
  if (synth != NULL) {
    printf("   (synth) = %s\n", synth);
  }
}

#define Synth_Family(value) \
  (BIT_EXTRACT_LE(value, 20, 28) + BIT_EXTRACT_LE(value, 8, 12))
#define Synth_Model(value) \
  ((BIT_EXTRACT_LE(value, 16, 20) << 4) + BIT_EXTRACT_LE(value, 4, 8))

#define GET_ApicIdCoreIdSize(val_80000008_ecx) \
  (BIT_EXTRACT_LE((val_80000008_ecx), 0, 4))
#define GET_LogicalProcessorCount(val_1_ebx) \
  (BIT_EXTRACT_LE((val_1_ebx), 16, 24))
#define IS_HTT(val_1_edx) (BIT_EXTRACT_LE((val_1_edx), 28, 29))
#define IS_CmpLegacy(val_80000001_ecx) \
  (BIT_EXTRACT_LE((val_80000001_ecx), 1, 2))
#define GET_NC_INTEL(val_4_eax) (BIT_EXTRACT_LE((val_4_eax), 26, 32))
#define GET_NC_AMD(val_80000008_ecx) (BIT_EXTRACT_LE((val_80000008_ecx), 0, 8))
#define GET_X2APIC_PROCESSORS(val_b_ebx) (BIT_EXTRACT_LE((val_b_ebx), 0, 16))
#define GET_V2_TOPO_LEVEL(val_1f_ecx) (BIT_EXTRACT_LE((val_1f_ecx), 8, 16))
#define GET_V2_TOPO_PROCESSORS(val_1f_ebx) (BIT_EXTRACT_LE((val_1f_ebx), 0, 16))
#define GET_CoresPerComputeUnit_AMD(val_8000001e_ebx) \
  (BIT_EXTRACT_LE((val_8000001e_ebx), 8, 16))

#define V2_TOPO_SMT 1
#define V2_TOPO_CORE 2

static void decode_mp_synth(code_stash_t* stash) {
  switch (stash->vendor) {
    case VENDOR_INTEL:
      /*
      ** Logic derived from information in:
      **    Detecting Multi-Core Processor Topology in an IA-32 Platform
      **    by Khang Nguyen and Shihjong Kuo
      ** and:
      **    Intel 64 Architecture Processor Topology Enumeration (Whitepaper)
      **    by Shih Kuo
      ** Extension to the 0x1f leaf was obvious.
      */
      if (stash->saw_1f) {
        stash->mp.method = "Intel leaf 0x1f";
        unsigned int try;
        for (try = 0; try < LENGTH(stash->val_1f_ecx); try++) {
          if (GET_V2_TOPO_LEVEL(stash->val_1f_ecx[try]) == V2_TOPO_SMT) {
            stash->mp.hyperthreads =
                GET_V2_TOPO_PROCESSORS(stash->val_1f_ebx[try]);
          } else if (GET_V2_TOPO_LEVEL(stash->val_1f_ecx[try]) ==
                     V2_TOPO_CORE) {
            stash->mp.cores = GET_V2_TOPO_PROCESSORS(stash->val_1f_ebx[try]);
          }
        }
      } else if (stash->saw_b) {
        unsigned int ht = GET_X2APIC_PROCESSORS(stash->val_b_ebx[0]);
        unsigned int tc = GET_X2APIC_PROCESSORS(stash->val_b_ebx[1]);
        stash->mp.method = "Intel leaf 0xb";
        if (ht == 0) {
          ht = 1;
        }
        stash->mp.cores = tc / ht;
        stash->mp.hyperthreads = ht;
      } else if (stash->saw_4) {
        unsigned int tc = GET_LogicalProcessorCount(stash->val_1_ebx);
        unsigned int c;
        if ((stash->val_4_eax & 0x1f) != 0) {
          c = GET_NC_INTEL(stash->val_4_eax) + 1;
          stash->mp.method = "Intel leaf 1/4";
        } else {
          /* Workaround for older 'cpuid -r' dumps with incomplete 4 data */
          c = tc / 2;
          stash->mp.method = "Intel leaf 1/4 (zero fallback)";
        }
        stash->mp.cores = c;
        stash->mp.hyperthreads = tc / c;
      } else {
        stash->mp.method = "Intel leaf 1";
        stash->mp.cores = 1;
        if (IS_HTT(stash->val_1_edx)) {
          unsigned int tc = GET_LogicalProcessorCount(stash->val_1_ebx);
          stash->mp.hyperthreads = (tc >= 2 ? tc : 2);
        } else {
          stash->mp.hyperthreads = 1;
        }
      }
      break;
    case VENDOR_AMD:
    case VENDOR_HYGON:
      /*
      ** Logic from:
      **    AMD CPUID Specification (25481 Rev. 2.16),
      **    3. LogicalProcessorCount, CmpLegacy, HTT, and NC
      **    AMD CPUID Specification (25481 Rev. 2.28),
      **    3. Multiple Core Calculation
      */
      if (IS_HTT(stash->val_1_edx)) {
        unsigned int tc = GET_LogicalProcessorCount(stash->val_1_ebx);
        unsigned int c;
        if (GET_ApicIdCoreIdSize(stash->val_80000008_ecx) != 0) {
          unsigned int size = GET_ApicIdCoreIdSize(stash->val_80000008_ecx);
          unsigned int mask = (1 << size) - 1;
          c = (GET_NC_AMD(stash->val_80000008_ecx) & mask) + 1;
        } else {
          c = GET_NC_AMD(stash->val_80000008_ecx) + 1;
        }
        if ((tc == c) == IS_CmpLegacy(stash->val_80000001_ecx)) {
          stash->mp.method = (stash->vendor == VENDOR_AMD ? "AMD" : "Hygon");
          if (c > 1) {
            stash->mp.cores = c;
            stash->mp.hyperthreads = tc / c;
          } else {
            stash->mp.cores = 1;
            stash->mp.hyperthreads = (tc >= 2 ? tc : 2);
          }
        } else {
          /*
          ** Rev 2.28 leaves out mention that this case is nonsensical, but
          ** I'm leaving it in here as an "unknown" case.
          */
        }
      } else {
        stash->mp.method = (stash->vendor == VENDOR_AMD ? "AMD" : "Hygon");
        stash->mp.cores = 1;
        stash->mp.hyperthreads = 1;
      }
      break;
    default:
      if (!IS_HTT(stash->val_1_edx)) {
        stash->mp.method = "Generic leaf 1 no multi-threading";
        stash->mp.cores = 1;
        stash->mp.hyperthreads = 1;
      }
      break;
  }
}

static void print_mp_synth(const struct mp* mp) {
  printf("   (multi-processing synth) = ");
  if (mp->method == NULL) {
    printf("?");
  } else if (mp->cores > 1) {
    if (mp->hyperthreads > 1) {
      printf("multi-core (c=%u), hyper-threaded (t=%u)", mp->cores,
             mp->hyperthreads);
    } else {
      printf("multi-core (c=%u)", mp->cores);
    }
  } else if (mp->hyperthreads > 1) {
    printf("hyper-threaded (t=%u)", mp->hyperthreads);
  } else {
    printf("none");
  }
  printf("\n");

  printf("   (multi-processing method) = %s\n", mp->method);
}

static int bits_needed(unsigned long v) {
#if __GNUC__ * 10000 + __GNUC_MINOR__ * 100 + __GNUC_PATCHLEVEL__ >= 30400
  return v <= 1 ? 0 : (8 * sizeof(long) - __builtin_clzl(v - 1));
#else
  if (v == 0) return 0;
  int result;
#if defined(__x86_64) && !defined(__ILP32__)
  asm("movq %[v],%%rax;"
      "movq $0,%%rcx;"
      "movl $0,%[result];"
      "decq %%rax;"
      "bsr %%ax,%%cx;"
      "jz 1f;"
      "incq %%rcx;"
      "movl %%ecx,%[result];"
      "1:"
      : [result] "=rm"(result)
      : [v] "irm"(v)
      : "eax", "ecx");
#else
  asm("movl %[v],%%eax;"
      "movl $0,%%ecx;"
      "movl $0,%[result];"
      "decl %%eax;"
      "bsr %%ax,%%cx;"
      "jz 1f;"
      "incl %%ecx;"
      "movl %%ecx,%[result];"
      "1:"
      : [result] "=rm"(result)
      : [v] "irm"(v)
      : "eax", "ecx");
#endif
  return result;
#endif
}

#define GET_X2APIC_WIDTH(val_b_eax) (BIT_EXTRACT_LE((val_b_eax), 0, 5))
#define GET_V2_TOPO_WIDTH(val_1f_eax) (BIT_EXTRACT_LE((val_1f_eax), 0, 5))

static void print_apic_synth(code_stash_t* stash) {
  unsigned int smt_width = 0;
  unsigned int core_width = 0;
  unsigned int cu_width = 0;

  switch (stash->vendor) {
    case VENDOR_INTEL:
      /*
      ** Logic derived from information in:
      **    Detecting Multi-Core Processor Topology in an IA-32 Platform
      **    by Khang Nguyen and Shihjong Kuo
      ** and:
      **    Intel 64 Architecture Processor Topology Enumeration (Whitepaper)
      **    by Shih Kuo
      ** Extension to the 0x1f leaf was obvious.
      */
      if (stash->saw_1f) {
        unsigned int try;
        for (try = 0; try < LENGTH(stash->val_1f_ecx); try++) {
          unsigned int level = GET_V2_TOPO_LEVEL(stash->val_1f_ecx[try]);
          if (level == V2_TOPO_SMT) {
            smt_width = GET_V2_TOPO_WIDTH(stash->val_1f_eax[try]);
          } else if (level == V2_TOPO_CORE) {
            core_width = GET_V2_TOPO_WIDTH(stash->val_1f_eax[try]);
          }
        }
      } else if (stash->saw_b) {
        smt_width = GET_X2APIC_WIDTH(stash->val_b_eax[0]);
        core_width = GET_X2APIC_WIDTH(stash->val_b_eax[1]);
      } else if (stash->saw_4 && (stash->val_4_eax & 0x1f) != 0) {
        unsigned int core_count = GET_NC_INTEL(stash->val_4_eax) + 1;
        unsigned int smt_count =
            (GET_LogicalProcessorCount(stash->val_1_ebx) / core_count);
        smt_width = bits_needed(smt_count);
        core_width = bits_needed(core_count);
      } else {
        return;
      }
      break;
    case VENDOR_AMD:
      /*
      ** Logic deduced by analogy: As Intel's decode_mp_synth code is to AMD's
      ** decode_mp_synth code, so is Intel's APIC synth code to this.
      **
      ** For Families 10h-16h, the CU (CMT "compute unit") logic was a
      ** logical extension.
      **
      ** For Families 17h and later, terminology changed to reflect that
      ** the Family 10h-16h cores had been sharing resources significantly,
      ** similarly to (but less drastically than) SMT threads:
      **    Family 10h-16h => Family 17h
      **    ----------------------------
      **    CU             => core
      **    core           => thread
      ** And leaf 0x8000001e/ebx is used for smt_count, because 1/ebx is
      ** unreliable.
      */
      if (IS_HTT(stash->val_1_edx) &&
          GET_ApicIdCoreIdSize(stash->val_80000008_ecx) != 0) {
        unsigned int size = GET_ApicIdCoreIdSize(stash->val_80000008_ecx);
        unsigned int mask = (1 << size) - 1;
        unsigned int core_count =
            ((GET_NC_AMD(stash->val_80000008_ecx) & mask) + 1);
        unsigned int smt_count =
            (GET_LogicalProcessorCount(stash->val_1_ebx) / core_count);
        unsigned int cu_count = 1;
        if (GET_CoresPerComputeUnit_AMD(stash->val_8000001e_ebx) != 0) {
          if (Synth_Family(stash->val_80000001_eax) > 0x16) {
            unsigned int threads_per_core =
                GET_CoresPerComputeUnit_AMD(stash->val_8000001e_ebx) + 1;
            smt_count = threads_per_core;
            core_count /= threads_per_core;
          } else {
            unsigned int cores_per_cu =
                GET_CoresPerComputeUnit_AMD(stash->val_8000001e_ebx) + 1;
            cu_count = (core_count / cores_per_cu);
            core_count = cores_per_cu;
          }
        }
        smt_width = bits_needed(smt_count);
        core_width = bits_needed(core_count);
        cu_width = bits_needed(cu_count);
      } else {
        return;
      }
      break;
    default:
      return;
  }

  // Possibly this should be expanded with Intel leaf 1f's module, tile, and
  // die levels.  They could be made into hidden architectural levels unless
  // actually present, much like the CU level.

  printf("   (APIC widths synth):");
  if (cu_width != 0) {
    printf(" CU_width=%u", cu_width);
  }
  printf(" CORE_width=%u", core_width);
  printf(" SMT_width=%u", smt_width);
  printf("\n");

  unsigned int smt_off = 24;
  unsigned int smt_tail = smt_off + smt_width;
  unsigned int core_off = smt_tail;
  unsigned int core_tail = core_off + core_width;
  unsigned int cu_off = core_tail;
  unsigned int cu_tail = cu_off + cu_width;
  unsigned int pkg_off = cu_tail;
  unsigned int pkg_tail = 32;

  printf("   (APIC synth):");
  printf(" PKG_ID=%d", (pkg_off < pkg_tail ? BIT_EXTRACT_LE(stash->val_1_ebx,
                                                            pkg_off, pkg_tail)
                                           : 0));
  if (cu_width != 0) {
    printf(" CU_ID=%d", BIT_EXTRACT_LE(stash->val_1_ebx, cu_off, cu_tail));
  }
  printf(" CORE_ID=%d", BIT_EXTRACT_LE(stash->val_1_ebx, core_off, core_tail));
  printf(" SMT_ID=%d", BIT_EXTRACT_LE(stash->val_1_ebx, smt_off, smt_tail));
  printf("\n");
}

static void print_instr_synth_amd(code_stash_t* stash) {
  boolean cmpxchg8b = (BIT_EXTRACT_LE(stash->val_80000001_edx, 8, 9) ||
                       BIT_EXTRACT_LE(stash->val_1_edx, 8, 9));
  boolean cond = (BIT_EXTRACT_LE(stash->val_80000001_edx, 15, 16) ||
                  BIT_EXTRACT_LE(stash->val_1_edx, 15, 16));
  boolean prefetch = (BIT_EXTRACT_LE(stash->val_80000001_ecx, 8, 9) ||
                      BIT_EXTRACT_LE(stash->val_80000001_edx, 29, 30) ||
                      BIT_EXTRACT_LE(stash->val_80000001_edx, 31, 32));

  printf("   (instruction supported synth):\n");
  printf("      CMPXCHG8B                = %s\n", bools[cmpxchg8b]);
  printf("      conditional move/compare = %s\n", bools[cond]);
  printf("      PREFETCH/PREFETCHW       = %s\n", bools[prefetch]);
}

static void print_instr_synth(code_stash_t* stash) {
  switch (stash->vendor) {
    case VENDOR_AMD:
    case VENDOR_HYGON:
      print_instr_synth_amd(stash);
      break;
    default:
      break;
  }
}

static void do_final(boolean raw, boolean debug, code_stash_t* stash) {
  if (!raw) {
    print_instr_synth(stash);
    decode_mp_synth(stash);
    print_mp_synth(&stash->mp);
    print_apic_synth(stash);
    decode_override_brand(stash);
    print_override_brand(stash);
    decode_brand_id_stash(stash);
    decode_brand_stash(stash);
    if (debug) {
      debug_queries(stash);
    }
    print_uarch(stash);
    print_synth(stash);
  }
}

static void print_1_eax(unsigned int value, vendor_t vendor) {
  static ccstring processor[1 << 2] = {"primary processor (0)",
                                       "Intel OverDrive (1)",
                                       "secondary processor (2)"};
  static named_item names[] = {
      {"processor type", 12, 13, processor},
      {"family", 8, 11, NIL_IMAGES},
      {"model", 4, 7, NIL_IMAGES},
      {"stepping id", 0, 3, NIL_IMAGES},
      {"extended family", 20, 27, NIL_IMAGES},
      {"extended model", 16, 19, NIL_IMAGES},
  };

  printf("   version information (1/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 15);

  unsigned int synth_family = Synth_Family(value);
  unsigned int synth_model = Synth_Model(value);
  printf("      (family synth)  = 0x%x (%u)\n", synth_family, synth_family);
  printf("      (model synth)   = 0x%x (%u)\n", synth_model, synth_model);

  print_synth_simple(value, vendor);
}

#define B(b, ...) else if (MaskB(val_ebx) == ShftB(b)) ACT(__VA_ARGS__)
#define FMB(xf, f, xm, m, b, ...)                     \
  else if (MaskFM(val_eax) == ShftFM(xf, f, xm, m) && \
           MaskB(val_ebx) == ShftB(b)) ACT(__VA_ARGS__)
#define FMSB(xf, f, xm, m, s, b, ...)                      \
  else if (MaskFMS(val_eax) == ShftFMS(xf, f, xm, m, s) && \
           MaskB(val_ebx) == ShftB(b)) ACT(__VA_ARGS__)

#define ACT(str) (printf(str))

static void print_brand(unsigned int val_eax, unsigned int val_ebx) {
  printf("   brand id = 0x%02x (%u): ", MaskB(val_ebx), MaskB(val_ebx));
  START;
  B(1, "Intel Celeron, .18um");
  B(2, "Intel Pentium III, .18um");
  FMSB(0, 6, 0, 11, 1, 3, "Intel Celeron, .13um");
  B(3, "Intel Pentium III Xeon, .18um");
  B(4, "Intel Pentium III, .13um");
  B(6, "Mobile Intel Pentium III, .13um");
  B(7, "Mobile Intel Celeron, .13um");
  FMB(0, 15, 0, 0, 8, "Intel Pentium 4, .18um");
  FMSB(0, 15, 0, 1, 0, 8, "Intel Pentium 4, .18um");
  FMSB(0, 15, 0, 1, 1, 8, "Intel Pentium 4, .18um");
  FMSB(0, 15, 0, 1, 2, 8, "Intel Pentium 4, .18um");
  B(8, "Mobile Intel Celeron 4, .13um");
  B(9, "Intel Pentium 4, .13um");
  B(10, "Intel Celeron 4, .18um");
  FMB(0, 15, 0, 0, 11, "Intel Xeon MP, .18um");
  FMSB(0, 15, 0, 1, 0, 11, "Intel Xeon MP, .18um");
  FMSB(0, 15, 0, 1, 1, 11, "Intel Xeon MP, .18um");
  FMSB(0, 15, 0, 1, 2, 11, "Intel Xeon MP, .18um");
  B(11, "Intel Xeon, .13um");
  B(12, "Intel Xeon MP, .13um");
  FMB(0, 15, 0, 0, 14, "Intel Xeon, .18um");
  FMSB(0, 15, 0, 1, 0, 14, "Intel Xeon, .18um");
  FMSB(0, 15, 0, 1, 1, 14, "Intel Xeon, .18um");
  FMSB(0, 15, 0, 1, 2, 14, "Intel Xeon, .18um");
  FMB(0, 15, 0, 2, 14, "Mobile Intel Pentium 4 Processor-M");
  B(14, "Mobile Intel Xeon, .13um");
  FMB(0, 15, 0, 2, 15, "Mobile Intel Pentium 4 Processor-M");
  B(15, "Mobile Intel Celeron 4");
  B(17, "Mobile Genuine Intel");
  B(18, "Intel Celeron M");
  B(19, "Mobile Intel Celeron");
  B(20, "Intel Celeron");
  B(21, "Mobile Genuine Intel");
  B(22, "Intel Pentium M, .13um");
  B(23, "Mobile Intel Celeron");
  DEFAULT("unknown");
  printf("\n");
}

#undef ACT

static void print_1_ebx(unsigned int value) {
  static named_item names[] = {
      {"process local APIC physical ID", 24, 31, NIL_IMAGES},
      {"maximum IDs for CPUs in pkg", 16, 23, NIL_IMAGES},
      {"CLFLUSH line size", 8, 15, NIL_IMAGES},
      {"brand index", 0, 7, NIL_IMAGES},
  };

  printf("   miscellaneous (1/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_1_ecx(unsigned int value) {
  static named_item names[] = {
      {"PNI/SSE3: Prescott New Instructions", 0, 0, bools},
      {"PCLMULDQ instruction", 1, 1, bools},
      {"DTES64: 64-bit debug store", 2, 2, bools},
      {"MONITOR/MWAIT", 3, 3, bools},
      {"CPL-qualified debug store", 4, 4, bools},
      {"VMX: virtual machine extensions", 5, 5, bools},
      {"SMX: safer mode extensions", 6, 6, bools},
      {"Enhanced Intel SpeedStep Technology", 7, 7, bools},
      {"TM2: thermal monitor 2", 8, 8, bools},
      {"SSSE3 extensions", 9, 9, bools},
      {"context ID: adaptive or shared L1 data", 10, 10, bools},
      {"SDBG: IA32_DEBUG_INTERFACE", 11, 11, bools},
      {"FMA instruction", 12, 12, bools},
      {"CMPXCHG16B instruction", 13, 13, bools},
      {"xTPR disable", 14, 14, bools},
      {"PDCM: perfmon and debug", 15, 15, bools},
      {"PCID: process context identifiers", 17, 17, bools},
      {"DCA: direct cache access", 18, 18, bools},
      {"SSE4.1 extensions", 19, 19, bools},
      {"SSE4.2 extensions", 20, 20, bools},
      {"x2APIC: extended xAPIC support", 21, 21, bools},
      {"MOVBE instruction", 22, 22, bools},
      {"POPCNT instruction", 23, 23, bools},
      {"time stamp counter deadline", 24, 24, bools},
      {"AES instruction", 25, 25, bools},
      {"XSAVE/XSTOR states", 26, 26, bools},
      {"OS-enabled XSAVE/XSTOR", 27, 27, bools},
      {"AVX: advanced vector extensions", 28, 28, bools},
      {"F16C half-precision convert instruction", 29, 29, bools},
      {"RDRAND instruction", 30, 30, bools},
      {"hypervisor guest status", 31, 31, bools},
  };

  printf("   feature information (1/ecx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_1_edx(unsigned int value) {
  static named_item names[] = {
      {"x87 FPU on chip", 0, 0, bools},
      {"VME: virtual-8086 mode enhancement", 1, 1, bools},
      {"DE: debugging extensions", 2, 2, bools},
      {"PSE: page size extensions", 3, 3, bools},
      {"TSC: time stamp counter", 4, 4, bools},
      {"RDMSR and WRMSR support", 5, 5, bools},
      {"PAE: physical address extensions", 6, 6, bools},
      {"MCE: machine check exception", 7, 7, bools},
      {"CMPXCHG8B inst.", 8, 8, bools},
      {"APIC on chip", 9, 9, bools},
      {"SYSENTER and SYSEXIT", 11, 11, bools},
      {"MTRR: memory type range registers", 12, 12, bools},
      {"PTE global bit", 13, 13, bools},
      {"MCA: machine check architecture", 14, 14, bools},
      {"CMOV: conditional move/compare instr", 15, 15, bools},
      {"PAT: page attribute table", 16, 16, bools},
      {"PSE-36: page size extension", 17, 17, bools},
      {"PSN: processor serial number", 18, 18, bools},
      {"CLFLUSH instruction", 19, 19, bools},
      {"DS: debug store", 21, 21, bools},
      {"ACPI: thermal monitor and clock ctrl", 22, 22, bools},
      {"MMX Technology", 23, 23, bools},
      {"FXSAVE/FXRSTOR", 24, 24, bools},
      {"SSE extensions", 25, 25, bools},
      {"SSE2 extensions", 26, 26, bools},
      {"SS: self snoop", 27, 27, bools},
      {"hyper-threading / multi-core supported", 28, 28, bools},
      {"TM: therm. monitor", 29, 29, bools},
      {"IA64", 30, 30, bools},
      {"PBE: pending break event", 31, 31, bools},
  };

  printf("   feature information (1/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_2_byte(unsigned char value, vendor_t vendor,
                         unsigned int val_1_eax) {
  if (value == 0x00) return;

  printf("      0x%02x: ", value);
#define CONT "\n            "

  if (vendor == VENDOR_CYRIX || vendor == VENDOR_VIA) {
    switch (value) {
      case 0x70:
        printf("TLB: 4K pages, 4-way, 32 entries\n");
        return;
      case 0x74:
        printf("Cyrix-specific: ?\n");
        return;
      case 0x77:
        printf("Cyrix-specific: ?\n");
        return;
      case 0x80:
        printf("L1 cache: 16K, 4-way, 16 byte lines\n");
        return;
      case 0x82:
        printf("Cyrix-specific: ?\n");
        return;
      case 0x84:
        printf("L2 cache: 1M, 8-way, 32 byte lines\n");
        return;
    }
  }

  switch (value) {
    case 0x01:
      printf("instruction TLB: 4K pages, 4-way, 32 entries");
      break;
    case 0x02:
      printf("instruction TLB: 4M pages, 4-way, 2 entries");
      break;
    case 0x03:
      printf("data TLB: 4K pages, 4-way, 64 entries");
      break;
    case 0x04:
      printf("data TLB: 4M pages, 4-way, 8 entries");
      break;
    case 0x05:
      printf("data TLB: 4M pages, 4-way, 32 entries");
      break;
    case 0x06:
      printf("L1 instruction cache: 8K, 4-way, 32 byte lines");
      break;
    case 0x08:
      printf("L1 instruction cache: 16K, 4-way, 32 byte lines");
      break;
    case 0x09:
      printf("L1 instruction cache: 32K, 4-way, 64-byte lines");
      break;
    case 0x0a:
      printf("L1 data cache: 8K, 2-way, 32 byte lines");
      break;
    case 0x0b:
      printf("instruction TLB: 4M pages, 4-way, 4 entries");
      break;
    case 0x0c:
      printf("L1 data cache: 16K, 4-way, 32 byte lines");
      break;
    case 0x0d:
      printf("L1 data cache: 16K, 4-way, 64-byte lines");
      break;
    case 0x0e:
      printf("L1 data cache: 24K, 6-way, 64 byte lines");
      break;
    case 0x10:
      printf("L1 data cache: 16K, 4-way, 32 byte lines");
      break;
    case 0x15:
      printf("L1 instruction cache: 16K, 4-way, 32 byte lines");
      break;
    case 0x1d:
      printf("L2 cache: 128K, 2-way, 64 byte lines");
      break;
    case 0x1a:
      printf("L2 cache: 96K, 6-way, 64 byte lines");
      break;
    case 0x21:
      printf("L2 cache: 256K MLC, 8-way, 64 byte lines");
      break;
    case 0x22:
      printf("L3 cache: 512K, 4-way, 64 byte lines");
      break;
    case 0x23:
      printf("L3 cache: 1M, 8-way, 64 byte lines");
      break;
    case 0x24:
      printf("L2 cache: 1M, 16-way, 64 byte lines");
      break;
    case 0x25:
      printf("L3 cache: 2M, 8-way, 64 byte lines");
      break;
    case 0x29:
      printf("L3 cache: 4M, 8-way, 64 byte lines");
      break;
    case 0x2c:
      printf("L1 data cache: 32K, 8-way, 64 byte lines");
      break;
    case 0x30:
      printf("L1 cache: 32K, 8-way, 64 byte lines");
      break;
    case 0x39:
      printf("L2 cache: 128K, 4-way, sectored, 64 byte lines");
      break;
    case 0x3a:
      printf("L2 cache: 192K, 6-way, sectored, 64 byte lines");
      break;
    case 0x3b:
      printf("L2 cache: 128K, 2-way, sectored, 64 byte lines");
      break;
    case 0x3c:
      printf("L2 cache: 256K, 4-way, sectored, 64 byte lines");
      break;
    case 0x3d:
      printf("L2 cache: 384K, 6-way, sectored, 64 byte lines");
      break;
    case 0x3e:
      printf("L2 cache: 512K, 4-way, sectored, 64 byte lines");
      break;
    case 0x40:
      if (MaskF(val_1_eax) <= ShftXF(0) + ShftF(6)) {
        printf("No L2 cache");
      } else {
        printf("No L3 cache");
      }
      break;
    case 0x41:
      printf("L2 cache: 128K, 4-way, 32 byte lines");
      break;
    case 0x42:
      printf("L2 cache: 256K, 4-way, 32 byte lines");
      break;
    case 0x43:
      printf("L2 cache: 512K, 4-way, 32 byte lines");
      break;
    case 0x44:
      printf("L2 cache: 1M, 4-way, 32 byte lines");
      break;
    case 0x45:
      printf("L2 cache: 2M, 4-way, 32 byte lines");
      break;
    case 0x46:
      printf("L3 cache: 4M, 4-way, 64 byte lines");
      break;
    case 0x47:
      printf("L3 cache: 8M, 8-way, 64 byte lines");
      break;
    case 0x48:
      printf("L2 cache: 3M, 12-way, 64 byte lines");
      break;
    case 0x49:
      if (MaskFM(val_1_eax) == ShftFM(0, 15, 0, 6)) {
        printf("L3 cache: 4M, 16-way, 64 byte lines");
      } else {
        printf("L2 cache: 4M, 16-way, 64 byte lines");
      }
      break;
    case 0x4a:
      printf("L3 cache: 6M, 12-way, 64 byte lines");
      break;
    case 0x4b:
      printf("L3 cache: 8M, 16-way, 64 byte lines");
      break;
    case 0x4c:
      printf("L3 cache: 12M, 12-way, 64 byte lines");
      break;
    case 0x4d:
      printf("L3 cache: 16M, 16-way, 64 byte lines");
      break;
    case 0x4e:
      printf("L2 cache: 6M, 24-way, 64 byte lines");
      break;
    case 0x4f:
      printf("instruction TLB: 4K pages, 32 entries");
      break;
    case 0x50:
      printf("instruction TLB: 4K & 2M/4M pages, 64 entries");
      break;
    case 0x51:
      printf("instruction TLB: 4K & 2M/4M pages, 128 entries");
      break;
    case 0x52:
      printf("instruction TLB: 4K & 2M/4M pages, 256 entries");
      break;
    case 0x55:
      printf("instruction TLB: 2M/4M pages, fully, 7 entries");
      break;
    case 0x56:
      printf("L1 data TLB: 4M pages, 4-way, 16 entries");
      break;
    case 0x57:
      printf("L1 data TLB: 4K pages, 4-way, 16 entries");
      break;
    case 0x59:
      printf("data TLB: 4K pages, 16 entries");
      break;
    case 0x5a:
      printf("data TLB: 2M/4M pages, 4-way, 32 entries");
      break;
    case 0x5b:
      printf("data TLB: 4K & 4M pages, 64 entries");
      break;
    case 0x5c:
      printf("data TLB: 4K & 4M pages, 128 entries");
      break;
    case 0x5d:
      printf("data TLB: 4K & 4M pages, 256 entries");
      break;
    case 0x60:
      printf("L1 data cache: 16K, 8-way, 64 byte lines");
      break;
    case 0x61:
      printf("instruction TLB: 4K pages, 48 entries");
      break;
    case 0x63:
      printf("data TLB: 2M/4M pages, 4-way, 32 entries");
      printf(CONT "data TLB: 1G pages, 4-way, 4 entries");
      break;
    case 0x64:
      printf("data TLB: 4K pages, 4-way, 512 entries");
      break;
    case 0x66:
      printf("L1 data cache: 8K, 4-way, 64 byte lines");
      break;
    case 0x67:
      printf("L1 data cache: 16K, 4-way, 64 byte lines");
      break;
    case 0x68:
      printf("L1 data cache: 32K, 4-way, 64 byte lines");
      break;
    case 0x6a:
      printf("micro-data TLB: 4K pages, 8-way, 64 entries");
      break;
    case 0x6b:
      printf("data TLB: 4K pages, 8-way, 256 entries");
      break;
    case 0x6c:
      printf("data TLB: 2M/4M pages, 8-way, 128 entries");
      break;
    case 0x6d:
      printf("data TLB: 1G pages, fully, 16 entries");
      break;
    case 0x70:
      printf("Trace cache: 12K-uop, 8-way");
      break;
    case 0x71:
      printf("Trace cache: 16K-uop, 8-way");
      break;
    case 0x72:
      printf("Trace cache: 32K-uop, 8-way");
      break;
    case 0x73:
      printf("Trace cache: 64K-uop, 8-way");
      break;
    case 0x76:
      printf("instruction TLB: 2M/4M pages, fully, 8 entries");
      break;
    case 0x77:
      printf(
          "L1 instruction cache: 16K, 4-way, sectored,"
          " 64 byte lines");
      break;
    case 0x78:
      printf("L2 cache: 1M, 4-way, 64 byte lines");
      break;
    case 0x79:
      printf("L2 cache: 128K, 8-way, sectored, 64 byte lines");
      break;
    case 0x7a:
      printf("L2 cache: 256K, 8-way, sectored, 64 byte lines");
      break;
    case 0x7b:
      printf("L2 cache: 512K, 8-way, sectored, 64 byte lines");
      break;
    case 0x7c:
      printf("L2 cache: 1M, 8-way, sectored, 64 byte lines");
      break;
    case 0x7d:
      printf("L2 cache: 2M, 8-way, 64 byte lines");
      break;
    case 0x7e:
      printf("L2 cache: 256K, 8-way, sectored, 128 byte lines");
      break;
    case 0x7f:
      printf("L2 cache: 512K, 2-way, 64 byte lines");
      break;
    case 0x80:
      printf("L2 cache: 512K, 8-way, 64 byte lines");
      break;
    case 0x81:
      printf("L2 cache: 128K, 8-way, 32 byte lines");
      break;
    case 0x82:
      printf("L2 cache: 256K, 8-way, 32 byte lines");
      break;
    case 0x83:
      printf("L2 cache: 512K, 8-way, 32 byte lines");
      break;
    case 0x84:
      printf("L2 cache: 1M, 8-way, 32 byte lines");
      break;
    case 0x85:
      printf("L2 cache: 2M, 8-way, 32 byte lines");
      break;
    case 0x86:
      printf("L2 cache: 512K, 4-way, 64 byte lines");
      break;
    case 0x87:
      printf("L2 cache: 1M, 8-way, 64 byte lines");
      break;
    case 0x88:
      printf("L3 cache: 2M, 4-way, 64 byte lines");
      break;
    case 0x89:
      printf("L3 cache: 4M, 4-way, 64 byte lines");
      break;
    case 0x8a:
      printf("L3 cache: 8M, 4-way, 64 byte lines");
      break;
    case 0x8d:
      printf("L3 cache: 3M, 12-way, 128 byte lines");
      break;
    case 0x90:
      printf("instruction TLB: 4K-256M, fully, 64 entries");
      break;
    case 0x96:
      printf("instruction TLB: 4K-256M, fully, 32 entries");
      break;
    case 0x9b:
      printf("instruction TLB: 4K-256M, fully, 96 entries");
      break;
    case 0xa0:
      printf("data TLB: 4K pages, fully, 32 entries");
      break;
    case 0xb0:
      printf("instruction TLB: 4K, 4-way, 128 entries");
      break;
    case 0xb1:
      printf("instruction TLB: 2M/4M, 4-way, 4/8 entries");
      break;
    case 0xb2:
      printf("instruction TLB: 4K, 4-way, 64 entries");
      break;
    case 0xb3:
      printf("data TLB: 4K pages, 4-way, 128 entries");
      break;
    case 0xb4:
      printf("data TLB: 4K pages, 4-way, 256 entries");
      break;
    case 0xb5:
      printf("instruction TLB: 4K, 8-way, 64 entries");
      break;
    case 0xb6:
      printf("instruction TLB: 4K, 8-way, 128 entries");
      break;
    case 0xba:
      printf("data TLB: 4K pages, 4-way, 64 entries");
      break;
    case 0xc0:
      printf("data TLB: 4K & 4M pages, 4-way, 8 entries");
      break;
    case 0xc1:
      printf("L2 TLB: 4K/2M pages, 8-way, 1024 entries");
      break;
    case 0xc2:
      printf("data TLB: 4K & 2M pages, 4-way, 16 entries");
      break;
    case 0xc3:
      printf("L2 TLB: 4K/2M pages, 6-way, 1536 entries");
      break;
    case 0xc4:
      printf("data TLB: 2M/4M pages, 4-way, 32 entries");
      break;
    case 0xca:
      printf("L2 TLB: 4K pages, 4-way, 512 entries");
      break;
    case 0xd0:
      printf("L3 cache: 512K, 4-way, 64 byte lines");
      break;
    case 0xd1:
      printf("L3 cache: 1M, 4-way, 64 byte lines");
      break;
    case 0xd2:
      printf("L3 cache: 2M, 4-way, 64 byte lines");
      break;
    case 0xd6:
      printf("L3 cache: 1M, 8-way, 64 byte lines");
      break;
    case 0xd7:
      printf("L3 cache: 2M, 8-way, 64 byte lines");
      break;
    case 0xd8:
      printf("L3 cache: 4M, 8-way, 64 byte lines");
      break;
    case 0xdc:
      printf("L3 cache: 1.5M, 12-way, 64 byte lines");
      break;
    case 0xdd:
      printf("L3 cache: 3M, 12-way, 64 byte lines");
      break;
    case 0xde:
      printf("L3 cache: 6M, 12-way, 64 byte lines");
      break;
    case 0xe2:
      printf("L3 cache: 2M, 16-way, 64 byte lines");
      break;
    case 0xe3:
      printf("L3 cache: 4M, 16-way, 64 byte lines");
      break;
    case 0xe4:
      printf("L3 cache: 8M, 16-way, 64 byte lines");
      break;
    case 0xea:
      printf("L3 cache: 12M, 24-way, 64 byte lines");
      break;
    case 0xeb:
      printf("L3 cache: 18M, 24-way, 64 byte lines");
      break;
    case 0xec:
      printf("L3 cache: 24M, 24-way, 64 byte lines");
      break;
    case 0xf0:
      printf("64 byte prefetching");
      break;
    case 0xf1:
      printf("128 byte prefetching");
      break;
    case 0xfe:
      printf("TLB data is in CPUID leaf 0x18");
      break;
    case 0xff:
      printf("cache data is in CPUID leaf 4");
      break;
    default:
      printf("unknown");
      break;
  }

  /*
  ** WARNING: If you add values here, you probably need to update the code in
  **          stash_intel_cache, too.
  */

  printf("\n");
#undef CONT
}

static void print_4_eax(unsigned int value) {
  static ccstring cache_type[1 << 5] = {"no more caches (0)", "data cache (1)",
                                        "instruction cache (2)",
                                        "unified cache (3)"};
  static named_item names[] = {
      {"cache type", 0, 4, cache_type},
      {"cache level", 5, 7, NIL_IMAGES},
      {"self-initializing cache level", 8, 8, bools},
      {"fully associative cache", 9, 9, bools},
      {"maximum IDs for CPUs sharing cache", 14, 25, NIL_IMAGES},
      {"maximum IDs for cores in pkg", 26, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 34);
}

static void print_4_ebx(unsigned int value) {
  static named_item names[] = {
      {"system coherency line size", 0, 11, MINUS1_IMAGES},
      {"physical line partitions", 12, 21, MINUS1_IMAGES},
      {"ways of associativity", 22, 31, MINUS1_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 34);
}

static void print_4_ecx(unsigned int value) {
  static named_item names[] = {
      {"number of sets", 0, 31, MINUS1_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 34);
}

static void print_4_edx(unsigned int value) {
  static named_item names[] = {
      {"WBINVD/INVD acts on lower caches", 0, 0, bools},
      {"inclusive to lower caches", 1, 1, bools},
      {"complex cache indexing", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 34);
}

static void print_4_synth(const unsigned int words[]) {
  unsigned int ways_assoc = BIT_EXTRACT_LE(words[WORD_EBX], 22, 32) + 1;
  unsigned int parts = BIT_EXTRACT_LE(words[WORD_EBX], 12, 22) + 1;
  unsigned int line_size = BIT_EXTRACT_LE(words[WORD_EBX], 0, 12) + 1;
  unsigned int sets = words[WORD_ECX] + 1;
  unsigned int size = (ways_assoc * parts * line_size * sets);

  printf("      (size synth)                       = %u", size);
  if (size > 1048576) {
    if ((size % 1048576) == 0) {
      printf(" (%u MB)", size / 1048576);
    } else {
      printf(" (%3.1f MB)", ((float)size) / 1048576.0);
    }
  } else if (size > 1024) {
    if ((size % 1024) == 0) {
      printf(" (%u KB)", size / 1024);
    } else {
      printf(" (%3.1f KB)", ((float)size) / 1024.0);
    }
  }
  printf("\n");
}

static void print_5_eax(unsigned int value) {
  static named_item names[] = {
      {"smallest monitor-line size (bytes)", 0, 15, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_5_ebx(unsigned int value) {
  static named_item names[] = {
      {"largest monitor-line size (bytes)", 0, 15, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_5_ecx(unsigned int value) {
  static named_item names[] = {
      {"enum of Monitor-MWAIT exts supported", 0, 0, bools},
      {"supports intrs as break-event for MWAIT", 1, 1, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_5_edx(unsigned int value) {
  static named_item names[] = {
      {"number of C0 sub C-states using MWAIT", 0, 3, NIL_IMAGES},
      {"number of C1 sub C-states using MWAIT", 4, 7, NIL_IMAGES},
      {"number of C2 sub C-states using MWAIT", 8, 11, NIL_IMAGES},
      {"number of C3 sub C-states using MWAIT", 12, 15, NIL_IMAGES},
      {"number of C4 sub C-states using MWAIT", 16, 19, NIL_IMAGES},
      {"number of C5 sub C-states using MWAIT", 20, 23, NIL_IMAGES},
      {"number of C6 sub C-states using MWAIT", 24, 27, NIL_IMAGES},
      {"number of C7 sub C-states using MWAIT", 28, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_6_eax(unsigned int value) {
  static named_item names[] = {
      {"digital thermometer", 0, 0, bools},
      {"Intel Turbo Boost Technology", 1, 1, bools},
      {"ARAT always running APIC timer", 2, 2, bools},
      {"PLN power limit notification", 4, 4, bools},
      {"ECMD extended clock modulation duty", 5, 5, bools},
      {"PTM package thermal management", 6, 6, bools},
      {"HWP base registers", 7, 7, bools},
      {"HWP notification", 8, 8, bools},
      {"HWP activity window", 9, 9, bools},
      {"HWP energy performance preference", 10, 10, bools},
      {"HWP package level request", 11, 11, bools},
      {"HDC base registers", 13, 13, bools},
      {"Intel Turbo Boost Max Technology 3.0", 14, 14, bools},
      {"HWP capabilities", 15, 15, bools},
      {"HWP PECI override", 16, 16, bools},
      {"flexible HWP", 17, 17, bools},
      {"IA32_HWP_REQUEST MSR fast access mode", 18, 18, bools},
      {"HW_FEEDBACK MSRs supported", 19, 19, bools},
      {"ignoring idle logical processor HWP req", 20, 20, bools},
      {"enhanced hardware feedback interface", 23, 23, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 39);
}

static void print_6_ebx(unsigned int value) {
  static named_item names[] = {
      {"digital thermometer thresholds", 0, 3, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 39);
}

static void print_6_ecx(unsigned int value) {
  static named_item names[] = {
      {"hardware coordination feedback", 0, 0, bools},
      {"ACNT2 available", 1, 1, bools},
      {"performance-energy bias capability", 3, 3, bools},
      {"number of enh hardware feedback classes", 8, 11, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 39);
}

static void print_6_edx(unsigned int value) {
  static named_item names[] = {
      {"performance capability reporting", 0, 0, bools},
      {"energy efficiency capability reporting", 1, 1, bools},
      {"size of feedback struct (4KB pages)", 8, 11, MINUS1_IMAGES},
      {"index of CPU's row in feedback struct", 16, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 39);
}

static void print_7_0_ebx(unsigned int value) {
  static named_item names[] = {
      {"FSGSBASE instructions", 0, 0, bools},
      {"IA32_TSC_ADJUST MSR supported", 1, 1, bools},
      {"SGX: Software Guard Extensions supported", 2, 2, bools},
      {"BMI1 instructions", 3, 3, bools},
      {"HLE hardware lock elision", 4, 4, bools},
      {"AVX2: advanced vector extensions 2", 5, 5, bools},
      {"FDP_EXCPTN_ONLY", 6, 6, bools},
      {"SMEP supervisor mode exec protection", 7, 7, bools},
      {"BMI2 instructions", 8, 8, bools},
      {"enhanced REP MOVSB/STOSB", 9, 9, bools},
      {"INVPCID instruction", 10, 10, bools},
      {"RTM: restricted transactional memory", 11, 11, bools},
      {"RDT-CMT/PQoS cache monitoring", 12, 12, bools},
      {"deprecated FPU CS/DS", 13, 13, bools},
      {"MPX: intel memory protection extensions", 14, 14, bools},
      {"RDT-CAT/PQE cache allocation", 15, 15, bools},
      {"AVX512F: AVX-512 foundation instructions", 16, 16, bools},
      {"AVX512DQ: double & quadword instructions", 17, 17, bools},
      {"RDSEED instruction", 18, 18, bools},
      {"ADX instructions", 19, 19, bools},
      {"SMAP: supervisor mode access prevention", 20, 20, bools},
      {"AVX512IFMA: fused multiply add", 21, 21, bools},
      {"PCOMMIT instruction", 22, 22, bools},
      {"CLFLUSHOPT instruction", 23, 23, bools},
      {"CLWB instruction", 24, 24, bools},
      {"Intel processor trace", 25, 25, bools},
      {"AVX512PF: prefetch instructions", 26, 26, bools},
      {"AVX512ER: exponent & reciprocal instrs", 27, 27, bools},
      {"AVX512CD: conflict detection instrs", 28, 28, bools},
      {"SHA instructions", 29, 29, bools},
      {"AVX512BW: byte & word instructions", 30, 30, bools},
      {"AVX512VL: vector length", 31, 31, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_7_0_ecx(unsigned int value) {
  static named_item names[] = {
      {"PREFETCHWT1", 0, 0, bools},
      {"AVX512VBMI: vector byte manipulation", 1, 1, bools},
      {"UMIP: user-mode instruction prevention", 2, 2, bools},
      {"PKU protection keys for user-mode", 3, 3, bools},
      {"OSPKE CR4.PKE and RDPKRU/WRPKRU", 4, 4, bools},
      {"WAITPKG instructions", 5, 5, bools},
      {"AVX512_VBMI2: byte VPCOMPRESS, VPEXPAND", 6, 6, bools},
      {"CET_SS: CET shadow stack", 7, 7, bools},
      {"GFNI: Galois Field New Instructions", 8, 8, bools},
      {"VAES instructions", 9, 9, bools},
      {"VPCLMULQDQ instruction", 10, 10, bools},
      {"AVX512_VNNI: neural network instructions", 11, 11, bools},
      {"AVX512_BITALG: bit count/shiffle", 12, 12, bools},
      {"TME: Total Memory Encryption", 13, 13, bools},
      {"AVX512: VPOPCNTDQ instruction", 14, 14, bools},
      {"LA57: 57-bit addrs & 5-level paging", 16, 16, bools},
      {"BNDLDX/BNDSTX MAWAU value in 64-bit mode", 17, 21, NIL_IMAGES},
      {"RDPID: read processor D supported", 22, 22, bools},
      {"KL: key locker", 23, 23, bools},
      {"bus lock detection", 24, 24, bools},  // LX*, Qemu*
      {"CLDEMOTE supports cache line demote", 25, 25, bools},
      {"MOVDIRI instruction", 27, 27, bools},
      {"MOVDIR64B instruction", 28, 28, bools},
      {"ENQCMD instruction", 29, 29, bools},
      {"SGX_LC: SGX launch config supported", 30, 30, bools},
      {"PKS: supervisor protection keys", 31, 31, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_7_0_edx(unsigned int value) {
  static named_item names[] = {
      {"AVX512_4VNNIW: neural network instrs", 2, 2, bools},
      {"AVX512_4FMAPS: multiply acc single prec", 3, 3, bools},
      {"fast short REP MOV", 4, 4, bools},
      {"UINTR: user interrupts", 5, 5, bools},
      {"AVX512_VP2INTERSECT: intersect mask regs", 8, 8, bools},
      {"SRBDS mitigation MSR available", 9, 9, bools},  // LX*
      {"VERW MD_CLEAR microcode support", 10, 10, bools},
      {"RTM transaction always aborts", 11, 11, bools},  // LX*
      {"TSX_FORCE_ABORT", 13, 13, bools},                // LX*
      {"SERIALIZE instruction", 14, 14, bools},
      {"hybrid part", 15, 15, bools},
      {"TSXLDTRK: TSX suspend load addr tracking", 16, 16, bools},
      {"PCONFIG instruction", 18, 18, bools},
      {"LBR: architectural last branch records", 19, 19, bools},
      {"CET_IBT: CET indirect branch tracking", 20, 20, bools},
      {"AMX-BF16: tile bfloat16 support", 22, 22, bools},
      {"AVX512_FP16: fp16 support", 23, 23, bools},
      {"AMX-TILE: tile architecture support", 24, 24, bools},
      {"AMX-INT8: tile 8-bit integer support", 25, 25, bools},
      {"IBRS/IBPB: indirect branch restrictions", 26, 26, bools},
      {"STIBP: 1 thr indirect branch predictor", 27, 27, bools},
      {"L1D_FLUSH: IA32_FLUSH_CMD MSR", 28, 28, bools},
      {"IA32_ARCH_CAPABILITIES MSR", 29, 29, bools},
      {"IA32_CORE_CAPABILITIES MSR", 30, 30, bools},
      {"SSBD: speculative store bypass disable", 31, 31, bools},
  };
  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_7_1_eax(unsigned int value) {
  static named_item names[] = {
      {"AVX-VNNI: AVX VNNI neural network instrs", 4, 4, bools},
      {"AVX512_BF16: bfloat16 instructions", 5, 5, bools},
      {"zero-length MOVSB", 10, 10, bools},
      {"fast short STOSB", 11, 11, bools},
      {"fast short CMPSB, SCASB", 12, 12, bools},
      {"HRESET: history reset support", 22, 22, bools},
      {"AMX tile support", 24, 24, bools},  // LX*
      {"LAM: linear address masking", 26, 26, bools},
  };
  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_a_eax(unsigned int value) {
  static named_item names[] = {
      {"version ID", 0, 7, NIL_IMAGES},
      {"number of counters per logical processor", 8, 15, NIL_IMAGES},
      {"bit width of counter", 16, 23, NIL_IMAGES},
      {"length of EBX bit vector", 24, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_a_ebx(unsigned int value, unsigned int val_eax) {
  // Bits >= EAX[31:24] are ignored and assumed to be not available
  value |= ~RIGHTMASK(BIT_EXTRACT_LE(val_eax, 24, 32));

  static ccstring notavails[] = {"available", "not available"};

  static named_item names[] = {
      {"core cycle event", 0, 0, notavails},
      {"instruction retired event", 1, 1, notavails},
      {"reference cycles event", 2, 2, notavails},
      {"last-level cache ref event", 3, 3, notavails},
      {"last-level cache miss event", 4, 4, notavails},
      {"branch inst retired event", 5, 5, notavails},
      {"branch mispred retired event", 6, 6, notavails},
      {"top-down slots event", 7, 7, notavails},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_a_ecx(unsigned int value) {
  unsigned int bit;
  for (bit = 0; bit < sizeof(value) * 8; bit++) {
    unsigned int field = BIT_EXTRACT_LE(value, bit, bit + 1);
    printf("      fixed counter %2u supported               = %s\n", bit,
           bools[field]);
  }
}

static void print_a_edx(unsigned int value) {
  static named_item names[] = {
      {"number of contiguous fixed counters", 0, 4, NIL_IMAGES},
      {"bit width of fixed counters", 5, 12, NIL_IMAGES},
      {"anythread deprecation", 15, 15, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_b_1f_eax(unsigned int value) {
  static named_item names[] = {
      {"bit width of level", 0, 4, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 37);
}

static void print_b_1f_ebx(unsigned int value) {
  static named_item names[] = {
      {"number of logical processors at level", 0, 15, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 37);
}

static void print_b_1f_ecx(unsigned int value) {
  static ccstring level_type[1 << 8] = {"invalid (0)", "thread (1)", "core (2)",
                                        "module (3)",  "tile (4)",   "die (5)"};

  static named_item names[] = {
      {"level number", 0, 7, NIL_IMAGES},
      {"level type", 8, 15, level_type},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 37);
}

static void print_d_0_eax(unsigned int value) {
  // State component bitmaps in general are described in 325462: Intel 64 and
  // IA-32 Architectures Software Developer's Manual Combined Volumes: 1, 2A,
  // 2B, 2C, 3A, 3B, and 3C, Volume 1: Basic Architecture, section 13.1:
  // XSAVE-Supported Features and State-Component Bitmaps.  This leaf describes
  // which of the bits are actually supported by the hardware, and is described
  // better in 13.2: Enumeration of CPU Support for XSAVE Instructions and
  // XSAVE-Supported Features.
  //
  // These align with the supported features[] in print_d_n() for values > 1.
  //
  // See also print_12_1_ecx().

  static named_item names[] = {
      {"   XCR0 supported: x87 state", 0, 0, bools},
      {"   XCR0 supported: SSE state", 1, 1, bools},
      {"   XCR0 supported: AVX state", 2, 2, bools},
      {"   XCR0 supported: MPX BNDREGS", 3, 3, bools},
      {"   XCR0 supported: MPX BNDCSR", 4, 4, bools},
      {"   XCR0 supported: AVX-512 opmask", 5, 5, bools},
      {"   XCR0 supported: AVX-512 ZMM_Hi256", 6, 6, bools},
      {"   XCR0 supported: AVX-512 Hi16_ZMM", 7, 7, bools},
      {"   IA32_XSS supported: PT state", 8, 8, bools},
      {"   XCR0 supported: PKRU state", 9, 9, bools},
      {"   XCR0 supported: CET_U state", 11, 11, bools},
      {"   XCR0 supported: CET_S state", 12, 12, bools},
      {"   IA32_XSS supported: HDC state", 13, 13, bools},
      {"   IA32_XSS supported: UINTR state", 14, 14, bools},
      {"   LBR supported", 15, 15, bools},
      {"   IA32_XSS supported: HWP state", 16, 16, bools},
      {"   XTILECFG supported", 17, 17, bools},
      {"   XTILEDATA supported", 18, 18, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 39);
}

static void print_d_0_edx(unsigned int value UNUSED) {
  // Upper 32 bits of XCR0: Currently all bits reserved.

  // See also print_12_1_edx().
}

static void print_d_1_eax(unsigned int value) {
  static named_item names[] = {
      {"XSAVEOPT instruction", 0, 0, bools},
      {"XSAVEC instruction", 1, 1, bools},
      {"XGETBV instruction", 2, 2, bools},
      {"XSAVES/XRSTORS instructions", 3, 3, bools},
      {"XFD: extended feature disable supported", 4, 4, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 43);
}

static void print_d_n_ecx(unsigned int value) {
  static ccstring which[] = {"XCR0 (user state)",
                             "IA32_XSS (supervisor state)"};

  static named_item names[] = {
      {"supported in IA32_XSS or XCR0", 0, 0, which},
      {"64-byte alignment in compacted XSAVE", 1, 1, bools},
      {"XFD faulting supported", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_d_n(const unsigned int words[WORD_NUM], unsigned int try) {
  // The XSAVE areas are explained in 325462: Intel 64 and IA-32 Architectures
  // Software Developer's Manual Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B, and
  // 3C, Volume 1: Basic Architecture, section 13.1: XSAVE-Supported Features
  // and State-Component Bitmaps.
  //
  // These align with the supported feature names[] in print_d_0_eax() for
  // values > 1.

  static ccstring features[64] = {/*  0 => */ "internal error",
                                  /*  1 => */ "internal error",
                                  /*  2 => */ "AVX/YMM",
                                  /*  3 => */ "MPX BNDREGS",
                                  /*  4 => */ "MPX BNDCSR",
                                  /*  5 => */ "AVX-512 opmask",
                                  /*  6 => */ "AVX-512 ZMM_Hi256",
                                  /*  7 => */ "AVX-512 Hi16_ZMM",
                                  /*  8 => */ "PT",
                                  /*  9 => */ "PKRU",
                                  /* 10 => */ "unknown",
                                  /* 11 => */ "CET_U state",
                                  /* 12 => */ "CET_S state",
                                  /* 13 => */ "HDC",
                                  /* 14 => */ "UINTR",
                                  /* 15 => */ "LBR",
                                  /* 16 => */ "HWP state",
                                  /* 17 => */ "XTILECFG",
                                  /* 18 => */ "XTILEDATA",
                                  /* 19 => */ "unknown",
                                  /* 20 => */ "unknown",
                                  /* 21 => */ "unknown",
                                  /* 22 => */ "unknown",
                                  /* 23 => */ "unknown",
                                  /* 24 => */ "unknown",
                                  /* 25 => */ "unknown",
                                  /* 26 => */ "unknown",
                                  /* 27 => */ "unknown",
                                  /* 28 => */ "unknown",
                                  /* 29 => */ "unknown",
                                  /* 30 => */ "unknown",
                                  /* 31 => */ "unknown",
                                  /* 32 => */ "unknown",
                                  /* 33 => */ "unknown",
                                  /* 34 => */ "unknown",
                                  /* 35 => */ "unknown",
                                  /* 36 => */ "unknown",
                                  /* 37 => */ "unknown",
                                  /* 38 => */ "unknown",
                                  /* 39 => */ "unknown",
                                  /* 40 => */ "unknown",
                                  /* 41 => */ "unknown",
                                  /* 42 => */ "unknown",
                                  /* 43 => */ "unknown",
                                  /* 44 => */ "unknown",
                                  /* 45 => */ "unknown",
                                  /* 46 => */ "unknown",
                                  /* 47 => */ "unknown",
                                  /* 48 => */ "unknown",
                                  /* 49 => */ "unknown",
                                  /* 50 => */ "unknown",
                                  /* 51 => */ "unknown",
                                  /* 52 => */ "unknown",
                                  /* 53 => */ "unknown",
                                  /* 54 => */ "unknown",
                                  /* 55 => */ "unknown",
                                  /* 56 => */ "unknown",
                                  /* 57 => */ "unknown",
                                  /* 58 => */ "unknown",
                                  /* 59 => */ "unknown",
                                  /* 60 => */ "unknown",
                                  /* 61 => */ "unknown",
                                  /* 62 => */ "LWP",  // AMD only
                                  /* 63 => */ "unknown"};

  ccstring feature = features[try];
  int feature_pad = 17 - strlen(feature);

  if (try > 9) {
    printf("   %s features (0xd/0x%x):\n", feature, try);
  } else {
    printf("   %s features (0xd/%d):\n", feature, try);
  }
  printf("      %s save state byte size%*s   = 0x%08x (%u)\n", feature,
         feature_pad, "", words[WORD_EAX], words[WORD_EAX]);
  printf("      %s save state byte offset%*s = 0x%08x (%u)\n", feature,
         feature_pad, "", words[WORD_EBX], words[WORD_EBX]);
  print_d_n_ecx(words[WORD_ECX]);
}

static void print_f_0_edx(unsigned int value) {
  static named_item names[] = {
      {"supports L3 cache QoS monitoring", 1, 1, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_f_1_eax(unsigned int value) {
  static named_item names[] = {
      {"IA32_QM_CTR bit 61 is overflow", 8, 8, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 43);
}

static void print_f_1_edx(unsigned int value) {
  static named_item names[] = {
      {"supports L3 occupancy monitoring", 0, 0, bools},
      {"supports L3 total bandwidth monitoring", 1, 1, bools},
      {"supports L3 local bandwidth monitoring", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 43);
}

static void print_10_0_ebx(unsigned int value) {
  static named_item names[] = {
      {"L3 cache allocation technology supported", 1, 1, bools},
      {"L2 cache allocation technology supported", 2, 2, bools},
      {"memory bandwidth allocation supported", 3, 3, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_10_n_eax(unsigned int value) {
  static named_item names[] = {
      {"length of capacity bit mask", 0, 4, MINUS1_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_10_n_ecx(unsigned int value) {
  static named_item names[] = {
      {"infrequent updates of COS", 1, 1, bools},
      {"code and data prioritization supported", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_10_n_edx(unsigned int value) {
  static named_item names[] = {
      {"highest COS number supported", 0, 15, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_10_3_eax(unsigned int value) {
  static named_item names[] = {
      {"maximum throttling value", 0, 11, MINUS1_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_10_3_ecx(unsigned int value) {
  static named_item names[] = {
      {"per-thread MBA control", 0, 0, bools},
      {"delay values are linear", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_12_0_eax(unsigned int value) {
  static named_item names[] = {
      {"SGX1 supported", 0, 0, bools},
      {"SGX2 supported", 1, 1, bools},
      {"SGX ENCLV E*VIRTCHILD, ESETCONTEXT", 5, 5, bools},
      {"SGX ENCLS ETRACKC, ERDINFO, ELDBC, ELDUC", 6, 6, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_12_0_ebx(unsigned int value) {
  // MISCSELECT is described in Table 38-4: Bit Vector Layout of MISCSELECT
  // Field of Extended Information.

  static named_item names[] = {
      {"MISCSELECT.EXINFO supported: #PF & #GP", 0, 0, bools},
      {"MISCSELECT.CPINFO supported: #CP", 1, 1, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_12_0_edx(unsigned int value) {
  static named_item names[] = {
      {"MaxEnclaveSize_Not64 (log2)", 0, 7, NIL_IMAGES},
      {"MaxEnclaveSize_64 (log2)", 8, 15, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_12_1_eax(unsigned int value) {
  // SECS.ATTRIBUTES are described in 325462: Intel 64 and IA-32 Architectures
  // Software Developer's Manual Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B, 3C,
  // 3D, and 4, Volume 3: System Programming Guide, section 33.7.1: ATTRIBUTES.
  //
  // eax contains ATTRIBUTES[31:0].

  static named_item names[] = {
      {"enclave initialized by EINIT", 0, 0, bools},
      {"enclave debugger read/write permission", 1, 1, bools},
      {"enclave 64-bit mode", 2, 2, bools},
      {"provisioning key available", 4, 4, bools},
      {"EINIT token key available", 5, 5, bools},
      {"CET attributes enabled", 6, 6, bools},
      {"KSS key separation & sharing enabled", 7, 7, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 38);
}

static void print_12_1_ebx(unsigned int value UNUSED) {
  // SECS.ATTRIBUTES are described in 325462: Intel 64 and IA-32 Architectures
  // Software Developer's Manual Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B, 3C,
  // 3D, and 4, Volume 3: System Programming Guide, section 33.7.1: ATTRIBUTES.
  //
  // ebx contains ATTRIBUTES[63:32].

  // Currently all bits reserved.
}

static void print_12_1_ecx(unsigned int value) {
  // SECS.ATTRIBUTES are described in 325462: Intel 64 and IA-32 Architectures
  // Software Developer's Manual Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B, 3C,
  // 3D, and 4, Volume 3: System Programming Guide, section 33.7.1: ATTRIBUTES.
  //
  // ebx contains ATTRIBUTES[95:64], which is XFRM[31:0] (described in Volume
  // 3, 37.7.2.1 SECS.ATTRIBUTES.XFVM), which is equivalent to XCR0[31:0]
  // (described in Volume 1, 13.1 XSAVE-Supported Features and State-Component
  // Bitmaps).
  //
  // See also print_d_0_eax().

  static named_item names[] = {
      {"   XCR0 supported: x87 state", 0, 0, bools},
      {"   XCR0 supported: SSE state", 1, 1, bools},
      {"   XCR0 supported: AVX state", 2, 2, bools},
      {"   XCR0 supported: MPX BNDREGS", 3, 3, bools},
      {"   XCR0 supported: MPX BNDCSR", 4, 4, bools},
      {"   XCR0 supported: AVX-512 opmask", 5, 5, bools},
      {"   XCR0 supported: AVX-512 ZMM_Hi256", 6, 6, bools},
      {"   XCR0 supported: AVX-512 Hi16_ZMM", 7, 7, bools},
      {"   IA32_XSS supported: PT state", 8, 8, bools},
      {"   XCR0 supported: PKRU state", 9, 9, bools},
      {"   XCR0 supported: CET_U state", 11, 11, bools},
      {"   XCR0 supported: CET_S state", 12, 12, bools},
      {"   IA32_XSS supported: HDC state", 13, 13, bools},
      {"   IA32_XSS supported: UINTR state", 14, 14, bools},
      {"   LBR supported", 15, 15, bools},
      {"   IA32_XSS supported: HWP state", 16, 16, bools},
      {"   XTILECFG supported", 17, 17, bools},
      {"   XTILEDATA supported", 18, 18, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 38);
}

static void print_12_1_edx(unsigned int value UNUSED) {
  // SECS.ATTRIBUTES are described in 325462: Intel 64 and IA-32 Architectures
  // Software Developer's Manual Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B, 3C,
  // 3D, and 4, Volume 3: System Programming Guide, section 33.7.1: ATTRIBUTES.
  //
  // ebx contains ATTRIBUTES[95:64], which is XFRM[63:32] (described in Volume
  // 3, 37.7.2.1 SECS.ATTRIBUTES.XFVM), which is equivalent to XCR0[63:32]
  // (described in Volume 1, 13.1 XSAVE-Supported Features and State-Component
  // Bitmaps).
  //
  // See also print_d_0_edx().

  // Currently all bits reserved.
}

static void print_12_n_eax(unsigned int value, unsigned int max_len) {
  static ccstring types[1 << 4] = {/* 0 => */ "invalid",
                                   /* 1 => */ "EPC section"};

  static named_item names[] = {
      {"type", 0, 3, types},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ max_len);
}

static void print_12_n_ecx(unsigned int value) {
  static ccstring props[1 << 4] = {
      /* 0 => */ "enumerated as 0",
      /* 1 => */ "confidentiality & integrity protection",
      /* 2 => */ "confidentiality protection only"};

  static named_item names[] = {
      {"section property", 0, 3, props},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 24);
}

static void print_14_0_ebx(unsigned int value) {
  static named_item names[] = {
      {"IA32_RTIT_CR3_MATCH is accessible", 0, 0, bools},
      {"configurable PSB & cycle-accurate", 1, 1, bools},
      {"IP & TraceStop filtering; PT preserve", 2, 2, bools},
      {"MTC timing packet; suppress COFI-based", 3, 3, bools},
      {"PTWRITE support", 4, 4, bools},
      {"power event trace support", 5, 5, bools},
      {"PSB/PMI preservation support", 6, 6, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 38);
}

static void print_14_0_ecx(unsigned int value) {
  static named_item names[] = {
      {"ToPA output scheme support", 0, 0, bools},
      {"ToPA can hold many output entries", 1, 1, bools},
      {"single-range output scheme support", 2, 2, bools},
      {"output to trace transport", 3, 3, bools},
      {"IP payloads have LIP values & CS", 31, 31, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 38);
}

static void print_14_1_eax(unsigned int value) {
  static named_item names[] = {
      {"configurable address ranges", 0, 2, NIL_IMAGES},
      {"supported MTC periods bitmask", 16, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 38);
}

static void print_14_1_ebx(unsigned int value) {
  static named_item names[] = {
      {"supported cycle threshold bitmask", 0, 15, NIL_IMAGES},
      {"supported config PSB freq bitmask", 16, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 38);
}

static void print_16_eax(unsigned int value) {
  static named_item names[] = {
      {"Core Base Frequency (MHz)", 0, 15, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_16_ebx(unsigned int value) {
  static named_item names[] = {
      {"Core Maximum Frequency (MHz)", 0, 15, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_16_ecx(unsigned int value) {
  static named_item names[] = {
      {"Bus (Reference) Frequency (MHz)", 0, 15, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_17_0_ebx(unsigned int value) {
  static ccstring schemes[] = {/* 0 => */ "assigned by intel",
                               /* 1 => */ "industry standard"};

  static named_item names[] = {
      {"vendor id", 0, 15, NIL_IMAGES},
      {"vendor scheme", 16, 16, schemes},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_18_n_ebx(unsigned int value) {
  static ccstring parts[1 << 3] = {/* 0 => */ "soft between logical processors",
                                   /* 1 => */ NULL,
                                   /* 2 => */ NULL,
                                   /* 3 => */ NULL,
                                   /* 4 => */ NULL,
                                   /* 5 => */ NULL,
                                   /* 6 => */ NULL,
                                   /* 7 => */ NULL};

  static named_item names[] = {
      {"4KB page size entries supported", 0, 0, bools},
      {"2MB page size entries supported", 1, 1, bools},
      {"4MB page size entries supported", 2, 2, bools},
      {"1GB page size entries supported", 3, 3, bools},
      {"partitioning", 8, 10, parts},
      {"ways of associativity", 16, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_18_n_edx(unsigned int value) {
  static ccstring tlbs[1 << 5] = {/* 00000b => */ "invalid (0)",
                                  /* 00001b => */ "data TLB",
                                  /* 00010b => */ "instruction TLB",
                                  /* 00011b => */ "unified TLB",
                                  /* 00100b => */ "load-only TLB",
                                  /* 00101b => */ "store-only TLB"};

  static named_item names[] = {
      {"translation cache type", 0, 4, tlbs},
      {"translation cache level", 5, 7, MINUS1_IMAGES},
      {"fully associative", 8, 8, bools},
      {"maximum number of addressible IDs", 14, 25, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_19_eax(unsigned int value) {
  static named_item names[] = {
      {"CPL0-only restriction supported", 0, 0, bools},
      {"no-encrypt restriction supported", 1, 1, bools},
      {"no-decrypt restriction supported", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 32);
}

static void print_19_ebx(unsigned int value) {
  static named_item names[] = {
      {"AESKLE: AES instructions", 0, 0, bools},
      {"AES wide instructions", 2, 2, bools},
      {"MSRs & IWKEY backups", 4, 4, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 32);
}

static void print_19_ecx(unsigned int value) {
  static named_item names[] = {
      {"LOADIWKEY NoBackup parameter", 0, 0, bools},
      {"IWKEY randomization supported", 1, 1, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 32);
}

static void print_1a_0_eax(unsigned int value) {
  static ccstring coretypes[1 << 8] = {/* 00h-0fh => */ NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       /* 10h-1fh => */ NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       /* 20h     => */ "Intel Atom",
                                       /* 21h-2fh => */ NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       /* 30h-3fh => */ NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       NULL,
                                       /* 40h     => */ "Intel Core"};

  static named_item names[] = {
      {"native model ID of core", 0, 23, NIL_IMAGES},
      {"core type", 24, 31, coretypes},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_1b_n_eax(unsigned int value) {
  static ccstring types[1 << 12] = {/* 0 => */ "invalid (0)",
                                    /* 1 => */ "target identifier (1)"};

  static named_item names[] = {
      {"sub-leaf type", 0, 11, types},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_1b_n_target(unsigned int target, unsigned int value) {
  static ccstring targets[1 << 12] = {/* 0 => */ "ignored (0)",
                                      /* 1 => */ "MKTME (1)"};

  char buf[128];
  sprintf(buf, "identifier of target %u", target);

  named_item names[] = {{buf, 0, 31, targets}};

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_1c_eax(unsigned int value) {
  static ccstring ipvs[1 << 1] = {/* 0 => */ "EIP (0)",
                                  /* 1 => */ "LIP (1)"};

  static named_item names[] = {
      {"IA32_LBR_DEPTH.DEPTH  8 supported", 0, 0, bools},
      {"IA32_LBR_DEPTH.DEPTH 16 supported", 1, 1, bools},
      {"IA32_LBR_DEPTH.DEPTH 24 supported", 2, 2, bools},
      {"IA32_LBR_DEPTH.DEPTH 32 supported", 3, 3, bools},
      {"IA32_LBR_DEPTH.DEPTH 40 supported", 4, 4, bools},
      {"IA32_LBR_DEPTH.DEPTH 48 supported", 5, 5, bools},
      {"IA32_LBR_DEPTH.DEPTH 56 supported", 6, 6, bools},
      {"IA32_LBR_DEPTH.DEPTH 64 supported", 7, 7, bools},
      {"deep C-state reset supported", 30, 30, bools},
      {"LBR IP values contain", 31, 31, ipvs},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 33);
}

static void print_1c_ebx(unsigned int value) {
  static named_item names[] = {
      {"CPL filtering supported", 0, 0, bools},
      {"branch filtering supported", 1, 1, bools},
      {"call-stack mode supported", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 33);
}

static void print_1c_ecx(unsigned int value) {
  static named_item names[] = {
      {"mispredict bit supported", 0, 0, bools},
      {"timed LBRs supported", 1, 1, bools},
      {"branch type field supported", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 33);
}

static void print_1d_n_eax(unsigned int value) {
  static named_item names[] = {
      {"total_tile_bytes", 0, 15, NIL_IMAGES},
      {"bytes_per_tile", 16, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 16);
}

static void print_1d_n_ebx(unsigned int value) {
  static named_item names[] = {
      {"bytes_per_row", 0, 15, NIL_IMAGES},
      {"max_names", 16, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 16);
}

static void print_1d_n_ecx(unsigned int value) {
  static named_item names[] = {
      {"max_rows", 0, 15, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 16);
}

static void print_1e_ebx(unsigned int value) {
  static named_item names[] = {
      {"tmul_maxk", 0, 7, NIL_IMAGES},
      {"tmul_maxn", 8, 23, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_20_ebx(unsigned int value) {
  /*
  ** The meanings of the bits correlate with the IA32_HRESET_ENABLE MSR bits.
  */
  static named_item names[] = {
      {"HRESET supported: EHFI history", 0, 0, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_20000001_edx(unsigned int value) {
  // I found a vague reference to this leaf in Intel Xeon Phi Coprocessor
  // System Developers Guide, 4.2.17 CPUID: "0x20000001 for graphics function
  // information."  But I found no document that specifies that information.
  // sandpile.org had the following bit.

  static named_item names[] = {
      {"k1om", 0, 0, bools},
  };

  printf("   Xeon Phi graphics function features (0x20000001/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_1_eax_kvm(unsigned int reg, unsigned int value) {
  // See Linux Documentation/virt/kvm/cpuid.rst.

  static named_item names[] = {
      {"kvmclock available at MSR 0x11", 0, 0, bools},
      {"delays unnecessary for PIO ops", 1, 1, bools},
      {"mmu_op", 2, 2, bools},
      {"kvmclock available at MSR 0x4b564d00", 3, 3, bools},
      {"async pf enable available by MSR", 4, 4, bools},
      {"steal clock supported", 5, 5, bools},
      {"guest EOI optimization enabled", 6, 6, bools},
      {"guest spinlock optimization enabled", 7, 7, bools},
      {"guest TLB flush optimization enabled", 9, 9, bools},
      {"async PF VM exit enable available by MSR", 10, 10, bools},
      {"guest send IPI optimization enabled", 11, 11, bools},
      {"host HLT poll disable at MSR 0x4b564d05", 12, 12, bools},
      {"guest sched yield optimization enabled", 13, 13, bools},
      {"guest uses intrs for page ready APF evs", 14, 14, bools},
      {"extended destination ID", 15, 15, bools},
      {"map gpa range hypercall supported", 16, 16, bools},
      {"MSR_KVM_MIGRATION_CONTROL supported", 17, 17, bools},
      {"stable: no guest per-cpu warps expected", 24, 24, bools},
  };

  printf("   hypervisor features (0x%08x/eax):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_1_edx_kvm(unsigned int reg, unsigned int value) {
  static named_item names[] = {
      {"realtime hint: no unbound preemption", 0, 0, bools},
  };

  printf("   hypervisor features (0x%08x/edx):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_1_eax_acrn(unsigned int reg, unsigned int value) {
  // See Linux Documentation/virt/acrn/cpuid.rst.

  static named_item names[] = {
      {"guest VM is a privileged VM", 0, 0, bools},
  };

  printf("   hypervisor features (0x%08x/eax):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_2_ecx_xen(unsigned int value) {
  static named_item names[] = {
      {"MMU_PT_UPDATE_PRESERVE_AD supported", 0, 0, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_3_eax_xen(unsigned int value) {
  static named_item names[] = {
      {"vtsc", 0, 0, bools},
      {"host tsc is safe", 1, 1, bools},
      {"boot cpu has RDTSCP", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_3_eax_microsoft(unsigned int reg,
                                             unsigned int value) {
  // Bits correspond to the HV_PARTITION_PRIVILEGE_MASK.
  // See:
  // https://docs.microsoft.com/en-us/virtualization/hyper-v-on-windows/tlfs/datatypes/hv_partition_privilege_mask
  static named_item names[] = {
      {"VP run time", 0, 0, bools},
      {"partition reference counter", 1, 1, bools},
      {"basic synIC MSRs", 2, 2, bools},
      {"synthetic timer MSRs", 3, 3, bools},
      {"APIC access MSRs", 4, 4, bools},
      {"hypercall MSRs", 5, 5, bools},
      {"access virtual process index MSR", 6, 6, bools},
      {"virtual system reset MSR", 7, 7, bools},
      {"map/unmap statistics pages MSR", 8, 8, bools},
      {"reference TSC access", 9, 9, bools},
      {"guest idle state MSR", 10, 10, bools},
      {"TSC/APIC frequency MSRs", 11, 11, bools},
      {"guest debugging MSRs", 12, 12, bools},
      {"reenlightenment MSRs", 13, 13, bools},
      {"invariant TSC MSR", 15, 15, bools},  // LX*
  };

  printf("   hypervisor feature identification (0x%08x/eax):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_3_ebx_microsoft(unsigned int reg,
                                             unsigned int value) {
  static named_item names[] = {
      {"CreatePartitions", 0, 0, bools},
      {"AccessPartitionId", 1, 1, bools},
      {"AccessMemoryPool", 2, 2, bools},
      {"AdjustMessageBuffers", 3, 3, bools},
      {"PostMessages", 4, 4, bools},
      {"SignalEvents", 5, 5, bools},
      {"CreatePort", 6, 6, bools},
      {"ConnectPort", 7, 7, bools},
      {"AccessStats", 8, 8, bools},
      {"Debugging", 11, 11, bools},
      {"CPUManagement", 12, 12, bools},
      {"ConfigureProfiler", 13, 13, bools},
      {"AccessVSM", 16, 16, bools},
      {"AccessVpRegisters", 17, 17, bools},
      {"EnableExtendedHypercalls", 20, 20, bools},
      {"StartVirtualProcessor", 21, 21, bools},
  };

  printf("   hypervisor partition creation flags (0x%08x/ebx):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_3_ecx_microsoft(unsigned int reg,
                                             unsigned int value) {
  static named_item names[] = {
      {"maximum process power state", 0, 3, NIL_IMAGES},
  };

  printf("   hypervisor power management features (0x%08x/ecx):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_3_edx_microsoft(unsigned int reg,
                                             unsigned int value) {
  static named_item names[] = {
      {"MWAIT available", 0, 0, bools},
      {"guest debugging support available", 1, 1, bools},
      {"performance monitor support available", 2, 2, bools},
      {"CPU dynamic partitioning events avail", 3, 3, bools},
      {"hypercall XMM input parameters available", 4, 4, bools},
      {"virtual guest idle state available", 5, 5, bools},
      {"hypervisor sleep state available", 6, 6, bools},
      {"query NUMA distance available", 7, 7, bools},
      {"determine timer frequency available", 8, 8, bools},
      {"inject synthetic machine check available", 9, 9, bools},
      {"guest crash MSRs available", 10, 10, bools},
      {"debug MSRs available", 11, 11, bools},
      {"NPIEP available", 12, 12, bools},
      {"disable hypervisor available", 13, 13, bools},
      {"extended gva ranges for flush virt addrs", 14, 14, bools},
      {"hypercall XMM register return available", 15, 15, bools},
      {"sint polling mode available", 17, 17, bools},
      {"hypercall MSR lock available", 18, 18, bools},
      {"use direct synthetic timers", 19, 19, bools},
      {"VSM PAT register available", 20, 20, bools},
      {"VSM bndcfgs register available", 21, 21, bools},
      {"synthetic time unhalted timer available", 23, 23, bools},
      {"Intel LBR: last branch records supported", 26, 26, bools},
  };

  printf("   hypervisor feature identification (0x%08x/edx):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_4_eax_xen(unsigned int reg, unsigned int value) {
  static named_item names[] = {
      {"virtualized APIC registers", 0, 0, bools},
      {"virtualized x2APIC accesses", 1, 1, bools},
      {"IOMMU mappings for other domain memory", 2, 2, bools},
      {"vcpu id is valid", 3, 3, bools},
      {"domain id is valid", 4, 4, bools},
  };

  printf("   HVM-specific parameters (0x%08x):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 38);
}

static void print_hypervisor_4_eax_microsoft(unsigned int reg,
                                             unsigned int value) {
  static named_item names[] = {
      {"use hypercalls for AS switches", 0, 0, bools},
      {"use hypercalls for local TLB flushes", 1, 1, bools},
      {"use hypercalls for remote TLB flushes", 2, 2, bools},
      {"use MSRs to access EOI, ICR, TPR", 3, 3, bools},
      {"use MSRs to initiate system RESET", 4, 4, bools},
      {"use relaxed timing", 5, 5, bools},
      {"use DMA remapping", 6, 6, bools},
      {"use interrupt remapping", 7, 7, bools},
      {"use x2APIC MSRs", 8, 8, bools},
      {"deprecate AutoEOI", 9, 9, bools},
      {"use SyntheticClusterIpi hypercall", 10, 10, bools},
      {"use ExProcessorMasks", 11, 11, bools},
      {"hypervisor is nested with Hyper-V", 12, 12, bools},
      {"use INT for MBEC system calls", 13, 13, bools},
      {"use enlightened VMCS interface", 14, 14, bools},
  };

  printf("   hypervisor recommendations (0x%08x/eax):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_5_0_ebx_xen(unsigned int reg, unsigned int value) {
  static named_item names[] = {
      {"maximum machine address width", 0, 7, NIL_IMAGES},
  };

  printf("   PV-specific parameters (0x%08x):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_6_eax_microsoft(unsigned int reg,
                                             unsigned int value) {
  static named_item names[] = {
      {"APIC overlay assist", 0, 0, bools},
      {"MSR bitmaps", 1, 1, bools},
      {"performance counters", 2, 2, bools},
      {"second-level address translation", 3, 3, bools},
      {"DMA remapping", 4, 4, bools},
      {"interrupt remapping", 5, 5, bools},
      {"memory patrol scrubber", 6, 6, bools},
      {"DMA protection", 7, 7, bools},
      {"HPET requested", 8, 8, bools},
      {"synthetic timers are volatile", 9, 9, bools},
  };

  printf("   hypervisor hardware features used (0x%08x/eax):\n", reg);
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_7_eax_microsoft(unsigned int value) {
  static named_item names[] = {
      {"StartLogicalProcessor", 0, 0, bools},
      {"CreateRootvirtualProcessor", 1, 1, bools},
      {"PerformanceCounterSync", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 26);
}

static void print_hypervisor_7_ebx_microsoft(unsigned int value) {
  static named_item names[] = {
      {"ProcessorPowerManagement", 0, 0, bools},
      {"MwaitIdleStates", 1, 1, bools},
      {"LogicalProcessorIdling", 2, 2, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 26);
}

static void print_hypervisor_7_ecx_microsoft(unsigned int value) {
  static named_item names[] = {
      {"RemapGuestUncached", 0, 0, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 26);
}

static void print_hypervisor_8_eax_microsoft(unsigned int value) {
  static named_item names[] = {
      {"SvmSupported", 0, 0, bools},
      {"MaxPasidSpacePasidCount", 11, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_9_eax_microsoft(unsigned int value) {
  static named_item names[] = {
      {"AccessSynicRegs", 2, 2, bools},
      {"AccessIntrCtrlRegs", 4, 4, bools},
      {"AccessHypercallMsrs", 5, 5, bools},
      {"AccessVpIndex", 6, 6, bools},
      {"AccessReenlightenmentControls", 12, 12, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_9_edx_microsoft(unsigned int value) {
  static named_item names[] = {
      {"XmmRegistersForFastHypercallAvailable", 4, 4, bools},
      {"FastHypercallOutputAvailable", 15, 15, bools},
      {"SintPoillingModeAvailable", 17, 17, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_hypervisor_a_eax_microsoft(unsigned int value) {
  static named_item names[] = {
      {"enlightened VMCS version (low)", 0, 7, NIL_IMAGES},
      {"enlightened VMCS version (high)", 8, 15, NIL_IMAGES},
      {"direct virtual flush hypercalls support", 17, 17, bools},
      {"HvFlushGuestPhysicalAddress* hypercalls", 18, 18, bools},
      {"enlightened MSR bitmap support", 19, 19, bools},
      {"page fault combining virtual exceptions", 20, 20, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000001_eax_amd(unsigned int value) {
  static named_item names[] = {
      {"family/generation", 8, 11, NIL_IMAGES},
      {"model", 4, 7, NIL_IMAGES},
      {"stepping id", 0, 3, NIL_IMAGES},
      {"extended family", 20, 27, NIL_IMAGES},
      {"extended model", 16, 19, NIL_IMAGES},
  };

  printf("   extended processor signature (0x80000001/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 15);

  unsigned int synth_family = Synth_Family(value);
  unsigned int synth_model = Synth_Model(value);
  printf("      (family synth)  = 0x%x (%u)\n", synth_family, synth_family);
  printf("      (model synth)   = 0x%x (%u)\n", synth_model, synth_model);

  print_x_synth_amd(value);
}

static void print_80000001_eax_hygon(unsigned int value) {
  static named_item names[] = {
      {"family/generation", 8, 11, NIL_IMAGES},
      {"model", 4, 7, NIL_IMAGES},
      {"stepping id", 0, 3, NIL_IMAGES},
      {"extended family", 20, 27, NIL_IMAGES},
      {"extended model", 16, 19, NIL_IMAGES},
  };

  printf("   extended processor signature (0x80000001/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 15);

  unsigned int synth_family = Synth_Family(value);
  unsigned int synth_model = Synth_Model(value);
  printf("      (family synth)  = 0x%x (%u)\n", synth_family, synth_family);
  printf("      (model synth)   = 0x%x (%u)\n", synth_model, synth_model);

  print_x_synth_hygon(value);
}

static void print_80000001_eax_via(unsigned int value) {
  static named_item names[] = {
      {"generation", 8, 11, NIL_IMAGES},
      {"model", 4, 7, NIL_IMAGES},
      {"stepping", 0, 3, NIL_IMAGES},
  };

  printf("   extended processor signature (0x80000001/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);

  print_x_synth_via(value);
}

static void print_80000001_eax_transmeta(unsigned int value) {
  static named_item names[] = {
      {"generation", 8, 11, NIL_IMAGES},
      {"model", 4, 7, NIL_IMAGES},
      {"stepping", 0, 3, NIL_IMAGES},
  };

  printf("   extended processor signature (0x80000001/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 14);

  ccstring synth = decode_synth_transmeta(value, NULL);
  printf("      (simple synth) = ");
  if (synth != NULL) {
    printf("%s", synth);
  }
  printf("\n");
}

static void print_80000001_eax(unsigned int value, vendor_t vendor) {
  switch (vendor) {
    case VENDOR_AMD:
      print_80000001_eax_amd(value);
      break;
    case VENDOR_VIA:
      print_80000001_eax_via(value);
      break;
    case VENDOR_TRANSMETA:
      print_80000001_eax_transmeta(value);
      break;
    case VENDOR_HYGON:
      print_80000001_eax_hygon(value);
      break;
    case VENDOR_INTEL:
    case VENDOR_CYRIX:
    case VENDOR_UMC:
    case VENDOR_NEXGEN:
    case VENDOR_RISE:
    case VENDOR_SIS:
    case VENDOR_NSC:
    case VENDOR_VORTEX:
    case VENDOR_RDC:
    case VENDOR_ZHAOXIN:
    case VENDOR_UNKNOWN:
      /* DO NOTHING */
      break;
  }
}

static void print_80000001_edx_intel(unsigned int value) {
  static named_item names[] = {
      {"SYSCALL and SYSRET instructions", 11, 11, bools},
      {"execution disable", 20, 20, bools},
      {"1-GB large page support", 26, 26, bools},
      {"RDTSCP", 27, 27, bools},
      {"64-bit extensions technology available", 29, 29, bools},
  };

  printf("   extended feature flags (0x80000001/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000001_edx_amd(unsigned int value) {
  static named_item names[] = {
      {"x87 FPU on chip", 0, 0, bools},
      {"virtual-8086 mode enhancement", 1, 1, bools},
      {"debugging extensions", 2, 2, bools},
      {"page size extensions", 3, 3, bools},
      {"time stamp counter", 4, 4, bools},
      {"RDMSR and WRMSR support", 5, 5, bools},
      {"physical address extensions", 6, 6, bools},
      {"machine check exception", 7, 7, bools},
      {"CMPXCHG8B inst.", 8, 8, bools},
      {"APIC on chip", 9, 9, bools},
      {"SYSCALL and SYSRET instructions", 11, 11, bools},
      {"memory type range registers", 12, 12, bools},
      {"global paging extension", 13, 13, bools},
      {"machine check architecture", 14, 14, bools},
      {"conditional move/compare instruction", 15, 15, bools},
      {"page attribute table", 16, 16, bools},
      {"page size extension", 17, 17, bools},
      {"multiprocessing capable", 19, 19, bools},
      {"no-execute page protection", 20, 20, bools},
      {"AMD multimedia instruction extensions", 22, 22, bools},
      {"MMX Technology", 23, 23, bools},
      {"FXSAVE/FXRSTOR", 24, 24, bools},
      {"SSE extensions", 25, 25, bools},
      {"1-GB large page support", 26, 26, bools},
      {"RDTSCP", 27, 27, bools},
      {"long mode (AA-64)", 29, 29, bools},
      {"3DNow! instruction extensions", 30, 30, bools},
      {"3DNow! instructions", 31, 31, bools},
  };

  printf("   extended feature flags (0x80000001/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000001_edx_cyrix_via(unsigned int value) {
  static named_item names[] = {
      {"x87 FPU on chip", 0, 0, bools},
      {"virtual-8086 mode enhancement", 1, 1, bools},
      {"debugging extensions", 2, 2, bools},
      {"page size extensions", 3, 3, bools},
      {"time stamp counter", 4, 4, bools},
      {"RDMSR and WRMSR support", 5, 5, bools},
      {"physical address extensions", 6, 6, bools},
      {"machine check exception", 7, 7, bools},
      {"CMPXCHG8B inst.", 8, 8, bools},
      {"APIC on chip", 9, 9, bools},
      {"SYSCALL and SYSRET instructions", 11, 11, bools},
      {"memory type range registers", 12, 12, bools},
      {"global paging extension", 13, 13, bools},
      {"machine check architecture", 14, 14, bools},
      {"conditional move/compare instruction", 15, 15, bools},
      {"page attribute table", 16, 16, bools},
      {"page size extension", 17, 17, bools},
      {"multiprocessing capable", 19, 19, bools},
      {"AMD multimedia instruction extensions", 22, 22, bools},
      {"MMX Technology", 23, 23, bools},
      {"extended MMX", 24, 24, bools},
      {"SSE extensions", 25, 25, bools},
      {"AA-64", 29, 29, bools},
      {"3DNow! instruction extensions", 30, 30, bools},
      {"3DNow! instructions", 31, 31, bools},
  };

  printf("   extended feature flags (0x80000001/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000001_edx_transmeta(unsigned int value) {
  static named_item names[] = {
      {"x87 FPU on chip", 0, 0, bools},
      {"virtual-8086 mode enhancement", 1, 1, bools},
      {"debugging extensions", 2, 2, bools},
      {"page size extensions", 3, 3, bools},
      {"time stamp counter", 4, 4, bools},
      {"RDMSR and WRMSR support", 5, 5, bools},
      {"CMPXCHG8B inst.", 8, 8, bools},
      {"APIC on chip", 9, 9, bools},
      {"memory type range registers", 12, 12, bools},
      {"global paging extension", 13, 13, bools},
      {"machine check architecture", 14, 14, bools},
      {"conditional move/compare instruction", 15, 15, bools},
      {"FP conditional move instructions", 16, 16, bools},
      {"page size extension", 17, 17, bools},
      {"AMD multimedia instruction extensions", 22, 22, bools},
      {"MMX Technology", 23, 23, bools},
      {"FXSAVE/FXRSTOR", 24, 24, bools},
  };

  printf("   extended feature flags (0x80000001/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000001_edx_nsc(unsigned int value) {
  static named_item names[] = {
      {"x87 FPU on chip", 0, 0, bools},
      {"virtual-8086 mode enhancement", 1, 1, bools},
      {"debugging extensions", 2, 2, bools},
      {"page size extensions", 3, 3, bools},
      {"time stamp counter", 4, 4, bools},
      {"RDMSR and WRMSR support", 5, 5, bools},
      {"machine check exception", 7, 7, bools},
      {"CMPXCHG8B inst.", 8, 8, bools},
      {"SYSCALL and SYSRET instructions", 11, 11, bools},
      {"global paging extension", 13, 13, bools},
      {"conditional move/compare instruction", 15, 15, bools},
      {"FPU conditional move instruction", 16, 16, bools},
      {"MMX Technology", 23, 23, bools},
      {"6x86MX multimedia extensions", 24, 24, bools},
  };

  printf("   extended feature flags (0x80000001/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000001_edx(unsigned int value, vendor_t vendor) {
  switch (vendor) {
    case VENDOR_INTEL:
      print_80000001_edx_intel(value);
      break;
    case VENDOR_AMD:
    case VENDOR_HYGON:
      print_80000001_edx_amd(value);
      break;
    case VENDOR_CYRIX:
    case VENDOR_VIA:
      print_80000001_edx_cyrix_via(value);
      break;
    case VENDOR_TRANSMETA:
      print_80000001_edx_transmeta(value);
      break;
    case VENDOR_NSC:
      print_80000001_edx_nsc(value);
      break;
    case VENDOR_UMC:
    case VENDOR_NEXGEN:
    case VENDOR_RISE:
    case VENDOR_SIS:
    case VENDOR_VORTEX:
    case VENDOR_RDC:
    case VENDOR_ZHAOXIN:
    case VENDOR_UNKNOWN:
      /* DO NOTHING */
      break;
  }
}

static void print_80000001_ecx_amd(unsigned int value) {
  static named_item names[] = {
      {"LAHF/SAHF supported in 64-bit mode", 0, 0, bools},
      {"CMP Legacy", 1, 1, bools},
      {"SVM: secure virtual machine", 2, 2, bools},
      {"extended APIC space", 3, 3, bools},
      {"AltMovCr8", 4, 4, bools},
      {"LZCNT advanced bit manipulation", 5, 5, bools},
      {"SSE4A support", 6, 6, bools},
      {"misaligned SSE mode", 7, 7, bools},
      {"3DNow! PREFETCH/PREFETCHW instructions", 8, 8, bools},
      {"OS visible workaround", 9, 9, bools},
      {"instruction based sampling", 10, 10, bools},
      {"XOP support", 11, 11, bools},
      {"SKINIT/STGI support", 12, 12, bools},
      {"watchdog timer support", 13, 13, bools},
      {"lightweight profiling support", 15, 15, bools},
      {"4-operand FMA instruction", 16, 16, bools},
      {"TCE: translation cache extension", 17, 17, bools},
      {"NodeId MSR C001100C", 19, 19, bools},  // LX*
      {"TBM support", 21, 21, bools},
      {"topology extensions", 22, 22, bools},
      {"core performance counter extensions", 23, 23, bools},
      {"NB/DF performance counter extensions", 24, 24, bools},
      {"data breakpoint extension", 26, 26, bools},
      {"performance time-stamp counter support", 27, 27, bools},
      {"LLC performance counter extensions", 28, 28, bools},
      {"MWAITX/MONITORX supported", 29, 29, bools},
      {"Address mask extension support", 30, 30, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000001_ecx_intel(unsigned int value) {
  static named_item names[] = {
      {"LAHF/SAHF supported in 64-bit mode", 0, 0, bools},
      {"LZCNT advanced bit manipulation", 5, 5, bools},
      {"3DNow! PREFETCH/PREFETCHW instructions", 8, 8, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000001_ecx(unsigned int value, vendor_t vendor) {
  switch (vendor) {
    case VENDOR_AMD:
      printf("   AMD feature flags (0x80000001/ecx):\n");
      print_80000001_ecx_amd(value);
      break;
    case VENDOR_INTEL:
      printf("   Intel feature flags (0x80000001/ecx):\n");
      print_80000001_ecx_intel(value);
      break;
    case VENDOR_HYGON:
      printf("   Hygon feature flags (0x80000001/ecx):\n");
      print_80000001_ecx_amd(value);
      break;
    case VENDOR_CYRIX:
    case VENDOR_VIA:
    case VENDOR_TRANSMETA:
    case VENDOR_UMC:
    case VENDOR_NEXGEN:
    case VENDOR_RISE:
    case VENDOR_SIS:
    case VENDOR_NSC:
    case VENDOR_VORTEX:
    case VENDOR_RDC:
    case VENDOR_ZHAOXIN:
    case VENDOR_UNKNOWN:
      /* DO NOTHING */
      break;
  }
}

static void print_80000001_ebx_amd(unsigned int value, unsigned int val_1_eax) {
  unsigned int max_len = 0;

  if (MaskF(val_1_eax) == ShftXF(0) + ShftF(15) &&
      MaskM(val_1_eax) < ShftXM(4) + ShftM(0)) {
    static named_item names[] = {
        {"raw", 0, 31, NIL_IMAGES},
        {"BrandId", 0, 16, NIL_IMAGES},
        {"BrandTableIndex", 6, 12, NIL_IMAGES},
        {"NN", 0, 6, NIL_IMAGES},
    };

    printf("   extended brand id (0x80000001/ebx):\n");
    print_names(value, names, LENGTH(names),
                /* max_len => */ 0);
  } else if (MaskF(val_1_eax) == ShftXF(0) + ShftF(15) &&
             MaskM(val_1_eax) >= ShftXM(4) + ShftM(0)) {
    static named_item names[] = {
        {"raw", 0, 31, NIL_IMAGES},
        {"BrandId", 0, 16, NIL_IMAGES},
        {"PwrLmt:high", 6, 8, NIL_IMAGES},
        {"PwrLmt:low", 14, 14, NIL_IMAGES},
        {"BrandTableIndex", 9, 13, NIL_IMAGES},
        {"NN:high", 15, 15, NIL_IMAGES},
        {"NN:low", 0, 5, NIL_IMAGES},
    };

    printf("   extended brand id (0x80000001/ebx):\n");
    print_names(value, names, LENGTH(names),
                /* max_len => */ 0);
  } else if (MaskF(val_1_eax) == ShftXF(1) + ShftF(15) ||
             MaskF(val_1_eax) == ShftXF(2) + ShftF(15)) {
    static named_item names[] = {
        {"raw", 0, 31, NIL_IMAGES},          {"BrandId", 0, 15, NIL_IMAGES},
        {"str1", 11, 14, NIL_IMAGES},        {"str2", 0, 3, NIL_IMAGES},
        {"PartialModel", 4, 10, NIL_IMAGES}, {"PG", 15, 15, NIL_IMAGES},
    };

    printf("   extended brand id (0x80000001/ebx):\n");
    max_len = 12;
    print_names(value, names, LENGTH(names),
                /* max_len => */ max_len);
  } else {
    static named_item names[] = {
        {"raw", 0, 31, NIL_IMAGES},
        {"BrandId", 0, 15, NIL_IMAGES},
    };

    printf("   extended brand id (0x80000001/ebx):\n");
    max_len = 7;
    print_names(value, names, LENGTH(names),
                /* max_len => */ max_len);
  }

  // PkgType values come from these two guides (depending on family):
  //    AMD BIOS and Kernel Developer's Guide (BKDG) for ...
  //    Processor Programming Reference (PPR) for ...
  //
  // NOTE: AMD Family = XF + F,         e.g. 0x17 (17h) = 0xf + 0x8
  //       AMD Model  = (XM << 4) + M,  e.g. 0x18 (18h) = (0x1 << 4) + 0x8

  if (MaskF(val_1_eax) >= ShftXF(1) + ShftF(15)) {
    ccstring* use_pkg_type = NIL_IMAGES;

    if (MaskF(val_1_eax) == ShftXF(1) + ShftF(15)) {
      // Family 10h
      static ccstring pkg_type[1 << 4] = {"Fr2/Fr5/Fr6 (0)", "AM2r2/AM3 (1)",
                                          "S1g3/S1g4 (2)",   "G34 (3)",
                                          "ASB2 (4)",        "C32 (5)"};
      use_pkg_type = pkg_type;
    } else if (MaskF(val_1_eax) == ShftXF(6) + ShftF(15)) {
      // Family 15h
      if (MaskM(val_1_eax) <= ShftXM(0) + ShftM(15)) {
        static ccstring pkg_type[1 << 4] = {
            NULL, "AM3r2 (1)", NULL, "G34r1 (3)", NULL, "C32r1 (5)"};
        use_pkg_type = pkg_type;
      } else if (MaskM(val_1_eax) >= ShftXM(1) + ShftM(0) &&
                 MaskM(val_1_eax) <= ShftXM(1) + ShftM(15)) {
        static ccstring pkg_type[1 << 4] = {"FP2 (BGA) (0)", "FS1r2 (uPGA) (1)",
                                            "FM2 (PGA) (2)"};

        use_pkg_type = pkg_type;
      } else if (MaskM(val_1_eax) >= ShftXM(3) + ShftM(0) &&
                 MaskM(val_1_eax) <= ShftXM(3) + ShftM(15)) {
        static ccstring pkg_type[1 << 4] = {"FP3 (BGA) (0)",
                                            "FM2r2 (uPGA) (1)"};
        use_pkg_type = pkg_type;
      } else if (MaskM(val_1_eax) >= ShftXM(6) + ShftM(0) &&
                 MaskM(val_1_eax) <= ShftXM(6) + ShftM(15)) {
        static ccstring pkg_type[1 << 4] = {
            "FP4 (BGA) (0)", NULL, "AM4 (uPGA) (2)", "FM2r2 (uPGA) (3)"};
        use_pkg_type = pkg_type;
      } else if (MaskM(val_1_eax) >= ShftXM(7) + ShftM(0) &&
                 MaskM(val_1_eax) <= ShftXM(7) + ShftM(15)) {
        static ccstring pkg_type[1 << 4] = {
            "FP4 (BGA) (0)", NULL, "AM4 (uPGA) (2)", NULL, "FT4 (BGA) (4)"};
        use_pkg_type = pkg_type;
      }
    } else if (MaskF(val_1_eax) == ShftXF(7) + ShftF(15)) {
      // Family 16h
      if (MaskM(val_1_eax) <= ShftXM(0) + ShftM(15)) {
        static ccstring pkg_type[1 << 4] = {"FT3 (BGA) (0)", "FS1b (1)"};
        use_pkg_type = pkg_type;
      } else if (MaskM(val_1_eax) >= ShftXM(3) + ShftM(0) &&
                 MaskM(val_1_eax) <= ShftXM(3) + ShftM(15)) {
        static ccstring pkg_type[1 << 4] = {"FT3b (BGA) (0)", NULL, NULL,
                                            "FP4 (3)"};
        use_pkg_type = pkg_type;
      }
    } else if (MaskF(val_1_eax) == ShftXF(8) + ShftF(15)) {
      // Family 17h
      if (MaskM(val_1_eax) == ShftXM(0) + ShftM(1) ||
          MaskM(val_1_eax) == ShftXM(0) + ShftM(8)) {
        static ccstring pkg_type[1 << 4] = {NULL, NULL, "AM4 (2)"};
        use_pkg_type = pkg_type;
      } else if (MaskM(val_1_eax) == ShftXM(1) + ShftM(8) ||
                 MaskM(val_1_eax) == ShftXM(2) + ShftM(0)) {
        static ccstring pkg_type[1 << 4] = {"FP5 (0)", NULL, "AM4 (2)"};
        use_pkg_type = pkg_type;
      } else if (MaskM(val_1_eax) == ShftXM(7) + ShftM(1)) {
        static ccstring pkg_type[1 << 4] = {NULL, NULL, "AM4 (2)"};
        use_pkg_type = pkg_type;
      }
    }

    named_item names[] = {{"PkgType", 28, 31, use_pkg_type}};

    print_names(value, names, LENGTH(names),
                /* max_len => */ max_len);
  }
}

static void print_80000001_ebx(unsigned int value, vendor_t vendor,
                               unsigned int val_1_eax) {
  switch (vendor) {
    case VENDOR_AMD:
    case VENDOR_HYGON:
      print_80000001_ebx_amd(value, val_1_eax);
      break;
    case VENDOR_INTEL:
    case VENDOR_CYRIX:
    case VENDOR_VIA:
    case VENDOR_TRANSMETA:
    case VENDOR_UMC:
    case VENDOR_NEXGEN:
    case VENDOR_RISE:
    case VENDOR_SIS:
    case VENDOR_NSC:
    case VENDOR_VORTEX:
    case VENDOR_RDC:
    case VENDOR_ZHAOXIN:
    case VENDOR_UNKNOWN:
      /* DO NOTHING */
      break;
  }
}

static void print_80000005_eax(unsigned int value) {
  static named_item names[] = {
      {"instruction # entries", 0, 7, NIL_IMAGES},
      {"instruction associativity", 8, 15, NIL_IMAGES},
      {"data # entries", 16, 23, NIL_IMAGES},
      {"data associativity", 24, 31, NIL_IMAGES},
  };

  printf(
      "   L1 TLB/cache information: 2M/4M pages & L1 TLB"
      " (0x80000005/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000005_ebx(unsigned int value) {
  static named_item names[] = {
      {"instruction # entries", 0, 7, NIL_IMAGES},
      {"instruction associativity", 8, 15, NIL_IMAGES},
      {"data # entries", 16, 23, NIL_IMAGES},
      {"data associativity", 24, 31, NIL_IMAGES},
  };

  printf(
      "   L1 TLB/cache information: 4K pages & L1 TLB"
      " (0x80000005/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000005_ecx(unsigned int value) {
  static named_item names[] = {
      {"line size (bytes)", 0, 7, NIL_IMAGES},
      {"lines per tag", 8, 15, NIL_IMAGES},
      {"associativity", 16, 23, NIL_IMAGES},
      {"size (KB)", 24, 31, NIL_IMAGES},
  };

  printf("   L1 data cache information (0x80000005/ecx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000005_edx(unsigned int value) {
  static named_item names[] = {
      {"line size (bytes)", 0, 7, NIL_IMAGES},
      {"lines per tag", 8, 15, NIL_IMAGES},
      {"associativity", 16, 23, NIL_IMAGES},
      {"size (KB)", 24, 31, NIL_IMAGES},
  };

  printf("   L1 instruction cache information (0x80000005/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static ccstring l2_assoc[1 << 4] = {"L2 off (0)",   "direct mapped (1)",
                                    "2-way (2)",    "3-way (3)",
                                    "4-way (4)",    "6-way (5)",
                                    "8-way (6)",    NULL,
                                    "16-way (8)",   NULL,
                                    "32-way (10)",  "48-way (11)",
                                    "64-way (12)",  "96-way (13)",
                                    "128-way (14)", "full (15)"};

static void print_80000006_eax(unsigned int value) {
  static named_item names[] = {
      {"instruction # entries", 0, 11, NIL_IMAGES},
      {"instruction associativity", 12, 15, l2_assoc},
      {"data # entries", 16, 27, NIL_IMAGES},
      {"data associativity", 28, 31, l2_assoc},
  };

  printf(
      "   L2 TLB/cache information: 2M/4M pages & L2 TLB"
      " (0x80000006/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000006_ebx(unsigned int value) {
  static named_item names[] = {
      {"instruction # entries", 0, 11, NIL_IMAGES},
      {"instruction associativity", 12, 15, l2_assoc},
      {"data # entries", 16, 27, NIL_IMAGES},
      {"data associativity", 28, 31, l2_assoc},
  };

  printf("   L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000006_ecx(unsigned int value, code_stash_t* stash) {
  static named_item names[] = {
      {"line size (bytes)", 0, 7, NIL_IMAGES},
      {"lines per tag", 8, 11, NIL_IMAGES},
      {"associativity", 12, 15, l2_assoc},
      {"size (KB)", 16, 31, NIL_IMAGES},
  };

  printf("   L2 unified cache information (0x80000006/ecx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);

  if (((value >> 12) & 0xf) == 4 && (value >> 16) == 256) {
    stash->L2_4w_256K = TRUE;
  } else if (((value >> 12) & 0xf) == 4 && (value >> 16) == 512) {
    stash->L2_4w_512K = TRUE;
  }
}

static void print_80000006_edx(unsigned int value) {
  static named_item names[] = {
      {"line size (bytes)", 0, 7, NIL_IMAGES},
      {"lines per tag", 8, 11, NIL_IMAGES},
      {"associativity", 12, 15, l2_assoc},
      {"size (in 512KB units)", 18, 31, NIL_IMAGES},
  };

  printf("   L3 cache information (0x80000006/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000007_ebx(unsigned int value) {
  static named_item names[] = {
      {"MCA overflow recovery support", 0, 0, bools},
      {"SUCCOR support", 1, 1, bools},
      {"HWA: hardware assert support", 2, 2, bools},
      {"scalable MCA support", 3, 3, bools},
  };

  printf("   RAS Capability (0x80000007/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000007_ecx(unsigned int value) {
  static named_item names[] = {
      {"CmpUnitPwrSampleTimeRatio", 0, 31, NIL_IMAGES},
  };

  printf("   Advanced Power Management Features (0x80000007/ecx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000007_edx(unsigned int value) {
  static named_item names[] = {
      {"TS: temperature sensing diode", 0, 0, bools},
      {"FID: frequency ID control", 1, 1, bools},
      {"VID: voltage ID control", 2, 2, bools},
      {"TTP: thermal trip", 3, 3, bools},
      {"TM: thermal monitor", 4, 4, bools},
      {"STC: software thermal control", 5, 5, bools},
      {"100 MHz multiplier control", 6, 6, bools},
      {"hardware P-State control", 7, 7, bools},
      {"TscInvariant", 8, 8, bools},
      {"CPB: core performance boost", 9, 9, bools},
      {"read-only effective frequency interface", 10, 10, bools},
      {"processor feedback interface", 11, 11, bools},
      {"APM power reporting", 12, 12, bools},
      {"connected standby", 13, 13, bools},
      {"RAPL: running average power limit", 14, 14, bools},
  };

  printf("   Advanced Power Management Features (0x80000007/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000008_eax(unsigned int value) {
  static named_item names[] = {
      {"maximum physical address bits", 0, 7, NIL_IMAGES},
      {"maximum linear (virtual) address bits", 8, 15, NIL_IMAGES},
      {"maximum guest physical address bits", 16, 23, NIL_IMAGES},
  };

  printf("   Physical Address and Linear Address Size (0x80000008/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000008_ebx(unsigned int value) {
  static named_item names[] = {
      {"CLZERO instruction", 0, 0, bools},
      {"instructions retired count support", 1, 1, bools},
      {"always save/restore error pointers", 2, 2, bools},
      {"INVLPGB instruction", 3, 3, bools},
      {"RDPRU instruction", 4, 4, bools},
      {"memory bandwidth enforcement", 6, 6, bools},  // SKC*
      {"MCOMMIT instruction", 8, 8, bools},
      {"WBNOINVD instruction", 9, 9, bools},
      {"IBPB: indirect branch prediction barrier", 12, 12, bools},
      {"interruptible WBINVD, WBNOINVD", 13, 13, bools},
      {"IBRS: indirect branch restr speculation", 14, 14, bools},
      {"STIBP: 1 thr indirect branch predictor", 15, 15, bools},
      {"CPU prefers: IBRS always on", 16, 16, bools},
      {"CPU prefers: STIBP always on", 17, 17, bools},
      {"IBRS preferred over software solution", 18, 18, bools},
      {"IBRS provides same mode protection", 19, 19, bools},
      {"EFER[LMSLE] not supported", 20, 20, bools},
      {"INVLPGB supports TLB flush guest nested", 21, 21, bools},
      {"ppin processor id number supported", 23, 23, bools},  // Xen*
      {"SSBD: speculative store bypass disable", 24, 24, bools},
      {"virtualized SSBD", 25, 25, bools},
      {"SSBD fixed in hardware", 26, 26, bools},
      {"CPPC: collaborative processor perf ctrl", 27, 27, bools},
      {"PSFD: predictive store forward disable", 28, 28, bools},
      {"branch sampling feature support", 31, 31, bools},
  };

  printf("   Extended Feature Extensions ID (0x80000008/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000008_ecx(unsigned int value) {
  static ccstring tscSize[1 << 2] = {"40 bits (0)", "48 bits (1)",
                                     "56 bits (2)", "64 bits (3)"};

  static named_item names[] = {
      // bit field 0, 7 is reported by caller
      {"ApicIdCoreIdSize", 12, 15, NIL_IMAGES},
      {"performance time-stamp counter size", 16, 17, tscSize},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000008_edx(unsigned int value) {
  static named_item names[] = {
      {"max page count for INVLPGB instruction", 0, 15, NIL_IMAGES},
      {"RDPRU instruction max input support", 16, 23, NIL_IMAGES},
  };

  printf("   Feature Extended Size (0x80000008/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000000a_eax(unsigned int value) {
  static named_item names[] = {
      {"SvmRev: SVM revision", 0, 7, NIL_IMAGES},
  };

  printf("   SVM Secure Virtual Machine (0x8000000a/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000000a_edx(unsigned int value) {
  static named_item names[] = {
      {"nested paging", 0, 0, bools},
      {"LBR virtualization", 1, 1, bools},
      {"SVM lock", 2, 2, bools},
      {"NRIP save", 3, 3, bools},
      {"MSR based TSC rate control", 4, 4, bools},
      {"VMCB clean bits support", 5, 5, bools},
      {"flush by ASID", 6, 6, bools},
      {"decode assists", 7, 7, bools},
      {"SSSE3/SSE5 opcode set disable", 9, 9, bools},
      {"pause intercept filter", 10, 10, bools},
      {"pause filter threshold", 12, 12, bools},
      {"AVIC: AMD virtual interrupt controller", 13, 13, bools},
      {"virtualized VMLOAD/VMSAVE", 15, 15, bools},
      {"virtualized global interrupt flag (GIF)", 16, 16, bools},
      {"GMET: guest mode execute trap", 17, 17, bools},
      {"supervisor shadow stack", 19, 19, bools},
      {"guest Spec_ctl support", 20, 20, bools},
      {"host MCE override", 23, 23, bools},
      {"INVLPGB/TLBSYNC hyperv interc enable", 24, 24, bools},
      {"guest SVME addr check", 28, 28, bools},  // LX*, Qemu*
  };

  printf("   SVM Secure Virtual Machine (0x8000000a/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000000a_ebx(unsigned int value) {
  printf("   NASID: number of address space identifiers = 0x%x (%u):\n", value,
         value);
}

static void print_80000019_eax(unsigned int value) {
  static named_item names[] = {
      {"instruction # entries", 0, 11, NIL_IMAGES},
      {"instruction associativity", 12, 15, l2_assoc},
      {"data # entries", 16, 27, NIL_IMAGES},
      {"data associativity", 28, 31, l2_assoc},
  };

  printf("   L1 TLB information: 1G pages (0x80000019/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000019_ebx(unsigned int value) {
  static named_item names[] = {
      {"instruction # entries", 0, 11, NIL_IMAGES},
      {"instruction associativity", 12, 15, l2_assoc},
      {"data # entries", 16, 27, NIL_IMAGES},
      {"data associativity", 28, 31, l2_assoc},
  };

  printf("   L2 TLB information: 1G pages (0x80000019/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001a_eax(unsigned int value) {
  static named_item names[] = {
      {"128-bit SSE executed full-width", 0, 0, bools},
      {"MOVU* better than MOVL*/MOVH*", 1, 1, bools},
      {"256-bit SSE executed full-width", 2, 2, bools},
  };

  printf("   SVM Secure Virtual Machine (0x8000001a/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001b_eax(unsigned int value) {
  static named_item names[] = {
      {"IBS feature flags valid", 0, 0, bools},
      {"IBS fetch sampling", 1, 1, bools},
      {"IBS execution sampling", 2, 2, bools},
      {"read write of op counter", 3, 3, bools},
      {"op counting mode", 4, 4, bools},
      {"branch target address reporting", 5, 5, bools},
      {"IbsOpCurCnt and IbsOpMaxCnt extend 7", 6, 6, bools},
      {"invalid RIP indication support", 7, 7, bools},
      {"fused branch micro-op indication support", 8, 8, bools},
      {"IBS fetch control extended MSR support", 9, 9, bools},
      {"IBS op data 4 MSR support", 10, 10, bools},
  };

  printf("   Instruction Based Sampling Identifiers (0x8000001b/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001c_eax(unsigned int value) {
  static named_item names[] = {
      {"lightweight profiling", 0, 0, bools},
      {"LWPVAL instruction", 1, 1, bools},
      {"instruction retired event", 2, 2, bools},
      {"branch retired event", 3, 3, bools},
      {"DC miss event", 4, 4, bools},
      {"core clocks not halted event", 5, 5, bools},
      {"core reference clocks not halted event", 6, 6, bools},
      {"continuous mode sampling", 29, 29, bools},
      {"tsc in event record", 30, 30, bools},
      {"interrupt on threshold overflow", 31, 31, bools},
  };

  printf(
      "   Lightweight Profiling Capabilities: Availability"
      " (0x8000001c/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001c_ebx(unsigned int value) {
  static named_item names[] = {
      {"LWPCB byte size", 0, 7, NIL_IMAGES},
      {"event record byte size", 8, 15, NIL_IMAGES},
      {"maximum EventId", 16, 23, NIL_IMAGES},
      {"EventInterval1 field offset", 24, 31, NIL_IMAGES},
  };

  printf("   Lightweight Profiling Capabilities (0x8000001c/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001c_ecx(unsigned int value) {
  static named_item names[] = {
      {"latency counter bit size", 0, 4, NIL_IMAGES},
      {"data cache miss address valid", 5, 5, bools},
      {"amount cache latency is rounded", 6, 8, NIL_IMAGES},
      {"LWP implementation version", 9, 15, NIL_IMAGES},
      {"event ring buffer size in records", 16, 23, NIL_IMAGES},
      {"branch prediction filtering", 28, 28, bools},
      {"IP filtering", 29, 29, bools},
      {"cache level filtering", 30, 30, bools},
      {"cache latency filteing", 31, 31, bools},
  };

  printf("   Lightweight Profiling Capabilities (0x8000001c/ecx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001c_edx(unsigned int value) {
  static named_item names[] = {
      {"lightweight profiling", 0, 0, bools},
      {"LWPVAL instruction", 1, 1, bools},
      {"instruction retired event", 2, 2, bools},
      {"branch retired event", 3, 3, bools},
      {"DC miss event", 4, 4, bools},
      {"core clocks not halted event", 5, 5, bools},
      {"core reference clocks not halted event", 6, 6, bools},
      {"continuous mode sampling", 29, 29, bools},
      {"tsc in event record", 30, 30, bools},
      {"interrupt on threshold overflow", 31, 31, bools},
  };

  printf(
      "   Lightweight Profiling Capabilities: Supported"
      " (0x8000001c/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001d_eax(unsigned int value) {
  static ccstring cache_type[1 << 5] = {"no more caches (0)", "data (1)",
                                        "instruction (2)", "unified (3)"};

  static named_item names[] = {
      {"type", 0, 4, cache_type},
      {"level", 5, 7, NIL_IMAGES},
      {"self-initializing", 8, 8, bools},
      {"fully associative", 9, 9, bools},
      {"extra cores sharing this cache", 14, 25, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 31);
}

static void print_8000001d_ebx(unsigned int value) {
  static named_item names[] = {
      {"line size in bytes", 0, 11, MINUS1_IMAGES},
      {"physical line partitions", 12, 21, MINUS1_IMAGES},
      {"number of ways", 22, 31, MINUS1_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 31);
}

static void print_8000001d_edx(unsigned int value) {
  static named_item names[] = {
      {"write-back invalidate", 0, 0, bools},
      {"cache inclusive of lower levels", 1, 1, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 31);
}

static void print_8000001d_synth(const unsigned int words[]) {
  unsigned int ways_assoc = BIT_EXTRACT_LE(words[WORD_EBX], 22, 32) + 1;
  unsigned int parts = BIT_EXTRACT_LE(words[WORD_EBX], 12, 22) + 1;
  unsigned int line_size = BIT_EXTRACT_LE(words[WORD_EBX], 0, 12) + 1;
  unsigned int sets = words[WORD_ECX] + 1;
  unsigned int size = (ways_assoc * parts * line_size * sets);

  printf("      (synth size)                    = %u", size);
  if (size > 1048576) {
    if ((size % 1048576) == 0) {
      printf(" (%u MB)", size / 1048576);
    } else {
      printf(" (%.1f MB)", ((float)size) / 1048576.0);
    }
  } else if (size > 1024) {
    if ((size % 1024) == 0) {
      printf(" (%u KB)", size / 1024);
    } else {
      printf(" (%.1f KB)", ((float)size) / 1024.0);
    }
  }
  printf("\n");
}

static void print_8000001e_ebx_f16(unsigned int value) {
  static named_item names[] = {
      {"compute unit ID", 0, 7, NIL_IMAGES},
      {"cores per compute unit", 8, 9, MINUS1_IMAGES},
  };

  printf("   Compute Unit Identifiers (0x8000001e/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001e_ebx_gt_f16(unsigned int value) {
  static named_item names[] = {
      {"core ID", 0, 7, NIL_IMAGES},
      {"threads per core", 8, 15, MINUS1_IMAGES},
  };

  printf("   Core Identifiers (0x8000001e/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001e_ecx(unsigned int value) {
  static named_item names[] = {
      {"node ID", 0, 7, NIL_IMAGES},
      {"nodes per processor", 8, 10, MINUS1_IMAGES},
  };

  printf("   Node Identifiers (0x8000001e/ecx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_8000001f_eax(unsigned int value) {
  static named_item names[] = {
      {"SME: secure memory encryption support", 0, 0, bools},
      {"SEV: secure encrypted virtualize support", 1, 1, bools},
      {"VM page flush MSR support", 2, 2, bools},
      {"SEV-ES: SEV encrypted state support", 3, 3, bools},
      {"SEV-SNP: SEV secure nested paging", 4, 4, bools},
      {"VMPL: VM permission levels", 5, 5, bools},
      {"Secure TSC supported", 8, 8, bools},
      {"hardware cache coher across enc domains", 10, 10, bools},
      {"SEV guest exec only from 64-bit host", 11, 11, bools},
      {"restricted injection", 12, 12, bools},
      {"alternate injection", 13, 13, bools},
      {"full debug state swap for SEV-ES guests", 14, 14, bools},
      {"disallowing IBS use by host", 15, 15, bools},
      {"VTE: SEV virtual transparent encryption", 16, 16, bools},
      {"VMSA register protection", 24, 24, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_8000001f_ebx(unsigned int value) {
  static named_item names[] = {
      {"encryption bit position in PTE", 0, 5, NIL_IMAGES},
      {"physical address space width reduction", 6, 11, NIL_IMAGES},
      {"number of VM permission levels", 12, 15, NIL_IMAGES},
  };
  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_80000020_0_ebx(unsigned int value) {
  static named_item names[] = {
      {"memory bandwidth enforcement support", 1, 1, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 36);
}

static void print_80000021_eax(unsigned int value) {
  static named_item names[] = {
      {"no nested data-breakpoints", 0, 0, bools},
      {"LFENCE always serializing", 2, 2, bools},
      {"SMM paging configuration lock support", 3, 3, bools},
      {"null selector clears base", 6, 6, bools},
      {"upper address ignore support", 7, 7, bools},
      {"SMM_CTL MSR not supported", 9, 9, bools},
      {"prefetch control MSR support", 13, 13, bools},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80000021_ebx(unsigned int value) {
  unsigned int ups = BIT_EXTRACT_LE(value, 0, 11) * 16;
  printf("      microcode patch size                  = ");
  if (ups == 0) {
    printf("<= 0x15c0 (5568) (legacy value)\n");
  } else {
    printf("%u (0x%0x)\n", ups, ups);
  }
}

static void print_80000022_ebx(unsigned int value) {
  static named_item names[] = {
      {"number of core perf ctrs", 0, 3, NIL_IMAGES},
      {"number of avail Northbridge perf ctrs", 10, 15, NIL_IMAGES},
  };

  printf(
      "   Extended Performance Monitoring and Debugging"
      " (0x80000022/ebx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_80860001_eax(unsigned int value) {
  static named_item names[] = {
      {"generation", 8, 11, NIL_IMAGES},
      {"model", 4, 7, NIL_IMAGES},
      {"stepping", 0, 3, NIL_IMAGES},
  };

  printf("   Transmeta processor signature (0x80860001/eax):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);

  ccstring synth = decode_synth_transmeta(value, NULL);
  printf("      (simple synth) = ");
  if (synth != NULL) {
    printf("%s", synth);
  }
  printf("\n");
}

static void print_80860001_edx(unsigned int value) {
  static named_item names[] = {
      {"recovery CMS active", 0, 0, bools},
      {"LongRun", 1, 1, bools},
      {"LongRun Table Interface LRTI (CMS 4.2)", 3, 3, bools},
      {"persistent translation technology 1.x", 7, 7, bools},
      {"persistent translation technology 2.0", 8, 8, bools},
      {"processor break events", 12, 12, bools},
  };

  printf("   Transmeta feature flags (0x80860001/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_transmeta_proc_rev_meaning(unsigned int proc_rev) {
  switch (proc_rev & 0xffff0000) {
    case 0x01010000:
      printf("(TM3200)");
      break;
    case 0x01020000:
      printf("(TM5400)");
      break;
    case 0x01030000:
      if ((proc_rev & 0xffffff00) == 0x00000000) {
        printf("(TM5400 / TM5600)");
      } else {
        printf("(unknown)");
      }
      break;
    case 0x01040000:
    case 0x01050000:
      printf("(TM5500 / TM5800)");
      break;
    default:
      printf("(unknown)");
      break;
  }
}

static void print_80860001_ebx_ecx(unsigned int val_ebx, unsigned int val_ecx) {
  printf(
      "   Transmeta processor revision (0x80000001/edx)"
      " = %u.%u-%u.%u-%u ",
      (val_ebx >> 24) & 0xff, (val_ebx >> 16) & 0xff, (val_ebx >> 8) & 0xff,
      (val_ebx >> 0) & 0xff, val_ecx);

  if (val_ebx == 0x20000000) {
    printf("(see 80860002/eax)");
  } else {
    print_transmeta_proc_rev_meaning(val_ebx);
  }
  printf("\n");
}

static void print_80860002_eax(unsigned int value, code_stash_t* stash) {
  if (stash->transmeta_proc_rev == 0x02000000) {
    printf(
        "   Transmeta processor revision (0x80860002/eax)"
        " = %u.%u-%u.%u ",
        (value >> 24) & 0xff, (value >> 16) & 0xff, (value >> 8) & 0xff,
        (value >> 0) & 0xff);

    print_transmeta_proc_rev_meaning(value);

    printf("\n");

    stash->transmeta_proc_rev = value;
  }
}

static void print_c0000001_edx(unsigned int value) {
  static named_item names[] = {
      {"alternate instruction set", 0, 0, bools},          // sandpile.org
      {"alternate instruction set enabled", 1, 1, bools},  // sandpile.org
      {"random number generator", 2, 2, bools},
      {"random number generator enabled", 3, 3, bools},
      {"LongHaul MSR 0000_110Ah", 4, 4, bools},  // sandpile.org
      {"FEMMS", 5, 5, bools},                    // sandpile.org
      {"advanced cryptography engine (ACE)", 6, 6, bools},
      {"advanced cryptography engine (ACE)enabled", 7, 7, bools},
      {"montgomery multiplier/hash (ACE2)", 8, 8, bools},
      {"montgomery multiplier/hash (ACE2) enabled", 9, 9, bools},
      {"padlock hash engine (PHE)", 10, 10, bools},
      {"padlock hash engine (PHE) enabled", 11, 11, bools},
      {"padlock montgomery mult. (PMM)", 12, 12, bools},          // LX*
      {"padlock montgomery mult. (PMM) enabled", 13, 13, bools},  // LX*
  };

  printf("   extended feature flags (0xc0000001/edx):\n");
  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_c0000002_ebx(unsigned int value) {
  printf("      input voltage (mV)                 = %d (0x%0x)\n",
         (BIT_EXTRACT_LE(value, 0, 8) << 4) + 700, BIT_EXTRACT_LE(value, 0, 8));

  static named_item names[] = {
      {"current clock multipler", 8, 15, NIL_IMAGES},
      {"clock ratio transition in progress", 16, 16, bools},
      {"voltage transition in progress", 17, 17, bools},
      {"thermal monitor 2 transition", 18, 18, bools},
      {"thermal monitor 2 transition", 19, 19, bools},
      {"performance control MSR transition", 20, 21, NIL_IMAGES},
      {"lowest clock ratio", 24, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 34);
}

static void print_c0000002_ecx(unsigned int value) {
  printf("      highest voltage (mV)               = %d (0x%0x)\n",
         (BIT_EXTRACT_LE(value, 0, 8) << 4) + 700, BIT_EXTRACT_LE(value, 0, 8));
  printf("      lowest voltage (mV)                = %d (0x%0x)\n",
         (BIT_EXTRACT_LE(value, 16, 24) << 4) + 700,
         BIT_EXTRACT_LE(value, 16, 24));

  static named_item names[] = {
      {"highest clock multiplier", 8, 15, NIL_IMAGES},
      {"lowest clock multiplier", 24, 31, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 34);
}

static void print_c0000002_edx(unsigned int value) {
  static ccstring mb_reset[1 << 1] = {"0xffffffff (0)", "0x000ffff0 (1)"};
  static ccstring bus_clock[1 << 2] = {"100 MHz (0)", "133 MHz (1)",
                                       "200 MHz (2)", "166 MHz (3)"};

  static named_item names[] = {
      {"MB reset vector", 14, 14, mb_reset},
      {"APIC cluster ID", 16, 17, NIL_IMAGES},
      {"input front side bus clock", 16, 17, bus_clock},
      {"APIC agent ID", 20, 21, NIL_IMAGES},
      {"current clock multiplier", 22, 26, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 34);
}

static void print_c0000004_eax(unsigned int value) {
  static named_item names[] = {
      {"thermal monitor temperature", 0, 7, NIL_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 0);
}

static void print_c0000004_ebx(unsigned int value) {
  printf("      current voltage (mV)                     = %d (0x%0x)\n",
         (BIT_EXTRACT_LE(value, 0, 8) << 4) + 700, BIT_EXTRACT_LE(value, 0, 8));

  // This is a mirror of MSR 198h [31:0]
  // If it had been read via rdmsr, this would be eax.

  static named_item names[] = {
      {"current clock ratio", 8, 15, X2_IMAGES},
      {"clock ratio transition in progress", 16, 16, bools},
      {"voltage transition in progress", 17, 17, bools},
      {"thermal monitor 2 transition in progress", 18, 18, NIL_IMAGES},
      {"thermal monitor 2 transition in progress", 19, 19, NIL_IMAGES},
      {"IA32_PERF_CTL transition in progress", 20, 20, NIL_IMAGES},
      {"IA32_PERF_CTL transition in progress", 21, 21, NIL_IMAGES},
      {"lowest clock ratio", 24, 30, X2_IMAGES},
      {"XE operation (R/O)", 31, 31, bools},

  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void print_c0000004_ecx(unsigned int value) {
  // This is a mirror of MSR 198h [63:32]
  // If it had been read via rdmsr, this would be edx.

  static named_item names[] = {
      {"highest supported voltage", 0, 7, NIL_IMAGES},
      {"highest supported clock ratio", 8, 15, X2_IMAGES},
      {"lowest supported voltage", 16, 23, NIL_IMAGES},
      {"lowest supported clock ratio", 24, 31, X2_IMAGES},
  };

  print_names(value, names, LENGTH(names),
              /* max_len => */ 40);
}

static void usage(void) {
  printf("usage: %s [options...]\n", program);
  printf("\n");
  printf(
      "Dump detailed information about the CPU(s) gathered from the CPUID"
      " instruction,\n");
  printf("and also determine the exact model of CPU(s).\n");
  printf("\n");
  printf("options:\n");
  printf("\n");
  printf(
      "   -1,      --one-cpu    display information only for the current"
      " CPU\n");
  printf(
      "   -f FILE, --file=FILE  read raw hex information (-r output) from"
      " FILE instead\n");
  printf(
      "                         of from executions of the cpuid"
      " instruction.\n");
  printf("                         If FILE is '-', read from stdin.\n");
  printf(
      "   -l V,    --leaf=V     display information for the single specified"
      " leaf.\n");
  printf(
      "                         If -s/--subleaf is not specified, 0 is"
      " assumed.\n");
  printf(
      "   -s V,    --subleaf=V  display information for the single specified"
      " subleaf.\n");
  printf("                         It requires -l/--leaf.\n");
  printf("   -h, -H,  --help       display this help information\n");
  printf(
      "   -i,      --inst       use the CPUID instruction: The information"
      " it provides\n");
  printf(
      "                         is reliable.  It is not necessary to"
      " be root.\n");
  printf("                         (This option is the default.)\n");
#ifdef USE_CPUID_MODULE
  printf(
      "   -k,      --kernel     use the CPUID kernel module: The"
      " information does not\n");
  printf(
      "                         seem to be reliable on all combinations of"
      " CPU type\n");
  printf(
      "                         and kernel version.  Typically, it is"
      " necessary to be\n");
  printf("                         root.\n");
#endif
  printf(
      "   -r,      --raw        display raw hex information with no"
      " decoding\n");
  printf("   -v,      --version    display cpuid version\n");
  printf("\n");
  exit(1);
}

#ifdef USE_CPUID_MODULE
static void explain_dev_cpu_errno(void) {
  if (errno == ENODEV || errno == ENXIO) {
    fprintf(stderr,
            "%s: if running a modular kernel, execute"
            " \"modprobe cpuid\",\n",
            program);
    fprintf(stderr, "%s: wait a few seconds, and then try again\n", program);
    fprintf(stderr, "%s: or consider using the -i option\n", program);
  } else if (errno == ENOENT) {
    fprintf(stderr,
            "%s: if running a modular kernel, execute"
            " \"modprobe cpuid\",\n",
            program);
    fprintf(stderr, "%s: wait a few seconds, and then try again;\n", program);
    fprintf(stderr, "%s: if it still fails, try executing:\n", program);
    fprintf(stderr, "%s:    mknod /dev/cpu/0/cpuid c %u 0\n", program,
            CPUID_MAJOR);
    fprintf(stderr, "%s:    mknod /dev/cpu/1/cpuid c %u 1\n", program,
            CPUID_MAJOR);
    fprintf(stderr, "%s:    etc.\n", program);
    fprintf(stderr, "%s: and then try again\n", program);
    fprintf(stderr, "%s: or consider using the -i option\n", program);
  } else if ((errno == EPERM || errno == EACCES) && getuid() != 0) {
    fprintf(stderr,
            "%s: on most systems,"
            " it is necessary to execute this as root\n",
            program);
    fprintf(stderr, "%s: or consider using the -i option\n", program);
  }
  exit(1);
}
#endif

#define IS_HYPERVISOR_LEAF(reg, want) \
  (0x4000000 <= (reg) && (reg) < 0x40010000 && ((reg)&0xff) == (want))

#define FOUR_CHARS_VALUE(s) \
  ((unsigned int)((s)[0] + ((s)[1] << 8) + ((s)[2] << 16) + ((s)[3] << 24)))
#define IS_VENDOR_ID(words, s)                       \
  ((words)[WORD_EBX] == FOUR_CHARS_VALUE(&(s)[0]) && \
   (words)[WORD_EDX] == FOUR_CHARS_VALUE(&(s)[4]) && \
   (words)[WORD_ECX] == FOUR_CHARS_VALUE(&(s)[8]))
#define IS_HYPERVISOR_ID(words, s)                   \
  ((words)[WORD_EBX] == FOUR_CHARS_VALUE(&(s)[0]) && \
   (words)[WORD_ECX] == FOUR_CHARS_VALUE(&(s)[4]) && \
   (words)[WORD_EDX] == FOUR_CHARS_VALUE(&(s)[8]))

static hypervisor_t get_hypervisor(const unsigned int words[WORD_NUM]) {
  if (IS_HYPERVISOR_ID(words, "VMwareVMware")) {
    return HYPERVISOR_VMWARE;
  } else if (IS_HYPERVISOR_ID(words, "XenVMMXenVMM")) {
    return HYPERVISOR_XEN;
  } else if (IS_HYPERVISOR_ID(words, "KVMKVMKVM\0\0\0")) {
    return HYPERVISOR_KVM;
  } else if (IS_HYPERVISOR_ID(words, "Microsoft Hv")) {
    return HYPERVISOR_MICROSOFT;
  } else if (IS_HYPERVISOR_ID(words, "ACRNACRNACRN")) {
    return HYPERVISOR_ACRN;
  } else {
    return HYPERVISOR_UNKNOWN;
  }
}

static void print_esc_substring(const char* str, unsigned int len) {
  unsigned int i = 0;
  for (; i < len; i++) {
    unsigned char c = ((const unsigned char*)str)[i];
    if (isgraph(c) || (c) == ' ') {
      putchar(c);
    } else {
      printf("\\%o", c);
    }
  }
}

static void print_reg_raw(unsigned int reg, unsigned int try,
                          const unsigned int words[WORD_NUM]) {
  printf("   0x%08x 0x%02x: eax=0x%08x ebx=0x%08x ecx=0x%08x edx=0x%08x\n", reg,
         try, words[WORD_EAX], words[WORD_EBX], words[WORD_ECX],
         words[WORD_EDX]);
}

static void print_reg2(unsigned int reg, const unsigned int words[WORD_NUM],
                       code_stash_t* stash) {
  if (reg == 0) {
    if (IS_VENDOR_ID(words, "GenuineIntel")) {
      stash->vendor = VENDOR_INTEL;
    } else if (IS_VENDOR_ID(words, "AuthenticAMD")) {
      stash->vendor = VENDOR_AMD;
    } else if (IS_VENDOR_ID(words, "CyrixInstead")) {
      stash->vendor = VENDOR_CYRIX;
    } else if (IS_VENDOR_ID(words, "CentaurHauls")) {
      stash->vendor = VENDOR_VIA;
    } else if (IS_VENDOR_ID(words, "UMC UMC UMC ")) {
      stash->vendor = VENDOR_UMC;
    } else if (IS_VENDOR_ID(words, "NexGenDriven")) {
      stash->vendor = VENDOR_NEXGEN;
    } else if (IS_VENDOR_ID(words, "RiseRiseRise")) {
      stash->vendor = VENDOR_RISE;
    } else if (IS_VENDOR_ID(words, "GenuineTMx86")) {
      stash->vendor = VENDOR_TRANSMETA;
    } else if (IS_VENDOR_ID(words, "SiS SiS SiS ")) {
      stash->vendor = VENDOR_SIS;
    } else if (IS_VENDOR_ID(words, "Geode by NSC")) {
      stash->vendor = VENDOR_NSC;
    } else if (IS_VENDOR_ID(words, "Vortex86 SoC")) {
      stash->vendor = VENDOR_VORTEX;
    } else if (IS_VENDOR_ID(words, "Genuine  RDC")) {
      stash->vendor = VENDOR_RDC;
    } else if (IS_VENDOR_ID(words, "HygonGenuine")) {
      stash->vendor = VENDOR_HYGON;
    } else if (IS_VENDOR_ID(words, "  Shanghai  ")) {
      stash->vendor = VENDOR_ZHAOXIN;
    }
  } else if (reg == 1) {
    stash->val_1_eax = words[WORD_EAX];
    stash->val_1_ebx = words[WORD_EBX];
    stash->val_1_ecx = words[WORD_ECX];
    stash->val_1_edx = words[WORD_EDX];
  }
}

static void print_reg(unsigned int reg, const unsigned int words[WORD_NUM],
                      boolean raw, unsigned int try, code_stash_t* stash) {
  if (reg == 0) {
    if (IS_VENDOR_ID(words, "GenuineIntel")) {
      stash->vendor = VENDOR_INTEL;
    } else if (IS_VENDOR_ID(words, "AuthenticAMD")) {
      stash->vendor = VENDOR_AMD;
    } else if (IS_VENDOR_ID(words, "CyrixInstead")) {
      stash->vendor = VENDOR_CYRIX;
    } else if (IS_VENDOR_ID(words, "CentaurHauls")) {
      stash->vendor = VENDOR_VIA;
    } else if (IS_VENDOR_ID(words, "UMC UMC UMC ")) {
      stash->vendor = VENDOR_UMC;
    } else if (IS_VENDOR_ID(words, "NexGenDriven")) {
      stash->vendor = VENDOR_NEXGEN;
    } else if (IS_VENDOR_ID(words, "RiseRiseRise")) {
      stash->vendor = VENDOR_RISE;
    } else if (IS_VENDOR_ID(words, "GenuineTMx86")) {
      stash->vendor = VENDOR_TRANSMETA;
    } else if (IS_VENDOR_ID(words, "SiS SiS SiS ")) {
      stash->vendor = VENDOR_SIS;
    } else if (IS_VENDOR_ID(words, "Geode by NSC")) {
      stash->vendor = VENDOR_NSC;
    } else if (IS_VENDOR_ID(words, "Vortex86 SoC")) {
      stash->vendor = VENDOR_VORTEX;
    } else if (IS_VENDOR_ID(words, "Genuine  RDC")) {
      stash->vendor = VENDOR_RDC;
    } else if (IS_VENDOR_ID(words, "HygonGenuine")) {
      stash->vendor = VENDOR_HYGON;
    } else if (IS_VENDOR_ID(words, "  Shanghai  ")) {
      stash->vendor = VENDOR_ZHAOXIN;
    }
  } else if (reg == 1) {
    stash->val_1_eax = words[WORD_EAX];
    stash->val_1_ebx = words[WORD_EBX];
    stash->val_1_ecx = words[WORD_ECX];
    stash->val_1_edx = words[WORD_EDX];
  } else if (reg == 4) {
    stash->saw_4 = TRUE;
    if (try == 0) {
      stash->val_4_eax = words[WORD_EAX];
    }
  } else if (reg == 0xb) {
    stash->saw_b = TRUE;
    if (try < LENGTH(stash->val_b_eax)) {
      stash->val_b_eax[try] = words[WORD_EAX];
    }
    if (try < LENGTH(stash->val_b_ebx)) {
      stash->val_b_ebx[try] = words[WORD_EBX];
    }
  } else if (reg == 0x1f) {
    stash->saw_1f = TRUE;
    if (try < LENGTH(stash->val_1f_eax)) {
      stash->val_1f_eax[try] = words[WORD_EAX];
    }
    if (try < LENGTH(stash->val_1f_ebx)) {
      stash->val_1f_ebx[try] = words[WORD_EBX];
    }
    if (try < LENGTH(stash->val_1f_ecx)) {
      stash->val_1f_ecx[try] = words[WORD_ECX];
    }
  } else if (IS_HYPERVISOR_LEAF(reg, 0)) {
    stash->hypervisor = get_hypervisor(words);
  } else if (reg == 0x80000008) {
    stash->val_80000008_ecx = words[WORD_ECX];
  } else if (reg == 0x8000001e) {
    stash->val_8000001e_ebx = words[WORD_EBX];
  } else if (reg == 0x80860003) {
    memcpy(&stash->transmeta_info[0], words, sizeof(unsigned int) * WORD_NUM);
  } else if (reg == 0x80860004) {
    memcpy(&stash->transmeta_info[16], words, sizeof(unsigned int) * WORD_NUM);
  } else if (reg == 0x80860005) {
    memcpy(&stash->transmeta_info[32], words, sizeof(unsigned int) * WORD_NUM);
  } else if (reg == 0x80860006) {
    memcpy(&stash->transmeta_info[48], words, sizeof(unsigned int) * WORD_NUM);
  }

  if (reg == 3) {
    printf(
        "   processor serial number ="
        " %04X-%04X-%04X-%04X-%04X-%04X\n",
        stash->val_1_eax >> 16, stash->val_1_eax & 0xffff,
        words[WORD_EDX] >> 16, words[WORD_EDX] & 0xffff, words[WORD_ECX] >> 16,
        words[WORD_ECX] & 0xffff);
  }

  if (raw) {
    print_reg_raw(reg, try, words);
  } else if (reg == 0) {
    // max already set to words[WORD_EAX]
    stash->val_0_eax = words[WORD_EAX];
    printf("   vendor_id = \"%-4.4s%-4.4s%-4.4s\"\n",
           (const char*)&words[WORD_EBX], (const char*)&words[WORD_EDX],
           (const char*)&words[WORD_ECX]);
  } else if (reg == 1) {
    print_1_eax(words[WORD_EAX], stash->vendor);
    print_1_ebx(words[WORD_EBX]);
    print_brand(words[WORD_EAX], words[WORD_EBX]);
    print_1_edx(words[WORD_EDX]);
    print_1_ecx(words[WORD_ECX]);
  } else if (reg == 2) {
    unsigned int word = 0;
    for (; word < 4; word++) {
      if ((words[word] & 0x80000000) == 0) {
        const unsigned char* bytes = (const unsigned char*)&words[word];
        unsigned int byte = (try == 0 && word == WORD_EAX ? 1 : 0);
        for (; byte < 4; byte++) {
          print_2_byte(bytes[byte], stash->vendor, stash->val_1_eax);
          stash_intel_cache(stash, bytes[byte]);
        }
      }
    }
  } else if (reg == 3) {
    printf(
        "   processor serial number ="
        " %04X-%04X-%04X-%04X-%04X-%04X\n",
        stash->val_1_eax >> 16, stash->val_1_eax & 0xffff,
        words[WORD_EDX] >> 16, words[WORD_EDX] & 0xffff, words[WORD_ECX] >> 16,
        words[WORD_ECX] & 0xffff);
  } else if (reg == 4) {
    printf("      --- cache %d ---\n", try);
    if ((words[WORD_EAX] & 0x1f) == 0) {
      printf(
          "      cache type                         = "
          "no more caches (0)\n");
    } else {
      print_4_eax(words[WORD_EAX]);
      print_4_ebx(words[WORD_EBX]);
      print_4_ecx(words[WORD_ECX]);
      print_4_edx(words[WORD_EDX]);
      printf("      number of sets (s)                 = %llu\n",
             (unsigned long long)words[WORD_ECX] + 1ULL);
      print_4_synth(words);
    }
  } else if (reg == 5) {
    printf("   MONITOR/MWAIT (5):\n");
    print_5_eax(words[WORD_EAX]);
    print_5_ebx(words[WORD_EBX]);
    print_5_ecx(words[WORD_ECX]);
    print_5_edx(words[WORD_EDX]);
  } else if (reg == 6) {
    printf("   Thermal and Power Management Features (6):\n");
    print_6_eax(words[WORD_EAX]);
    print_6_ebx(words[WORD_EBX]);
    print_6_ecx(words[WORD_ECX]);
    print_6_edx(words[WORD_EDX]);
  } else if (reg == 7) {
    if (try == 0) {
      print_7_0_ebx(words[WORD_EBX]);
      print_7_0_ecx(words[WORD_ECX]);
      print_7_0_edx(words[WORD_EDX]);
    } else if (try == 1) {
      print_7_1_eax(words[WORD_EAX]);
    } else {
      /* Reserved: DO NOTHING */
    }
  } else if (reg == 8) {
    /* Reserved: DO NOTHING */
  } else if (reg == 9) {
    printf("   Direct Cache Access Parameters (9):\n");
    printf("      PLATFORM_DCA_CAP MSR bits = %u\n", words[WORD_EAX]);
  } else if (reg == 0xa) {
    printf("   Architecture Performance Monitoring Features (0xa):\n");
    print_a_eax(words[WORD_EAX]);
    print_a_ebx(words[WORD_EBX], words[WORD_EAX]);
    print_a_ecx(words[WORD_ECX]);
    print_a_edx(words[WORD_EDX]);
  } else if (reg == 0xb) {
    if (try == 0) {
      // This is invariant across subleaves, so print it only once
      printf("      extended APIC ID                      = %u\n",
             words[WORD_EDX]);
    }
    printf("      --- level %d ---\n", try);
    print_b_1f_ecx(words[WORD_ECX]);
    print_b_1f_eax(words[WORD_EAX]);
    print_b_1f_ebx(words[WORD_EBX]);
  } else if (reg == 0xc) {
    /* Reserved: DO NOTHING */
  } else if (reg == 0xd) {
    if (try == 0) {
      printf("   XSAVE features (0xd/0):\n");
      printf("      XCR0 valid bit field mask               = 0x%08x%08x\n",
             words[WORD_EDX], words[WORD_EAX]);
      print_d_0_eax(words[WORD_EAX]);
      print_d_0_edx(words[WORD_EDX]);
      // No bits current are defined in d_0_edx
      printf("      bytes required by fields in XCR0        = 0x%08x (%u)\n",
             words[WORD_EBX], words[WORD_EBX]);
      printf("      bytes required by XSAVE/XRSTOR area     = 0x%08x (%u)\n",
             words[WORD_ECX], words[WORD_ECX]);
    } else if (try == 1) {
      printf("   XSAVE features (0xd/1):\n");
      print_d_1_eax(words[WORD_EAX]);
      printf(
          "      SAVE area size in bytes                    "
          " = 0x%08x (%u)\n",
          words[WORD_EBX], words[WORD_EBX]);
      printf(
          "      IA32_XSS lower 32 bits valid bit field mask"
          " = 0x%08x\n",
          words[WORD_ECX]);
      printf(
          "      IA32_XSS upper 32 bits valid bit field mask"
          " = 0x%08x\n",
          words[WORD_EDX]);
    } else if (try >= 2 && try < 63) {
      print_d_n(words, try);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else if (reg == 0xe) {
    /* Reserved: DO NOTHING */
  } else if (reg == 0xf) {
    if (try == 0) {
      printf("   Quality of Service Monitoring Resource Type (0xf/0):\n");
      printf("      Maximum range of RMID = %u\n", words[WORD_EBX]);
      print_f_0_edx(words[WORD_EDX]);
    } else if (try == 1) {
      printf("   L3 Cache Quality of Service Monitoring (0xf/1):\n");
      printf("      Conversion factor from IA32_QM_CTR to bytes = %u\n",
             words[WORD_EBX]);
      printf("      Maximum range of RMID                       = %u\n",
             words[WORD_ECX]);
      printf("      Counter width                               = %u\n",
             24 + BIT_EXTRACT_LE(words[WORD_EAX], 0, 8));
      print_f_1_eax(words[WORD_EAX]);
      print_f_1_edx(words[WORD_EDX]);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else if (reg == 0x10) {
    if (try == 0) {
      printf("   Resource Director Technology Allocation (0x10/0):\n");
      print_10_0_ebx(words[WORD_EBX]);
    } else if (try == 1 || try == 2) {
      if (try == 1) {
        printf("   L3 Cache Allocation Technology (0x10/1):\n");
      } else if (try == 2) {
        printf("   L2 Cache Allocation Technology (0x10/2):\n");
      }
      print_10_n_eax(words[WORD_EAX]);
      printf("      Bit-granular map of isolation/contention = 0x%08x\n",
             words[WORD_EBX]);
      print_10_n_ecx(words[WORD_ECX]);
      print_10_n_edx(words[WORD_EDX]);
    } else if (try == 3) {
      printf("   Memory Bandwidth Allocation (0x10/3):\n");
      print_10_3_eax(words[WORD_EAX]);
      print_10_3_ecx(words[WORD_ECX]);
      print_10_n_edx(words[WORD_EDX]);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else if (reg == 0x12) {
    if (try == 0) {
      printf("   Software Guard Extensions (SGX) capability (0x12/0):\n");
      print_12_0_eax(words[WORD_EAX]);
      print_12_0_ebx(words[WORD_EBX]);
      print_12_0_edx(words[WORD_EDX]);
    } else if (try == 1) {
      printf("   SGX attributes: ECREATE SECS.ATTRIBUTES (0x12/1):\n");
      printf("      valid bit mask = 0x%08x%08x%08x%08x\n", words[WORD_EDX],
             words[WORD_ECX], words[WORD_EBX], words[WORD_EAX]);
      print_12_1_eax(words[WORD_EAX]);
      print_12_1_ebx(words[WORD_EBX]);
      printf("      XFRM: XSAVE feature request mask       = 0x%08x%08x\n",
             words[WORD_EDX], words[WORD_ECX]);
      print_12_1_ecx(words[WORD_ECX]);
      print_12_1_edx(words[WORD_EDX]);
    } else {
      if ((words[WORD_EAX] & 0xf) == 0) {
        printf("   SGX Enclave Page Cache (EPC) enumeration (0x12/0x%x):\n",
               try);
        print_12_n_eax(words[WORD_EAX], /* max_len => */ 0);
      } else if ((words[WORD_EAX] & 0xf) == 1) {
        printf("   SGX Enclave Page Cache (EPC) enumeration (0x12/0x%x):\n",
               try);
        print_12_n_eax(words[WORD_EAX], /* max_len => */ 24);
        printf("      section physical address = 0x%08x%08x\n",
               words[WORD_EBX] & 0xfffff, words[WORD_EAX] & 0xfffff000);
        printf("      section size             = 0x%08x%08x\n",
               words[WORD_EDX] & 0xfffff, words[WORD_ECX] & 0xfffff000);
        print_12_n_ecx(words[WORD_ECX]);
      } else {
        print_reg_raw(reg, try, words);
      }
    }
  } else if (reg == 0x14) {
    if (try == 0) {
      printf("   Intel Processor Trace (0x14):\n");
      print_14_0_ebx(words[WORD_EBX]);
      print_14_0_ecx(words[WORD_ECX]);
    } else if (try == 1) {
      print_14_1_eax(words[WORD_EAX]);
      print_14_1_ebx(words[WORD_EBX]);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else if (reg == 0x15) {
    printf("   Time Stamp Counter/Core Crystal Clock Information (0x15):\n");
    printf("      TSC/clock ratio = %u/%u\n", words[WORD_EBX], words[WORD_EAX]);
    printf("      nominal core crystal clock = %u Hz\n", words[WORD_ECX]);
  } else if (reg == 0x16) {
    printf("   Processor Frequency Information (0x16):\n");
    print_16_eax(words[WORD_EAX]);
    print_16_ebx(words[WORD_EBX]);
    print_16_ecx(words[WORD_ECX]);
  } else if (reg == 0x17) {
    if (try == 0) {
      printf("   System-On-Chip Vendor Attribute (0x17/0):\n");
      print_17_0_ebx(words[WORD_EBX]);
      printf("      project id  = 0x%08x (%u)\n", words[WORD_ECX],
             words[WORD_ECX]);
      printf("      stepping id = 0x%08x (%u)\n", words[WORD_EDX],
             words[WORD_EDX]);
    } else if (try == 1) {
      memcpy(&stash->soc_brand[0], words, sizeof(unsigned int) * WORD_NUM);
    } else if (try == 2) {
      memcpy(&stash->soc_brand[16], words, sizeof(unsigned int) * WORD_NUM);
    } else if (try == 3) {
      memcpy(&stash->soc_brand[32], words, sizeof(unsigned int) * WORD_NUM);
      printf("      SoC brand   = \"%s\"\n", stash->soc_brand);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else if (reg == 0x18) {
    printf("   Deterministic Address Translation Parameters (0x18/%d):\n", try);
    print_18_n_ebx(words[WORD_EBX]);
    printf("      number of sets = 0x%08x (%u)\n", words[WORD_ECX],
           words[WORD_ECX]);
    print_18_n_edx(words[WORD_EDX]);
  } else if (reg == 0x19) {
    printf("   Key Locker information (0x19):\n");
    print_19_eax(words[WORD_EAX]);
    print_19_ebx(words[WORD_EBX]);
    print_19_ecx(words[WORD_ECX]);
  } else if (reg == 0x1a) {
    printf("   Hybrid Information (0x1a/0):\n");
    print_1a_0_eax(words[WORD_EAX]);
  } else if (reg == 0x1b) {
    printf("   PCONFIG information (0x1b/0x%x):\n", try);
    print_1b_n_eax(words[WORD_EAX]);
    if ((words[WORD_EAX] & 0xfff) != 0) {
      print_1b_n_target(3 * try + 1, words[WORD_EBX]);
      print_1b_n_target(3 * try + 2, words[WORD_ECX]);
      print_1b_n_target(3 * try + 3, words[WORD_EDX]);
    }
  } else if (reg == 0x1c) {
    printf("   Architectural LBR Capabilities (0x1c/0):\n");
    print_1c_eax(words[WORD_EAX]);
    print_1c_ebx(words[WORD_EBX]);
    print_1c_ecx(words[WORD_ECX]);
  } else if (reg == 0x1d) {
    if (try == 0) {
      printf("      max_palette = %u\n", words[WORD_EAX]);
    } else {
      printf("      --- palette %d ---\n", try);
      print_1d_n_eax(words[WORD_EAX]);
      print_1d_n_ebx(words[WORD_EBX]);
      print_1d_n_ecx(words[WORD_ECX]);
    }
  } else if (reg == 0x1e) {
    printf("   TMUL Information (0x1e/0):\n");
    print_1e_ebx(words[WORD_EBX]);
  } else if (reg == 0x1f) {
    if (try == 0) {
      // This is invariant across subleaves, so print it only once
      printf("      x2APIC ID of logical processor = 0x%x (%u)\n",
             words[WORD_EDX], words[WORD_EDX]);
    }
    printf("      --- level %d ---\n", try);
    print_b_1f_ecx(words[WORD_ECX]);
    print_b_1f_eax(words[WORD_EAX]);
    print_b_1f_ebx(words[WORD_EBX]);
  } else if (reg == 0x20) {
    if (try == 0) {
      print_20_ebx(words[WORD_EBX]);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else if (reg == 0x20000000) {
    // max already set to words[WORD_EAX]
  } else if (reg == 0x20000001) {
    print_20000001_edx(words[WORD_EDX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 0)) {
    printf("   hypervisor_id (0x%08x) = \"", reg);
    print_esc_substring((const char*)&words[WORD_EBX], sizeof(words[0]));
    print_esc_substring((const char*)&words[WORD_ECX], sizeof(words[0]));
    print_esc_substring((const char*)&words[WORD_EDX], sizeof(words[0]));
    printf("\"\n");
  } else if (IS_HYPERVISOR_LEAF(reg, 1) &&
             stash->hypervisor == HYPERVISOR_XEN) {
    printf("   hypervisor version (0x%08x/eax):\n", reg);
    printf("      version = %d.%d\n", BIT_EXTRACT_LE(words[WORD_EAX], 16, 32),
           BIT_EXTRACT_LE(words[WORD_EAX], 0, 16));
  } else if (IS_HYPERVISOR_LEAF(reg, 1) &&
             stash->hypervisor == HYPERVISOR_KVM) {
    print_hypervisor_1_eax_kvm(reg, words[WORD_EAX]);
    print_hypervisor_1_edx_kvm(reg, words[WORD_EDX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 1) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    printf("   hypervisor interface identification (0x%08x/eax):\n", reg);
    printf("      version = \"%-4.4s\"\n", (const char*)&words[WORD_EAX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 1) &&
             stash->hypervisor == HYPERVISOR_ACRN) {
    print_hypervisor_1_eax_acrn(reg, words[WORD_EAX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 2) &&
             stash->hypervisor == HYPERVISOR_XEN) {
    printf("   hypervisor features (0x%08x):\n", reg);
    printf("      number of hypercall-transfer pages = 0x%0x (%u)\n",
           words[WORD_EAX], words[WORD_EAX]);
    printf("      MSR base address                   = 0x%0x\n",
           words[WORD_EBX]);
    print_hypervisor_2_ecx_xen(words[WORD_ECX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 2) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    printf("   hypervisor system identity (0x%08x):\n", reg);
    printf("      build          = %d\n", words[WORD_EAX]);
    printf("      version        = %d.%d\n",
           BIT_EXTRACT_LE(words[WORD_EBX], 16, 32),
           BIT_EXTRACT_LE(words[WORD_EBX], 0, 16));
    printf("      service pack   = %d\n", words[WORD_ECX]);
    printf("      service branch = %d\n",
           BIT_EXTRACT_LE(words[WORD_EDX], 24, 32));
    printf("      service number = %d\n",
           BIT_EXTRACT_LE(words[WORD_EDX], 0, 24));
  } else if (IS_HYPERVISOR_LEAF(reg, 3) &&
             stash->hypervisor == HYPERVISOR_XEN && try == 0) {
    print_hypervisor_3_eax_xen(words[WORD_EAX]);
    printf("      tsc mode            = 0x%0x (%u)\n", words[WORD_EBX],
           words[WORD_EBX]);
    printf("      tsc frequency (kHz) = %u\n", words[WORD_ECX]);
    printf("      incarnation         = 0x%0x (%u)\n", words[WORD_EDX],
           words[WORD_EDX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 3) &&
             stash->hypervisor == HYPERVISOR_XEN && try == 1) {
    unsigned long long vtsc_offset =
        ((unsigned long long)words[WORD_EAX] +
         ((unsigned long long)words[WORD_EBX] << 32));
    printf("      vtsc offset   = 0x%0llx (%llu)\n", vtsc_offset, vtsc_offset);
    printf("      vtsc mul_frac = 0x%0x (%u)\n", words[WORD_ECX],
           words[WORD_ECX]);
    printf("      vtsc shift    = 0x%0x (%u)\n", words[WORD_EDX],
           words[WORD_EDX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 3) &&
             stash->hypervisor == HYPERVISOR_XEN && try == 2) {
    printf("      cpu frequency (kHZ) = %u\n", words[WORD_EAX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 3) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    print_hypervisor_3_eax_microsoft(reg, words[WORD_EAX]);
    print_hypervisor_3_ebx_microsoft(reg, words[WORD_EBX]);
    print_hypervisor_3_ecx_microsoft(reg, words[WORD_ECX]);
    print_hypervisor_3_edx_microsoft(reg, words[WORD_EDX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 4) &&
             stash->hypervisor == HYPERVISOR_XEN) {
    print_hypervisor_4_eax_xen(reg, words[WORD_EAX]);
    printf("      vcpu id                                = 0x%x (%u)\n",
           words[WORD_EBX], words[WORD_EBX]);
    printf("      domain id                              = 0x%x (%u)\n",
           words[WORD_ECX], words[WORD_ECX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 4) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    print_hypervisor_4_eax_microsoft(reg, words[WORD_EAX]);
    printf("      maximum number of spinlock retry attempts = 0x%0x (%u)\n",
           words[WORD_EBX], words[WORD_EBX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 5) &&
             stash->hypervisor == HYPERVISOR_XEN && try == 0) {
    print_hypervisor_5_0_ebx_xen(reg, words[WORD_EBX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 5) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    printf("   hypervisor implementation limits (0x%08x):\n", reg);
    printf(
        "      maximum number of virtual processors                      "
        " = 0x%0x (%u)\n",
        words[WORD_EAX], words[WORD_EAX]);
    printf(
        "      maximum number of logical processors                      "
        " = 0x%0x (%u)\n",
        words[WORD_EBX], words[WORD_EBX]);
    printf(
        "      maximum number of physical interrupt vectors for remapping"
        " = 0x%0x (%u)\n",
        words[WORD_ECX], words[WORD_ECX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 6) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    print_hypervisor_6_eax_microsoft(reg, words[WORD_EAX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 7) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    printf("   hypervisor root partition enlightenments (0x%08x):\n", reg);
    print_hypervisor_7_eax_microsoft(words[WORD_EAX]);
    print_hypervisor_7_ebx_microsoft(words[WORD_EBX]);
    print_hypervisor_7_ecx_microsoft(words[WORD_ECX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 8) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    printf("   hypervisor shared virtual memory (0x%08x):\n", reg);
    print_hypervisor_8_eax_microsoft(words[WORD_EAX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 9) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    printf("   hypervisor nested hypervisor features (0x%08x):\n", reg);
    print_hypervisor_9_eax_microsoft(words[WORD_EAX]);
    print_hypervisor_9_edx_microsoft(words[WORD_EDX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 0xa) &&
             stash->hypervisor == HYPERVISOR_MICROSOFT) {
    printf("   hypervisor nested virtualization features (0x%08x):\n", reg);
    print_hypervisor_a_eax_microsoft(words[WORD_EAX]);
  } else if (IS_HYPERVISOR_LEAF(reg, 0x10)) {
    printf("   hypervisor generic timing information (0x%08x):\n", reg);
    printf("      TSC frequency (Hz) = %d\n", words[WORD_EAX]);
    printf("      bus frequency (Hz) = %d\n", words[WORD_EBX]);
  } else if (reg == 0x80000000) {
    // max already set to words[WORD_EAX]
  } else if (reg == 0x80000001) {
    print_80000001_eax(words[WORD_EAX], stash->vendor);
    print_80000001_edx(words[WORD_EDX], stash->vendor);
    print_80000001_ebx(words[WORD_EBX], stash->vendor, stash->val_1_eax);
    print_80000001_ecx(words[WORD_ECX], stash->vendor);
    stash->val_80000001_eax = words[WORD_EAX];
    stash->val_80000001_ebx = words[WORD_EBX];
    stash->val_80000001_ecx = words[WORD_ECX];
    stash->val_80000001_edx = words[WORD_EDX];
  } else if (reg == 0x80000002) {
    memcpy(&stash->brand[0], words, sizeof(unsigned int) * WORD_NUM);
  } else if (reg == 0x80000003) {
    memcpy(&stash->brand[16], words, sizeof(unsigned int) * WORD_NUM);
  } else if (reg == 0x80000004) {
    memcpy(&stash->brand[32], words, sizeof(unsigned int) * WORD_NUM);
    printf("   brand = \"%s\"\n", stash->brand);
  } else if (reg == 0x80000005) {
    print_80000005_eax(words[WORD_EAX]);
    print_80000005_ebx(words[WORD_EBX]);
    print_80000005_ecx(words[WORD_ECX]);
    print_80000005_edx(words[WORD_EDX]);
  } else if (reg == 0x80000006) {
    print_80000006_eax(words[WORD_EAX]);
    print_80000006_ebx(words[WORD_EBX]);
    print_80000006_ecx(words[WORD_ECX], stash);
    print_80000006_edx(words[WORD_EDX]);
  } else if (reg == 0x80000007) {
    print_80000007_ebx(words[WORD_EBX]);
    print_80000007_ecx(words[WORD_ECX]);
    print_80000007_edx(words[WORD_EDX]);
  } else if (reg == 0x80000008) {
    print_80000008_eax(words[WORD_EAX]);
    print_80000008_ebx(words[WORD_EBX]);
    printf("   Size Identifiers (0x80000008/ecx):\n");
    unsigned int num_thrs = BIT_EXTRACT_LE(stash->val_80000008_ecx, 0, 8);
    if (Synth_Family(stash->val_80000001_eax) > 0x16) {
      printf("      number of threads                   = 0x%llx (%llu)\n",
             (unsigned long long)num_thrs + 1ULL,
             (unsigned long long)num_thrs + 1ULL);
    } else {
      printf("      number of CPU cores                 = 0x%llx (%llu)\n",
             (unsigned long long)num_thrs + 1ULL,
             (unsigned long long)num_thrs + 1ULL);
    }
    print_80000008_ecx(words[WORD_ECX]);
    print_80000008_edx(words[WORD_EDX]);
  } else if (reg == 0x80000009) {
    /* reserved for Intel feature flag expansion */
  } else if (reg == 0x8000000a) {
    print_8000000a_eax(words[WORD_EAX]);
    print_8000000a_edx(words[WORD_EDX]);
    print_8000000a_ebx(words[WORD_EBX]);
  } else if (0x8000000b <= reg && reg <= 0x80000018) {
    /* reserved for vendors to be determined feature flag expansion */
  } else if (reg == 0x80000019) {
    print_80000019_eax(words[WORD_EAX]);
    print_80000019_ebx(words[WORD_EBX]);
  } else if (reg == 0x8000001a) {
    print_8000001a_eax(words[WORD_EAX]);
  } else if (reg == 0x8000001b) {
    print_8000001b_eax(words[WORD_EAX]);
  } else if (reg == 0x8000001c) {
    print_8000001c_eax(words[WORD_EAX]);
    print_8000001c_edx(words[WORD_EDX]);
    print_8000001c_ebx(words[WORD_EBX]);
    print_8000001c_ecx(words[WORD_ECX]);
  } else if (reg == 0x8000001d) {
    printf("      --- cache %d ---\n", try);
    print_8000001d_eax(words[WORD_EAX]);
    print_8000001d_ebx(words[WORD_EBX]);
    printf("      number of sets                  = %llu\n",
           (unsigned long long)words[WORD_ECX] + 1ULL);
    print_8000001d_edx(words[WORD_EDX]);
    print_8000001d_synth(words);
  } else if (reg == 0x8000001e) {
    printf("   extended APIC ID = %u\n", words[WORD_EAX]);
    if (Synth_Family(stash->val_80000001_eax) > 0x16) {
      print_8000001e_ebx_gt_f16(words[WORD_EBX]);
    } else {
      print_8000001e_ebx_f16(words[WORD_EBX]);
    }
    print_8000001e_ecx(words[WORD_ECX]);
  } else if (reg == 0x8000001f) {
    printf("   AMD Secure Encryption (0x8000001f):\n");
    print_8000001f_eax(words[WORD_EAX]);
    print_8000001f_ebx(words[WORD_EBX]);
    printf("      number of SEV-enabled guests supported   = 0x%0x (%u)\n",
           words[WORD_ECX], words[WORD_ECX]);
    printf("      minimum SEV guest ASID                   = 0x%0x (%u)\n",
           words[WORD_EDX], words[WORD_EDX]);
  } else if (reg == 0x80000020) {
    if (try == 0) {
      printf("   PQoS Enforcement for Memory Bandwidth (0x80000020):\n");
      print_80000020_0_ebx(words[WORD_EBX]);
    } else if (try == 1) {
      printf("      capacity bitmask length              = 0x%0llx (%llu)\n",
             (unsigned long long)words[WORD_EAX] + 1,
             (unsigned long long)words[WORD_EAX] + 1);
      printf("      number of classes of service         = 0x%0x (%u)\n",
             words[WORD_EDX], words[WORD_EDX]);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else if (reg == 0x80000021) {
    printf("   Extended Feature 2 (0x80000021):\n");
    print_80000021_eax(words[WORD_EAX]);
    print_80000021_ebx(words[WORD_EBX]);
  } else if (reg == 0x80000022) {
    print_80000022_ebx(words[WORD_EBX]);
  } else if (reg == 0x80860000) {
    // max already set to words[WORD_EAX]
  } else if (reg == 0x80860001) {
    print_80860001_eax(words[WORD_EAX]);
    print_80860001_edx(words[WORD_EDX]);
    print_80860001_ebx_ecx(words[WORD_EBX], words[WORD_ECX]);
  } else if (reg == 0x80860002) {
    print_80860002_eax(words[WORD_EAX], stash);
    printf(
        "   Transmeta CMS revision (0x80000002/ecx)"
        " = %u.%u-%u.%u-%u\n",
        (words[WORD_EBX] >> 24) & 0xff, (words[WORD_EBX] >> 16) & 0xff,
        (words[WORD_EBX] >> 8) & 0xff, (words[WORD_EBX] >> 0) & 0xff,
        words[WORD_ECX]);
  } else if (reg == 0x80860003) {
    // DO NOTHING
  } else if (reg == 0x80860004) {
    // DO NOTHING
  } else if (reg == 0x80860005) {
    // DO NOTHING
  } else if (reg == 0x80860006) {
    printf("   Transmeta information = \"%s\"\n", stash->transmeta_info);
  } else if (reg == 0x80860007) {
    printf("   Transmeta core clock frequency = %u MHz\n", words[WORD_EAX]);
    printf("   Transmeta processor voltage    = %u mV\n", words[WORD_EBX]);
    printf("   Transmeta performance          = %u%%\n", words[WORD_ECX]);
    printf("   Transmeta gate delay           = %u fs\n", words[WORD_EDX]);
  } else if (reg == 0xc0000000) {
    // max already set to words[WORD_EAX]
  } else if (reg == 0xc0000001) {
    if (stash->vendor == VENDOR_VIA) {
      /* TODO: figure out how to decode 0xc0000001:eax */
      printf("   0x%08x 0x%02x: eax=0x%08x\n", (unsigned int)reg, try,
             words[WORD_EAX]);
      print_c0000001_edx(words[WORD_EDX]);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else if (reg == 0xc0000002) {
    if (stash->vendor == VENDOR_VIA) {
      printf("   VIA C7 Current Performance Data (0xc0000002):\n");
      if (BIT_EXTRACT_LE(words[WORD_EAX], 0, 8) != 0) {
        printf("      core temperature (degrees C)       = %f\n",
               (double)words[WORD_EAX] / 256.0);
      } else {
        printf("      core temperature (degrees C)       = %d\n",
               BIT_EXTRACT_LE(words[WORD_EAX], 8, 32));
      }
      print_c0000002_ebx(words[WORD_EBX]);
      print_c0000002_ecx(words[WORD_ECX]);
      print_c0000002_edx(words[WORD_EDX]);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else if (reg == 0xc0000004) {
    if (stash->vendor == VENDOR_VIA) {
      printf("   VIA Temperature (0xc0000004/eax):\n");
      print_c0000004_eax(words[WORD_EAX]);
      printf("   VIA MSR 198 Mirror (0xc0000004):\n");
      print_c0000004_ebx(words[WORD_EBX]);
      print_c0000004_ecx(words[WORD_ECX]);
    } else {
      print_reg_raw(reg, try, words);
    }
  } else {
    print_reg_raw(reg, try, words);
  }
}

#define USE_INSTRUCTION (-2)

#define MAX_CPUS 1024

static int real_setup(unsigned int cpu, boolean one_cpu, boolean inst) {
  if (inst) {
    if (!one_cpu) {
      /*
      ** This test is necessary because some versions of Linux will accept
      ** a sched_setaffinity mask that includes only nonexistent CPUs.
      */
      static unsigned int num_cpus = 0;
      if (num_cpus == 0) {
        num_cpus = sysconf(_SC_NPROCESSORS_CONF);
      }
      if (cpu >= num_cpus) return -1;

#if defined(USE_KERNEL_SCHED_SETAFFINITY)
      /*
      ** The interface for sched_setaffinity and cpusets has changed many
      ** times.  Insulate this tool from all that by calling the system
      ** service directly.
      */
      unsigned int mask[MAX_CPUS / (sizeof(unsigned int) * 8)];
      bzero(&mask, sizeof(mask));
      mask[cpu / (sizeof(unsigned int) * 8)] =
          (1 << cpu % (sizeof(unsigned int) * 8));

      int status;
      status = syscall(__NR_sched_setaffinity, 0, sizeof(mask), &mask);
#elif defined(USE_PROCESSOR_BIND)
      pthread_t thread = pthread_self();
      int status = processor_bind(P_LWPID, thread, cpu, NULL);
#else
      cpu_set_t cpuset;
      CPU_ZERO(&cpuset);
      CPU_SET(cpu, &cpuset);
      int status;
      status = sched_setaffinity(0, sizeof(cpu_set_t), &cpuset);
#endif
      if (status == -1) {
        if (cpu > 0) {
          if (errno == EINVAL) return -1;
        }

        fprintf(stderr,
                "%s: unable to setaffinity to cpu %d; errno = %d (%s)\n",
                program, cpu, errno, strerror(errno));
        fprintf(stderr,
                "%s: using -1 will avoid trying to setaffinity and run"
                " on an arbitrary CPU\n",
                program);
        exit(1);
      }

      sleep(0); /* to have a chance to migrate */
    }

    return USE_INSTRUCTION;
  } else {
#ifdef USE_CPUID_MODULE
    int cpuid_fd = -1;
    char cpuid_name[20];

    if (cpuid_fd == -1 && cpu == 0) {
      cpuid_fd = open("/dev/cpuid", O_RDONLY);
      if (cpuid_fd == -1 && errno != ENOENT) {
        fprintf(stderr, "%s: cannot open /dev/cpuid; errno = %d (%s)\n",
                program, errno, strerror(errno));
        explain_dev_cpu_errno();
      }
    }

    if (cpuid_fd == -1) {
      sprintf(cpuid_name, "/dev/cpu/%u/cpuid", cpu);
      cpuid_fd = open(cpuid_name, O_RDONLY);
      if (cpuid_fd == -1) {
        if (cpu > 0) {
          if (errno == ENXIO) return -1;
          if (errno == ENODEV) return -1;
        }
        if (errno != ENOENT) {
          fprintf(stderr, "%s: cannot open /dev/cpuid or %s; errno = %d (%s)\n",
                  program, cpuid_name, errno, strerror(errno));
          explain_dev_cpu_errno();
        }
      }
    }

    if (cpuid_fd == -1) {
      /*
      ** Lots of Linux's omit the /dev/cpuid or /dev/cpu/%u/cpuid files.
      ** Try creating a temporary file with mknod.
      **
      ** mkstemp is of absolutely no security value here because I can't
      ** use the actual file it generates, and have to delete it and
      ** re-create it with mknod.  But I have to use it anyway to
      ** eliminate errors from smartypants gcc/glibc during the link if I
      ** attempt to use tempnam.
      */
      char tmpname[20];
      int dummy_fd;
      strcpy(tmpname, "/tmp/cpuidXXXXXX");
      dummy_fd = mkstemp(tmpname);
      if (dummy_fd != -1) {
        close(dummy_fd);
        remove(tmpname);
        {
          int status =
              mknod(tmpname, (S_IFCHR | S_IRUSR), makedev(CPUID_MAJOR, cpu));
          if (status == 0) {
            cpuid_fd = open(tmpname, O_RDONLY);
            remove(tmpname);
          }
        }
      }
      if (cpuid_fd == -1) {
        if (cpu > 0) {
          if (errno == ENXIO) return -1;
          if (errno == ENODEV) return -1;
        }
        fprintf(stderr, "%s: cannot open /dev/cpuid or %s; errno = %d (%s)\n",
                program, cpuid_name, errno, strerror(errno));
        explain_dev_cpu_errno();
      }
    }

    return cpuid_fd;
#else
    return -1;
#endif
  }
}

static int real_get(int cpuid_fd, unsigned int reg, unsigned int words[],
                    unsigned int ecx, boolean quiet) {
  if (cpuid_fd == USE_INSTRUCTION) {
    bzero(words, sizeof(unsigned int) * WORD_NUM);
#ifdef USE_CPUID_COUNT
    __cpuid_count(reg, ecx, words[WORD_EAX], words[WORD_EBX], words[WORD_ECX],
                  words[WORD_EDX]);
#else
    asm("cpuid"
        : "=a"(words[WORD_EAX]), "=b"(words[WORD_EBX]), "=c"(words[WORD_ECX]),
          "=d"(words[WORD_EDX])
        : "a"(reg), "c"(ecx));
#endif
  } else {
    off64_t result;
    off64_t offset = ((off64_t)ecx << 32) + reg;
    int status;

    result = lseek64(cpuid_fd, offset, SEEK_SET);
    if (result == -1) {
      if (quiet) {
        return FALSE;
      } else {
        fprintf(stderr,
                "%s: unable to seek cpuid file to offset 0x%llx;"
                " errno = %d (%s)\n",
                program, (long long unsigned)offset, errno, strerror(errno));
        exit(1);
      }
    }

    unsigned int old_words[WORD_NUM];
    if (ecx != 0) memcpy(old_words, words, sizeof(old_words));

    status = read(cpuid_fd, words, 16);
    if (status == -1) {
      if (quiet) {
        return FALSE;
      } else {
        fprintf(stderr,
                "%s: unable to read cpuid file at offset 0x%llx;"
                " errno = %d (%s)\n",
                program, (long long unsigned)offset, errno, strerror(errno));
        exit(1);
      }
    }

    if (ecx != 0 && memcmp(old_words, words, sizeof(old_words)) == 0) {
      if (quiet) {
        return FALSE;
      } else {
        static boolean said = FALSE;
        if (!said) {
          fprintf(stderr,
                  "%s: reading cpuid file at offset 0x%llx produced"
                  " duplicate results\n",
                  program, (long long unsigned)offset);
          fprintf(stderr,
                  "%s: older kernels do not support cpuid ecx control\n",
                  program);
          fprintf(stderr, "%s: consider not using -k\n", program);
          said = TRUE;
        }
        bzero(words, sizeof(old_words));
        return FALSE;
      }
    }
  }

  return TRUE;
}

static void print_header(unsigned int reg, unsigned int try, boolean raw) {
  if (!raw) {
    if (reg == 2 && try == 0) {
      printf("   cache and TLB information (2):\n");
    } else if (reg == 4 && try == 0) {
      printf("   deterministic cache parameters (4):\n");
    } else if (reg == 7 && try == 0) {
      printf("   extended feature flags (7):\n");
    } else if (reg == 0xb && try == 0) {
      printf("   x2APIC features / processor topology (0xb):\n");
    } else if (reg == 0x1d && try == 0) {
      printf("   Tile Information (0x1d/0):\n");
    } else if (reg == 0x1f && try == 0) {
      printf("   V2 extended topology (0x1f):\n");
    } else if (reg == 0x20 && try == 0) {
      printf("   Processor History Reset information (0x20):\n");
    } else if (IS_HYPERVISOR_LEAF(reg, 3) && try == 0) {
      printf("   hypervisor time features (0x%08x/00):\n", reg);
    } else if (IS_HYPERVISOR_LEAF(reg, 3) && try == 1) {
      printf("   hypervisor time scale & offset (0x%08x/01):\n", reg);
    } else if (IS_HYPERVISOR_LEAF(reg, 3) && try == 2) {
      printf("   hypervisor time physical cpu frequency (0x%08x/02):\n", reg);
    } else if (reg == 0x8000001d && try == 0) {
      printf("   Cache Properties (0x8000001d):\n");
    }
  }
}

static void do_real_one(unsigned int reg, unsigned int try, boolean one_cpu,
                        boolean inst, boolean raw, boolean debug UNUSED) {
  unsigned int cpu;

  for (cpu = 0;; cpu++) {
    int cpuid_fd = -1;
    code_stash_t stash = NIL_STASH;

    if (one_cpu && cpu > 0) break;

    cpuid_fd = real_setup(cpu, one_cpu, inst);
    if (cpuid_fd == -1) break;

    if (inst && one_cpu) {
      printf("CPU:\n");
    } else {
      printf("CPU %u:\n", cpu);
    }

    unsigned int words[WORD_NUM];
    real_get(cpuid_fd, reg, words, try, FALSE);
    print_reg(reg, words, raw, try, &stash);
  }
}

static char* do_real2(boolean one_cpu, boolean inst) {
  int cpuid_fd = -1;
  code_stash_t stash = NIL_STASH;

  cpuid_fd = real_setup(0, one_cpu, inst);

  unsigned int words[WORD_NUM];
  real_get(cpuid_fd, 0, words, 0, FALSE);
  print_reg2(0, words, &stash);
  real_get(cpuid_fd, 1, words, 0, FALSE);
  print_reg2(1, words, &stash);
  real_get(cpuid_fd, 3, words, 0, FALSE);
  close(cpuid_fd);

  const int buf_len = 30;
  char* buf = (char*)calloc(buf_len, sizeof(char));
  snprintf(buf, buf_len, "%04X-%04X-%04X-%04X-%04X-%04X", stash.val_1_eax >> 16,
           stash.val_1_eax & 0xffff, words[WORD_EDX] >> 16,
           words[WORD_EDX] & 0xffff, words[WORD_ECX] >> 16,
           words[WORD_ECX] & 0xffff);
  return buf;
}

static void do_real(boolean one_cpu, boolean inst, boolean raw, boolean debug) {
  unsigned int cpu;

  for (cpu = 0;; cpu++) {
    int cpuid_fd = -1;
    code_stash_t stash = NIL_STASH;
    unsigned int max;
    unsigned int reg;

    if (one_cpu && cpu > 0) break;

    cpuid_fd = real_setup(cpu, one_cpu, inst);
    if (cpuid_fd == -1) break;

    if (inst && one_cpu) {
      printf("CPU:\n");
    } else {
      printf("CPU %u:\n", cpu);
    }

    max = 3;
    for (reg = 0; reg <= max; reg++) {
      unsigned int words[WORD_NUM];

      real_get(cpuid_fd, reg, words, 0, FALSE);

      if (reg == 0) {
        max = words[WORD_EAX];
      }

      if (reg == 2) {
        unsigned int max_tries = words[WORD_EAX] & 0xff;
        unsigned int try = 0;

        print_header(reg, try, raw);

        for (;;) {
          print_reg(reg, words, raw, try, &stash);

          try++;
          if (try >= max_tries) break;

          real_get(cpuid_fd, reg, words, 0, FALSE);
        }
      } else if (reg == 4) {
        unsigned int try = 0;
        for (;;) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          // exit when cache type indicates "no more caches" (0).
          if ((words[WORD_EAX] & 0x1f) == 0) break;
          try++;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else if (reg == 7) {
        unsigned int max_tries = words[WORD_EAX];
        unsigned int try = 0;
        for (;;) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          try++;
          if (try > max_tries) break;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else if (reg == 0xb) {
        unsigned int try = 0;
        for (;;) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          // exit when level type indicates invalid (0).
          if (BIT_EXTRACT_LE(words[WORD_ECX], 8, 16) == 0) break;
          try++;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else if (reg == 0xd) {
        /*
        ** ecx values 0 & 1 are special.
        **
        ** Intel:
        **    For ecx values 2..63, the leaf is present if the corresponding
        **    bit is present in the bit catenation of 0xd/0/edx + 0xd/0/eax,
        **    or the bit catenation of 0xd/1/edx + 0xd/1/ecx.
        ** AMD:
        **    Only 4 ecx values are defined and it's gappy.  It's unclear
        **    what the upper bound of any loop would be, so it seems
        **    inappropriate to use one.
        */
        print_header(reg, 0, raw);
        print_reg(reg, words, raw, 0, &stash);
        unsigned long long valid_xcr0 =
            ((unsigned long long)words[WORD_EDX] << 32) | words[WORD_EAX];
        real_get(cpuid_fd, reg, words, 1, FALSE);
        print_reg(reg, words, raw, 1, &stash);
        unsigned long long valid_xss =
            ((unsigned long long)words[WORD_EDX] << 32) | words[WORD_ECX];
        unsigned long long valid_tries = valid_xcr0 | valid_xss;
        unsigned int try;
        for (try = 2; try < 63; try++) {
          if (valid_tries & (1ull << try)) {
            real_get(cpuid_fd, reg, words, try, FALSE);
            print_reg(reg, words, raw, try, &stash);
          }
        }
      } else if (reg == 0xf) {
        unsigned int mask = words[WORD_EDX];
        print_header(reg, 0, raw);
        print_reg(reg, words, raw, 0, &stash);
        if (BIT_EXTRACT_LE(mask, 1, 2)) {
          real_get(cpuid_fd, reg, words, 1, FALSE);
          print_reg(reg, words, raw, 1, &stash);
        }
      } else if (reg == 0x10) {
        unsigned int mask = words[WORD_EBX];
        print_header(reg, 0, raw);
        print_reg(reg, words, raw, 0, &stash);
        unsigned int try;
        for (try = 1; try < 32; try++) {
          if (mask & (1 << try)) {
            real_get(cpuid_fd, reg, words, try, FALSE);
            print_reg(reg, words, raw, try, &stash);
          }
        }
      } else if (reg == 0x12) {
        print_header(reg, 0, raw);
        print_reg(reg, words, raw, 0, &stash);
        real_get(cpuid_fd, reg, words, 1, FALSE);
        print_reg(reg, words, raw, 1, &stash);
        unsigned int try = 2;
        for (;; try++) {
          real_get(cpuid_fd, reg, words, try, FALSE);
          print_reg(reg, words, raw, try, &stash);
          // 325462: Intel 64 and IA-32 Architectures Software Developer's
          // Manual Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B, 3C, 3D, and 4,
          // Volume 3: System Programming Guide, section 32.7.2: Intel SGX
          // Resource Enumeration Leaves suggests a loop that exits when
          // encountering the first invalid leaf.
          if ((words[WORD_EAX] & 0xf) == 0) break;
        }
      } else if (reg == 0x14) {
        unsigned int max_tries = words[WORD_EAX];
        unsigned int try = 0;
        for (;;) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          try++;
          if (try > max_tries) break;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else if (reg == 0x17) {
        unsigned int max_tries = words[WORD_EAX];
        unsigned int try = 0;
        for (;;) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          try++;
          if (try > max_tries) break;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else if (reg == 0x18) {
        unsigned int max_tries = words[WORD_EAX];
        unsigned int try = 0;
        for (;;) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          try++;
          if (try > max_tries) break;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else if (reg == 0x1b) {
        print_header(reg, 0, raw);
        print_reg(reg, words, raw, 0, &stash);
        unsigned int try = 1;
        for (;; try++) {
          real_get(cpuid_fd, reg, words, try, FALSE);
          print_reg(reg, words, raw, try, &stash);
          // Sub-leaf type of invalid (0) means that all subsequent
          // subleaves are invalid too.
          if ((words[WORD_EAX] & 0xfff) == 0) break;
        }
      } else if (reg == 0x1d) {
        unsigned int max_tries = words[WORD_EAX];
        unsigned int try = 0;
        for (;;) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          try++;
          if (try > max_tries) break;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else if (reg == 0x1f) {
        print_header(reg, 0, raw);
        print_reg(reg, words, raw, 0, &stash);
        unsigned int try;
        for (try = 1; try < 256; try++) {
          real_get(cpuid_fd, reg, words, try, FALSE);
          print_reg(reg, words, raw, try, &stash);
          // exit when level type indicates invalid (0).
          if (BIT_EXTRACT_LE(words[WORD_ECX], 8, 16) == 0) break;
        }
      } else if (reg == 0x20) {
        unsigned int max_tries = words[WORD_EAX];
        unsigned int try = 0;
        for (;;) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          try++;
          if (try > max_tries) break;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else {
        print_reg(reg, words, raw, 0, &stash);
      }
    }

    max = 0x20000000;
    for (reg = 0x20000000; reg <= max; reg++) {
      boolean success;
      unsigned int words[WORD_NUM];

      success = real_get(cpuid_fd, reg, words, 0, TRUE);
      if (!success) break;

      if (reg == 0x20000000) {
        max = words[WORD_EAX];
        if (max > 0x20000100) {
          // Pentium 4 (and probably many early CPUs) don't support this
          // leaf correctly and return garbage (which appears to be a
          // replica of the values for the last valid leaf in the
          // 0x0xxxxxxx range).  As a sanity check to avoid an absurdly
          // long dump, if the value obviously is out-of-range, just
          // disable all further 0x2xxxxxxx leaves.
          max = 0x20000000;
        }
      }

      print_reg(reg, words, raw, 0, &stash);
    }

    if (BIT_EXTRACT_LE(stash.val_1_ecx, 31, 32)) {
      // Xen (and probably other hypervisors in the future) support
      // configurable ranges, so that hypervisors can exist under other
      // hypervisors.  Walk the possible base addresses looking for valid
      // hypervisors.  See Xen's tools/misc/xen-detect.c for the reg range &
      // stride.
      unsigned int base = 0x40000000;
      for (; base < 0x40010000; base += 0x100) {
        // Use the base leaf to determine if this is a valid hypervisor, its
        // identity, and its max register.  Always print the base leaf, even
        // if it's invalid (to clearly indicate that it is).
        {
          boolean success;
          unsigned int words[WORD_NUM];

          success = real_get(cpuid_fd, base, words, 0, TRUE);
          if (!success) break;

          print_reg(base, words, raw, 0, &stash);

          max = words[WORD_EAX];
          if (stash.hypervisor == HYPERVISOR_KVM && max == 0) {
            max = base + 1;
          }

          // Check for broken hypervisor information.  If it looks broken,
          // skip the reg loop, and break out of the base loop.  Note that
          // HYPERVISOR_UNKNOWN does not imply broken by itself!
          if (stash.hypervisor == HYPERVISOR_UNKNOWN && max > base + 0x100) {
            break;
          }
          if (max < base) {
            break;
          }
        }

        // For a valid hypervisor, walk all additional leaves.
        for (reg = base + 1; reg <= max; reg++) {
          boolean success;
          unsigned int words[WORD_NUM];

          success = real_get(cpuid_fd, reg, words, 0, TRUE);
          if (!success) break;

          if (IS_HYPERVISOR_LEAF(reg, 3) &&
              stash.hypervisor == HYPERVISOR_XEN) {
            unsigned int try = 0;
            while (try <= 2) {
              print_header(reg, try, raw);
              print_reg(reg, words, raw, try, &stash);
              try++;
              real_get(cpuid_fd, reg, words, try, FALSE);
            }
          } else {
            print_reg(reg, words, raw, 0, &stash);
          }
        }
      }
    }

    max = 0x80000000;
    for (reg = 0x80000000; reg <= max; reg++) {
      boolean success;
      unsigned int words[WORD_NUM];

      success = real_get(cpuid_fd, reg, words, 0, TRUE);
      if (!success) break;

      if (reg == 0x80000000) {
        max = words[WORD_EAX];
      }

      if (reg == 0x8000001d) {
        unsigned int try = 0;
        while ((words[WORD_EAX] & 0x1f) != 0) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          try++;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else if (reg == 0x80000020) {
        // Rules for loop termination from SKC*.
        unsigned int try = 0;
        while (words[WORD_EAX] != 0 || words[WORD_EBX] != 0 ||
               words[WORD_ECX] != 0 || words[WORD_EDX] != 0) {
          print_header(reg, try, raw);
          print_reg(reg, words, raw, try, &stash);
          try++;
          real_get(cpuid_fd, reg, words, try, FALSE);
        }
      } else {
        print_reg(reg, words, raw, 0, &stash);
      }
    }

    max = 0x80860000;
    for (reg = 0x80860000; reg <= max; reg++) {
      boolean success;
      unsigned int words[WORD_NUM];

      success = real_get(cpuid_fd, reg, words, 0, TRUE);
      if (!success) break;

      if (reg == 0x80860000) {
        max = words[WORD_EAX];
      }

      print_reg(reg, words, raw, 0, &stash);
    }

    max = 0xc0000000;
    for (reg = 0xc0000000; reg <= max; reg++) {
      boolean success;
      unsigned int words[WORD_NUM];

      success = real_get(cpuid_fd, reg, words, 0, TRUE);
      if (!success) break;

      if (reg == 0xc0000000) {
        max = words[WORD_EAX];
      }

      if (max > 0xc0001000) {
        // Assume some busted cpuid information and stop walking
        // further 0x4xxxxxxx registers.
        max = 0xc0000000;
      }

      print_reg(reg, words, raw, 0, &stash);
    }

    do_final(raw, debug, &stash);

    close(cpuid_fd);
  }
}

static void do_file(ccstring filename, boolean raw, boolean debug) {
  boolean seen_cpu = FALSE;
  unsigned int cpu = -1;
  /*
  ** The try* variables are a kludge to deal with those leaves that depended on
  ** the try (a.k.a. ecx) values that existed with cpuid's old-style method of
  ** dumping raw leaves, which lacked an explicit indication of the try number.
  ** It is not necessary to add more kludges for more modern ecx-dependent
  ** leaves.
  */
  unsigned int try2 = -1;
  unsigned int try4 = -1;
  unsigned int try7 = -1;
  unsigned int tryb = -1;
  unsigned int try8000001d = -1;
  code_stash_t stash = NIL_STASH;

  FILE* file;
  if (strcmp(filename, "-") == 0) {
    file = stdin;
  } else {
    file = fopen(filename, "r");
    if (file == NULL) {
      fprintf(stderr, "%s: unable to open %s; errno = %d (%s)\n", program,
              filename, errno, strerror(errno));
      exit(1);
    }
  }

  while (!feof(file)) {
    char buffer[88];
    char* ptr;
    int status;
    unsigned int reg;
    unsigned int try;
    unsigned int words[WORD_NUM];

    ptr = fgets(buffer, LENGTH(buffer), file);
    if (ptr == NULL && errno == 0) break;
    if (ptr == NULL) {
      if (errno != EPIPE) {
        fprintf(stderr,
                "%s: unable to read a line of text from %s;"
                " errno = %d (%s)\n",
                program, filename, errno, strerror(errno));
      }
      exit(1);
    }

    status = sscanf(ptr, "CPU %u:\r", &cpu);
    if (status == 1 || strcmp(ptr, "CPU:\n") == SAME) {
      if (seen_cpu) {
        do_final(raw, debug, &stash);
      }

      seen_cpu = TRUE;

      if (status == 1) {
        printf("CPU %u:\n", cpu);
      } else {
        printf("CPU:\n");
      }
      try2 = 0;
      try4 = 0;
      try7 = 0;
      tryb = 0;
      try8000001d = 0;
      {
        static code_stash_t empty_stash = NIL_STASH;
        stash = empty_stash;
      }
      continue;
    }

    status = sscanf(ptr, "   0x%x 0x%x: eax=0x%x ebx=0x%x ecx=0x%x edx=0x%x\r",
                    &reg, &try, &words[WORD_EAX], &words[WORD_EBX],
                    &words[WORD_ECX], &words[WORD_EDX]);
    if (status == 6) {
      print_header(reg, try, raw);
      print_reg(reg, words, raw, try, &stash);
      continue;
    }
    status = sscanf(ptr, "   0x%x: eax=0x%x ebx=0x%x ecx=0x%x edx=0x%x\r", &reg,
                    &words[WORD_EAX], &words[WORD_EBX], &words[WORD_ECX],
                    &words[WORD_EDX]);
    if (status == 5) {
      if (reg == 2) {
        print_header(reg, try2, raw);
        print_reg(reg, words, raw, try2++, &stash);
      } else if (reg == 4) {
        print_header(reg, try4, raw);
        print_reg(reg, words, raw, try4++, &stash);
      } else if (reg == 7) {
        print_header(reg, try7, raw);
        print_reg(reg, words, raw, try7++, &stash);
      } else if (reg == 0xb) {
        print_header(reg, tryb, raw);
        print_reg(reg, words, raw, tryb++, &stash);
      } else if (reg == 0x8000001d) {
        print_header(reg, try8000001d, raw);
        print_reg(reg, words, raw, try8000001d++, &stash);
      } else {
        print_reg(reg, words, raw, 0, &stash);
      }
      continue;
    }

    fprintf(stderr, "%s: unexpected input with -f option: %s\n", program, ptr);
    exit(1);
  }

  if (seen_cpu) {
    do_final(raw, debug, &stash);
  }

  if (file != stdin) {
    fclose(file);
  }
}

static int __main(int, string[]);
static int __main(int argc, string argv[]) {
  static ccstring shortopts = "+hH1ikrdf:vl:s:";
  static const struct option longopts[] = {
      {"help", no_argument, NULL, 'h'},
      {"one-cpu", no_argument, NULL, '1'},
      {"inst", no_argument, NULL, 'i'},
      {"kernel", no_argument, NULL, 'k'},
      {"raw", no_argument, NULL, 'r'},
      {"debug", no_argument, NULL, 'd'},
      {"file", required_argument, NULL, 'f'},
      {"version", no_argument, NULL, 'v'},
      {"leaf", required_argument, NULL, 'l'},
      {"subleaf", required_argument, NULL, 's'},
      {NULL, no_argument, NULL, '\0'}};

  boolean opt_one_cpu = FALSE;
  boolean opt_inst = FALSE;
  boolean opt_kernel = FALSE;
  boolean opt_raw = FALSE;
  boolean opt_debug = FALSE;
  cstring opt_filename = NULL;
  boolean opt_version = FALSE;
  boolean opt_leaf = FALSE;
  unsigned long opt_leaf_val = 0;
  boolean opt_subleaf = FALSE;
  unsigned long opt_subleaf_val = 0;

  program = strrchr(argv[0], '/');
  if (program == NULL) {
    program = argv[0];
  } else {
    program++;
  }

  opterr = 0;

  for (;;) {
    int longindex;
    int opt = getopt_long(argc, argv, shortopts, longopts, &longindex);

    if (opt == EOF) break;

    switch (opt) {
      case 'h':
      case 'H':
        usage();
        /*NOTREACHED*/
        break;
      case '1':
        opt_one_cpu = TRUE;
        break;
      case 'i':
        opt_inst = TRUE;
        break;
      case 'k':
        opt_kernel = TRUE;
        break;
      case 'r':
        opt_raw = TRUE;
        break;
      case 'd':
        opt_debug = TRUE;
        break;
      case 'f':
        opt_filename = optarg;
        break;
      case 'v':
        opt_version = TRUE;
        break;
      case 'l':
        opt_leaf = TRUE;
        {
          errno = 0;
          char* endptr = NULL;
          opt_leaf_val = strtoul(optarg, &endptr, 0);
          if (errno != 0) {
            fprintf(stderr, "%s: argument to -l/--leaf not understood: %s\n",
                    program, argv[optind - 1]);
            exit(1);
          }
        }
        break;
      case 's':
        opt_subleaf = TRUE;
        {
          errno = 0;
          char* endptr = NULL;
          opt_subleaf_val = strtoul(optarg, &endptr, 0);
          if (errno != 0) {
            fprintf(stderr, "%s: argument to -s/--subleaf not understood: %s\n",
                    program, argv[optind - 1]);
            exit(1);
          }
        }
        break;
      case '?':
      default:
        if (optopt == '\0') {
          fprintf(stderr, "%s: unrecognized option: %s\n", program,
                  argv[optind - 1]);
        } else {
          fprintf(stderr, "%s: unrecognized option letter: %c\n", program,
                  optopt);
        }
        usage();
        /*NOTREACHED*/
    }
  }

  if (optind < argc) {
    fprintf(stderr, "%s: unrecognized argument: %s\n", program, argv[optind]);
    usage();
    /*NOTREACHED*/
  }

#ifndef USE_CPUID_MODULE
  if (opt_kernel) {
    fprintf(stderr, "%s: unrecognized argument: -k\n", program);
    usage();
    /*NOTREACHED*/
  }
#endif

  if (opt_inst && opt_kernel) {
    fprintf(stderr, "%s: -i/--inst and -k/--kernel are incompatible options\n",
            program);
    exit(1);
  }

  if (opt_filename != NULL && opt_leaf) {
    fprintf(stderr, "%s: -f/--file and -l/--leaf are incompatible options\n",
            program);
    exit(1);
  }

  if (opt_subleaf && !opt_leaf) {
    fprintf(stderr,
            "%s: -s/--subleaf requires that -l/--leaf also be specified\n",
            program);
    exit(1);
  }

  // Default to -i.  So use inst unless -k is specified.
  boolean inst = !opt_kernel;

  if (opt_version) {
    printf("cpuid version %s\n", XSTR(VERSION));
  } else {
    if (opt_filename != NULL) {
      do_file(opt_filename, opt_raw, opt_debug);
    } else if (opt_leaf) {
      do_real_one(opt_leaf_val, opt_subleaf_val, opt_one_cpu, inst, opt_raw,
                  opt_debug);
    } else {
      do_real(opt_one_cpu, inst, opt_raw, opt_debug);
    }
  }

  exit(0);
  /*NOTREACHED*/
}

#include "./libcpuid.h"

char* GetCpuSn(void) {
  char* result = do_real2(1, TRUE);
  return result;
}
