Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec 26 13:40:28 2024
| Host         : DESKTOP-TH2FPTO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file divckt_timing_summary_routed.rpt -pb divckt_timing_summary_routed.pb -rpx divckt_timing_summary_routed.rpx -warn_on_violation
| Design       : divckt
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            r2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 3.298ns (55.842%)  route 2.608ns (44.158%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a1_IBUF_inst/O
                         net (fo=2, routed)           1.208     2.026    a1_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.053     2.079 r  r2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.400     3.479    r2_OBUF
    P16                  OBUF (Prop_obuf_I_O)         2.426     5.905 r  r2_OBUF_inst/O
                         net (fo=0)                   0.000     5.905    r2
    P16                                                               r  r2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            r0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.299ns (55.963%)  route 2.596ns (44.037%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a0_IBUF_inst/O
                         net (fo=3, routed)           1.203     2.004    a0_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.053     2.057 r  r0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.393     3.450    r0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.444     5.894 r  r0_OBUF_inst/O
                         net (fo=0)                   0.000     5.894    r0
    R16                                                               r  r0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a3
                            (input port)
  Destination:            r1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 3.442ns (58.877%)  route 2.404ns (41.123%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a3 (IN)
                         net (fo=0)                   0.000     0.000    a3
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  a3_IBUF_inst/O
                         net (fo=2, routed)           0.989     1.803    a3_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.067     1.870 r  r1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.416     3.285    r1_OBUF
    N17                  OBUF (Prop_obuf_I_O)         2.561     5.847 r  r1_OBUF_inst/O
                         net (fo=0)                   0.000     5.847    r1
    N17                                                               r  r1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            q1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 3.295ns (56.454%)  route 2.542ns (43.546%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a0_IBUF_inst/O
                         net (fo=3, routed)           1.205     2.006    C2/a0_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.053     2.059 r  C2/g/O
                         net (fo=1, routed)           1.337     3.396    q1_OBUF
    R17                  OBUF (Prop_obuf_I_O)         2.441     5.837 r  q1_OBUF_inst/O
                         net (fo=0)                   0.000     5.837    q1
    R17                                                               r  q1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            q0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.771ns  (logic 3.332ns (57.728%)  route 2.440ns (42.272%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a1_IBUF_inst/O
                         net (fo=2, routed)           1.204     2.022    C1/a1_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.053     2.075 r  C1/g/O
                         net (fo=1, routed)           1.236     3.311    q0_OBUF
    N18                  OBUF (Prop_obuf_I_O)         2.460     5.771 r  q0_OBUF_inst/O
                         net (fo=0)                   0.000     5.771    q0
    N18                                                               r  q0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            q0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.383ns (66.735%)  route 0.689ns (33.265%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  a0_IBUF_inst/O
                         net (fo=3, routed)           0.384     0.450    C1/a0_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.028     0.478 r  C1/g/O
                         net (fo=1, routed)           0.305     0.783    q0_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.289     2.073 r  q0_OBUF_inst/O
                         net (fo=0)                   0.000     2.073    q0
    N18                                                               r  q0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            r2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.334ns (62.979%)  route 0.784ns (37.021%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b1_IBUF_inst/O
                         net (fo=4, routed)           0.397     0.447    b1_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.028     0.475 r  r2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.387     0.862    r2_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.256     2.117 r  r2_OBUF_inst/O
                         net (fo=0)                   0.000     2.117    r2
    P16                                                               r  r2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            q1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.350ns (62.577%)  route 0.807ns (37.423%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 f  b0_IBUF_inst/O
                         net (fo=3, routed)           0.453     0.505    C2/b0_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.028     0.533 r  C2/g/O
                         net (fo=1, routed)           0.354     0.887    q1_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.270     2.157 r  q1_OBUF_inst/O
                         net (fo=0)                   0.000     2.157    q1
    R17                                                               r  q1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            r1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.395ns (63.963%)  route 0.786ns (36.037%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b1_IBUF_inst/O
                         net (fo=4, routed)           0.397     0.447    b1_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.030     0.477 r  r1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.389     0.866    r1_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.315     2.180 r  r1_OBUF_inst/O
                         net (fo=0)                   0.000     2.180    r1
    N17                                                               r  r1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            r0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.353ns (61.378%)  route 0.851ns (38.622%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  b0_IBUF_inst/O
                         net (fo=3, routed)           0.466     0.517    b0_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.028     0.545 r  r0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.386     0.931    r0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         1.273     2.204 r  r0_OBUF_inst/O
                         net (fo=0)                   0.000     2.204    r0
    R16                                                               r  r0 (OUT)
  -------------------------------------------------------------------    -------------------





