<div>
    <p>
        <strong>WITH EFFECT FROM THE ACADEMIC YEAR 2012 - 2013</strong>
    </p>
    <p>
        <strong>EE 304</strong>
    </p>
    <p>
        <strong>DIGITAL ELECTRONICS AND LOGIC DESIGN</strong>
    </p>
    <p>
        <em>(Common to IE &amp; EEE)</em>
    </p>
    <table border="0" cellpadding="0" cellspacing="0">
        <tbody>
            <tr>
                <td valign="bottom" width="251">
                    <p>
                        Instruction
                    </p>
                </td>
                <td valign="bottom" width="64">
                    <p align="right">
                        4
                    </p>
                </td>
                <td valign="bottom" width="115">
                    <p>
                        Periods per week
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="251">
                    <p>
                        Duration of University Examination
                    </p>
                </td>
                <td valign="bottom" width="64">
                    <p align="right">
                        3
                    </p>
                </td>
                <td valign="bottom" width="115">
                    <p>
                        Hours
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="251">
                    <p>
                        University Examination
                    </p>
                </td>
                <td valign="bottom" width="64">
                    <p align="right">
                        75
                    </p>
                </td>
                <td valign="bottom" width="115">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="251">
                    <p>
                        Sessional
                    </p>
                </td>
                <td valign="bottom" width="64">
                    <p align="right">
                        25
                    </p>
                </td>
                <td valign="bottom" width="115">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
        </tbody>
    </table>
    <p>
        <strong>UNIT-I</strong>
    </p>
    <p>
        Boolean Algebra and combinational logic AND,OR and NOT operations, Laws of Boolean Algebra, minimization of Boolean expressions, Truth tables and maps
        sum of products and product of sums -map method of reduction, incompletely specified functions multiple output minimization.
    </p>
    <p>
        <strong>UNIT-II</strong>
    </p>
    <p>
        Tabular minimization, Digital logic families and IC’s, Characteristics of Digital IC’s, Introduction to RTL, DTL, TTL, CMOS, ECL families, Details of
        TTL logic family -totem pole, open collector outputs. Wired AND operation, comparison of performance, TTL subfamilies, multiplexer and de-multiplexer,
        encoder and decoder, code converters, implementation of combinational logic using standard logic gates and multiplexers.
    </p>
    <p>
        <strong>UNIT-III</strong>
    </p>
    <p>
        Binary arithmetic and circuits -Half and Full adder- subtractor and Magnitude comparator, number complements-two’s complement arithmetic, carry look
        ahead adder, decimal numbers and their codes, BCD and Excess-3 arithmetic.
    </p>
    <p>
        <strong>UNIT-IV</strong>
    </p>
    <p>
        Synchronous Sequential Circuits -Basic latch circuit -debouncing switch - SR., JK, D and T flip-flops-truth table and excitation table -ripple and
        synchronous counters up/down counter -general BCD counter- Counter decoding-shift registers, ring counters.
    </p>

<p>
       <strong>UNIT-V</strong>
</p>
<p>
    Design of Digital Systems -Concept of state. State diagram-design of counters Sequence detector and generators -Design procedure, synthesis using D, JK, T
    flip-flops -applications of registers -concepts of programmable logic -PROM, PLA, PAL.
</p>
<p>
    <strong><em>Suggested Reading:</em></strong>
</p>
<p>
    1. Donald Pleach / Albert Paul Malvino / Goutam Saha <em>“Digital</em> <em>Principles and Applications" </em>McGraw- Hill, 2006.<em> </em>
</p>
<p>
    2. Tocci &amp; Widmer, <em>Digital Systems-</em>Pearson Education-Eigth Edition, 2003.
</p>
<p>
    3. Morris Mano M.., <em>Digital Design,</em> Prentice Hall of India, Third Edition, 2002.
</p>
<p>
    4. B. Somnadh Nair, <em>Digital Electronics and Logic Design,</em> Prentice Hall, India, 2002.
</p>
<p>
    5. Floyd, <em>Digital Fundamentals,</em> 4th edition, Universal Book Stall, New Delhi, 1992.
</p>
<p>
    6. J.P. Uyemura, <em>A First Course in Digital Systems Design,</em> Brooks/ Cole Publishing Co., (Available from Vikas Publishing House in India).
</p>
</div>
