// Seed: 1312883851
module module_0;
  for (id_1 = id_1; 1; id_1 = id_1) begin : LABEL_0
    always_comb @(posedge 1) id_1 <= id_1;
    if (1) assign id_1 = id_1 - id_1;
  end
  assign id_1 = 1'h0;
  assign id_1 = id_1;
  localparam id_2 = 1 - -1, id_3 = id_3, id_4 = id_1, id_5 = -1'b0 == id_2;
  wire [-1 : -1] id_6;
  logic id_7 = 1;
  assign id_1 = 1;
  wire id_8;
  localparam id_9 = id_4;
  wire  id_10;
  logic id_11;
  wire  id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    id_1,
    _id_2
);
  output wire _id_2;
  output wire id_1;
  logic [1 : id_2] id_3;
  ;
  parameter integer id_4 = 1;
  or primCall (id_1, id_3, id_4, id_5, id_6);
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
