Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 10:27:39 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    41          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.851        0.000                      0                  167        0.171        0.000                      0                  167        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.851        0.000                      0                  167        0.171        0.000                      0                  167        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 2.848ns (54.720%)  route 2.357ns (45.280%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    counter_reg[12]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    counter_reg[16]_i_1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.313 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.313    counter_reg[20]_i_1_n_6
    SLICE_X8Y33          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.818    Clock100MHz_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.273    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.109    15.164    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 2.840ns (54.651%)  route 2.357ns (45.349%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    counter_reg[12]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    counter_reg[16]_i_1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.305 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.305    counter_reg[20]_i_1_n_4
    SLICE_X8Y33          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.818    Clock100MHz_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.273    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.109    15.164    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 2.764ns (53.978%)  route 2.357ns (46.022%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    counter_reg[12]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    counter_reg[16]_i_1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.229 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.229    counter_reg[20]_i_1_n_5
    SLICE_X8Y33          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.818    Clock100MHz_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.273    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.109    15.164    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 2.744ns (53.797%)  route 2.357ns (46.203%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    counter_reg[12]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.990 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    counter_reg[16]_i_1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.209 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.209    counter_reg[20]_i_1_n_7
    SLICE_X8Y33          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.818    Clock100MHz_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.273    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.109    15.164    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 2.731ns (53.679%)  route 2.357ns (46.321%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    counter_reg[12]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.196 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.196    counter_reg[16]_i_1_n_6
    SLICE_X8Y32          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.445    14.817    Clock100MHz_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.109    15.163    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 2.723ns (53.606%)  route 2.357ns (46.394%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    counter_reg[12]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.188 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.188    counter_reg[16]_i_1_n_4
    SLICE_X8Y32          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.445    14.817    Clock100MHz_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.109    15.163    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.647ns (52.901%)  route 2.357ns (47.099%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    counter_reg[12]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.112 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.112    counter_reg[16]_i_1_n_5
    SLICE_X8Y32          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.445    14.817    Clock100MHz_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.109    15.163    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.627ns (52.712%)  route 2.357ns (47.288%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.873 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    counter_reg[12]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.092 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.092    counter_reg[16]_i_1_n_7
    SLICE_X8Y32          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.445    14.817    Clock100MHz_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.109    15.163    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 2.614ns (52.589%)  route 2.357ns (47.411%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.079 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.079    counter_reg[12]_i_1_n_6
    SLICE_X8Y31          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.443    14.815    Clock100MHz_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.273    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.109    15.161    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 2.606ns (52.512%)  route 2.357ns (47.488%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.557     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     5.627 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.434    spi_master_inst/counter_reg[3]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.558    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.108 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.108    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.222    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.549     8.885    spi_master_inst_n_3
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.124     9.009 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.009    counter[0]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.522 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.522    counter_reg[0]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    counter_reg[4]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.756 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.756    counter_reg[8]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.071 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.071    counter_reg[12]_i_1_n_4
    SLICE_X8Y31          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.443    14.815    Clock100MHz_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.273    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.109    15.161    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  5.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    Clock100MHz_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  next_state_reg[0]/Q
                         net (fo=2, routed)           0.067     1.704    next_state[0]
    SLICE_X10Y30         FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.828     1.986    Clock100MHz_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.060     1.533    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    spi_master_inst/CLK
    SLICE_X11Y30         FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  spi_master_inst/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.110     1.724    spi_master_inst/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X10Y30         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.828     1.986    spi_master_inst/CLK
    SLICE_X10Y30         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.064     1.550    spi_master_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    Clock100MHz_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     1.704    next_state[1]
    SLICE_X10Y30         FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.828     1.986    Clock100MHz_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.053     1.526    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  lcd_clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  lcd_clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.130     1.748    lcd_clk_cnt_reg[26]
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  lcd_reset_i_1/O
                         net (fo=1, routed)           0.000     1.793    lcd_reset_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.832     1.990    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.120     1.611    lcd_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.093%)  route 0.100ns (28.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    Clock100MHz_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.148     1.621 f  current_state_reg[0]/Q
                         net (fo=4, routed)           0.100     1.721    spi_master_inst/Q[0]
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.098     1.819 r  spi_master_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    spi_master_inst_n_2
    SLICE_X10Y30         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.828     1.986    Clock100MHz_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.121     1.594    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.684%)  route 0.102ns (29.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    Clock100MHz_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  current_state_reg[0]/Q
                         net (fo=4, routed)           0.102     1.723    spi_master_inst/Q[0]
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.098     1.821 r  spi_master_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    spi_master_inst_n_4
    SLICE_X10Y30         FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.828     1.986    Clock100MHz_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.120     1.593    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.562     1.475    spi_master_inst/CLK
    SLICE_X11Y32         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.113     1.716    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.099     1.815 r  spi_master_inst/clk_div_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    spi_master_inst/clk_div_counter_0[5]
    SLICE_X11Y32         FDRE                                         r  spi_master_inst/clk_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.988    spi_master_inst/CLK
    SLICE_X11Y32         FDRE                                         r  spi_master_inst/clk_div_counter_reg[5]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.091     1.566    spi_master_inst/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 spi_master_inst/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/bit_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.563     1.476    spi_master_inst/CLK
    SLICE_X10Y33         FDRE                                         r  spi_master_inst/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  spi_master_inst/bit_count_reg[0]/Q
                         net (fo=16, routed)          0.175     1.816    spi_master_inst/bit_count_reg[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.043     1.859 r  spi_master_inst/bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.859    spi_master_inst/p_0_in[3]
    SLICE_X10Y33         FDRE                                         r  spi_master_inst/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.831     1.989    spi_master_inst/CLK
    SLICE_X10Y33         FDRE                                         r  spi_master_inst/bit_count_reg[3]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.131     1.607    spi_master_inst/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.563     1.476    U2/lcd_clk_cnt_reg[15]_0
    SLICE_X28Y39         FDRE                                         r  U2/lcd_clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U2/lcd_clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.062     1.679    U2/lcd_clk_cnt_reg[9]
    SLICE_X29Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.724 r  U2/lcd_clk_cnt[0]_i_4/O
                         net (fo=2, routed)           0.063     1.787    U2/lcd_clk_cnt[0]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  U2/lcd_clk_i_1/O
                         net (fo=1, routed)           0.000     1.832    U2/lcd_clk_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  U2/lcd_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     1.991    U2/lcd_clk_cnt_reg[15]_0
    SLICE_X29Y39         FDRE                                         r  U2/lcd_clk_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.091     1.580    U2/lcd_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.562     1.475    spi_master_inst/CLK
    SLICE_X10Y32         FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  spi_master_inst/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.176     1.816    spi_master_inst/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X11Y32         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.988    spi_master_inst/CLK
    SLICE_X11Y32         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.070     1.558    spi_master_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y28     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y31     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y31     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y31     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y31     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y32     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y32     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.191ns (60.012%)  route 2.793ns (39.988%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.793     3.271    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.713     6.984 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.984    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 4.055ns (60.872%)  route 2.607ns (39.128%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X10Y34         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           2.607     3.125    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     6.662 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     6.662    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 4.064ns (61.071%)  route 2.591ns (38.929%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.591     3.109    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     6.655 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.655    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 4.065ns (62.431%)  route 2.446ns (37.569%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           2.446     2.964    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     6.512 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.512    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 4.184ns (67.019%)  route 2.059ns (32.981%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.059     2.537    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.706     6.243 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.243    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 4.043ns (66.202%)  route 2.064ns (33.798%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[2]/C
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.064     2.582    LCD_DATA_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         3.525     6.107 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.107    LCD_DATA[2]
    M13                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/line_no_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.796ns  (logic 1.493ns (31.129%)  route 3.303ns (68.871%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U2/char_no_reg[3]/Q
                         net (fo=8, routed)           0.939     1.417    U2/char_no_reg_n_0_[3]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.324     1.741 f  U2/line_no[1]_i_3/O
                         net (fo=2, routed)           0.816     2.557    U2/line_no[1]_i_3_n_0
    SLICE_X8Y36          LUT5 (Prop_lut5_I4_O)        0.360     2.917 r  U2/line_no[1]_i_2/O
                         net (fo=8, routed)           0.961     3.878    U2/char_no1__0
    SLICE_X9Y36          LUT6 (Prop_lut6_I1_O)        0.331     4.209 r  U2/line_no[1]_i_1/O
                         net (fo=2, routed)           0.587     4.796    U2/line_no[1]_i_1_n_0
    SLICE_X9Y36          FDPE                                         r  U2/line_no_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/line_no_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.796ns  (logic 1.493ns (31.129%)  route 3.303ns (68.871%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U2/char_no_reg[3]/Q
                         net (fo=8, routed)           0.939     1.417    U2/char_no_reg_n_0_[3]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.324     1.741 f  U2/line_no[1]_i_3/O
                         net (fo=2, routed)           0.816     2.557    U2/line_no[1]_i_3_n_0
    SLICE_X8Y36          LUT5 (Prop_lut5_I4_O)        0.360     2.917 r  U2/line_no[1]_i_2/O
                         net (fo=8, routed)           0.961     3.878    U2/char_no1__0
    SLICE_X9Y36          LUT6 (Prop_lut6_I1_O)        0.331     4.209 r  U2/line_no[1]_i_1/O
                         net (fo=2, routed)           0.587     4.796    U2/line_no[1]_i_1_n_0
    SLICE_X9Y36          FDCE                                         r  U2/line_no_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.538ns  (logic 1.519ns (33.473%)  route 3.019ns (66.527%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  U2/char_no_reg[3]/Q
                         net (fo=8, routed)           0.939     1.417    U2/char_no_reg_n_0_[3]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.324     1.741 r  U2/line_no[1]_i_3/O
                         net (fo=2, routed)           0.816     2.557    U2/line_no[1]_i_3_n_0
    SLICE_X8Y36          LUT5 (Prop_lut5_I4_O)        0.360     2.917 f  U2/line_no[1]_i_2/O
                         net (fo=8, routed)           1.264     4.181    U2/char_no1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.357     4.538 r  U2/char_no[1]_i_1/O
                         net (fo=1, routed)           0.000     4.538    U2/char_no[1]_i_1_n_0
    SLICE_X8Y36          FDCE                                         r  U2/char_no_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.512ns  (logic 1.493ns (33.090%)  route 3.019ns (66.910%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  U2/char_no_reg[3]/Q
                         net (fo=8, routed)           0.939     1.417    U2/char_no_reg_n_0_[3]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.324     1.741 r  U2/line_no[1]_i_3/O
                         net (fo=2, routed)           0.816     2.557    U2/line_no[1]_i_3_n_0
    SLICE_X8Y36          LUT5 (Prop_lut5_I4_O)        0.360     2.917 f  U2/line_no[1]_i_2/O
                         net (fo=8, routed)           1.264     4.181    U2/char_no1__0
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.331     4.512 r  U2/char_no[0]_i_1/O
                         net (fo=1, routed)           0.000     4.512    U2/char_no[0]_i_1_n_0
    SLICE_X8Y36          FDCE                                         r  U2/char_no_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[0]/C
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    U2/LCD_DATA_VALUE_reg_n_0_[0]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  U2/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U2/LCD_DATA[0]
    SLICE_X8Y35          FDRE                                         r  U2/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/LCD_DATA_VALUE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.191ns (65.808%)  route 0.099ns (34.192%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDPE                         0.000     0.000 r  U2/znak_reg[3]/C
    SLICE_X9Y37          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  U2/znak_reg[3]/Q
                         net (fo=2, routed)           0.099     0.245    U2/znak_reg_n_0_[3]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.290 r  U2/LCD_DATA_VALUE[6]_i_1/O
                         net (fo=1, routed)           0.000     0.290    U2/LCD_DATA_VALUE[6]
    SLICE_X8Y37          FDCE                                         r  U2/LCD_DATA_VALUE_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/next_command_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE                         0.000     0.000 r  U2/next_command_reg[1]/C
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/next_command_reg[1]/Q
                         net (fo=2, routed)           0.094     0.258    U2/next_command_reg_n_0_[1]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  U2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    U2/state[1]
    SLICE_X11Y35         FDCE                                         r  U2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/LCD_E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE                         0.000     0.000 r  U2/ready_reg/C
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/ready_reg/Q
                         net (fo=6, routed)           0.121     0.262    U2/ready
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.307 r  U2/LCD_E_i_2/O
                         net (fo=1, routed)           0.000     0.307    U2/LCD_E_i_2_n_0
    SLICE_X10Y34         FDPE                                         r  U2/LCD_E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[1]/C
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[1]/Q
                         net (fo=1, routed)           0.140     0.281    U2/LCD_DATA_VALUE_reg_n_0_[1]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.046     0.327 r  U2/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    U2/LCD_DATA[1]
    SLICE_X8Y35          FDRE                                         r  U2/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/next_command_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.554%)  route 0.168ns (47.446%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[1]/Q
                         net (fo=34, routed)          0.168     0.309    U2/state_reg_n_0_[1]
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  U2/next_command[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U2/next_command[1]
    SLICE_X10Y35         FDCE                                         r  U2/next_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/next_command_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDPE                         0.000     0.000 r  U2/next_command_reg[0]/C
    SLICE_X10Y35         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  U2/next_command_reg[0]/Q
                         net (fo=2, routed)           0.146     0.310    U2/next_command_reg_n_0_[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.355 r  U2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    U2/state[0]
    SLICE_X11Y35         FDCE                                         r  U2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/next_command_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.189ns (52.952%)  route 0.168ns (47.048%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[1]/Q
                         net (fo=34, routed)          0.168     0.309    U2/state_reg_n_0_[1]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.048     0.357 r  U2/next_command[4]_i_2/O
                         net (fo=1, routed)           0.000     0.357    U2/next_command[4]
    SLICE_X10Y35         FDCE                                         r  U2/next_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/next_command_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.368%)  route 0.149ns (41.632%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE                         0.000     0.000 r  U2/next_command_reg[3]/C
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/next_command_reg[3]/Q
                         net (fo=2, routed)           0.149     0.313    U2/next_command_reg_n_0_[3]
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  U2/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.358    U2/state[3]
    SLICE_X11Y36         FDCE                                         r  U2/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[6]/C
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/LCD_DATA_VALUE_reg[6]/Q
                         net (fo=1, routed)           0.151     0.315    U2/data0[2]
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.045     0.360 r  U2/LCD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.360    U2/LCD_DATA[2]
    SLICE_X8Y35          FDRE                                         r  U2/LCD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.480ns  (logic 4.054ns (62.570%)  route 2.425ns (37.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.560     5.112    spi_master_inst/CLK
    SLICE_X10Y31         FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=3, routed)           2.425     8.055    SPI_SCK_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.536    11.592 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.592    SPI_SCK
    U18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.227ns  (logic 4.047ns (64.984%)  route 2.181ns (35.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.111    spi_master_inst/CLK
    SLICE_X12Y30         FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.629 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           2.181     7.809    SPI_SS_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.529    11.338 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.338    SPI_SS
    R17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.453ns  (logic 1.064ns (30.812%)  route 2.389ns (69.188%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.630     5.182    spi_master_inst/CLK
    SLICE_X4Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 r  spi_master_inst/miso_buffer_reg[11]/Q
                         net (fo=1, routed)           1.027     6.665    spi_master_inst/miso_buffer[11]
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.153     6.818 r  spi_master_inst/znak[0]_i_5/O
                         net (fo=1, routed)           0.692     7.510    U2/znak_reg[0]_1
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.841 r  U2/znak[0]_i_2/O
                         net (fo=1, routed)           0.670     8.511    U2/znak[0]_i_2_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.635 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.000     8.635    U2/znak[0]
    SLICE_X8Y34          FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 0.642ns (25.751%)  route 1.851ns (74.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564     5.116    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     5.634 f  lcd_reset_reg/Q
                         net (fo=37, routed)          1.337     6.971    U2/reset
    SLICE_X9Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.095 r  U2/LCD_DATA[3]_i_1/O
                         net (fo=4, routed)           0.514     7.609    U2/LCD_DATA0
    SLICE_X8Y35          FDRE                                         r  U2/LCD_DATA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 0.642ns (25.751%)  route 1.851ns (74.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564     5.116    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     5.634 f  lcd_reset_reg/Q
                         net (fo=37, routed)          1.337     6.971    U2/reset
    SLICE_X9Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.095 r  U2/LCD_DATA[3]_i_1/O
                         net (fo=4, routed)           0.514     7.609    U2/LCD_DATA0
    SLICE_X8Y35          FDRE                                         r  U2/LCD_DATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 0.642ns (25.751%)  route 1.851ns (74.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564     5.116    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     5.634 f  lcd_reset_reg/Q
                         net (fo=37, routed)          1.337     6.971    U2/reset
    SLICE_X9Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.095 r  U2/LCD_DATA[3]_i_1/O
                         net (fo=4, routed)           0.514     7.609    U2/LCD_DATA0
    SLICE_X8Y35          FDRE                                         r  U2/LCD_DATA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 0.642ns (25.751%)  route 1.851ns (74.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564     5.116    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     5.634 f  lcd_reset_reg/Q
                         net (fo=37, routed)          1.337     6.971    U2/reset
    SLICE_X9Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.095 r  U2/LCD_DATA[3]_i_1/O
                         net (fo=4, routed)           0.514     7.609    U2/LCD_DATA0
    SLICE_X8Y35          FDRE                                         r  U2/LCD_DATA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.210ns  (logic 0.642ns (29.052%)  route 1.568ns (70.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564     5.116    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     5.634 f  lcd_reset_reg/Q
                         net (fo=37, routed)          1.027     6.661    U2/reset
    SLICE_X10Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.785 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.540     7.326    U2/reset_cnt0
    SLICE_X10Y37         FDRE                                         r  U2/reset_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.210ns  (logic 0.642ns (29.052%)  route 1.568ns (70.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564     5.116    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     5.634 f  lcd_reset_reg/Q
                         net (fo=37, routed)          1.027     6.661    U2/reset
    SLICE_X10Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.785 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.540     7.326    U2/reset_cnt0
    SLICE_X10Y37         FDRE                                         r  U2/reset_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.210ns  (logic 0.642ns (29.052%)  route 1.568ns (70.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564     5.116    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     5.634 f  lcd_reset_reg/Q
                         net (fo=37, routed)          1.027     6.661    U2/reset
    SLICE_X10Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.785 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.540     7.326    U2/reset_cnt0
    SLICE_X10Y37         FDRE                                         r  U2/reset_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.164ns (37.896%)  route 0.269ns (62.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.269     1.910    U2/reset
    SLICE_X10Y35         FDPE                                         f  U2/next_command_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.164ns (37.896%)  route 0.269ns (62.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.269     1.910    U2/reset
    SLICE_X10Y35         FDCE                                         f  U2/next_command_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.164ns (37.896%)  route 0.269ns (62.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.269     1.910    U2/reset
    SLICE_X10Y35         FDCE                                         f  U2/next_command_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.164ns (37.896%)  route 0.269ns (62.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.269     1.910    U2/reset
    SLICE_X10Y35         FDCE                                         f  U2/next_command_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.164ns (37.896%)  route 0.269ns (62.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.269     1.910    U2/reset
    SLICE_X10Y35         FDCE                                         f  U2/next_command_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.164ns (37.896%)  route 0.269ns (62.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.269     1.910    U2/reset
    SLICE_X11Y35         FDCE                                         f  U2/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.164ns (37.896%)  route 0.269ns (62.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.269     1.910    U2/reset
    SLICE_X11Y35         FDCE                                         f  U2/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.164ns (36.499%)  route 0.285ns (63.501%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.285     1.927    U2/reset
    SLICE_X8Y34          FDCE                                         f  U2/znak_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.164ns (36.499%)  route 0.285ns (63.501%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.285     1.927    U2/reset
    SLICE_X8Y34          FDCE                                         f  U2/znak_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_E_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.164ns (36.314%)  route 0.288ns (63.686%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=37, routed)          0.288     1.929    U2/reset
    SLICE_X10Y34         FDPE                                         f  U2/LCD_E_reg/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.313ns  (logic 1.491ns (45.013%)  route 1.821ns (54.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.821     3.313    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X9Y32          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.445     4.817    spi_master_inst/CLK
    SLICE_X9Y32          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.173ns  (logic 1.491ns (46.997%)  route 1.682ns (53.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.682     3.173    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X9Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446     4.818    spi_master_inst/CLK
    SLICE_X9Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.041ns  (logic 1.491ns (49.033%)  route 1.550ns (50.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.550     3.041    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X8Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.450     4.822    spi_master_inst/CLK
    SLICE_X8Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.023ns  (logic 1.491ns (49.326%)  route 1.532ns (50.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.532     3.023    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X9Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.447     4.819    spi_master_inst/CLK
    SLICE_X9Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 1.491ns (51.046%)  route 1.430ns (48.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.430     2.921    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X7Y35          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.515     4.887    spi_master_inst/CLK
    SLICE_X7Y35          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.780ns  (logic 1.491ns (53.632%)  route 1.289ns (46.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.289     2.780    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X6Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.514     4.886    spi_master_inst/CLK
    SLICE_X6Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.780ns  (logic 1.491ns (53.632%)  route 1.289ns (46.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.289     2.780    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X7Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.514     4.886    spi_master_inst/CLK
    SLICE_X7Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 1.491ns (57.115%)  route 1.120ns (42.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.120     2.611    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X6Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513     4.885    spi_master_inst/CLK
    SLICE_X6Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 1.491ns (57.115%)  route 1.120ns (42.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.120     2.611    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X7Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513     4.885    spi_master_inst/CLK
    SLICE_X7Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 1.491ns (57.964%)  route 1.081ns (42.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.081     2.572    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X5Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513     4.885    spi_master_inst/CLK
    SLICE_X5Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.259ns (40.803%)  route 0.376ns (59.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.376     0.634    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X5Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X5Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.259ns (40.430%)  route 0.381ns (59.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.381     0.640    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X4Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.259ns (37.664%)  route 0.428ns (62.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.428     0.687    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X5Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    spi_master_inst/CLK
    SLICE_X5Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.259ns (36.588%)  route 0.449ns (63.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.449     0.707    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X6Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    spi_master_inst/CLK
    SLICE_X6Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.259ns (36.588%)  route 0.449ns (63.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.449     0.707    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X7Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    spi_master_inst/CLK
    SLICE_X7Y33          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.259ns (32.723%)  route 0.532ns (67.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.532     0.791    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X6Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X6Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.259ns (32.723%)  route 0.532ns (67.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.532     0.791    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X7Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X7Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.259ns (30.601%)  route 0.587ns (69.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.587     0.846    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X7Y35          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.861     2.019    spi_master_inst/CLK
    SLICE_X7Y35          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.259ns (27.602%)  route 0.679ns (72.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.679     0.938    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X8Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.836     1.994    spi_master_inst/CLK
    SLICE_X8Y38          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.259ns (27.398%)  route 0.686ns (72.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.686     0.945    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X9Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.832     1.990    spi_master_inst/CLK
    SLICE_X9Y34          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C





