Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter_TEST/avs_hram_converter_TEST.qsys --synthesis=VHDL --output-directory=/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter_TEST/avs_hram_converter_TEST/synthesis --family="Cyclone 10 LP" --part=10CL006YE144A7G
Progress: Loading avs_hram_converter_TEST/avs_hram_converter_TEST.qsys
Progress: Reading input file
Progress: Adding avs_hram_mainconv_TEST [avs_hram_mainconv 1.0]
Progress: Parameterizing module avs_hram_mainconv_TEST
Progress: Adding clk [clock_source 22.1]
Progress: Parameterizing module clk
Progress: Adding clkctrl [clkctrl 1.0]
Progress: Parameterizing module clkctrl
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: avs_hram_converter_TEST.clkctrl.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: avs_hram_converter_TEST.clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: avs_hram_converter_TEST: Generating avs_hram_converter_TEST "avs_hram_converter_TEST" for QUARTUS_SYNTH
Info: avs_hram_mainconv_TEST: "avs_hram_converter_TEST" instantiated avs_hram_mainconv "avs_hram_mainconv_TEST"
Info: clkctrl: "avs_hram_converter_TEST" instantiated clkctrl "clkctrl"
Info: rst_controller: "avs_hram_converter_TEST" instantiated altera_reset_controller "rst_controller"
Info: altclkctrl_0: Generating top-level entity avs_hram_converter_TEST_clkctrl_altclkctrl_0.
Info: altclkctrl_0: "clkctrl" instantiated altclkctrl "altclkctrl_0"
Info: avs_hram_converter_TEST: Done "avs_hram_converter_TEST" with 5 modules, 32 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
