<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab5_Sisco.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab5_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lab5_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Lab5_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab5_testbench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Nexys2_top_shell.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Nexys2_top_shell.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Nexys2_top_shell.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Nexys2_top_shell.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Nexys2_top_shell.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Nexys2_top_shell.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Nexys2_top_shell.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Nexys2_top_shell.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Nexys2_top_shell.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Nexys2_top_shell.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Nexys2_top_shell.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Nexys2_top_shell.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Nexys2_top_shell.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Nexys2_top_shell.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Nexys2_top_shell.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Nexys2_top_shell.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Nexys2_top_shell.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Nexys2_top_shell.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Nexys2_top_shell.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Nexys2_top_shell.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Nexys2_top_shell_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Nexys2_top_shell_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Nexys2_top_shell_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Nexys2_top_shell_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Nexys2_top_shell_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Nexys2_top_shell_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexys2_top_shell_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexys2_top_shell_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Nexys2_top_shell_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Nexys2_top_shell_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexys2_top_shell_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Nexys2_top_shell_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Nexys2_top_shell_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Nexys2_top_shell_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Nexys2_top_shell_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexys2_top_shell_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PRISM.vhi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nexys2_top_shell.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nexys2_top_shell.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nexys2_top_shell.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1397839448" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1397839448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397840640" xil_pn:in_ck="-5823814519682637480" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1397840640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_shell.vhd"/>
      <outfile xil_pn:name="Clock_Divider.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="I_O.vhd"/>
      <outfile xil_pn:name="Lab5_testbench.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="Nexys2_top_shell.vhd"/>
      <outfile xil_pn:name="PRISM.vhd"/>
      <outfile xil_pn:name="RAM_16x4.vhd"/>
      <outfile xil_pn:name="ROM_176x4.vhd"/>
      <outfile xil_pn:name="nexys2_sseg.vhd"/>
      <outfile xil_pn:name="nibble_to_sseg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1397839454" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7364436564662992185" xil_pn:start_ts="1397839454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397839454" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5147985362681589627" xil_pn:start_ts="1397839454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397840640" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2041227815920923875" xil_pn:start_ts="1397840640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397840640" xil_pn:in_ck="-5823814519682637480" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1397840640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_shell.vhd"/>
      <outfile xil_pn:name="Clock_Divider.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="I_O.vhd"/>
      <outfile xil_pn:name="Lab5_testbench.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="Nexys2_top_shell.vhd"/>
      <outfile xil_pn:name="PRISM.vhd"/>
      <outfile xil_pn:name="RAM_16x4.vhd"/>
      <outfile xil_pn:name="ROM_176x4.vhd"/>
      <outfile xil_pn:name="nexys2_sseg.vhd"/>
      <outfile xil_pn:name="nibble_to_sseg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1397840654" xil_pn:in_ck="-5823814519682637480" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7638372158914883636" xil_pn:start_ts="1397840640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab5_testbench_beh.prj"/>
      <outfile xil_pn:name="Lab5_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1397840654" xil_pn:in_ck="-355194084153534190" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4754046909146975713" xil_pn:start_ts="1397840654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab5_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1397840177" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1397840177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397840177" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3724385331462269751" xil_pn:start_ts="1397840177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397840177" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2041227815920923875" xil_pn:start_ts="1397840177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397840177" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1397840177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397840177" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3868815295254423157" xil_pn:start_ts="1397840177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397840177" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1397840177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397840177" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7907824059138251687" xil_pn:start_ts="1397840177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397841041" xil_pn:in_ck="1021003389217558245" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8479309962149350066" xil_pn:start_ts="1397841022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Nexys2_top_shell.lso"/>
      <outfile xil_pn:name="Nexys2_top_shell.ngc"/>
      <outfile xil_pn:name="Nexys2_top_shell.ngr"/>
      <outfile xil_pn:name="Nexys2_top_shell.prj"/>
      <outfile xil_pn:name="Nexys2_top_shell.stx"/>
      <outfile xil_pn:name="Nexys2_top_shell.syr"/>
      <outfile xil_pn:name="Nexys2_top_shell.xst"/>
      <outfile xil_pn:name="Nexys2_top_shell_vhdl.prj"/>
      <outfile xil_pn:name="Nexys2_top_shell_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1397840190" xil_pn:in_ck="5350595257797771" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5675375512702972662" xil_pn:start_ts="1397840190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397841048" xil_pn:in_ck="987694845570864067" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6664852878321701994" xil_pn:start_ts="1397841041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Nexys2_top_shell.bld"/>
      <outfile xil_pn:name="Nexys2_top_shell.ngd"/>
      <outfile xil_pn:name="Nexys2_top_shell_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1397841053" xil_pn:in_ck="989226424556128516" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1397841048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Nexys2_top_shell.pcf"/>
      <outfile xil_pn:name="Nexys2_top_shell_map.map"/>
      <outfile xil_pn:name="Nexys2_top_shell_map.mrp"/>
      <outfile xil_pn:name="Nexys2_top_shell_map.ncd"/>
      <outfile xil_pn:name="Nexys2_top_shell_map.ngm"/>
      <outfile xil_pn:name="Nexys2_top_shell_map.xrpt"/>
      <outfile xil_pn:name="Nexys2_top_shell_summary.xml"/>
      <outfile xil_pn:name="Nexys2_top_shell_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1397841069" xil_pn:in_ck="8271736533924831197" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1397841053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Nexys2_top_shell.ncd"/>
      <outfile xil_pn:name="Nexys2_top_shell.pad"/>
      <outfile xil_pn:name="Nexys2_top_shell.par"/>
      <outfile xil_pn:name="Nexys2_top_shell.ptwx"/>
      <outfile xil_pn:name="Nexys2_top_shell.unroutes"/>
      <outfile xil_pn:name="Nexys2_top_shell.xpi"/>
      <outfile xil_pn:name="Nexys2_top_shell_pad.csv"/>
      <outfile xil_pn:name="Nexys2_top_shell_pad.txt"/>
      <outfile xil_pn:name="Nexys2_top_shell_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1397841082" xil_pn:in_ck="-8706143955580231499" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1397841069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Nexys2_top_shell.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="nexys2_top_shell.bgn"/>
      <outfile xil_pn:name="nexys2_top_shell.bit"/>
      <outfile xil_pn:name="nexys2_top_shell.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1397840327" xil_pn:in_ck="-7114139794520704353" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1397840325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1397841069" xil_pn:in_ck="787057998501221248" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1397841065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Nexys2_top_shell.twr"/>
      <outfile xil_pn:name="Nexys2_top_shell.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
