{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648738192391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648738192397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 22:49:52 2022 " "Processing started: Thu Mar 31 22:49:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648738192397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738192397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add -c add " "Command: quartus_map --read_settings_files=on --write_settings_files=off add -c add" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738192397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648738193794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648738193794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/add/pc_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "openmips_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/add/openmips_min_sopc_tb.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/add/openmips_min_sopc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/add/mem_wb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/add/mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/add/inst_rom.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/add/if_id.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/add/id_ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/add/id.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hilo_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file hilo_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hilo_reg " "Found entity 1: hilo_reg" {  } { { "hilo_reg.v" "" { Text "D:/Github/OpenRSIC-V/add/hilo_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/add/ex_mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/add/ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(60) " "Verilog HDL information at div.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/add/div.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1648738202305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/add/div.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openmips_min_sopc " "Elaborating entity \"openmips_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648738202454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "openmips_min_sopc.v" "openmips0" { Text "D:/Github/OpenRSIC-V/add/openmips_min_sopc.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op4 id.v(74) " "Verilog HDL or VHDL warning at id.v(74): object \"op4\" assigned a value but never read" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/add/id.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648738202506 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instvalid id.v(76) " "Verilog HDL or VHDL warning at id.v(76): object \"instvalid\" assigned a value but never read" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/add/id.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648738202507 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/add/regfile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648738202567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648738202567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202591 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp_o ex.v(263) " "Verilog HDL Always Construct warning at ex.v(263): inferring latch(es) for variable \"hilo_temp_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648738202608 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_o ex.v(263) " "Verilog HDL Always Construct warning at ex.v(263): inferring latch(es) for variable \"cnt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648738202608 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stallreq_for_madd_msub ex.v(263) " "Verilog HDL Always Construct warning at ex.v(263): inferring latch(es) for variable \"stallreq_for_madd_msub\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648738202608 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp1 ex.v(263) " "Verilog HDL Always Construct warning at ex.v(263): inferring latch(es) for variable \"hilo_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648738202608 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[0\] ex.v(263) " "Inferred latch for \"hilo_temp1\[0\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202627 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[1\] ex.v(263) " "Inferred latch for \"hilo_temp1\[1\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202627 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[2\] ex.v(263) " "Inferred latch for \"hilo_temp1\[2\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202627 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[3\] ex.v(263) " "Inferred latch for \"hilo_temp1\[3\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202627 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[4\] ex.v(263) " "Inferred latch for \"hilo_temp1\[4\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[5\] ex.v(263) " "Inferred latch for \"hilo_temp1\[5\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[6\] ex.v(263) " "Inferred latch for \"hilo_temp1\[6\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[7\] ex.v(263) " "Inferred latch for \"hilo_temp1\[7\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[8\] ex.v(263) " "Inferred latch for \"hilo_temp1\[8\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[9\] ex.v(263) " "Inferred latch for \"hilo_temp1\[9\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[10\] ex.v(263) " "Inferred latch for \"hilo_temp1\[10\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[11\] ex.v(263) " "Inferred latch for \"hilo_temp1\[11\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[12\] ex.v(263) " "Inferred latch for \"hilo_temp1\[12\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[13\] ex.v(263) " "Inferred latch for \"hilo_temp1\[13\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[14\] ex.v(263) " "Inferred latch for \"hilo_temp1\[14\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[15\] ex.v(263) " "Inferred latch for \"hilo_temp1\[15\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[16\] ex.v(263) " "Inferred latch for \"hilo_temp1\[16\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202628 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[17\] ex.v(263) " "Inferred latch for \"hilo_temp1\[17\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[18\] ex.v(263) " "Inferred latch for \"hilo_temp1\[18\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[19\] ex.v(263) " "Inferred latch for \"hilo_temp1\[19\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[20\] ex.v(263) " "Inferred latch for \"hilo_temp1\[20\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[21\] ex.v(263) " "Inferred latch for \"hilo_temp1\[21\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[22\] ex.v(263) " "Inferred latch for \"hilo_temp1\[22\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[23\] ex.v(263) " "Inferred latch for \"hilo_temp1\[23\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[24\] ex.v(263) " "Inferred latch for \"hilo_temp1\[24\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[25\] ex.v(263) " "Inferred latch for \"hilo_temp1\[25\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[26\] ex.v(263) " "Inferred latch for \"hilo_temp1\[26\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[27\] ex.v(263) " "Inferred latch for \"hilo_temp1\[27\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[28\] ex.v(263) " "Inferred latch for \"hilo_temp1\[28\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[29\] ex.v(263) " "Inferred latch for \"hilo_temp1\[29\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[30\] ex.v(263) " "Inferred latch for \"hilo_temp1\[30\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202629 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[31\] ex.v(263) " "Inferred latch for \"hilo_temp1\[31\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[32\] ex.v(263) " "Inferred latch for \"hilo_temp1\[32\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[33\] ex.v(263) " "Inferred latch for \"hilo_temp1\[33\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[34\] ex.v(263) " "Inferred latch for \"hilo_temp1\[34\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[35\] ex.v(263) " "Inferred latch for \"hilo_temp1\[35\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[36\] ex.v(263) " "Inferred latch for \"hilo_temp1\[36\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[37\] ex.v(263) " "Inferred latch for \"hilo_temp1\[37\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[38\] ex.v(263) " "Inferred latch for \"hilo_temp1\[38\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[39\] ex.v(263) " "Inferred latch for \"hilo_temp1\[39\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[40\] ex.v(263) " "Inferred latch for \"hilo_temp1\[40\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[41\] ex.v(263) " "Inferred latch for \"hilo_temp1\[41\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[42\] ex.v(263) " "Inferred latch for \"hilo_temp1\[42\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[43\] ex.v(263) " "Inferred latch for \"hilo_temp1\[43\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[44\] ex.v(263) " "Inferred latch for \"hilo_temp1\[44\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202630 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[45\] ex.v(263) " "Inferred latch for \"hilo_temp1\[45\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[46\] ex.v(263) " "Inferred latch for \"hilo_temp1\[46\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[47\] ex.v(263) " "Inferred latch for \"hilo_temp1\[47\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[48\] ex.v(263) " "Inferred latch for \"hilo_temp1\[48\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[49\] ex.v(263) " "Inferred latch for \"hilo_temp1\[49\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[50\] ex.v(263) " "Inferred latch for \"hilo_temp1\[50\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[51\] ex.v(263) " "Inferred latch for \"hilo_temp1\[51\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[52\] ex.v(263) " "Inferred latch for \"hilo_temp1\[52\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[53\] ex.v(263) " "Inferred latch for \"hilo_temp1\[53\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[54\] ex.v(263) " "Inferred latch for \"hilo_temp1\[54\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[55\] ex.v(263) " "Inferred latch for \"hilo_temp1\[55\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[56\] ex.v(263) " "Inferred latch for \"hilo_temp1\[56\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[57\] ex.v(263) " "Inferred latch for \"hilo_temp1\[57\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202631 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[58\] ex.v(263) " "Inferred latch for \"hilo_temp1\[58\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[59\] ex.v(263) " "Inferred latch for \"hilo_temp1\[59\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[60\] ex.v(263) " "Inferred latch for \"hilo_temp1\[60\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[61\] ex.v(263) " "Inferred latch for \"hilo_temp1\[61\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[62\] ex.v(263) " "Inferred latch for \"hilo_temp1\[62\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[63\] ex.v(263) " "Inferred latch for \"hilo_temp1\[63\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stallreq_for_madd_msub ex.v(263) " "Inferred latch for \"stallreq_for_madd_msub\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[0\] ex.v(263) " "Inferred latch for \"cnt_o\[0\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[1\] ex.v(263) " "Inferred latch for \"cnt_o\[1\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[0\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[0\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[1\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[1\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[2\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[2\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[3\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[3\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[4\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[4\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202632 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[5\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[5\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[6\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[6\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[7\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[7\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[8\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[8\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[9\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[9\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[10\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[10\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[11\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[11\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[12\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[12\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[13\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[13\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[14\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[14\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[15\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[15\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202633 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[16\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[16\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[17\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[17\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[18\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[18\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[19\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[19\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[20\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[20\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[21\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[21\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[22\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[22\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[23\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[23\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[24\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[24\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[25\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[25\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[26\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[26\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[27\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[27\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[28\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[28\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[29\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[29\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[30\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[30\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202634 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[31\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[31\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[32\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[32\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[33\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[33\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[34\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[34\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[35\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[35\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[36\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[36\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[37\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[37\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[38\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[38\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[39\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[39\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[40\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[40\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[41\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[41\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[42\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[42\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[43\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[43\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[44\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[44\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[45\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[45\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202635 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[46\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[46\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[47\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[47\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[48\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[48\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[49\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[49\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[50\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[50\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[51\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[51\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[52\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[52\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[53\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[53\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[54\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[54\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[55\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[55\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[56\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[56\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[57\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[57\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[58\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[58\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[59\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[59\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[60\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[60\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202636 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[61\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[61\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202637 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[62\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[62\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202637 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[63\] ex.v(263) " "Inferred latch for \"hilo_temp_o\[63\]\" at ex.v(263)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/add/ex.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738202637 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hilo_reg openmips:openmips0\|hilo_reg:hilo_reg0 " "Elaborating entity \"hilo_reg\" for hierarchy \"openmips:openmips0\|hilo_reg:hilo_reg0\"" {  } { { "openmips.v" "hilo_reg0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips:openmips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openmips:openmips0\|ctrl:ctrl0\"" {  } { { "openmips.v" "ctrl0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips:openmips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openmips:openmips0\|div:div0\"" {  } { { "openmips.v" "div0" { Text "D:/Github/OpenRSIC-V/add/openmips.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(105) " "Verilog HDL assignment warning at div.v(105): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/add/div.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648738202755 "|openmips_min_sopc|openmips:openmips0|div:div0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:inst_rom0 " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:inst_rom0\"" {  } { { "openmips_min_sopc.v" "inst_rom0" { Text "D:/Github/OpenRSIC-V/add/openmips_min_sopc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738202790 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "inst_rom.data inst_rom.v(46) " "Verilog HDL File I/O error at inst_rom.v(46): can't open Verilog Design File \"inst_rom.data\"" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/add/inst_rom.v" 46 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738203937 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "inst_rom:inst_rom0 " "Can't elaborate user hierarchy \"inst_rom:inst_rom0\"" {  } { { "openmips_min_sopc.v" "inst_rom0" { Text "D:/Github/OpenRSIC-V/add/openmips_min_sopc.v" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648738204192 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/add/output_files/add.map.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/add/output_files/add.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738204228 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5353 " "Peak virtual memory: 5353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648738204351 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 31 22:50:04 2022 " "Processing ended: Thu Mar 31 22:50:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648738204351 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648738204351 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648738204351 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738204351 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648738204945 ""}
