Release 13.3 - xst O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "source/pdl_block.v" in library work
Compiling verilog file "source/pdl_based_switch.v" in library work
Module <pdl_block> compiled
Compiling verilog file "source/PDL_PUF.v" in library work
Module <pdl_based_switch> compiled
Compiling verilog file "ipcore_dir/emac_single/example_design/physical/gmii_if.v" in library work
Module <PDL_PUF> compiled
Compiling verilog file "ipcore_dir/emac_single/example_design/emac_single.v" in library work
Module <gmii_if> compiled
Compiling verilog file "ipcore_dir/emac_single/example_design/client/fifo/tx_client_fifo_8.v" in library work
Module <emac_single> compiled
Compiling verilog file "ipcore_dir/emac_single/example_design/client/fifo/rx_client_fifo_8.v" in library work
Module <tx_client_fifo_8> compiled
Compiling verilog file "source/pufMapping.v" in library work
Module <rx_client_fifo_8> compiled
Compiling verilog file "source/iobuf.v" in library work
Module <pufMapping> compiled
Compiling verilog file "source/fifo36Wrapper.v" in library work
Module <iobuf16> compiled
Compiling verilog file "ipcore_dir/emac_single/example_design/emac_single_block.v" in library work
Module <fifo36Wrapper> compiled
Compiling verilog file "ipcore_dir/emac_single/example_design/client/fifo/eth_fifo_8.v" in library work
Module <emac_single_block> compiled
Compiling verilog file "ipcore_dir/blk_mem_gen_paramReg.v" in library work
Module <eth_fifo_8> compiled
Compiling verilog file "ipcore_dir/blk_mem_gen_outputMem.v" in library work
Module <blk_mem_gen_paramReg> compiled
Compiling verilog file "ipcore_dir/blk_mem_gen_inputMem.v" in library work
Module <blk_mem_gen_outputMem> compiled
Compiling verilog file "source/mapping3.v" in library work
Module <blk_mem_gen_inputMem> compiled
Compiling verilog file "source/ethernetController.v" in library work
Module <mapping> compiled
Compiling verilog file "ipcore_dir/emac_single/example_design/emac_single_locallink.v" in library work
Module <ethernetController> compiled
Compiling verilog file "source/simpleTestModuleOne.v" in library work
Module <emac_single_locallink> compiled
Compiling verilog file "source/ethernet2BlockMem.v" in library work
Module <simpleTestModuleOne> compiled
Compiling verilog file "source/system.v" in library work
Module <ethernet2BlockMem> compiled
Module <system> compiled
No errors in compilation
Analysis of file <"system.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work> with parameters.
	INMEM_USER_ADDRESS_WIDTH = "00000000000000000000000000010001"
	INMEM_USER_BYTE_WIDTH = "00000000000000000000000000000001"
	INMEM_USER_REGISTER = "00000000000000000000000000000001"
	MAC_ADDRESS = "101010101010101010101010101010101010101010101010"
	OUTMEM_USER_ADDRESS_WIDTH = "00000000000000000000000000001101"
	OUTMEM_USER_BYTE_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <ethernet2BlockMem> in library <work> with parameters.
	INMEM_USER_ADDRESS_WIDTH = "00000000000000000000000000010001"
	INMEM_USER_BYTE_WIDTH = "00000000000000000000000000000001"
	INMEM_USER_REGISTER = "00000000000000000000000000000001"
	MAC_ADDRESS = "101010101010101010101010101010101010101010101010"
	OUTMEM_USER_ADDRESS_WIDTH = "00000000000000000000000000001101"
	OUTMEM_USER_BYTE_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <simpleTestModuleOne> in library <work> with parameters.
	COMPUTE = "00000000000000000000000000000100"
	IDLE = "00000000000000000000000000000000"
	INMEM_ADDRESS_WIDTH = "00000000000000000000000000010001"
	INMEM_BYTE_WIDTH = "00000000000000000000000000000001"
	OUTMEM_ADDRESS_WIDTH = "00000000000000000000000000001101"
	OUTMEM_BYTE_WIDTH = "00000000000000000000000000000001"
	READ = "00000000000000000000000000000010"
	READING_IN_PARAMETERS = "00000000000000000000000000000001"
	WAIT_READ = "00000000000000000000000000000011"
	WRITE = "00000000000000000000000000000101"

Analyzing hierarchy for module <emac_single_locallink> in library <work>.

Analyzing hierarchy for module <ethernetController> in library <work> with parameters.
	CONFIGFROMCF = "00000000000000000000000000000000"
	FORCECFRESET = "0000010111111"
	FORCECFUNRESET = "0000000111100"
	IDLE = "00000000000000000000000000000000"
	INIT_WAIT_FOR_DONE = "00000000000000000000000000000100"
	INMEM_CONTROLLER_ADDR_WIDTH = "00000000000000000000000000010001"
	INMEM_USER_ADDRESS_WIDTH = "00000000000000000000000000010001"
	INMEM_USER_BYTE_WIDTH = "00000000000000000000000000000001"
	INMEM_USER_REGISTER = "00000000000000000000000000000001"
	MAC_ADDRESS = "101010101010101010101010101010101010101010101010"
	MAX_PACKET_LENGTH = "00000000000000000000010111001110"
	OUTMEM_CONTROLLER_ADDR_WIDTH = "00000000000000000000000000001101"
	OUTMEM_LOG_USER_BYTE_WIDTH = "00000000000000000000000000000000"
	OUTMEM_USER_ADDRESS_WIDTH = "00000000000000000000000000001101"
	OUTMEM_USER_BYTE_WIDTH = "00000000000000000000000000000001"
	PROCESS_CONFIGFROMCF = "00000000000000000000000000000001"
	PROCESS_INPUT_MEM_WRITE = "00000000000000000000000000000110"
	PROCESS_OUTPUT_MEM_READ = "00000000000000000000000000000100"
	PROCESS_READ_SEND_DATA = "00000000000000000000000000000010"
	PROCESS_READ_SEND_HEADER = "00000000000000000000000000000001"
	PROCESS_REQ = "00000000000000000000000000000010"
	PROCESS_SA_READ = "00000000000000000000000000000011"
	PROCESS_SA_WRITE = "00000000000000000000000000000010"
	PROCESS_SEND_TERM_HEADER = "00000000000000000000000000000011"
	READ_SA_REG = "00000000000000000000000000000011"
	RECEIVE_CONFIG_CF = "00000000000000000000000000001100"
	RECEIVE_EMPTY_PACKET = "00000000000000000000000000010110"
	RECEIVE_ERROR = "00000000000000000000000000010101"
	RECEIVE_ERROR_COMMAND = "00000000000000000000000000000001"
	RECEIVE_ERROR_PACKET_LENGTH = "00000000000000000000000000000000"
	RECEIVE_ERROR_READ_LENGTH = "00000000000000000000000000000010"
	RECEIVE_ERROR_READ_RUNNING = "00000000000000000000000000000011"
	RECEIVE_ERROR_REG32_READ_LENGTH = "00000000000000000000000000001000"
	RECEIVE_ERROR_REG32_READ_RUNNING = "00000000000000000000000000001001"
	RECEIVE_ERROR_REG32_WRITE_LENGTH = "00000000000000000000000000001010"
	RECEIVE_ERROR_REG32_WRITE_RUNNING = "00000000000000000000000000001011"
	RECEIVE_ERROR_RESET_LENGTH = "00000000000000000000000000010101"
	RECEIVE_ERROR_SA_REG_READ_ADDRESS = "00000000000000000000000000010100"
	RECEIVE_ERROR_SA_REG_READ_LENGTH = "00000000000000000000000000010010"
	RECEIVE_ERROR_SA_REG_READ_RUNNING = "00000000000000000000000000010011"
	RECEIVE_ERROR_SA_REG_WRITE_ADDRESS = "00000000000000000000000000010001"
	RECEIVE_ERROR_SA_REG_WRITE_LENGTH = "00000000000000000000000000001111"
	RECEIVE_ERROR_SA_REG_WRITE_RUNNING = "00000000000000000000000000010000"
	RECEIVE_ERROR_SYSACE_CONFIG_ADDRESS = "00000000000000000000000000001110"
	RECEIVE_ERROR_SYSACE_CONFIG_LENGTH = "00000000000000000000000000001100"
	RECEIVE_ERROR_SYSACE_CONFIG_RUNNING = "00000000000000000000000000001101"
	RECEIVE_ERROR_WRITE_AND_EXECUTE_LENGTH = "00000000000000000000000000000111"
	RECEIVE_ERROR_WRITE_AND_EXECUTE_RUNNING = "00000000000000000000000000000110"
	RECEIVE_ERROR_WRITE_LENGTH = "00000000000000000000000000000100"
	RECEIVE_ERROR_WRITE_RUNNING = "00000000000000000000000000000101"
	RECEIVE_INPUT_MEM_WRITE = "00000000000000000000000000000101"
	RECEIVE_OUTPUT_MEM_READ = "00000000000000000000000000000011"
	RECEIVE_REG32_READ = "00000000000000000000000000001000"
	RECEIVE_REG32_WRITE = "00000000000000000000000000001001"
	RECEIVE_SA_REG_READ = "00000000000000000000000000010001"
	RECEIVE_SA_REG_WRITE = "00000000000000000000000000001111"
	RECEIVING_REQ = "00000000000000000000000000000001"
	REG32_TRANSACTION = "00000000000000000000000000001010"
	SEND_CONFIG_CF_ACK = "00000000000000000000000000001101"
	SEND_INPUT_MEM_WRITE_ACK = "00000000000000000000000000000111"
	SEND_REG32_ACK = "00000000000000000000000000001011"
	SEND_RESET_ACK = "00000000000000000000000000010100"
	SEND_SA_COMMAND = "00000000000000000000000000001110"
	SEND_SA_REG_READ = "00000000000000000000000000010010"
	SEND_SA_REG_READ_DATA = "00000000000000000000000000010011"
	SEND_SA_REG_WRITE_ACK = "00000000000000000000000000010000"
	WAIT_FOR_DONE = "00000000000000000000000000000101"
	WRITE_SA_REG = "00000000000000000000000000000010"

Analyzing hierarchy for module <mapping> in library <work> with parameters.
	COMPUTE = "00000000000000000000000000000001"
	IDLE = "00000000000000000000000000000000"
	IN_WIDTH = "00000000000000000000000010000000"
	OUT_WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <emac_single_block> in library <work>.

Analyzing hierarchy for module <eth_fifo_8> in library <work> with parameters.
	FULL_DUPLEX_ONLY = "00000000000000000000000000000000"

Analyzing hierarchy for module <iobuf16> in library <work>.

Analyzing hierarchy for module <fifo36Wrapper> in library <work>.

Analyzing hierarchy for module <pufMapping> in library <work>.

Analyzing hierarchy for module <gmii_if> in library <work>.

Analyzing hierarchy for module <emac_single> in library <work>.

Analyzing hierarchy for module <tx_client_fifo_8> in library <work> with parameters.
	DATA_s = "01"
	DROP_s = "0111"
	EOF_s = "10"
	FRAME_s = "0110"
	FULL_DUPLEX_ONLY = "00000000000000000000000000000000"
	IDLE_s = "0000"
	OVFLOW_s = "11"
	QUEUE1_s = "0001"
	QUEUE2_s = "0010"
	QUEUE3_s = "0011"
	QUEUE_ACK_s = "0100"
	RETRANSMIT_s = "1000"
	WAIT_ACK_s = "0101"
	WAIT_s = "00"

Analyzing hierarchy for module <rx_client_fifo_8> in library <work> with parameters.
	BF_s = "100"
	DATA_s = "110"
	END_s = "010"
	EOF_s = "111"
	FRAME_s = "001"
	GF_s = "011"
	IDLE_s = "000"
	OVFLOW_s = "101"
	QUEUE1_s = "001"
	QUEUE2_s = "010"
	QUEUE3_s = "011"
	QUEUE_SOF_s = "100"
	SOF_s = "101"
	WAIT_s = "000"

Analyzing hierarchy for module <PDL_PUF> in library <work> with parameters.
	PUFlength = "00000000000000000000000000111111"

Analyzing hierarchy for module <PDL_PUF> in library <work> with parameters.
	PUFlength = "00000000000000000000000000111111"

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_block> in library <work>.

Analyzing hierarchy for module <pdl_block> in library <work>.

WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 158: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 158: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 164: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 164: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 170: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 170: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 176: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 176: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 182: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 182: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 188: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 188: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 194: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 194: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 200: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 200: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 206: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 206: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 212: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/physical/gmii_if.v" line 212: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/client/fifo/tx_client_fifo_8.v" line 1242: attribute on instance <WRITE_MODE_A> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/client/fifo/tx_client_fifo_8.v" line 1242: attribute on instance <WRITE_MODE_B> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/client/fifo/tx_client_fifo_8.v" line 1265: attribute on instance <WRITE_MODE_A> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/client/fifo/tx_client_fifo_8.v" line 1265: attribute on instance <WRITE_MODE_B> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_1000BASEX_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_ADDRFILTER_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_BYTEPHY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_CONFIGVEC_79> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_DCRBASEADDR> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_GTLOOPBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_HOST_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_LINKTIMERVAL> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_LTCHECK_DISABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_MDIO_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_PAUSEADDR> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_PHYINITAUTONEG_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_PHYISOLATE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_PHYLOOPBACKMSB> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_PHYPOWERDOWN> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_PHYRESET> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_RGMII_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_RX16BITCLIENT_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_RXFLOWCTRL_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_RXHALFDUPLEX> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_RXINBANDFCS_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_RXJUMBOFRAME_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_RXRESET> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_RXVLAN_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_RX_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_SGMII_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_SPEED_LSB> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_SPEED_MSB> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_TX16BITCLIENT_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_TXFLOWCTRL_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_TXHALFDUPLEX> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_TXIFGADJUST_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_TXINBANDFCS_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_TXJUMBOFRAME_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_TXRESET> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_TXVLAN_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_TX_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_UNICASTADDR> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_UNIDIRECTION_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ipcore_dir/emac_single/example_design/emac_single.v" line 228: attribute on instance <EMAC0_USECLKEN> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
	INMEM_USER_ADDRESS_WIDTH = 32'sb00000000000000000000000000010001
	INMEM_USER_BYTE_WIDTH = 32'sb00000000000000000000000000000001
	INMEM_USER_REGISTER = 32'sb00000000000000000000000000000001
	MAC_ADDRESS = 48'b101010101010101010101010101010101010101010101010
	OUTMEM_USER_ADDRESS_WIDTH = 32'sb00000000000000000000000000001101
	OUTMEM_USER_BYTE_WIDTH = 32'sb00000000000000000000000000000001
Module <system> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_ibuf> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <reset_ibuf> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <reset_ibuf> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <reset_ibuf> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_ibuf> in unit <system>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKFBOUT_MULT =  10" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT0_DIVIDE =  5" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT1_DIVIDE =  8" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <clkBPLL> in unit <system>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <clkBPLL> in unit <system>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <clkBPLL> in unit <system>.
    Set user-defined property "REF_JITTER =  0.100000" for instance <clkBPLL> in unit <system>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <clkBPLL> in unit <system>.
Analyzing module <ethernet2BlockMem> in library <work>.
	INMEM_USER_ADDRESS_WIDTH = 32'sb00000000000000000000000000010001
	INMEM_USER_BYTE_WIDTH = 32'sb00000000000000000000000000000001
	INMEM_USER_REGISTER = 32'sb00000000000000000000000000000001
	MAC_ADDRESS = 48'b101010101010101010101010101010101010101010101010
	OUTMEM_USER_ADDRESS_WIDTH = 32'sb00000000000000000000000000001101
	OUTMEM_USER_BYTE_WIDTH = 32'sb00000000000000000000000000000001
Module <ethernet2BlockMem> is correct for synthesis.
 
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <delayRXClk> in unit <ethernet2BlockMem>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <delayRXClk> in unit <ethernet2BlockMem>.
Analyzing module <emac_single_locallink> in library <work>.
WARNING:Xst:1464 - "ipcore_dir/emac_single/example_design/emac_single_locallink.v" line 362: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
WARNING:Xst:1464 - "ipcore_dir/emac_single/example_design/emac_single_locallink.v" line 377: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <emac_single_locallink> is correct for synthesis.
 
    Set user-defined property "KEEP =  true" for signal <tx_ack_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_0_i>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <tx_pre_reset_0_i>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rx_pre_reset_0_i>.
Analyzing module <emac_single_block> in library <work>.
Module <emac_single_block> is correct for synthesis.
 
Analyzing module <gmii_if> in library <work>.
Module <gmii_if> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideler> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideler> in unit <gmii_if>.
Analyzing module <emac_single> in library <work>.
WARNING:Xst:916 - "ipcore_dir/emac_single/example_design/emac_single.v" line 220: Delay is ignored for synthesis.
Module <emac_single> is correct for synthesis.
 
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_DCRBASEADDR =  8'h00" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  9'h000" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_PAUSEADDR =  48'hFFEEDDCCBBAA" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_PHYRESET =  TRUE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_SPEED_MSB =  TRUE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_UNICASTADDR =  48'h000000000000" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_PHYRESET =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <emac_single>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <emac_single>.
Analyzing module <eth_fifo_8> in library <work>.
	FULL_DUPLEX_ONLY = 32'sb00000000000000000000000000000000
Module <eth_fifo_8> is correct for synthesis.
 
Analyzing module <tx_client_fifo_8> in library <work>.
	DATA_s = 2'b01
	DROP_s = 4'b0111
	EOF_s = 2'b10
	FRAME_s = 4'b0110
	FULL_DUPLEX_ONLY = 32'sb00000000000000000000000000000000
	IDLE_s = 4'b0000
	OVFLOW_s = 2'b11
	QUEUE1_s = 4'b0001
	QUEUE2_s = 4'b0010
	QUEUE3_s = 4'b0011
	QUEUE_ACK_s = 4'b0100
	RETRANSMIT_s = 4'b1000
	WAIT_ACK_s = 4'b0101
	WAIT_s = 2'b00
Module <tx_client_fifo_8> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_txfer_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_tran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <frame_in_fifo_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_retran_frame_tog>.
Analyzing module <rx_client_fifo_8> in library <work>.
	BF_s = 3'b100
	DATA_s = 3'b110
	END_s = 3'b010
	EOF_s = 3'b111
	FRAME_s = 3'b001
	GF_s = 3'b011
	IDLE_s = 3'b000
	OVFLOW_s = 3'b101
	QUEUE1_s = 3'b001
	QUEUE2_s = 3'b010
	QUEUE3_s = 3'b011
	QUEUE_SOF_s = 3'b100
	SOF_s = 3'b101
	WAIT_s = 3'b000
WARNING:Xst:905 - "ipcore_dir/emac_single/example_design/client/fifo/rx_client_fifo_8.v" line 307: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rd_valid_pipe>
	Calling function <bin_to_gray>.
	Calling function <gray_to_bin>.
Module <rx_client_fifo_8> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr_gray_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rd_store_frame_tog>.
Analyzing module <ethernetController> in library <work>.
	CONFIGFROMCF = 32'sb00000000000000000000000000000000
	FORCECFRESET = 13'b0000010111111
	FORCECFUNRESET = 13'b0000000111100
	IDLE = 32'sb00000000000000000000000000000000
	INIT_WAIT_FOR_DONE = 32'sb00000000000000000000000000000100
	INMEM_CONTROLLER_ADDR_WIDTH = 32'sb00000000000000000000000000010001
	INMEM_USER_ADDRESS_WIDTH = 32'sb00000000000000000000000000010001
	INMEM_USER_BYTE_WIDTH = 32'sb00000000000000000000000000000001
	INMEM_USER_REGISTER = 32'sb00000000000000000000000000000001
	MAC_ADDRESS = 48'b101010101010101010101010101010101010101010101010
	MAX_PACKET_LENGTH = 32'sb00000000000000000000010111001110
	OUTMEM_CONTROLLER_ADDR_WIDTH = 32'sb00000000000000000000000000001101
	OUTMEM_LOG_USER_BYTE_WIDTH = 32'sb00000000000000000000000000000000
	OUTMEM_USER_ADDRESS_WIDTH = 32'sb00000000000000000000000000001101
	OUTMEM_USER_BYTE_WIDTH = 32'sb00000000000000000000000000000001
	PROCESS_CONFIGFROMCF = 32'sb00000000000000000000000000000001
	PROCESS_INPUT_MEM_WRITE = 32'sb00000000000000000000000000000110
	PROCESS_OUTPUT_MEM_READ = 32'sb00000000000000000000000000000100
	PROCESS_READ_SEND_DATA = 32'sb00000000000000000000000000000010
	PROCESS_READ_SEND_HEADER = 32'sb00000000000000000000000000000001
	PROCESS_REQ = 32'sb00000000000000000000000000000010
	PROCESS_SA_READ = 32'sb00000000000000000000000000000011
	PROCESS_SA_WRITE = 32'sb00000000000000000000000000000010
	PROCESS_SEND_TERM_HEADER = 32'sb00000000000000000000000000000011
	READ_SA_REG = 32'sb00000000000000000000000000000011
	RECEIVE_CONFIG_CF = 32'sb00000000000000000000000000001100
	RECEIVE_EMPTY_PACKET = 32'sb00000000000000000000000000010110
	RECEIVE_ERROR = 32'sb00000000000000000000000000010101
	RECEIVE_ERROR_COMMAND = 32'sb00000000000000000000000000000001
	RECEIVE_ERROR_PACKET_LENGTH = 32'sb00000000000000000000000000000000
	RECEIVE_ERROR_READ_LENGTH = 32'sb00000000000000000000000000000010
	RECEIVE_ERROR_READ_RUNNING = 32'sb00000000000000000000000000000011
	RECEIVE_ERROR_REG32_READ_LENGTH = 32'sb00000000000000000000000000001000
	RECEIVE_ERROR_REG32_READ_RUNNING = 32'sb00000000000000000000000000001001
	RECEIVE_ERROR_REG32_WRITE_LENGTH = 32'sb00000000000000000000000000001010
	RECEIVE_ERROR_REG32_WRITE_RUNNING = 32'sb00000000000000000000000000001011
	RECEIVE_ERROR_RESET_LENGTH = 32'sb00000000000000000000000000010101
	RECEIVE_ERROR_SA_REG_READ_ADDRESS = 32'sb00000000000000000000000000010100
	RECEIVE_ERROR_SA_REG_READ_LENGTH = 32'sb00000000000000000000000000010010
	RECEIVE_ERROR_SA_REG_READ_RUNNING = 32'sb00000000000000000000000000010011
	RECEIVE_ERROR_SA_REG_WRITE_ADDRESS = 32'sb00000000000000000000000000010001
	RECEIVE_ERROR_SA_REG_WRITE_LENGTH = 32'sb00000000000000000000000000001111
	RECEIVE_ERROR_SA_REG_WRITE_RUNNING = 32'sb00000000000000000000000000010000
	RECEIVE_ERROR_SYSACE_CONFIG_ADDRESS = 32'sb00000000000000000000000000001110
	RECEIVE_ERROR_SYSACE_CONFIG_LENGTH = 32'sb00000000000000000000000000001100
	RECEIVE_ERROR_SYSACE_CONFIG_RUNNING = 32'sb00000000000000000000000000001101
	RECEIVE_ERROR_WRITE_AND_EXECUTE_LENGTH = 32'sb00000000000000000000000000000111
	RECEIVE_ERROR_WRITE_AND_EXECUTE_RUNNING = 32'sb00000000000000000000000000000110
	RECEIVE_ERROR_WRITE_LENGTH = 32'sb00000000000000000000000000000100
	RECEIVE_ERROR_WRITE_RUNNING = 32'sb00000000000000000000000000000101
	RECEIVE_INPUT_MEM_WRITE = 32'sb00000000000000000000000000000101
	RECEIVE_OUTPUT_MEM_READ = 32'sb00000000000000000000000000000011
	RECEIVE_REG32_READ = 32'sb00000000000000000000000000001000
	RECEIVE_REG32_WRITE = 32'sb00000000000000000000000000001001
	RECEIVE_SA_REG_READ = 32'sb00000000000000000000000000010001
	RECEIVE_SA_REG_WRITE = 32'sb00000000000000000000000000001111
	RECEIVING_REQ = 32'sb00000000000000000000000000000001
	REG32_TRANSACTION = 32'sb00000000000000000000000000001010
	SEND_CONFIG_CF_ACK = 32'sb00000000000000000000000000001101
	SEND_INPUT_MEM_WRITE_ACK = 32'sb00000000000000000000000000000111
	SEND_REG32_ACK = 32'sb00000000000000000000000000001011
	SEND_RESET_ACK = 32'sb00000000000000000000000000010100
	SEND_SA_COMMAND = 32'sb00000000000000000000000000001110
	SEND_SA_REG_READ = 32'sb00000000000000000000000000010010
	SEND_SA_REG_READ_DATA = 32'sb00000000000000000000000000010011
	SEND_SA_REG_WRITE_ACK = 32'sb00000000000000000000000000010000
	WAIT_FOR_DONE = 32'sb00000000000000000000000000000101
	WRITE_SA_REG = 32'sb00000000000000000000000000000010
WARNING:Xst:2211 - "ipcore_dir/blk_mem_gen_inputMem.v" line 1837: Instantiating black box module <blk_mem_gen_inputMem>.
WARNING:Xst:2211 - "ipcore_dir/blk_mem_gen_outputMem.v" line 1876: Instantiating black box module <blk_mem_gen_outputMem>.
WARNING:Xst:2211 - "ipcore_dir/blk_mem_gen_paramReg.v" line 1908: Instantiating black box module <blk_mem_gen_paramReg>.
Module <ethernetController> is correct for synthesis.
 
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKFBOUT_MULT =  14" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKIN_PERIOD =  30.303000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT0_DIVIDE =  14" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT0_PHASE =  118.929000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT1_DIVIDE =  1" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "REF_JITTER =  0.100000" for instance <clkBPLL> in unit <ethernetController>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <clkBPLL> in unit <ethernetController>.
Analyzing module <iobuf16> in library <work>.
Module <iobuf16> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B0> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B0> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B0> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B0> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B0> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B0> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B0> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B1> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B1> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B1> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B1> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B1> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B1> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B1> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B2> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B2> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B2> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B2> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B2> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B2> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B2> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B3> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B3> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B3> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B3> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B3> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B3> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B3> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B4> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B4> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B4> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B4> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B4> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B4> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B4> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B5> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B5> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B5> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B5> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B5> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B5> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B5> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B6> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B6> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B6> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B6> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B6> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B6> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B6> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B7> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B7> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B7> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B7> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B7> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B7> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B7> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B8> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B8> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B8> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B8> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B8> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B8> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B8> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B9> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B9> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B9> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B9> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B9> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B9> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B9> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B10> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B10> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B10> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B10> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B10> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B10> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B10> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B11> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B11> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B11> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B11> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B11> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B11> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B11> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B12> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B12> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B12> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B12> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B12> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B12> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B12> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B13> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B13> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B13> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B13> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B13> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B13> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B13> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B14> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B14> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B14> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B14> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B14> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B14> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B14> in unit <iobuf16>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_B15> in unit <iobuf16>.
    Set user-defined property "DRIVE =  12" for instance <IOBUF_B15> in unit <iobuf16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_B15> in unit <iobuf16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IOBUF_B15> in unit <iobuf16>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_B15> in unit <iobuf16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_B15> in unit <iobuf16>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_B15> in unit <iobuf16>.
Analyzing module <fifo36Wrapper> in library <work>.
Module <fifo36Wrapper> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <FIFO18_inst> in unit <fifo36Wrapper>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <FIFO18_inst> in unit <fifo36Wrapper>.
    Set user-defined property "DO_REG =  1" for instance <FIFO18_inst> in unit <fifo36Wrapper>.
    Set user-defined property "EN_SYN =  FALSE" for instance <FIFO18_inst> in unit <fifo36Wrapper>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <FIFO18_inst> in unit <fifo36Wrapper>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <FIFO18_inst> in unit <fifo36Wrapper>.
Analyzing module <simpleTestModuleOne> in library <work>.
	COMPUTE = 32'sb00000000000000000000000000000100
	IDLE = 32'sb00000000000000000000000000000000
	INMEM_ADDRESS_WIDTH = 32'sb00000000000000000000000000010001
	INMEM_BYTE_WIDTH = 32'sb00000000000000000000000000000001
	OUTMEM_ADDRESS_WIDTH = 32'sb00000000000000000000000000001101
	OUTMEM_BYTE_WIDTH = 32'sb00000000000000000000000000000001
	READ = 32'sb00000000000000000000000000000010
	READING_IN_PARAMETERS = 32'sb00000000000000000000000000000001
	WAIT_READ = 32'sb00000000000000000000000000000011
	WRITE = 32'sb00000000000000000000000000000101
INFO:Xst:1433 - Contents of array <challenge> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <response> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <simpleTestModuleOne> is correct for synthesis.
 
Analyzing module <mapping> in library <work>.
	COMPUTE = 32'sb00000000000000000000000000000001
	IDLE = 32'sb00000000000000000000000000000000
	IN_WIDTH = 32'sb00000000000000000000000010000000
	OUT_WIDTH = 32'sb00000000000000000000000000010000
Module <mapping> is correct for synthesis.
 
Analyzing module <pufMapping> in library <work>.
Module <pufMapping> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <puf1> in unit <pufMapping>.
    Set user-defined property "KEEP =  TRUE" for signal <a1>.
Analyzing module <PDL_PUF.1> in library <work>.
	PUFlength = 32'sb00000000000000000000000000111111
Module <PDL_PUF.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <FDC1> in unit <PDL_PUF.1>.
    Set user-defined property "BEL =  D6LUT" for instance <LUT1_inst_2> in unit <PDL_PUF.1>.
    Set user-defined property "INIT =  2" for instance <LUT1_inst_2> in unit <PDL_PUF.1>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT1_inst_2> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[0]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[10]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[11]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[12]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[13]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[14]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[15]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[16]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[17]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[18]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[19]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[1]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[20]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[21]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[22]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[23]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[24]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[25]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[26]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[27]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[28]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[29]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[2]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[30]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[31]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[32]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[33]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[34]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[35]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[36]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[37]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[38]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[39]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[3]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[40]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[41]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[42]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[43]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[44]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[45]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[46]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[47]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[48]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[49]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[4]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[50]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[51]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[52]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[53]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[54]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[55]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[56]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[57]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[58]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[59]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[5]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[60]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[61]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[62]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[63]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[6]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[7]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[8]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[9]> in unit <PDL_PUF.1>.
Analyzing module <pdl_based_switch.1> in library <work>.
Module <pdl_based_switch.1> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.1>.
Analyzing module <pdl_block.1> in library <work>.
Module <pdl_block.1> is correct for synthesis.
 
    Set user-defined property "BEL =  D6LUT" for instance <LUT6_inst_1> in unit <pdl_block.1>.
    Set user-defined property "INIT =  5655555555555555" for instance <LUT6_inst_1> in unit <pdl_block.1>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT6_inst_1> in unit <pdl_block.1>.
    Set user-defined property "BEL =  D6LUT" for instance <LUT6_inst_0> in unit <pdl_block.1>.
    Set user-defined property "INIT =  5655555555555555" for instance <LUT6_inst_0> in unit <pdl_block.1>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT6_inst_0> in unit <pdl_block.1>.
    Set user-defined property "S =  TRUE" for unit <pdl_block.1>.
    Set user-defined property "KEEP =  TRUE" for signal <w>.
    Set user-defined property "S =  TRUE" for signal <w>.
Analyzing module <pdl_block.2> in library <work>.
Module <pdl_block.2> is correct for synthesis.
 
    Set user-defined property "BEL =  D6LUT" for instance <LUT6_inst_1> in unit <pdl_block.2>.
    Set user-defined property "INIT =  5655555555555555" for instance <LUT6_inst_1> in unit <pdl_block.2>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT6_inst_1> in unit <pdl_block.2>.
    Set user-defined property "BEL =  D6LUT" for instance <LUT6_inst_0> in unit <pdl_block.2>.
    Set user-defined property "INIT =  5655555555555555" for instance <LUT6_inst_0> in unit <pdl_block.2>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT6_inst_0> in unit <pdl_block.2>.
    Set user-defined property "S =  TRUE" for unit <pdl_block.2>.
    Set user-defined property "KEEP =  TRUE" for signal <w>.
    Set user-defined property "S =  TRUE" for signal <w>.
Analyzing module <pdl_based_switch.2> in library <work>.
Module <pdl_based_switch.2> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.2>.
Analyzing module <pdl_based_switch.3> in library <work>.
Module <pdl_based_switch.3> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.3>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.3>.
Analyzing module <pdl_based_switch.4> in library <work>.
Module <pdl_based_switch.4> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.4>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.4>.
Analyzing module <pdl_based_switch.5> in library <work>.
Module <pdl_based_switch.5> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.5>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.5>.
Analyzing module <pdl_based_switch.6> in library <work>.
Module <pdl_based_switch.6> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.6>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.6>.
Analyzing module <pdl_based_switch.7> in library <work>.
Module <pdl_based_switch.7> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.7>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.7>.
Analyzing module <pdl_based_switch.8> in library <work>.
Module <pdl_based_switch.8> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.8>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.8>.
Analyzing module <pdl_based_switch.9> in library <work>.
Module <pdl_based_switch.9> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.9>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.9>.
Analyzing module <pdl_based_switch.10> in library <work>.
Module <pdl_based_switch.10> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.10>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.10>.
Analyzing module <pdl_based_switch.11> in library <work>.
Module <pdl_based_switch.11> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.11>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.11>.
Analyzing module <pdl_based_switch.12> in library <work>.
Module <pdl_based_switch.12> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.12>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.12>.
Analyzing module <pdl_based_switch.13> in library <work>.
Module <pdl_based_switch.13> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.13>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.13>.
Analyzing module <pdl_based_switch.14> in library <work>.
Module <pdl_based_switch.14> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.14>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.14>.
Analyzing module <pdl_based_switch.15> in library <work>.
Module <pdl_based_switch.15> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.15>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.15>.
Analyzing module <pdl_based_switch.16> in library <work>.
Module <pdl_based_switch.16> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.16>.
Analyzing module <pdl_based_switch.17> in library <work>.
Module <pdl_based_switch.17> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.17>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.17>.
Analyzing module <pdl_based_switch.18> in library <work>.
Module <pdl_based_switch.18> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.18>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.18>.
Analyzing module <pdl_based_switch.19> in library <work>.
Module <pdl_based_switch.19> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.19>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.19>.
Analyzing module <pdl_based_switch.20> in library <work>.
Module <pdl_based_switch.20> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.20>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.20>.
Analyzing module <pdl_based_switch.21> in library <work>.
Module <pdl_based_switch.21> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.21>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.21>.
Analyzing module <pdl_based_switch.22> in library <work>.
Module <pdl_based_switch.22> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.22>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.22>.
Analyzing module <pdl_based_switch.23> in library <work>.
Module <pdl_based_switch.23> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.23>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.23>.
Analyzing module <pdl_based_switch.24> in library <work>.
Module <pdl_based_switch.24> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.24>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.24>.
Analyzing module <pdl_based_switch.25> in library <work>.
Module <pdl_based_switch.25> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.25>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.25>.
Analyzing module <pdl_based_switch.26> in library <work>.
Module <pdl_based_switch.26> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.26>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.26>.
Analyzing module <pdl_based_switch.27> in library <work>.
Module <pdl_based_switch.27> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.27>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.27>.
Analyzing module <pdl_based_switch.28> in library <work>.
Module <pdl_based_switch.28> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.28>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.28>.
Analyzing module <pdl_based_switch.29> in library <work>.
Module <pdl_based_switch.29> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.29>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.29>.
Analyzing module <pdl_based_switch.30> in library <work>.
Module <pdl_based_switch.30> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.30>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.30>.
Analyzing module <pdl_based_switch.31> in library <work>.
Module <pdl_based_switch.31> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.31>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.31>.
Analyzing module <pdl_based_switch.32> in library <work>.
Module <pdl_based_switch.32> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.32>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.32>.
Analyzing module <pdl_based_switch.33> in library <work>.
Module <pdl_based_switch.33> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.33>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.33>.
Analyzing module <pdl_based_switch.34> in library <work>.
Module <pdl_based_switch.34> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.34>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.34>.
Analyzing module <pdl_based_switch.35> in library <work>.
Module <pdl_based_switch.35> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.35>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.35>.
Analyzing module <pdl_based_switch.36> in library <work>.
Module <pdl_based_switch.36> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.36>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.36>.
Analyzing module <pdl_based_switch.37> in library <work>.
Module <pdl_based_switch.37> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.37>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.37>.
Analyzing module <pdl_based_switch.38> in library <work>.
Module <pdl_based_switch.38> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.38>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.38>.
Analyzing module <pdl_based_switch.39> in library <work>.
Module <pdl_based_switch.39> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.39>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.39>.
Analyzing module <pdl_based_switch.40> in library <work>.
Module <pdl_based_switch.40> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.40>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.40>.
Analyzing module <pdl_based_switch.41> in library <work>.
Module <pdl_based_switch.41> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.41>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.41>.
Analyzing module <pdl_based_switch.42> in library <work>.
Module <pdl_based_switch.42> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.42>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.42>.
Analyzing module <pdl_based_switch.43> in library <work>.
Module <pdl_based_switch.43> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.43>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.43>.
Analyzing module <pdl_based_switch.44> in library <work>.
Module <pdl_based_switch.44> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.44>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.44>.
Analyzing module <pdl_based_switch.45> in library <work>.
Module <pdl_based_switch.45> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.45>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.45>.
Analyzing module <pdl_based_switch.46> in library <work>.
Module <pdl_based_switch.46> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.46>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.46>.
Analyzing module <pdl_based_switch.47> in library <work>.
Module <pdl_based_switch.47> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.47>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.47>.
Analyzing module <pdl_based_switch.48> in library <work>.
Module <pdl_based_switch.48> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.48>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.48>.
Analyzing module <pdl_based_switch.49> in library <work>.
Module <pdl_based_switch.49> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.49>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.49>.
Analyzing module <pdl_based_switch.50> in library <work>.
Module <pdl_based_switch.50> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.50>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.50>.
Analyzing module <pdl_based_switch.51> in library <work>.
Module <pdl_based_switch.51> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.51>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.51>.
Analyzing module <pdl_based_switch.52> in library <work>.
Module <pdl_based_switch.52> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.52>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.52>.
Analyzing module <pdl_based_switch.53> in library <work>.
Module <pdl_based_switch.53> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.53>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.53>.
Analyzing module <pdl_based_switch.54> in library <work>.
Module <pdl_based_switch.54> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.54>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.54>.
Analyzing module <pdl_based_switch.55> in library <work>.
Module <pdl_based_switch.55> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.55>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.55>.
Analyzing module <pdl_based_switch.56> in library <work>.
Module <pdl_based_switch.56> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.56>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.56>.
Analyzing module <pdl_based_switch.57> in library <work>.
Module <pdl_based_switch.57> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.57>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.57>.
Analyzing module <pdl_based_switch.58> in library <work>.
Module <pdl_based_switch.58> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.58>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.58>.
Analyzing module <pdl_based_switch.59> in library <work>.
Module <pdl_based_switch.59> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.59>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.59>.
Analyzing module <pdl_based_switch.60> in library <work>.
Module <pdl_based_switch.60> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.60>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.60>.
Analyzing module <pdl_based_switch.61> in library <work>.
Module <pdl_based_switch.61> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.61>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.61>.
Analyzing module <pdl_based_switch.62> in library <work>.
Module <pdl_based_switch.62> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.62>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.62>.
Analyzing module <pdl_based_switch.63> in library <work>.
Module <pdl_based_switch.63> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.63>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.63>.
Analyzing module <pdl_based_switch.64> in library <work>.
Module <pdl_based_switch.64> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.64>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.64>.
Analyzing module <PDL_PUF.2> in library <work>.
	PUFlength = 32'sb00000000000000000000000000111111
Module <PDL_PUF.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <FDC1> in unit <PDL_PUF.2>.
    Set user-defined property "BEL =  D6LUT" for instance <LUT1_inst_2> in unit <PDL_PUF.2>.
    Set user-defined property "INIT =  2" for instance <LUT1_inst_2> in unit <PDL_PUF.2>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT1_inst_2> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[0]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[10]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[11]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[12]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[13]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[14]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[15]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[16]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[17]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[18]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[19]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[1]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[20]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[21]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[22]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[23]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[24]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[25]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[26]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[27]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[28]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[29]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[2]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[30]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[31]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[32]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[33]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[34]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[35]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[36]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[37]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[38]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[39]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[3]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[40]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[41]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[42]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[43]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[44]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[45]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[46]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[47]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[48]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[49]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[4]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[50]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[51]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[52]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[53]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[54]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[55]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[56]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[57]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[58]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[59]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[5]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[60]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[61]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[62]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[63]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[6]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[7]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[8]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[9]> in unit <PDL_PUF.2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <LED<7>> in unit <simpleTestModuleOne> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LED<6>> in unit <simpleTestModuleOne> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LED<5>> in unit <simpleTestModuleOne> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LED<4>> in unit <simpleTestModuleOne> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LED<3>> in unit <simpleTestModuleOne> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LED<2>> in unit <simpleTestModuleOne> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LED<1>> in unit <simpleTestModuleOne> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bitCount> in unit <simpleTestModuleOne> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <oBeforeTrig> in unit <simpleTestModuleOne> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sum> in unit <mapping> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <gmii_if>.
    Related source file is "ipcore_dir/emac_single/example_design/physical/gmii_if.v".
    Found 8-bit register for signal <RXD_TO_MAC>.
    Found 8-bit register for signal <GMII_TXD>.
    Found 1-bit register for signal <RX_ER_TO_MAC>.
    Found 1-bit register for signal <RX_DV_TO_MAC>.
    Found 1-bit register for signal <GMII_TX_EN>.
    Found 1-bit register for signal <GMII_TX_ER>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <gmii_if> synthesized.


Synthesizing Unit <emac_single>.
    Related source file is "ipcore_dir/emac_single/example_design/emac_single.v".
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <emac_single> synthesized.


Synthesizing Unit <tx_client_fifo_8>.
    Related source file is "ipcore_dir/emac_single/example_design/client/fifo/tx_client_fifo_8.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <wr_state> of Case statement line 323 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <wr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | rd_clk                    (rising_edge)        |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_data_valid>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <frame_in_fifo_sync>.
    Found 4-bit up counter for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit adder for signal <rd_addr$addsub0000> created at line 880.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 2-bit register for signal <rd_col_window_pipe>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 12-bit subtractor for signal <rd_dec_addr$sub0000> created at line 946.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_enable_delay>.
    Found 1-bit register for signal <rd_enable_delay2>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 10-bit up counter for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit subtractor for signal <rd_start_addr$sub0000> created at line 889.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 1142.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 2-bit register for signal <wr_col_window_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 2-bit register for signal <wr_eof_pipe>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 9-bit updown counter for signal <wr_frames>.
    Found 9-bit adder for signal <wr_frames$add0000> created at line 775.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retran_frame_sync>.
    Found 1-bit register for signal <wr_retran_frame_tog>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 1-bit xor2 for signal <wr_retransmit_frame$xor0000> created at line 758.
    Found 2-bit register for signal <wr_sof_pipe>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit adder for signal <wr_start_addr$add0000> created at line 835.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_tran_frame_sync>.
    Found 1-bit register for signal <wr_tran_frame_tog>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit xor2 for signal <wr_transmit_frame$xor0000> created at line 701.
    Found 1-bit xor2 for signal <wr_txfer_en>.
    Found 1-bit register for signal <wr_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 1-bit register for signal <wr_txfer_tog_sync>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 188 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <tx_client_fifo_8> synthesized.


Synthesizing Unit <rx_client_fifo_8>.
    Related source file is "ipcore_dir/emac_single/example_design/client/fifo/rx_client_fifo_8.v".
WARNING:Xst:646 - Signal <rd_valid_pipe<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <rd_state> of Case statement line 308 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <rd_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 17                                             |
    | Clock              | rd_clk                    (rising_edge)        |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rd_data_out>.
    Found 1-bit register for signal <rd_src_rdy_n>.
    Found 1-bit register for signal <rd_sof_n>.
    Found 11-bit xor2 for signal <bin_to_gray/1/bin_to_gray<10:0>>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit xor2 for signal <gray_to_bin/1/gray_to_bin<0>>.
    Found 12-bit updown accumulator for signal <rd_addr>.
    Found 12-bit register for signal <rd_addr_gray>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_n_int>.
    Found 9-bit updown counter for signal <rd_frames>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit xor2 for signal <rd_store_frame$xor0000> created at line 511.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame_sync>.
    Found 1-bit register for signal <rd_store_frame_tog>.
    Found 3-bit register for signal <rd_valid_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 803.
    Found 2-bit register for signal <wr_bf_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 2-bit register for signal <wr_dv_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_gf_pipe>.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0000> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0001> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0002> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0003> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0004> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0005> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0006> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0007> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0008> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0009> created at line 274.
    Found 12-bit register for signal <wr_rd_addr_gray>.
    Found 12-bit register for signal <wr_rd_addr_gray_sync>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred 143 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <rx_client_fifo_8> synthesized.


Synthesizing Unit <iobuf16>.
    Related source file is "source/iobuf.v".
Unit <iobuf16> synthesized.


Synthesizing Unit <fifo36Wrapper>.
    Related source file is "source/fifo36Wrapper.v".
Unit <fifo36Wrapper> synthesized.


Synthesizing Unit <pdl_block_1>.
    Related source file is "source/pdl_block.v".
Unit <pdl_block_1> synthesized.


Synthesizing Unit <pdl_block_2>.
    Related source file is "source/pdl_block.v".
Unit <pdl_block_2> synthesized.


Synthesizing Unit <ethernetController>.
    Related source file is "source/ethernetController.v".
    Found finite state machine <FSM_4> for signal <sysACE_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | sysACE_clk_o              (rising_edge)        |
    | Reset              | sysACEreset               (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sysACE_MPWE>.
    Found 7-bit register for signal <sysACE_MPADD>.
    Found 1-bit register for signal <tx_ll_eof_out>.
    Found 1-bit register for signal <register32ReadDataValid>.
    Found 1-bit register for signal <userLogicReset>.
    Found 1-bit register for signal <sysACE_MPOE>.
    Found 1-bit register for signal <tx_ll_src_rdy_out>.
    Found 1-bit register for signal <rx_ll_dst_rdy_out>.
    Found 1-bit register for signal <tx_ll_sof_out>.
    Found 18-bit subtractor for signal <$sub0000> created at line 815.
    Found 33-bit subtractor for signal <$sub0001> created at line 1556.
    Found 7-bit register for signal <ethToFifoAddress>.
    Found 2-bit register for signal <ethToFifoCommand>.
    Found 16-bit register for signal <ethToFifoData>.
    Found 1-bit register for signal <ethToFifoWrite>.
    Found 1-bit register for signal <executeAfterReceive>.
    Found 1-bit register for signal <fifoToEthRead>.
    Found 1-bit register for signal <fifoToSysACERead>.
    Found 2-bit register for signal <inputMemoryReadDataValidPipeline>.
    Found 13-bit register for signal <oldReadAddress>.
    Found 1-bit register for signal <register32InternalWriteEnable>.
    Found 1-bit register for signal <resetControllerClockDomain>.
    Found 1-bit register for signal <resetMaxOutputAddress>.
    Found 1-bit register for signal <resetUserClockDomain>.
    Found 3-bit register for signal <rx_command_counter>.
    Found 3-bit subtractor for signal <rx_command_counter$share0000> created at line 439.
    Found 7-bit register for signal <rx_error_status>.
    Found 40-bit register for signal <rx_header_buffer_dest_add>.
    Found 16-bit register for signal <rx_header_buffer_len>.
    Found 48-bit register for signal <rx_header_buffer_src_add>.
    Found 4-bit register for signal <rx_header_counter>.
    Found 4-bit subtractor for signal <rx_header_counter$addsub0000> created at line 463.
    Found 32-bit register for signal <rx_mem_address>.
    Found 32-bit adder for signal <rx_mem_address$addsub0000> created at line 836.
    Found 32-bit register for signal <rx_mem_length>.
    Found 32-bit subtractor for signal <rx_mem_length$addsub0000> created at line 835.
    Found 32-bit register for signal <rx_mem_start_address>.
    Found 32-bit register for signal <rx_mem_start_length>.
    Found 8-bit register for signal <rx_reg_address>.
    Found 32-bit register for signal <rx_reg_value>.
    Found 16-bit register for signal <rx_SA_reg_value>.
    Found 5-bit register for signal <rx_state>.
    Found 16-bit comparator greatequal for signal <rx_state$cmp_ge0001> created at line 471.
    Found 8-bit comparator greater for signal <rx_state$cmp_gt0003> created at line 1083.
    Found 8-bit comparator greater for signal <rx_state$cmp_gt0004> created at line 1210.
    Found 8-bit comparator greater for signal <rx_state$cmp_gt0005> created at line 1323.
    Found 18-bit comparator not equal for signal <rx_state$cmp_ne0012> created at line 815.
    Found 1-bit register for signal <softReset>.
    Found 1-bit register for signal <softResetHistory>.
    Found 1-bit register for signal <softResetToggle>.
    Found 2-bit register for signal <softResetToggleUserSide>.
    Found 32-bit subtractor for signal <sub0002$sub0000> created at line 1605.
    Found 16-bit register for signal <sysACE_MPDATA_In>.
    Found 3-bit register for signal <sysACECounter>.
    Found 3-bit subtractor for signal <sysACECounter$addsub0000> created at line 2102.
    Found 1-bit register for signal <sysACEToFifoWrite>.
    Found 32-bit register for signal <tx_curr_bytes_left>.
    Found 13-bit adder carry out for signal <tx_curr_bytes_left$addsub0000> created at line 1639.
    Found 32-bit register for signal <tx_curr_mem_address>.
    Found 32-bit adder for signal <tx_curr_mem_address$share0000> created at line 1442.
    Found 48-bit register for signal <tx_header_buffer_dest_add>.
    Found 16-bit register for signal <tx_header_buffer_len>.
    Found 33-bit comparator greater for signal <tx_header_buffer_len$cmp_gt0000> created at line 1556.
    Found 33-bit comparator greater for signal <tx_header_buffer_len$cmp_gt0001> created at line 1586.
    Found 32-bit comparator greater for signal <tx_header_buffer_len$cmp_gt0002> created at line 1644.
    Found 32-bit comparator greater for signal <tx_header_buffer_len$cmp_gt0003> created at line 720.
    Found 32-bit comparator greater for signal <tx_header_buffer_len$cmp_gt0004> created at line 771.
    Found 16-bit adder for signal <tx_header_buffer_len$share0000> created at line 1442.
    Found 48-bit register for signal <tx_header_buffer_src_add>.
    Found 5-bit register for signal <tx_header_counter>.
    Found 5-bit subtractor for signal <tx_header_counter$addsub0000>.
    Found 13-bit register for signal <tx_max_output_address>.
    Found 13-bit comparator greater for signal <tx_max_output_address$cmp_gt0000> created at line 1689.
    Found 72-bit register for signal <tx_packet_payload>.
    Found 16-bit register for signal <tx_read_len>.
    Found 16-bit subtractor for signal <tx_read_len$share0000>.
    Found 1-bit register for signal <tx_readback_after_execute>.
    Found 48-bit register for signal <tx_save_dest_add>.
    Found 3-bit register for signal <tx_state>.
    Found 1-bit register for signal <userRunClearHistory>.
    Found 1-bit register for signal <userRunClearToggle>.
    Found 2-bit register for signal <userRunClearToggleControllerSide>.
    Found 1-bit register for signal <userRunRegisterControllerSide>.
    Found 1-bit xor2 for signal <userRunRegisterControllerSide$xor0000> created at line 1754.
    Found 1-bit register for signal <userRunRegisterSetHistory>.
    Found 1-bit register for signal <userRunRegisterSetToggle>.
    Found 2-bit register for signal <userRunRegisterSetToggleUserSide>.
    Found 1-bit register for signal <userRunRegisterUserSide>.
    Found 1-bit xor2 for signal <userRunRegisterUserSide$xor0000> created at line 1818.
    Found 1-bit xor2 for signal <userRunRegisterUserSide$xor0001> created at line 1809.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 739 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred  11 Comparator(s).
Unit <ethernetController> synthesized.


Synthesizing Unit <emac_single_block>.
    Related source file is "ipcore_dir/emac_single/example_design/emac_single_block.v".
WARNING:Xst:646 - Signal <tx_client_clk_out_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_client_clk_out_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <emac_single_block> synthesized.


Synthesizing Unit <eth_fifo_8>.
    Related source file is "ipcore_dir/emac_single/example_design/client/fifo/eth_fifo_8.v".
Unit <eth_fifo_8> synthesized.


Synthesizing Unit <pdl_based_switch_1>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_1> synthesized.


Synthesizing Unit <pdl_based_switch_2>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_2> synthesized.


Synthesizing Unit <pdl_based_switch_3>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_3> synthesized.


Synthesizing Unit <pdl_based_switch_4>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_4> synthesized.


Synthesizing Unit <pdl_based_switch_5>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_5> synthesized.


Synthesizing Unit <pdl_based_switch_6>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_6> synthesized.


Synthesizing Unit <pdl_based_switch_7>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_7> synthesized.


Synthesizing Unit <pdl_based_switch_8>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_8> synthesized.


Synthesizing Unit <pdl_based_switch_9>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_9> synthesized.


Synthesizing Unit <pdl_based_switch_10>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_10> synthesized.


Synthesizing Unit <pdl_based_switch_11>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_11> synthesized.


Synthesizing Unit <pdl_based_switch_12>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_12> synthesized.


Synthesizing Unit <pdl_based_switch_13>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_13> synthesized.


Synthesizing Unit <pdl_based_switch_14>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_14> synthesized.


Synthesizing Unit <pdl_based_switch_15>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_15> synthesized.


Synthesizing Unit <pdl_based_switch_16>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_16> synthesized.


Synthesizing Unit <pdl_based_switch_17>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_17> synthesized.


Synthesizing Unit <pdl_based_switch_18>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_18> synthesized.


Synthesizing Unit <pdl_based_switch_19>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_19> synthesized.


Synthesizing Unit <pdl_based_switch_20>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_20> synthesized.


Synthesizing Unit <pdl_based_switch_21>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_21> synthesized.


Synthesizing Unit <pdl_based_switch_22>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_22> synthesized.


Synthesizing Unit <pdl_based_switch_23>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_23> synthesized.


Synthesizing Unit <pdl_based_switch_24>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_24> synthesized.


Synthesizing Unit <pdl_based_switch_25>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_25> synthesized.


Synthesizing Unit <pdl_based_switch_26>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_26> synthesized.


Synthesizing Unit <pdl_based_switch_27>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_27> synthesized.


Synthesizing Unit <pdl_based_switch_28>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_28> synthesized.


Synthesizing Unit <pdl_based_switch_29>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_29> synthesized.


Synthesizing Unit <pdl_based_switch_30>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_30> synthesized.


Synthesizing Unit <pdl_based_switch_31>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_31> synthesized.


Synthesizing Unit <pdl_based_switch_32>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_32> synthesized.


Synthesizing Unit <pdl_based_switch_33>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_33> synthesized.


Synthesizing Unit <pdl_based_switch_34>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_34> synthesized.


Synthesizing Unit <pdl_based_switch_35>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_35> synthesized.


Synthesizing Unit <pdl_based_switch_36>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_36> synthesized.


Synthesizing Unit <pdl_based_switch_37>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_37> synthesized.


Synthesizing Unit <pdl_based_switch_38>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_38> synthesized.


Synthesizing Unit <pdl_based_switch_39>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_39> synthesized.


Synthesizing Unit <pdl_based_switch_40>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_40> synthesized.


Synthesizing Unit <pdl_based_switch_41>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_41> synthesized.


Synthesizing Unit <pdl_based_switch_42>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_42> synthesized.


Synthesizing Unit <pdl_based_switch_43>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_43> synthesized.


Synthesizing Unit <pdl_based_switch_44>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_44> synthesized.


Synthesizing Unit <pdl_based_switch_45>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_45> synthesized.


Synthesizing Unit <pdl_based_switch_46>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_46> synthesized.


Synthesizing Unit <pdl_based_switch_47>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_47> synthesized.


Synthesizing Unit <pdl_based_switch_48>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_48> synthesized.


Synthesizing Unit <pdl_based_switch_49>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_49> synthesized.


Synthesizing Unit <pdl_based_switch_50>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_50> synthesized.


Synthesizing Unit <pdl_based_switch_51>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_51> synthesized.


Synthesizing Unit <pdl_based_switch_52>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_52> synthesized.


Synthesizing Unit <pdl_based_switch_53>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_53> synthesized.


Synthesizing Unit <pdl_based_switch_54>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_54> synthesized.


Synthesizing Unit <pdl_based_switch_55>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_55> synthesized.


Synthesizing Unit <pdl_based_switch_56>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_56> synthesized.


Synthesizing Unit <pdl_based_switch_57>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_57> synthesized.


Synthesizing Unit <pdl_based_switch_58>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_58> synthesized.


Synthesizing Unit <pdl_based_switch_59>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_59> synthesized.


Synthesizing Unit <pdl_based_switch_60>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_60> synthesized.


Synthesizing Unit <pdl_based_switch_61>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_61> synthesized.


Synthesizing Unit <pdl_based_switch_62>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_62> synthesized.


Synthesizing Unit <pdl_based_switch_63>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_63> synthesized.


Synthesizing Unit <pdl_based_switch_64>.
    Related source file is "source/pdl_based_switch.v".
Unit <pdl_based_switch_64> synthesized.


Synthesizing Unit <emac_single_locallink>.
    Related source file is "ipcore_dir/emac_single/example_design/emac_single_locallink.v".
    Found 1-bit register for signal <rx_bad_frame_0_r>.
    Found 8-bit register for signal <rx_data_0_r>.
    Found 1-bit register for signal <rx_data_valid_0_r>.
    Found 1-bit register for signal <rx_good_frame_0_r>.
    Found 6-bit register for signal <rx_pre_reset_0_i>.
    Found 1-bit register for signal <rx_reset_0_i>.
    Found 6-bit register for signal <tx_pre_reset_0_i>.
    Found 1-bit register for signal <tx_reset_0_i>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <emac_single_locallink> synthesized.


Synthesizing Unit <PDL_PUF_1>.
    Related source file is "source/PDL_PUF.v".
Unit <PDL_PUF_1> synthesized.


Synthesizing Unit <PDL_PUF_2>.
    Related source file is "source/PDL_PUF.v".
Unit <PDL_PUF_2> synthesized.


Synthesizing Unit <ethernet2BlockMem>.
    Related source file is "source/ethernet2BlockMem.v".
    Found 13-bit register for signal <delayCtrl0Reset>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <ethernet2BlockMem> synthesized.


Synthesizing Unit <pufMapping>.
    Related source file is "source/pufMapping.v".
    Found 16-bit register for signal <a1>.
    Found 16-bit register for signal <a2>.
    Found 16-bit register for signal <b1>.
    Found 16-bit register for signal <b2>.
    Found 16-bit adder for signal <c1$addsub0000> created at line 52.
    Found 16-bit adder for signal <c2$addsub0000> created at line 53.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <pufMapping> synthesized.


Synthesizing Unit <mapping>.
    Related source file is "source/mapping3.v".
WARNING:Xst:646 - Signal <sum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1872 - Variable <ind> is used but never assigned.
    Found 16-bit register for signal <dataOut>.
    Found 1-bit register for signal <done>.
    Found 128-bit register for signal <buffer>.
    Found 5-bit register for signal <countWait>.
    Found 5-bit adder for signal <countWait$addsub0000> created at line 62.
    Found 1-bit register for signal <mp_state>.
    Found 1-bit register for signal <PUFreset>.
    Found 1-bit register for signal <startPUF>.
    Summary:
	inferred 153 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mapping> synthesized.


Synthesizing Unit <simpleTestModuleOne>.
    Related source file is "source/simpleTestModuleOne.v".
WARNING:Xst:1780 - Signal <responseRegBuffer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oBeforeTrig> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bitCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <A<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <regCount>.
    Found 1-bit register for signal <userRunClear>.
    Found 1-bit register for signal <register32CmdReq>.
    Found 13-bit register for signal <outputMemoryWriteAdd>.
    Found 17-bit register for signal <inputMemoryReadAdd>.
    Found 1-bit register for signal <outputMemoryWriteReq>.
    Found 1-bit register for signal <inputMemoryReadReq>.
    Found 8-bit register for signal <register32Address>.
    Found 8-bit register for signal <outputMemoryWriteData>.
    Found 1-bit register for signal <LED<0>>.
    Found 32-bit register for signal <A>.
    Found 32-bit register for signal <B>.
    Found 128-bit register for signal <challenge>.
    Found 6-bit comparator greater for signal <challenge_0$cmp_gt0000> created at line 249.
    Found 1-bit register for signal <challenge_ready>.
    Found 3-bit register for signal <currState>.
    Found 6-bit comparator lessequal for signal <currState$cmp_le0001> created at line 249.
    Found 1-bit register for signal <inputDone>.
    Found 17-bit adder for signal <inputMemoryReadAdd$addsub0000> created at line 236.
    Found 6-bit register for signal <memCount>.
    Found 6-bit adder for signal <memCount$share0000> created at line 179.
    Found 13-bit adder for signal <outputMemoryWriteAdd$addsub0000> created at line 310.
    Found 13-bit comparator greater for signal <outputMemoryWriteData$cmp_gt0000> created at line 303.
    Found 1-bit register for signal <paramCount>.
    Found 2-bit register for signal <regCount>.
    Found 8-bit adder for signal <register32Address$addsub0000> created at line 199.
    Summary:
	inferred 257 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <simpleTestModuleOne> synthesized.


Synthesizing Unit <system>.
    Related source file is "source/system.v".
    Found 1-bit register for signal <test2Reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <system> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 27
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 13-bit adder                                          : 1
 13-bit adder carry out                                : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 18-bit subtractor                                     : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 33-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 6
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 4-bit up counter                                      : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 319
 1-bit register                                        : 223
 12-bit register                                       : 12
 128-bit register                                      : 1
 13-bit register                                       : 4
 16-bit register                                       : 10
 17-bit register                                       : 1
 2-bit register                                        : 5
 3-bit register                                        : 5
 32-bit register                                       : 9
 4-bit register                                        : 1
 40-bit register                                       : 1
 48-bit register                                       : 4
 5-bit register                                        : 3
 6-bit register                                        : 1
 7-bit register                                        : 3
 8-bit register                                        : 36
# Comparators                                          : 14
 13-bit comparator greater                             : 2
 16-bit comparator greatequal                          : 1
 18-bit comparator not equal                           : 1
 32-bit comparator greater                             : 3
 33-bit comparator greater                             : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 3
# Xors                                                 : 29
 1-bit xor2                                            : 29

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <E2M/EC/sysACE_state/FSM> on signal <sysACE_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 111
 011   | 010
 100   | 110
 101   | 011
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 01000000
 110   | 00100000
 111   | 10000000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000100
 0010  | 000001000
 0011  | 000010000
 0100  | 000100000
 0101  | 001000000
 0110  | 010000000
 0111  | 100000000
 1000  | 000000010
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Reading core <ipcore_dir/blk_mem_gen_inputMem.ngc>.
Reading core <ipcore_dir/blk_mem_gen_outputMem.ngc>.
Reading core <ipcore_dir/blk_mem_gen_paramReg.ngc>.
Loading core <blk_mem_gen_inputMem> for timing and area information for instance <memInputData>.
Loading core <blk_mem_gen_outputMem> for timing and area information for instance <memOutputData>.
Loading core <blk_mem_gen_paramReg> for timing and area information for instance <register32File>.
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <B_16> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_17> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_18> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_19> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_20> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_21> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_22> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_23> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_24> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_25> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_26> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_27> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_28> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_29> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_30> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <B_31> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <regCount_1> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_16> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_17> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_18> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_19> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_20> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_21> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_22> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_23> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_24> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_25> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_26> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_27> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_28> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_29> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_30> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <A_31> of sequential type is unconnected in block <tm>.
WARNING:Xst:2677 - Node <rd_enable_delay> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <rd_enable_delay2> of sequential type is unconnected in block <tx_fifo_i>.

Synthesizing (advanced) Unit <pufMapping>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal a1 may hinder XST clustering optimizations.
Unit <pufMapping> synthesized (advanced).

Synthesizing (advanced) Unit <tx_client_fifo_8>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
Unit <tx_client_fifo_8> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_client_fifo_8>.
WARNING:Xst:2677 - Node <B_16> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_17> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_18> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_19> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_20> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_21> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_22> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_23> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_24> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_25> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_26> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_27> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_28> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_29> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_30> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <B_31> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <regCount_1> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_16> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_17> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_18> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_19> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_20> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_21> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_22> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_23> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_24> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_25> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_26> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_27> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_28> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_29> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_30> of sequential type is unconnected in block <simpleTestModuleOne>.
WARNING:Xst:2677 - Node <A_31> of sequential type is unconnected in block <simpleTestModuleOne>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# Adders/Subtractors                                   : 27
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 13-bit adder                                          : 1
 13-bit adder carry out                                : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 18-bit subtractor                                     : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 33-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 6
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 4-bit up counter                                      : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 1585
 Flip-Flops                                            : 1585
# Comparators                                          : 14
 13-bit comparator greater                             : 2
 16-bit comparator greatequal                          : 1
 18-bit comparator not equal                           : 1
 32-bit comparator greater                             : 3
 33-bit comparator greater                             : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 3
# Xors                                                 : 29
 1-bit xor2                                            : 29

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance ideld0 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld1 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld2 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld3 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld4 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld5 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld6 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld7 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideldv in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideler in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ramgen_l in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_l in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance clkBPLL in unit ethernetController of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance delayRXClk in unit ethernet2BlockMem of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance clkBPLL in unit system of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <system> ...

Optimizing unit <gmii_if> ...

Optimizing unit <tx_client_fifo_8> ...

Optimizing unit <rx_client_fifo_8> ...

Optimizing unit <iobuf16> ...

Optimizing unit <pdl_block_1> ...

Optimizing unit <pdl_block_2> ...

Optimizing unit <ethernetController> ...

Optimizing unit <pdl_based_switch_1> ...

Optimizing unit <pdl_based_switch_2> ...

Optimizing unit <pdl_based_switch_3> ...

Optimizing unit <pdl_based_switch_4> ...

Optimizing unit <pdl_based_switch_5> ...

Optimizing unit <pdl_based_switch_6> ...

Optimizing unit <pdl_based_switch_7> ...

Optimizing unit <pdl_based_switch_8> ...

Optimizing unit <pdl_based_switch_9> ...

Optimizing unit <pdl_based_switch_10> ...

Optimizing unit <pdl_based_switch_11> ...

Optimizing unit <pdl_based_switch_12> ...

Optimizing unit <pdl_based_switch_13> ...

Optimizing unit <pdl_based_switch_14> ...

Optimizing unit <pdl_based_switch_15> ...

Optimizing unit <pdl_based_switch_16> ...

Optimizing unit <pdl_based_switch_17> ...

Optimizing unit <pdl_based_switch_18> ...

Optimizing unit <pdl_based_switch_19> ...

Optimizing unit <pdl_based_switch_20> ...

Optimizing unit <pdl_based_switch_21> ...

Optimizing unit <pdl_based_switch_22> ...

Optimizing unit <pdl_based_switch_23> ...

Optimizing unit <pdl_based_switch_24> ...

Optimizing unit <pdl_based_switch_25> ...

Optimizing unit <pdl_based_switch_26> ...

Optimizing unit <pdl_based_switch_27> ...

Optimizing unit <pdl_based_switch_28> ...

Optimizing unit <pdl_based_switch_29> ...

Optimizing unit <pdl_based_switch_30> ...

Optimizing unit <pdl_based_switch_31> ...

Optimizing unit <pdl_based_switch_32> ...

Optimizing unit <pdl_based_switch_33> ...

Optimizing unit <pdl_based_switch_34> ...

Optimizing unit <pdl_based_switch_35> ...

Optimizing unit <pdl_based_switch_36> ...

Optimizing unit <pdl_based_switch_37> ...

Optimizing unit <pdl_based_switch_38> ...

Optimizing unit <pdl_based_switch_39> ...

Optimizing unit <pdl_based_switch_40> ...

Optimizing unit <pdl_based_switch_41> ...

Optimizing unit <pdl_based_switch_42> ...

Optimizing unit <pdl_based_switch_43> ...

Optimizing unit <pdl_based_switch_44> ...

Optimizing unit <pdl_based_switch_45> ...

Optimizing unit <pdl_based_switch_46> ...

Optimizing unit <pdl_based_switch_47> ...

Optimizing unit <pdl_based_switch_48> ...

Optimizing unit <pdl_based_switch_49> ...

Optimizing unit <pdl_based_switch_50> ...

Optimizing unit <pdl_based_switch_51> ...

Optimizing unit <pdl_based_switch_52> ...

Optimizing unit <pdl_based_switch_53> ...

Optimizing unit <pdl_based_switch_54> ...

Optimizing unit <pdl_based_switch_55> ...

Optimizing unit <pdl_based_switch_56> ...

Optimizing unit <pdl_based_switch_57> ...

Optimizing unit <pdl_based_switch_58> ...

Optimizing unit <pdl_based_switch_59> ...

Optimizing unit <pdl_based_switch_60> ...

Optimizing unit <pdl_based_switch_61> ...

Optimizing unit <pdl_based_switch_62> ...

Optimizing unit <pdl_based_switch_63> ...

Optimizing unit <pdl_based_switch_64> ...

Optimizing unit <emac_single_locallink> ...

Optimizing unit <PDL_PUF_1> ...

Optimizing unit <ethernet2BlockMem> ...

Optimizing unit <pufMapping> ...

Optimizing unit <mapping> ...

Optimizing unit <simpleTestModuleOne> ...
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <system>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_10> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_10> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_11> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_11> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_12> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_12> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_13> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_13> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_14> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_14> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_15> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_15> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_0> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_0> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_1> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_1> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_2> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_2> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_3> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_3> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_4> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_4> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_5> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_5> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_6> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_6> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_7> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_7> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_8> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_8> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_9> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_9> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_0> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_0> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_1> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_1> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_2> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_2> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_3> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_3> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_4> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_4> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_5> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_5> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_6> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_6> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_7> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_7> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_8> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_8> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/b1_9> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/b2_9> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_10> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_10> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_11> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_11> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_12> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_12> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_13> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_13> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_14> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_14> 
INFO:Xst:2260 - The FF/Latch <tm/mp/pufCore/a2_15> in Unit <system> is equivalent to the following FF/Latch : <tm/mp/pufCore/a1_15> 

Final Macro Processing ...

Processing Unit <system> :
	Found 3-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_7>.
	Found 3-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_0>.
	Found 2-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1>.
	Found 2-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1>.
	Found 2-bit shift register for signal <E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_valid_pipe_1>.
INFO:Xst:741 - HDL ADVISOR - A 13-bit shift register was found for signal <E2M/delayCtrl0Reset_12> and currently occupies 13 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <system> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1633
 Flip-Flops                                            : 1633
# Shift Registers                                      : 11
 2-bit shift register                                  : 3
 3-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system.ngr
Top Level Output File Name         : system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 62

Cell Usage :
# BELS                             : 7493
#      GND                         : 4
#      INV                         : 151
#      LUT1                        : 156
#      LUT2                        : 151
#      LUT3                        : 175
#      LUT4                        : 434
#      LUT5                        : 485
#      LUT6                        : 5067
#      MUXCY                       : 436
#      MUXF7                       : 25
#      VCC                         : 4
#      XORCY                       : 405
# FlipFlops/Latches                : 1654
#      FD                          : 112
#      FDC                         : 47
#      FDCE                        : 13
#      FDE                         : 1053
#      FDP                         : 27
#      FDR                         : 188
#      FDRE                        : 202
#      FDS                         : 8
#      FDSE                        : 3
#      ODDR                        : 1
# RAMS                             : 39
#      RAMB16                      : 4
#      RAMB36_EXP                  : 35
# Shift Registers                  : 11
#      SRLC16E                     : 11
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 61
#      IBUF                        : 14
#      IOBUF                       : 16
#      OBUF                        : 31
# Others                           : 17
#      FIFO18_36                   : 2
#      IDELAYCTRL                  : 1
#      IODELAY                     : 11
#      PLL_ADV                     : 2
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1643  out of  69120     2%  
 Number of Slice LUTs:                 6630  out of  69120     9%  
    Number used as Logic:              6619  out of  69120     9%  
    Number used as Memory:               11  out of  17920     0%  
       Number used as SRL:               11

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8273
   Number with an unused Flip Flop:    6630  out of   8273    80%  
   Number with an unused LUT:          1643  out of   8273    19%  
   Number of fully used LUT-FF pairs:     0  out of   8273     0%  
   Number of unique control sets:       112

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    640     9%  
    IOB Flip Flops/Latches:              11

Specific Feature Utilization:
 Number of Block RAM/FIFO:               39  out of    148    26%  
    Number using Block RAM only:         37
    Number using FIFO only:               2
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                                      | Clock buffer(FF name)            | Load  |
--------------------------------------------------------------------------------------------------+----------------------------------+-------+
CLK_100                                                                                           | BUFGP                            | 1     |
clk_125_eth_i                                                                                     | BUFG                             | 1055  |
GMII_RX_CLK_0                                                                                     | IBUF+IODELAY+BUFG                | 116   |
clk_user_interface_i                                                                              | BUFG                             | 446   |
E2M/EC/sysACE_delay_clk                                                                           | BUFG                             | 34    |
clk_200_i                                                                                         | BUFG                             | 13    |
tm/mp/pufCore/puf1/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf1/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(tm/mp/pufCore/puf1/FDC1) | 1     |
tm/mp/pufCore/puf2/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf2/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(tm/mp/pufCore/puf2/FDC1) | 1     |
tm/mp/pufCore/puf3/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf3/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(tm/mp/pufCore/puf3/FDC1) | 1     |
tm/mp/pufCore/puf4/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf4/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(tm/mp/pufCore/puf4/FDC1) | 1     |
tm/mp/pufCore/puf5/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf5/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(tm/mp/pufCore/puf5/FDC1) | 1     |
tm/mp/pufCore/puf6/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf6/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(tm/mp/pufCore/puf6/FDC1) | 1     |
tm/mp/pufCore/puf7/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf7/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(tm/mp/pufCore/puf7/FDC1) | 1     |
tm/mp/pufCore/puf8/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf8/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(tm/mp/pufCore/puf8/FDC1) | 1     |
tm/mp/pufCore/puf9/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf9/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(tm/mp/pufCore/puf9/FDC1) | 1     |
tm/mp/pufCore/puf10/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf10/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(tm/mp/pufCore/puf10/FDC1)| 1     |
tm/mp/pufCore/puf11/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf11/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(tm/mp/pufCore/puf11/FDC1)| 1     |
tm/mp/pufCore/puf12/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf12/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(tm/mp/pufCore/puf12/FDC1)| 1     |
tm/mp/pufCore/puf13/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf13/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(tm/mp/pufCore/puf13/FDC1)| 1     |
tm/mp/pufCore/puf14/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf14/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(tm/mp/pufCore/puf14/FDC1)| 1     |
tm/mp/pufCore/puf15/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf15/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(tm/mp/pufCore/puf15/FDC1)| 1     |
tm/mp/pufCore/puf16/sarray[0]/pdl_bottom/o(tm/mp/pufCore/puf16/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(tm/mp/pufCore/puf16/FDC1)| 1     |
tm/mp/startPUF1                                                                                   | BUFG                             | 64    |
--------------------------------------------------------------------------------------------------+----------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                       | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
E2M/EC/memInputData/N0(E2M/EC/memInputData/XST_GND:G)                                                                                                                                                                                                                                                | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B)  | 128   |
E2M/delayCtrl0Reset_12(E2M/delayCtrl0Reset_12:Q)                                                                                                                                                                                                                                                     | NONE(E2M/emac_ll/rx_bad_frame_0_r)                                                                                                                    | 45    |
E2M/EC/memOutputData/N0(E2M/EC/memOutputData/XST_GND:G)                                                                                                                                                                                                                                              | NONE(E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)     | 16    |
tm/mp/PUFreset(tm/mp/PUFreset:Q)                                                                                                                                                                                                                                                                     | NONE(tm/mp/pufCore/puf1/FDC1)                                                                                                                         | 16    |
E2M/EC/resetMaxOutputAddress(E2M/EC/resetMaxOutputAddress:Q)                                                                                                                                                                                                                                         | NONE(E2M/EC/tx_max_output_address_0)                                                                                                                  | 13    |
E2M/hardResetClockLockLow_inv(E2M/hardResetClockLockLow_inv1:O)                                                                                                                                                                                                                                      | NONE(E2M/delayCtrl0Reset_0)                                                                                                                           | 13    |
E2M/EC/register32File/N0(E2M/EC/register32File/XST_GND:G)                                                                                                                                                                                                                                            | NONE(E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 8     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T) | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/cascadelata_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/cascadelatb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/cascaderega_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/cascaderegb_tmp(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T)  | 2     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.604ns (Maximum Frequency: 178.444MHz)
   Minimum input arrival time before clock: 2.856ns
   Maximum output required time after clock: 3.920ns
   Maximum combinational path delay: 3.617ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_125_eth_i'
  Clock period: 5.604ns (frequency: 178.444MHz)
  Total number of paths / destination ports: 183470 / 3550
-------------------------------------------------------------------------
Delay:               5.604ns (Levels of Logic = 33)
  Source:            E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:       E2M/EC/tx_header_buffer_len_2 (FF)
  Source Clock:      clk_125_eth_i rising
  Destination Clock: clk_125_eth_i rising

  Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.471   0.507  E2M/EC/tx_curr_bytes_left_0 (E2M/EC/tx_curr_bytes_left_0)
     LUT1:I0->O            1   0.094   0.000  E2M/EC/Msub__sub0001_cy<0>_rt (E2M/EC/Msub__sub0001_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  E2M/EC/Msub__sub0001_cy<0> (E2M/EC/Msub__sub0001_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<1> (E2M/EC/Msub__sub0001_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<2> (E2M/EC/Msub__sub0001_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<3> (E2M/EC/Msub__sub0001_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<4> (E2M/EC/Msub__sub0001_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<5> (E2M/EC/Msub__sub0001_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<6> (E2M/EC/Msub__sub0001_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<7> (E2M/EC/Msub__sub0001_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<8> (E2M/EC/Msub__sub0001_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<9> (E2M/EC/Msub__sub0001_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<10> (E2M/EC/Msub__sub0001_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<11> (E2M/EC/Msub__sub0001_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<12> (E2M/EC/Msub__sub0001_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<13> (E2M/EC/Msub__sub0001_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<14> (E2M/EC/Msub__sub0001_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<15> (E2M/EC/Msub__sub0001_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<16> (E2M/EC/Msub__sub0001_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<17> (E2M/EC/Msub__sub0001_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<18> (E2M/EC/Msub__sub0001_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<19> (E2M/EC/Msub__sub0001_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<20> (E2M/EC/Msub__sub0001_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<21> (E2M/EC/Msub__sub0001_cy<21>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<22> (E2M/EC/Msub__sub0001_cy<22>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<23> (E2M/EC/Msub__sub0001_cy<23>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<24> (E2M/EC/Msub__sub0001_cy<24>)
     MUXCY:CI->O           1   0.026   0.000  E2M/EC/Msub__sub0001_cy<25> (E2M/EC/Msub__sub0001_cy<25>)
     XORCY:CI->O           2   0.357   0.978  E2M/EC/Msub__sub0001_xor<26> (E2M/EC/_sub0001<26>)
     LUT5:I0->O            1   0.094   0.000  E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1 (E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1)
     MUXCY:S->O            1   0.372   0.000  E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<5>_0 (E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<5>1)
     MUXCY:CI->O          16   0.254   0.658  E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0 (E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1)
     LUT6:I4->O            7   0.094   0.609  E2M/EC/tx_header_buffer_len_mux0000<2>21 (E2M/EC/N55)
     LUT6:I4->O            1   0.094   0.000  E2M/EC/tx_header_buffer_len_mux0000<2>122 (E2M/EC/tx_header_buffer_len_mux0000<2>)
     FDE:D                    -0.018          E2M/EC/tx_header_buffer_len_2
    ----------------------------------------
    Total                      5.604ns (2.852ns logic, 2.752ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GMII_RX_CLK_0'
  Clock period: 3.663ns (frequency: 273.000MHz)
  Total number of paths / destination ports: 1953 / 218
-------------------------------------------------------------------------
Delay:               3.663ns (Levels of Logic = 15)
  Source:            E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11 (FF)
  Source Clock:      GMII_RX_CLK_0 rising
  Destination Clock: GMII_RX_CLK_0 rising

  Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.471   0.811  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8)
     LUT4:I0->O            6   0.094   0.507  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_wr_rd_addr_xor0002_Result1 (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/gray_to_bin_1_gray_to_bin<8>)
     LUT5:I4->O            6   0.094   0.603  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_wr_rd_addr_xor0006_Result1 (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/gray_to_bin_1_gray_to_bin<4>)
     LUT6:I4->O            1   0.094   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10>)
     XORCY:CI->O           1   0.357   0.000  E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11> (E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_sub0000<11>)
     FDR:D                    -0.018          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
    ----------------------------------------
    Total                      3.663ns (1.742ns logic, 1.921ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_user_interface_i'
  Clock period: 4.439ns (frequency: 225.276MHz)
  Total number of paths / destination ports: 7004 / 1958
-------------------------------------------------------------------------
Delay:               4.439ns (Levels of Logic = 6)
  Source:            tm/outputMemoryWriteAdd_7 (FF)
  Destination:       tm/memCount_5 (FF)
  Source Clock:      clk_user_interface_i rising
  Destination Clock: clk_user_interface_i rising

  Data Path: tm/outputMemoryWriteAdd_7 to tm/memCount_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.471   1.028  tm/outputMemoryWriteAdd_7 (tm/outputMemoryWriteAdd_7)
     LUT5:I0->O            3   0.094   0.587  tm/currState_cmp_eq000823 (tm/currState_cmp_eq000823)
     LUT4:I2->O            3   0.094   0.587  tm/currState_cmp_eq000887 (tm/currState_cmp_eq0008)
     LUT6:I4->O            1   0.094   0.000  tm/memCount_mux0000<0>11_G (N1060)
     MUXF7:I1->O           2   0.254   0.485  tm/memCount_mux0000<0>11 (tm/N8)
     LUT4:I3->O           15   0.094   0.557  tm/outputMemoryWriteAdd_mux0000<0>11 (tm/N1)
     LUT6:I5->O            1   0.094   0.000  tm/memCount_mux0000<1> (tm/memCount_mux0000<1>)
     FDE:D                    -0.018          tm/memCount_4
    ----------------------------------------
    Total                      4.439ns (1.195ns logic, 3.244ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'E2M/EC/sysACE_delay_clk'
  Clock period: 3.627ns (frequency: 275.710MHz)
  Total number of paths / destination ports: 222 / 48
-------------------------------------------------------------------------
Delay:               3.627ns (Levels of Logic = 3)
  Source:            E2M/EC/sysACE_state_FSM_FFd2 (FF)
  Destination:       E2M/EC/sysACE_MPDATA_In_0 (FF)
  Source Clock:      E2M/EC/sysACE_delay_clk rising
  Destination Clock: E2M/EC/sysACE_delay_clk rising

  Data Path: E2M/EC/sysACE_state_FSM_FFd2 to E2M/EC/sysACE_MPDATA_In_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             24   0.471   0.698  E2M/EC/sysACE_state_FSM_FFd2 (E2M/EC/sysACE_state_FSM_FFd2)
     LUT3:I1->O            8   0.094   1.107  E2M/EC/sysACE_MPADD_not00011 (E2M/EC/sysACE_MPADD_not0001)
     LUT6:I0->O            1   0.094   1.069  E2M/EC/sysACE_MPDATA_In_mux0000<0>1_SW0 (N26)
     LUT6:I0->O            1   0.094   0.000  E2M/EC/sysACE_MPDATA_In_mux0000<0>1 (E2M/EC/sysACE_MPDATA_In_mux0000<0>1)
     FD:D                     -0.018          E2M/EC/sysACE_MPDATA_In_0
    ----------------------------------------
    Total                      3.627ns (0.753ns logic, 2.874ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_200_i'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            E2M/delayCtrl0Reset_11 (FF)
  Destination:       E2M/delayCtrl0Reset_12 (FF)
  Source Clock:      clk_200_i rising
  Destination Clock: clk_200_i rising

  Data Path: E2M/delayCtrl0Reset_11 to E2M/delayCtrl0Reset_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  E2M/delayCtrl0Reset_11 (E2M/delayCtrl0Reset_11)
     FDP:D                    -0.018          E2M/delayCtrl0Reset_12
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_100'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            test2 (PAD)
  Destination:       test2Reg (FF)
  Destination Clock: CLK_100 rising

  Data Path: test2 to test2Reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.336  test2_IBUF (test2_IBUF)
     FD:D                     -0.018          test2Reg
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:EMAC0CLIENTRXD0 (PAD)
  Destination:       E2M/emac_ll/rx_data_0_r_0 (FF)
  Destination Clock: GMII_RX_CLK_0 rising

  Data Path: E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:EMAC0CLIENTRXD0 to E2M/emac_ll/rx_data_0_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXD0    1   0.000   0.336  E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (E2M/emac_ll/rx_data_0_i<0>)
     FDC:D                    -0.018          E2M/emac_ll/rx_data_0_r_0
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_125_eth_i'
  Total number of paths / destination ports: 161 / 105
-------------------------------------------------------------------------
Offset:              2.626ns (Levels of Logic = 2)
  Source:            E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:EMAC0CLIENTTXACK (PAD)
  Destination:       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Destination Clock: clk_125_eth_i rising

  Data Path: E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:EMAC0CLIENTTXACK to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTTXACK   12   0.000   0.849  E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (E2M/emac_ll/tx_ack_0_i)
     LUT5:I1->O            1   0.094   0.710  E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en_SW3 (N68)
     LUT6:I3->O           43   0.094   0.465  E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en (E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en)
     RAMB16:ENB                0.414          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------
    Total                      2.626ns (0.602ns logic, 2.024ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'E2M/EC/sysACE_delay_clk'
  Total number of paths / destination ports: 68 / 49
-------------------------------------------------------------------------
Offset:              2.856ns (Levels of Logic = 3)
  Source:            E2M/EC/clkBPLL:LOCKED (PAD)
  Destination:       E2M/EC/sysACE_MPDATA_In_2 (FF)
  Destination Clock: E2M/EC/sysACE_delay_clk rising

  Data Path: E2M/EC/clkBPLL:LOCKED to E2M/EC/sysACE_MPDATA_In_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         7   0.000   0.513  E2M/EC/clkBPLL (E2M/EC/sysACEPllLock)
     LUT2:I1->O           19   0.094   1.072  E2M/EC/sysACEreset1 (E2M/EC/sysACEreset)
     LUT6:I1->O            4   0.094   0.989  E2M/EC/sysACE_MPDATA_In_mux0000<2>121 (E2M/EC/N73)
     LUT5:I0->O            1   0.094   0.000  E2M/EC/sysACE_MPDATA_In_mux0000<5>11 (E2M/EC/sysACE_MPDATA_In_mux0000<5>1)
     FD:D                     -0.018          E2M/EC/sysACE_MPDATA_In_5
    ----------------------------------------
    Total                      2.856ns (0.282ns logic, 2.574ns route)
                                       (9.9% logic, 90.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'E2M/EC/sysACE_delay_clk'
  Total number of paths / destination ports: 41 / 25
-------------------------------------------------------------------------
Offset:              3.920ns (Levels of Logic = 2)
  Source:            E2M/EC/sysACE_MPOE (FF)
  Destination:       sysACE_MPDATA<15> (PAD)
  Source Clock:      E2M/EC/sysACE_delay_clk rising

  Data Path: E2M/EC/sysACE_MPOE to sysACE_MPDATA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             2   0.471   0.341  E2M/EC/sysACE_MPOE (E2M/EC/sysACE_MPOE)
     INV:I->O             16   0.238   0.418  E2M/EC/sysACEIO_not00001_INV_0 (E2M/EC/sysACEIO_not0000)
     IOBUF:T->IO               2.452          E2M/EC/sysACEIO/IOBUF_B15 (sysACE_MPDATA<15>)
    ----------------------------------------
    Total                      3.920ns (3.161ns logic, 0.759ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_125_eth_i'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            E2M/emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr (FF)
  Destination:       GMII_GTX_CLK_0 (PAD)
  Source Clock:      clk_125_eth_i rising

  Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr to GMII_GTX_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  E2M/emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr (GMII_GTX_CLK_0_OBUF)
     OBUF:I->O                 2.452          GMII_GTX_CLK_0_OBUF (GMII_GTX_CLK_0)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_100'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            test2Reg (FF)
  Destination:       test1 (PAD)
  Source Clock:      CLK_100 rising

  Data Path: test2Reg to test1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   0.336  test2Reg (test2Reg)
     OBUF:I->O                 2.452          test1_OBUF (test1)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_user_interface_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.264ns (Levels of Logic = 1)
  Source:            tm/LED_0 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      clk_user_interface_i rising

  Data Path: tm/LED_0 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.341  tm/LED_0 (tm/LED_0)
     OBUF:I->O                 2.452          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      3.264ns (2.923ns logic, 0.341ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            E2M/emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC (FF)
  Destination:       E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:PHYEMAC0RXDV (PAD)
  Source Clock:      GMII_RX_CLK_0 rising

  Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:PHYEMAC0RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  E2M/emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC (E2M/emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC)
    TEMAC:PHYEMAC0RXDV         0.000          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_200_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.963ns (Levels of Logic = 0)
  Source:            E2M/delayCtrl0Reset_12 (FF)
  Destination:       E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:RESET (PAD)
  Source Clock:      clk_200_i rising

  Data Path: E2M/delayCtrl0Reset_12 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q            189   0.471   0.492  E2M/delayCtrl0Reset_12 (E2M/delayCtrl0Reset_12)
    TEMAC:RESET                0.000          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    ----------------------------------------
    Total                      0.963ns (0.471ns logic, 0.492ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Delay:               3.617ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       GMII_RESET_B (PAD)

  Data Path: RESET to GMII_RESET_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.347  reset_ibuf (hard_reset_low)
     OBUF:I->O                 2.452          GMII_RESET_B_OBUF (GMII_RESET_B)
    ----------------------------------------
    Total                      3.617ns (3.270ns logic, 0.347ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 157.00 secs
Total CPU time to Xst completion: 156.51 secs
 
--> 

Total memory usage is 554492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  175 (   0 filtered)
Number of infos    :   68 (   0 filtered)

