Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug  9 18:14:19 2022
| Host         : tolgaizdas-cs running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file receiver_control_sets_placed.rpt
| Design       : receiver
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |              81 |           61 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | bitcounter            | bitcounter[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | islem_kodu[7]_i_1_n_0 |                       |                4 |              8 |
|  clk_IBUF_BUFG |                       |                       |                5 |             12 |
|  clk_IBUF_BUFG |                       | counter[0]_i_1_n_0    |                4 |             14 |
|  clk_IBUF_BUFG | rxshiftreg            |                       |                7 |             17 |
|  clk_IBUF_BUFG |                       | reset_IBUF            |                5 |             20 |
|  clk_IBUF_BUFG | sayi[8]_i_1_n_0       |                       |               50 |             56 |
+----------------+-----------------------+-----------------------+------------------+----------------+


