{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/generics.html", "content": "<meta http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<base href=\"http://www.vdlande.com/VHDL/generics.html\"><div style=\"margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff\"><div style=\"margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left\">This is Google&#39;s cache of <a href=\"http://www.vdlande.com/VHDL/generics.html\" style=\"text-decoration:underline;color:#00c\">http://www.vdlande.com/VHDL/generics.html</a>. It is a snapshot of the page as it appeared on Sep 9, 2009 14:18:52 GMT. The <a href=\"http://www.vdlande.com/VHDL/generics.html\" style=\"text-decoration:underline;color:#00c\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration:underline;color:#00c\">Learn more</a><br><br><div style=\"float:right\"><a href=\"http://74.125.155.132/search?q=cache:u3vMbZ88SfQJ:www.vdlande.com/VHDL/generics.html+site:www.vdlande.com+vhdl+generics&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1\" style=\"text-decoration:underline;color:#00c\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background:#ffff66;color:black;font-weight:bold\">vhdl</span>&nbsp;<span style=\"background:#a0ffff;color:black;font-weight:bold\">generics</span>&nbsp;&nbsp;</div></div></div><div style=\"position:relative\">\n<HTML>\r\n<HEAD>\r\n<TITLE>VHDL Reference Guide - Generics</TITLE>\r\n</HEAD>\r\n<BODY BGCOLOR=\"mintcream\">\r\n\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=0 CELLPADDING=5>\r\n<CAPTION><B><b style=\"color:black;background-color:#a0ffff\">Generics</b></B></CAPTION>\r\n<TR><TD COLSPAN=3><HR></TD></TR>\r\n<TR>\r\n<TD BGCOLOR=\"lightcyan\">Declaration</TD>\r\n<TD>---- used in ----></TD>\r\n<TD BGCOLOR=\"lightgreen\">Entity<br>Component</TD>\r\n</TR>\r\n</TABLE>\r\n\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>\r\n<TR>\r\n<TD><PRE>entity entity_name is\r\n\tgeneric (generic list);\r\n\tport      (port list);\r\nend entity_name;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>\r\n<TR>\r\n<TD><PRE>\r\ncomponent component_name\r\n\tgeneric (generic_list);\t\r\n\tport (port_list);\r\nend component;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>\r\n<TR>\r\n<TD><PRE>\r\ninstance_label: component_name\r\n\tgeneric map (generic_association_list)\r\n\tport map      (port_association_list);\r\n\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\nSee LRM sections 1.1.1.1, 5.2.1.2 and 9.6\r\n\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD><b style=\"color:black;background-color:#a0ffff\">Generics</b> are a means of passing specific information into an entity.\r\nThey do not have a mode (direction):\r\n<PRE>entity PARITY is\r\n  generic (N : integer);\r\n  port    (A : in std_ulogic_vector\r\n                  (N-1 downto 0);\r\n         ODD : out std_ulogic);\r\nend PARITY;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD>In the corresponding component declaration, the <b style=\"color:black;background-color:#a0ffff\">generics</b> are also\r\ndeclared before the ports:\r\n<PRE>component PARITY\r\n  generic (N : integer);\r\n  port    (A : in  std_ulogic_vector\r\n                    (N-1 downto 0);\r\n         ODD : out std_ulogic);\r\nend component;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>An instance of a component with <b style=\"color:black;background-color:#a0ffff\">generics</b>, has a <b>generic map</b>\r\ndeclared before the port map (note: there is no semicolon between\r\nthem!). This allows a value to be set for the generic:\r\n<PRE>U1: PARITY\r\n  generic map (N   => 8)\r\n  port map    (A   => DATA_BYTE,\r\n               ODD => PARITY_BYTE);\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=right>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>By declaring <b style=\"color:black;background-color:#a0ffff\">generics</b> of type <b>time</b>, delays may be\r\nprogrammed on an instance-by-instance basis. <b style=\"color:black;background-color:#a0ffff\">Generics</b> may be given a\r\ndefault value, in case a value is not supplied for all instances:\r\n<PRE>entity AN2_GENERIC is\r\n   generic (DELAY: time := 1.0 ns);\r\n   port    (A,B  : in std_ulogic;\r\n              Z  : out std_ulogic);\r\nend AN2_GENERIC;\r\n \r\narchitecture BEH of AN2_GENERIC is\r\nbegin\r\n   Z <= A and B after DELAY;\r\nend A; \r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>\r\n<TR>\r\n<TD>The value of a generic may be read in either the entity or any of\r\nits architectures. It may even be passed into lower-level components.</TD>\r\n<TD>Default values for <b style=\"color:black;background-color:#a0ffff\">generics</b> may be given in an entity declaration or\r\nin a component declaration. <b style=\"color:black;background-color:#a0ffff\">generics</b> may be set (via a <b>generic\r\nmap</b>) in an instantiation, or a configuration. The rules regarding\r\ndifferent combinations of these are complex: see \"<b style=\"color:black;background-color:#ffff66\">VHDL</b>\" by Douglas\r\nPerry, page 218.\r\n</TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\nUsually, only <b style=\"color:black;background-color:#a0ffff\">generics</b> of type integer are supported. Values for\r\n<b style=\"color:black;background-color:#a0ffff\">generics</b> in an entity declaration have to be supplied by the user to\r\nallow elaboration at the time of synthesis. <b>generic map</b> is\r\nusually ignored.\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n\r\n<b style=\"color:black;background-color:#a0ffff\">Generics</b> have not changed in <b style=\"color:black;background-color:#ffff66\">VHDL</b>-93.\r\n\r\n</DIV>\r\n\r\n<HR WIDTH=\"80%\">\r\n<div align=center>\r\n<a href=\"generate.htm\"><img border=0 src=\"../../images/left.gif\"></a>\r\n<a href=\"index.htm\"><img border=0 src=\"../../images/up.gif\"></a>\r\n<a href=\"ifs.htm\"><img border=0 src=\"../../images/right.gif\"></a>\r\n</div>\r\n\r\n<HR WIDTH=\"80%\">\r\n</BODY>\r\n</HTML>\r\n", "encoding": "ascii"}