--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml VGA.twx VGA.ncd -o VGA.twr VGA.pcf -ucf VGA.ucf

Design file:              VGA.ncd
Physical constraint file: VGA.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_chr
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
char<0>     |   18.158(R)|      SLOW  |   -2.397(R)|      FAST  |clk_chr_BUFGP     |   0.000|
char<1>     |   14.164(R)|      SLOW  |   -0.875(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<2>     |   19.116(R)|      SLOW  |   -0.781(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<3>     |   16.555(R)|      SLOW  |   -0.461(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<4>     |   16.290(R)|      SLOW  |   -0.700(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<5>     |   16.295(R)|      SLOW  |   -0.782(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<6>     |   16.924(R)|      SLOW  |   -1.178(R)|      FAST  |clk_chr_BUFGP     |   0.000|
char<7>     |   16.743(R)|      SLOW  |   -1.077(R)|      FAST  |clk_chr_BUFGP     |   0.000|
char<8>     |   -0.342(R)|      FAST  |    1.752(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<9>     |   -0.347(R)|      FAST  |    1.757(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<10>    |   -0.316(R)|      FAST  |    1.694(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<11>    |   -0.342(R)|      FAST  |    1.752(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<12>    |   -0.349(R)|      FAST  |    1.759(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<13>    |   -0.318(R)|      FAST  |    1.696(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<14>    |   -0.323(R)|      FAST  |    1.701(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
char<15>    |   -0.354(R)|      FAST  |    1.764(R)|      SLOW  |clk_chr_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_50M to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
video<0>    |        18.592(R)|      SLOW  |         9.793(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<1>    |        20.620(R)|      SLOW  |        11.006(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<2>    |        18.968(R)|      SLOW  |        10.029(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<3>    |        20.749(R)|      SLOW  |         9.613(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<4>    |        18.998(R)|      SLOW  |         8.575(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<5>    |        18.989(R)|      SLOW  |         8.566(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<6>    |        18.713(R)|      SLOW  |         8.683(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<7>    |        18.107(R)|      SLOW  |         8.305(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<8>    |        17.107(R)|      SLOW  |         7.713(R)|      FAST  |clk_50M_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk_chr to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
video<0>    |        33.647(R)|      SLOW  |         9.967(R)|      FAST  |clk_chr_BUFGP     |   0.000|
video<1>    |        35.675(R)|      SLOW  |        11.180(R)|      FAST  |clk_chr_BUFGP     |   0.000|
video<2>    |        34.023(R)|      SLOW  |        10.203(R)|      FAST  |clk_chr_BUFGP     |   0.000|
video<3>    |        35.630(R)|      SLOW  |        11.144(R)|      FAST  |clk_chr_BUFGP     |   0.000|
video<4>    |        33.879(R)|      SLOW  |        10.106(R)|      FAST  |clk_chr_BUFGP     |   0.000|
video<5>    |        33.870(R)|      SLOW  |        10.097(R)|      FAST  |clk_chr_BUFGP     |   0.000|
video<6>    |        33.597(R)|      SLOW  |         9.987(R)|      FAST  |clk_chr_BUFGP     |   0.000|
video<7>    |        32.991(R)|      SLOW  |         9.609(R)|      FAST  |clk_chr_BUFGP     |   0.000|
video<8>    |        31.991(R)|      SLOW  |         9.017(R)|      FAST  |clk_chr_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock rst to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
video<0>    |        33.852(R)|      SLOW  |        10.666(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<1>    |        35.880(R)|      SLOW  |        11.879(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<2>    |        34.228(R)|      SLOW  |        10.902(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<3>    |        35.835(R)|      SLOW  |        11.843(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<4>    |        34.084(R)|      SLOW  |        10.805(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<5>    |        34.075(R)|      SLOW  |        10.796(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<6>    |        33.802(R)|      SLOW  |        10.686(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<7>    |        33.196(R)|      SLOW  |        10.308(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<8>    |        32.196(R)|      SLOW  |         9.716(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    6.565|         |         |         |
clk_chr        |   21.709|         |         |         |
rst            |   21.949|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_chr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_chr        |   21.641|         |         |         |
rst            |   27.147|   11.083|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 30 19:14:56 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



