Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Mar 20 23:40:18 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Rx_IBUF
   Switch<0>_IBUF
   Switch<1>_IBUF
   Switch<2>_IBUF
   Switch<3>_IBUF
   Switch<4>_IBUF
   Switch<5>_IBUF


