# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB07.srcs/sources_1/new/simple_reg.vhd" \
"../../../../LAB07.srcs/sim_1/new/simple_regs_tb.vhd" \

# Do not sort compile order
nosort
