# Pipelined-Processor
A 16-bit pipelined processor implementing the architecture MIPS ISA. This 5-stage processor with a two-way set-associative cache has multiple types of forwarding and exception handlers, and implements branch predicted not-take. The project is designed in Verilog.
