#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Feb  1 19:54:06 2025
# Process ID: 6894
# Current directory: /home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/model_test/xsim_script.tcl}
# Log file: /home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/xsim.log
# Journal file: /home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/xsim.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 22, Host memory: 946737 MB
#-----------------------------------------------------------
source xsim.dir/model_test/xsim_script.tcl
# xsim {model_test} -view {{model_test_dataflow_ana.wcfg}} -tclbatch {model_test.tcl} -protoinst {model_test.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file model_test.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test//AESL_inst_model_test_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/sparse_compute_U0/sparse_compute_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/sparse_input_U0/sparse_input_U0_activity
Time resolution is 1 ps
open_wave_config model_test_dataflow_ana.wcfg
source model_test.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_9 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_8 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_7 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_6 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_5 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_4 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_3 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_2 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_1 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/x_in_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/x_in -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_start -into $blocksiggroup
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_done -into $blocksiggroup
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_ready -into $blocksiggroup
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_model_test_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_model_test_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_model_test_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_x_in -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_model_test_top/layer2_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_model_test_top/x_in_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/x_in -into $tb_return_group -radix hex
## save_wave_config model_test.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "113000"
// RTL Simulation : 1 / 3 [26.92%] @ "253000"
// RTL Simulation : 2 / 3 [26.92%] @ "348000"
// RTL Simulation : 3 / 3 [100.00%] @ "443000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 472500 ps : File "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test.autotb.v" Line 840
## quit
INFO: [Common 17-206] Exiting xsim at Sat Feb  1 19:54:11 2025...
