git clone --depth 1 --no-tags https://github.com/deepshika99/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701985561
git clone --depth 1 --no-tags https://github.com/CaptainStark7/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701641823
git clone --depth 1 --no-tags https://github.com/MandarKM/sysVer-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701953228
git clone --depth 1 --no-tags https://github.com/huy7715/ce_201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705276455
git clone --depth 1 --no-tags https://github.com/iamshaheer12/RISC_V_Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705816312
git clone --depth 1 --no-tags https://github.com/AnkSri28/UART-TX-and-RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706109540
git clone --depth 1 --no-tags https://github.com/J-Hutchinson-C/5_Stage_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706980916
git clone --depth 1 --no-tags https://github.com/puzihao2018/NM6008_exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704399763
git clone --depth 1 --no-tags https://github.com/sadegh-majidi/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702448273
git clone --depth 1 --no-tags https://github.com/smrdh3/tr_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702829162
git clone --depth 1 --no-tags https://github.com/frannyJO/ProjSelection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700109870
git clone --depth 1 --no-tags https://github.com/JSLucena/SystemVerilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700314360
git clone --depth 1 --no-tags https://github.com/devinatkin/tt05-stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703557876
git clone --depth 1 --no-tags https://github.com/eandre04/Lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714807861
git clone --depth 1 --no-tags https://github.com/AddriftZTUCore/SIMENV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711116280
git clone --depth 1 --no-tags https://github.com/victorcj18/Rotabit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709009443
git clone --depth 1 --no-tags https://github.com/MinotiKarkhanis/DMA-Controller-Assertion-Based-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709580064
git clone --depth 1 --no-tags https://github.com/EduardoFriesen/Arqui-Proyect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712563429
git clone --depth 1 --no-tags https://github.com/OglodkovVadim/MPSU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712138362
git clone --depth 1 --no-tags https://github.com/ienseong/Clarke_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713671634
git clone --depth 1 --no-tags https://github.com/EngAhmed21/SPI-using-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713163812
git clone --depth 1 --no-tags https://github.com/Uttungauttunga/N-bit-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706674070
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700182384
git clone --depth 1 --no-tags https://github.com/MFYalcin/Verilog-VHDL-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710096735
git clone --depth 1 --no-tags https://github.com/AidanBlumLevine/6111-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706338631
git clone --depth 1 --no-tags https://github.com/Arongil/FPGA-GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713435806
git clone --depth 1 --no-tags https://github.com/TristonBabers/Floating-Point-Convertor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700704540
git clone --depth 1 --no-tags https://github.com/singh-rozer/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702166827
git clone --depth 1 --no-tags https://github.com/fuad1502/rvsv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715455389
git clone --depth 1 --no-tags https://github.com/AryanRathee1/ALU-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700905545
git clone --depth 1 --no-tags https://github.com/PrabhatChowdhary/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705152521
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/Phivers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713997481
git clone --depth 1 --no-tags https://github.com/frahergeorge/10-Bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712116254
git clone --depth 1 --no-tags https://github.com/AlexeyKirpin/APSMIET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703747329
git clone --depth 1 --no-tags https://github.com/Vincenzo0709/Progetto_ES_DICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706736147
git clone --depth 1 --no-tags https://github.com/rad68/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706812423
git clone --depth 1 --no-tags https://github.com/A1exanderA/TDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708507902
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-cva6-c1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703027263
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-cva6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703024491
git clone --depth 1 --no-tags https://github.com/victorcj18/MIPS-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709013268
git clone --depth 1 --no-tags https://github.com/lotanda17/AIHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712776460
git clone --depth 1 --no-tags https://github.com/DenizzzGuzell/UART_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709209983
git clone --depth 1 --no-tags https://github.com/swapnilanand123/DFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700191455
git clone --depth 1 --no-tags https://github.com/KatCe/yosys_issue_3773.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700877387
git clone --depth 1 --no-tags https://github.com/senna221/git_repo_iota.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702712245
git clone --depth 1 --no-tags https://github.com/swapnilanand123/1010-Overlapping-Mealy-Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714540362
git clone --depth 1 --no-tags https://github.com/Kader-Khafif/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710894640
git clone --depth 1 --no-tags https://github.com/bisaacma-iteso/basic_xcelium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710586444
git clone --depth 1 --no-tags https://github.com/venkatraghavv/ffvdd_a1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707997586
git clone --depth 1 --no-tags https://github.com/DeshpandeAnanya/FFVDD_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709738362
git clone --depth 1 --no-tags https://github.com/Nagabhushand/32-8-Register-File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710296118
git clone --depth 1 --no-tags https://github.com/caitlin-dc/EE-271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707817665
git clone --depth 1 --no-tags https://github.com/ryanleontini/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708159029
git clone --depth 1 --no-tags https://github.com/AlanCui4080/ThermN1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711094397
git clone --depth 1 --no-tags https://github.com/supertgo/verilog-remaining-of-seven.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713542184
git clone --depth 1 --no-tags https://github.com/MAhmadZafar/3-Stage-Pipiline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708141556
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/RVXcellerate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702575361
git clone --depth 1 --no-tags https://github.com/littleguac/cpen211labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714498530
git clone --depth 1 --no-tags https://github.com/JasomRocha/Circuitos_logicos_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701024964
git clone --depth 1 --no-tags https://github.com/akshatva7/Traffic_cont_FSMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708469629
git clone --depth 1 --no-tags https://github.com/Enn3625/FFVDD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706737195
git clone --depth 1 --no-tags https://github.com/mfrisch3/ALU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708551414
git clone --depth 1 --no-tags https://github.com/ManFromPABB/CPE233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708301204
git clone --depth 1 --no-tags https://github.com/Oscar-FZ/Proyecto2_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708249674
git clone --depth 1 --no-tags https://github.com/neildhw/RISCEV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703357096
git clone --depth 1 --no-tags https://github.com/Abn5658/Portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706549626
git clone --depth 1 --no-tags https://github.com/swapnilanand123/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702337718
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704256122
git clone --depth 1 --no-tags https://github.com/annayun072/CPEN311_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710099059
git clone --depth 1 --no-tags https://github.com/guanwei-wu/Altera-DE2-115-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711957735
git clone --depth 1 --no-tags https://github.com/VALO64/ADC_BIPOLAR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715228398
git clone --depth 1 --no-tags https://github.com/LasithaJananjaya/Processor-Design-and-Implementation-on-a-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704634763
git clone --depth 1 --no-tags https://github.com/Dofingert/axis_to_i2s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711428091
git clone --depth 1 --no-tags https://github.com/brycepollack/cse140l-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705407223
git clone --depth 1 --no-tags https://github.com/MikeT24/UART_SIMPLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709615139
git clone --depth 1 --no-tags https://github.com/SumaiyaTariqueLabiba/UVM_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703465992
git clone --depth 1 --no-tags https://github.com/David-Zaragoza/arm_cpu_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707380668
git clone --depth 1 --no-tags https://github.com/swapnilanand123/FSM_1010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714951667
git clone --depth 1 --no-tags https://github.com/kdpatino/tt05-sobel_gcd_unal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714223286
git clone --depth 1 --no-tags https://github.com/rishabh4749/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714210528
git clone --depth 1 --no-tags https://github.com/fxtimakhxn/lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714061833
git clone --depth 1 --no-tags https://github.com/bsc-loca/mmu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715252450
git clone --depth 1 --no-tags https://github.com/bsc-loca/hpm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715252735
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-cva6-y1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703024667
git clone --depth 1 --no-tags https://github.com/akshatmathur16/Cordic_algo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706531707
git clone --depth 1 --no-tags https://github.com/KevinSu520/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704391470
git clone --depth 1 --no-tags https://github.com/KevinSu520/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704390390
git clone --depth 1 --no-tags https://github.com/ArthurMdrs/FFT-Module-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701341157
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714354433
git clone --depth 1 --no-tags https://github.com/BROsandr/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711628188
git clone --depth 1 --no-tags https://github.com/sidharthsudhir-03/CPEN-211-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707936440
git clone --depth 1 --no-tags https://github.com/rbride/FMC424-I2C-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702238201
git clone --depth 1 --no-tags https://github.com/benhuangpf/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713499756
git clone --depth 1 --no-tags https://github.com/BaoAh/Formal_Verification_project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715480859
git clone --depth 1 --no-tags https://github.com/JanFelixG/Verilog_essentials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707283331
git clone --depth 1 --no-tags https://github.com/Shubh3009/Design-and-verification-of-Single-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709396659
git clone --depth 1 --no-tags https://github.com/DenizzzGuzell/AXI-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709225240
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700143632
