

================================================================
== Synthesis Summary Report of 'kp_502_7'
================================================================
+ General Information: 
    * Date:           Sun Feb 18 18:08:26 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        kp_502_7
    * Solution:       sol2_4 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-sbv484-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+
    |   Modules  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |           |           |           |     |
    |   & Loops  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF    |    LUT    | URAM|
    +------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+
    |+ kp_502_7  |     -|  0.09|      167|  1.670e+03|         -|      168|     -|        no|     -|  112 (15%)|  8601 (3%)|  8867 (6%)|    -|
    | o Loop     |     -|  9.00|      166|  1.660e+03|        83|        -|     2|        no|     -|          -|          -|          -|    -|
    +------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| A_address0  | 1        |
| A_q0        | 256      |
| B_address0  | 1        |
| B_q0        | 256      |
| C_address0  | 1        |
| C_q0        | 256      |
| D_address0  | 1        |
| D_d0        | 256      |
| X1_address0 | 1        |
| X1_d0       | 256      |
| X2_address0 | 1        |
| X2_d0       | 256      |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | double*  |
| B        | in        | double*  |
| C        | in        | double*  |
| X1       | out       | double*  |
| X2       | out       | double*  |
| D        | out       | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_q0         | port    |          |
| X1       | X1_address0  | port    | offset   |
| X1       | X1_ce0       | port    |          |
| X1       | X1_we0       | port    |          |
| X1       | X1_d0        | port    |          |
| X2       | X2_address0  | port    | offset   |
| X2       | X2_ce0       | port    |          |
| X2       | X2_we0       | port    |          |
| X2       | X2_d0        | port    |          |
| D        | D_address0   | port    | offset   |
| D        | D_ce0        | port    |          |
| D        | D_we0        | port    |          |
| D        | D_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------+-------+---------+---------+
| Name                                 | DSP | Pragma | Variable   | Op    | Impl    | Latency |
+--------------------------------------+-----+--------+------------+-------+---------+---------+
| + kp_502_7                           | 112 |        |            |       |         |         |
|   dmul_64ns_64ns_64_5_max_dsp_1_U9   | 11  |        | mul        | dmul  | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U9   | 11  |        | mul3       | dmul  | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U10  | 11  |        | mul6       | dmul  | maxdsp  | 4       |
|   dsub_64ns_64ns_64_5_full_dsp_1_U1  | 3   |        | x_assign   | dsub  | fulldsp | 4       |
|   dsqrt_64ns_64ns_64_30_no_dsp_1_U25 | -   |        | temp_D     | dsqrt | fabric  | 29      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U1  | 3   |        | sub1       | dsub  | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U9   | 11  |        | mul1       | dmul  | maxdsp  | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U17  | -   |        | div        | ddiv  | fabric  | 30      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U2  | 3   |        | add        | dsub  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U18  | -   |        | div1       | ddiv  | fabric  | 30      |
|   dmul_64ns_64ns_64_5_max_dsp_1_U11  | 11  |        | mul_1      | dmul  | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U10  | 11  |        | mul3_1     | dmul  | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U12  | 11  |        | mul6_1     | dmul  | maxdsp  | 4       |
|   dsub_64ns_64ns_64_5_full_dsp_1_U2  | 3   |        | x_assign_1 | dsub  | fulldsp | 4       |
|   dsqrt_64ns_64ns_64_30_no_dsp_1_U26 | -   |        | temp_D_1   | dsqrt | fabric  | 29      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U3  | 3   |        | sub12_1    | dsub  | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U10  | 11  |        | mul13_1    | dmul  | maxdsp  | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U19  | -   |        | div_1      | ddiv  | fabric  | 30      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U4  | 3   |        | add_1      | dsub  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U20  | -   |        | div18_1    | ddiv  | fabric  | 30      |
|   dmul_64ns_64ns_64_5_max_dsp_1_U13  | 11  |        | mul_2      | dmul  | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U11  | 11  |        | mul3_2     | dmul  | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U14  | 11  |        | mul6_2     | dmul  | maxdsp  | 4       |
|   dsub_64ns_64ns_64_5_full_dsp_1_U3  | 3   |        | x_assign_2 | dsub  | fulldsp | 4       |
|   dsqrt_64ns_64ns_64_30_no_dsp_1_U27 | -   |        | temp_D_2   | dsqrt | fabric  | 29      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U5  | 3   |        | sub12_2    | dsub  | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U11  | 11  |        | mul13_2    | dmul  | maxdsp  | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U21  | -   |        | div_2      | ddiv  | fabric  | 30      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U6  | 3   |        | add_2      | dsub  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U22  | -   |        | div18_2    | ddiv  | fabric  | 30      |
|   dmul_64ns_64ns_64_5_max_dsp_1_U15  | 11  |        | mul_3      | dmul  | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U12  | 11  |        | mul3_3     | dmul  | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U16  | 11  |        | mul6_3     | dmul  | maxdsp  | 4       |
|   dsub_64ns_64ns_64_5_full_dsp_1_U4  | 3   |        | x_assign_3 | dsub  | fulldsp | 4       |
|   dsqrt_64ns_64ns_64_30_no_dsp_1_U28 | -   |        | temp_D_3   | dsqrt | fabric  | 29      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U7  | 3   |        | sub12_3    | dsub  | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U12  | 11  |        | mul13_3    | dmul  | maxdsp  | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U23  | -   |        | div_3      | ddiv  | fabric  | 30      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U8  | 3   |        | add_3      | dsub  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U24  | -   |        | div18_3    | ddiv  | fabric  | 30      |
|   add_ln5_fu_365_p2                  | -   |        | add_ln5    | add   | fabric  | 0       |
+--------------------------------------+-----+--------+------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+-----------------------------------+---------------------------+
| Type          | Options                           | Location                  |
+---------------+-----------------------------------+---------------------------+
| array_reshape | variable=A cyclic factor=4 dim=1  | DIRECTIVE in kp_502_7, A  |
| array_reshape | variable=B cyclic factor=4 dim=1  | DIRECTIVE in kp_502_7, B  |
| array_reshape | variable=C cyclic factor=4 dim=1  | DIRECTIVE in kp_502_7, C  |
| array_reshape | variable=D cyclic factor=4 dim=1  | DIRECTIVE in kp_502_7, D  |
| array_reshape | variable=X1 cyclic factor=4 dim=1 | DIRECTIVE in kp_502_7, X1 |
| array_reshape | variable=X2 cyclic factor=4 dim=1 | DIRECTIVE in kp_502_7, X2 |
| pipeline      | off                               | DIRECTIVE in kp_502_7     |
| unroll        | factor=4                          | DIRECTIVE in kp_502_7     |
+---------------+-----------------------------------+---------------------------+


