INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/ip/Uart_Ram_VGA/sim/Uart_Ram_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_Ram_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99681/Desktop/Fdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/Fdiv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fdiv2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/Fdiv3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fdiv3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/Fdiv_slow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fdiv_slow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/uart_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ram
WARNING: [VRFC 10-1315] redeclaration of ansi port data_out is not allowed [C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/uart_ram.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port cnt2_end is not allowed [C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/uart_ram.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port data_a is not allowed [C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/uart_ram.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port data_b is not allowed [C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/uart_ram.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port count_uart_to_ram is not allowed [C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/uart_ram.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port addra is not allowed [C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/uart_ram.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port addrb is not allowed [C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sources_1/new/uart_ram.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99681/Desktop/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99681/Desktop/vivadoProject/project/project.srcs/sim_1/new/sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ram
