# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/uart_test/sim/add.mpf}
# Loading project add
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of edgeTB.sv was successful.
# Compile of negedgeDect.v was successful.
# Compile of posedgeDect.v was successful.
# Compile of uart.sv was successful.
# Compile of uart_RX.v was successful.
# Compile of uart_TX.v was successful.
# Compile of FP_add_sub.v was successful.
# Compile of FP_add_sub_bb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim work.adder_tb
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui C:\Users\Shuai\OneDrive - UW-Madison\fumpy\test\uart_test\sim\add.mpf 
# Start time: 04:15:32 on Jun 06,2020
# Loading sv_std.std
# Loading work.adder_tb
# Loading work.uart
# Loading work.uart_RX
# Loading work.uart_TX
# Loading work.adder
# Loading work.posedgeDect
# ** Error: (vsim-3037) C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/uart_test/rtl/adder.sv(60): Missing instance name in instantiation of 'FP_add_sub'.
#    Time: 0 ns  Iteration: 0  Instance: /adder_tb/myAdder File: C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/uart_test/rtl/adder.sv
# Error loading design
# Compile of adder.sv was successful.
vsim work.adder_tb
# vsim 
# Start time: 04:16:01 on Jun 06,2020
# Loading sv_std.std
# Loading work.adder_tb
# Loading work.uart
# Loading work.uart_RX
# Loading work.uart_TX
# Loading work.adder
# Loading work.posedgeDect
# Loading work.FP_add_sub
add wave -position insertpoint sim:/adder_tb/*
add wave -position insertpoint sim:/adder_tb/myAdder/*
run -all
# ** Note: $stop    : C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/uart_test/rtl/adder_tb.sv(72)
#    Time: 35215 ns  Iteration: 0  Instance: /adder_tb
# Break in Module adder_tb at C:/Users/Shuai/OneDrive - UW-Madison/fumpy/test/uart_test/rtl/adder_tb.sv line 72
# End time: 04:22:08 on Jun 06,2020, Elapsed time: 0:06:07
# Errors: 0, Warnings: 0
