{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748785725744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748785725744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 15:48:45 2025 " "Processing started: Sun Jun  1 15:48:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748785725744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785725744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Erlend -c Erlend " "Command: quartus_map --read_settings_files=on --write_settings_files=off Erlend -c Erlend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785725744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748785726070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748785726070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file heart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEART-RTL " "Found design unit 1: HEART-RTL" {  } { { "heart.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/heart.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731920 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEART " "Found entity 1: HEART" {  } { { "heart.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/heart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/my_mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mcu/synthesis/my_mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_MCU-rtl " "Found design unit 1: my_MCU-rtl" {  } { { "my_MCU/synthesis/my_MCU.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731923 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_MCU " "Found entity 1: my_MCU" {  } { { "my_MCU/synthesis/my_MCU.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "my_MCU/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "my_MCU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_irq_mapper " "Found entity 1: my_MCU_irq_mapper" {  } { { "my_MCU/synthesis/submodules/my_MCU_irq_mapper.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0 " "Found entity 1: my_MCU_mm_interconnect_0" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: my_MCU_mm_interconnect_0_avalon_st_adapter" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_rsp_mux_001 " "Found entity 1: my_MCU_mm_interconnect_0_rsp_mux_001" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731999 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785731999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785731999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_rsp_mux " "Found entity 1: my_MCU_mm_interconnect_0_rsp_mux" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_rsp_demux " "Found entity 1: my_MCU_mm_interconnect_0_rsp_demux" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_cmd_mux_002 " "Found entity 1: my_MCU_mm_interconnect_0_cmd_mux_002" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_cmd_mux " "Found entity 1: my_MCU_mm_interconnect_0_cmd_mux" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_cmd_demux_001 " "Found entity 1: my_MCU_mm_interconnect_0_cmd_demux_001" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_cmd_demux " "Found entity 1: my_MCU_mm_interconnect_0_cmd_demux" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_MCU_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748785732041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_MCU_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748785732041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_router_004_default_decode " "Found entity 1: my_MCU_mm_interconnect_0_router_004_default_decode" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732041 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_mm_interconnect_0_router_004 " "Found entity 2: my_MCU_mm_interconnect_0_router_004" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_MCU_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748785732043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_MCU_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748785732043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_router_002_default_decode " "Found entity 1: my_MCU_mm_interconnect_0_router_002_default_decode" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732043 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_mm_interconnect_0_router_002 " "Found entity 2: my_MCU_mm_interconnect_0_router_002" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_MCU_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748785732045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_MCU_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748785732045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_router_001_default_decode " "Found entity 1: my_MCU_mm_interconnect_0_router_001_default_decode" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732045 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_mm_interconnect_0_router_001 " "Found entity 2: my_MCU_mm_interconnect_0_router_001" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_MCU_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748785732056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_MCU_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at my_MCU_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748785732056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_mcu/synthesis/submodules/my_mcu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_mm_interconnect_0_router_default_decode " "Found entity 1: my_MCU_mm_interconnect_0_router_default_decode" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732057 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_mm_interconnect_0_router " "Found entity 2: my_MCU_mm_interconnect_0_router" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "my_MCU/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "my_MCU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "my_MCU/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "my_MCU/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "my_MCU/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_ram " "Found entity 1: my_MCU_ram" {  } { { "my_MCU/synthesis/submodules/my_MCU_ram.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_pio_out " "Found entity 1: my_MCU_pio_out" {  } { { "my_MCU/synthesis/submodules/my_MCU_pio_out.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_pio_in " "Found entity 1: my_MCU_pio_in" {  } { { "my_MCU/synthesis/submodules/my_MCU_pio_in.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios " "Found entity 1: my_MCU_nios" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_register_bank_a_module " "Found entity 1: my_MCU_nios_cpu_register_bank_a_module" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_nios_cpu_register_bank_b_module " "Found entity 2: my_MCU_nios_cpu_register_bank_b_module" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_MCU_nios_cpu_nios2_oci_debug " "Found entity 3: my_MCU_nios_cpu_nios2_oci_debug" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_MCU_nios_cpu_nios2_oci_break " "Found entity 4: my_MCU_nios_cpu_nios2_oci_break" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_MCU_nios_cpu_nios2_oci_xbrk " "Found entity 5: my_MCU_nios_cpu_nios2_oci_xbrk" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_MCU_nios_cpu_nios2_oci_dbrk " "Found entity 6: my_MCU_nios_cpu_nios2_oci_dbrk" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_MCU_nios_cpu_nios2_oci_itrace " "Found entity 7: my_MCU_nios_cpu_nios2_oci_itrace" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_MCU_nios_cpu_nios2_oci_td_mode " "Found entity 8: my_MCU_nios_cpu_nios2_oci_td_mode" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_MCU_nios_cpu_nios2_oci_dtrace " "Found entity 9: my_MCU_nios_cpu_nios2_oci_dtrace" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "13 my_MCU_nios_cpu_nios2_oci_fifo " "Found entity 13: my_MCU_nios_cpu_nios2_oci_fifo" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "14 my_MCU_nios_cpu_nios2_oci_pib " "Found entity 14: my_MCU_nios_cpu_nios2_oci_pib" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "15 my_MCU_nios_cpu_nios2_oci_im " "Found entity 15: my_MCU_nios_cpu_nios2_oci_im" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "16 my_MCU_nios_cpu_nios2_performance_monitors " "Found entity 16: my_MCU_nios_cpu_nios2_performance_monitors" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "17 my_MCU_nios_cpu_nios2_avalon_reg " "Found entity 17: my_MCU_nios_cpu_nios2_avalon_reg" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "18 my_MCU_nios_cpu_ociram_sp_ram_module " "Found entity 18: my_MCU_nios_cpu_ociram_sp_ram_module" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "19 my_MCU_nios_cpu_nios2_ocimem " "Found entity 19: my_MCU_nios_cpu_nios2_ocimem" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "20 my_MCU_nios_cpu_nios2_oci " "Found entity 20: my_MCU_nios_cpu_nios2_oci" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""} { "Info" "ISGN_ENTITY_NAME" "21 my_MCU_nios_cpu " "Found entity 21: my_MCU_nios_cpu" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_debug_slave_sysclk " "Found entity 1: my_MCU_nios_cpu_debug_slave_sysclk" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_debug_slave_tck " "Found entity 1: my_MCU_nios_cpu_debug_slave_tck" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_tck.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_debug_slave_wrapper " "Found entity 1: my_MCU_nios_cpu_debug_slave_wrapper" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mcu/synthesis/submodules/my_mcu_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_nios_cpu_test_bench " "Found entity 1: my_MCU_nios_cpu_test_bench" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_test_bench.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/my_mcu_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file my_mcu/synthesis/submodules/my_mcu_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_MCU_jtag_sim_scfifo_w " "Found entity 1: my_MCU_jtag_sim_scfifo_w" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732205 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_MCU_jtag_scfifo_w " "Found entity 2: my_MCU_jtag_scfifo_w" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732205 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_MCU_jtag_sim_scfifo_r " "Found entity 3: my_MCU_jtag_sim_scfifo_r" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732205 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_MCU_jtag_scfifo_r " "Found entity 4: my_MCU_jtag_scfifo_r" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732205 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_MCU_jtag " "Found entity 5: my_MCU_jtag" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/i2c_master_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mcu/synthesis/submodules/i2c_master_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER_HW-RTL " "Found design unit 1: I2C_MASTER_HW-RTL" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_HW.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_MASTER_HW.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732206 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_HW " "Found entity 1: I2C_MASTER_HW" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_HW.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_MASTER_HW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/i2c_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mcu/synthesis/submodules/i2c_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER_TOP-RTL " "Found design unit 1: I2C_MASTER_TOP-RTL" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_TOP.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_MASTER_TOP.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732208 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_TOP " "Found entity 1: I2C_MASTER_TOP" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_TOP.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_MASTER_TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mcu/synthesis/submodules/i2c_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mcu/synthesis/submodules/i2c_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_REGISTER-RTL " "Found design unit 1: I2C_REGISTER-RTL" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732210 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_REGISTER " "Found entity 1: I2C_REGISTER" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oblig3_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file oblig3_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Oblig3_TOP " "Found entity 1: Oblig3_TOP" {  } { { "Oblig3_TOP.bdf" "" { Schematic "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/Oblig3_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Oblig3_TOP " "Elaborating entity \"Oblig3_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748785732260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU my_MCU:inst " "Elaborating entity \"my_MCU\" for hierarchy \"my_MCU:inst\"" {  } { { "Oblig3_TOP.bdf" "inst" { Schematic "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/Oblig3_TOP.bdf" { { 168 544 840 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER_TOP my_MCU:inst\|I2C_MASTER_TOP:i2c " "Elaborating entity \"I2C_MASTER_TOP\" for hierarchy \"my_MCU:inst\|I2C_MASTER_TOP:i2c\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "i2c" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER_HW my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_MASTER_HW:I2C_MASTER_HW_inst " "Elaborating entity \"I2C_MASTER_HW\" for hierarchy \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_MASTER_HW:I2C_MASTER_HW_inst\"" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_TOP.vhd" "I2C_MASTER_HW_inst" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_MASTER_TOP.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_REGISTER my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst " "Elaborating entity \"I2C_REGISTER\" for hierarchy \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\"" {  } { { "my_MCU/synthesis/submodules/I2C_MASTER_TOP.vhd" "I2C_REGISTER_inst" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_MASTER_TOP.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_jtag my_MCU:inst\|my_MCU_jtag:jtag " "Elaborating entity \"my_MCU_jtag\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "jtag" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_jtag_scfifo_w my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w " "Elaborating entity \"my_MCU_jtag_scfifo_w\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "the_my_MCU_jtag_scfifo_w" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "wfifo" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732541 ""}  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748785732541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785732711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785732711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_jtag_scfifo_r my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r " "Elaborating entity \"my_MCU_jtag_scfifo_r\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "the_my_MCU_jtag_scfifo_r" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "my_MCU_jtag_alt_jtag_atlantic" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic " "Instantiated megafunction \"my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785732883 ""}  } { { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748785732883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785732952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"my_MCU:inst\|my_MCU_jtag:jtag\|alt_jtag_atlantic:my_MCU_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios my_MCU:inst\|my_MCU_nios:nios " "Elaborating entity \"my_MCU_nios\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "nios" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu " "Elaborating entity \"my_MCU_nios_cpu\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios.v" "cpu" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_test_bench my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_test_bench:the_my_MCU_nios_cpu_test_bench " "Elaborating entity \"my_MCU_nios_cpu_test_bench\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_test_bench:the_my_MCU_nios_cpu_test_bench\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_test_bench" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_register_bank_a_module my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a " "Elaborating entity \"my_MCU_nios_cpu_register_bank_a_module\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "my_MCU_nios_cpu_register_bank_a" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_altsyncram" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733216 ""}  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748785733216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785733251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785733251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_register_bank_b_module my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b " "Elaborating entity \"my_MCU_nios_cpu_register_bank_b_module\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "my_MCU_nios_cpu_register_bank_b" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_debug my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_debug\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_debug" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_debug:the_my_MCU_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733322 ""}  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748785733322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_break my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_break\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_break:the_my_MCU_nios_cpu_nios2_oci_break\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_break" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_xbrk my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_xbrk:the_my_MCU_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_xbrk\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_xbrk:the_my_MCU_nios_cpu_nios2_oci_xbrk\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_xbrk" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_dbrk my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_dbrk\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_dbrk:the_my_MCU_nios_cpu_nios2_oci_dbrk\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_dbrk" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_itrace my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_itrace\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_itrace:the_my_MCU_nios_cpu_nios2_oci_itrace\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_itrace" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_dtrace my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_dtrace:the_my_MCU_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_dtrace\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_dtrace:the_my_MCU_nios_cpu_nios2_oci_dtrace\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_dtrace" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_td_mode my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_dtrace:the_my_MCU_nios_cpu_nios2_oci_dtrace\|my_MCU_nios_cpu_nios2_oci_td_mode:my_MCU_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_td_mode\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_dtrace:the_my_MCU_nios_cpu_nios2_oci_dtrace\|my_MCU_nios_cpu_nios2_oci_td_mode:my_MCU_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "my_MCU_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_fifo my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_fifo\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_fifo" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo\|my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt:the_my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo\|my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt:the_my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo\|my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc:the_my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo\|my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc:the_my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo\|my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc:the_my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_fifo:the_my_MCU_nios_cpu_nios2_oci_fifo\|my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc:the_my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_pib my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_pib:the_my_MCU_nios_cpu_nios2_oci_pib " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_pib\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_pib:the_my_MCU_nios_cpu_nios2_oci_pib\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_pib" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_oci_im my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im " "Elaborating entity \"my_MCU_nios_cpu_nios2_oci_im\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_oci_im:the_my_MCU_nios_cpu_nios2_oci_im\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_oci_im" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_avalon_reg my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg " "Elaborating entity \"my_MCU_nios_cpu_nios2_avalon_reg\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_avalon_reg:the_my_MCU_nios_cpu_nios2_avalon_reg\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_avalon_reg" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_nios2_ocimem my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem " "Elaborating entity \"my_MCU_nios_cpu_nios2_ocimem\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_nios2_ocimem" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_ociram_sp_ram_module my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram " "Elaborating entity \"my_MCU_nios_cpu_ociram_sp_ram_module\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "my_MCU_nios_cpu_ociram_sp_ram" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_altsyncram" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733554 ""}  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748785733554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785733588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785733588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem\|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_debug_slave_wrapper my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper " "Elaborating entity \"my_MCU_nios_cpu_debug_slave_wrapper\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "the_my_MCU_nios_cpu_debug_slave_wrapper" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_debug_slave_tck my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck " "Elaborating entity \"my_MCU_nios_cpu_debug_slave_tck\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|my_MCU_nios_cpu_debug_slave_tck:the_my_MCU_nios_cpu_debug_slave_tck\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" "the_my_MCU_nios_cpu_debug_slave_tck" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_nios_cpu_debug_slave_sysclk my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk " "Elaborating entity \"my_MCU_nios_cpu_debug_slave_sysclk\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|my_MCU_nios_cpu_debug_slave_sysclk:the_my_MCU_nios_cpu_debug_slave_sysclk\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" "the_my_MCU_nios_cpu_debug_slave_sysclk" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" "my_MCU_nios_cpu_debug_slave_phy" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy " "Instantiated megafunction \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733690 ""}  } { { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748785733690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"my_MCU:inst\|my_MCU_nios:nios\|my_MCU_nios_cpu:cpu\|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci\|my_MCU_nios_cpu_debug_slave_wrapper:the_my_MCU_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:my_MCU_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_pio_in my_MCU:inst\|my_MCU_pio_in:pio_in " "Elaborating entity \"my_MCU_pio_in\" for hierarchy \"my_MCU:inst\|my_MCU_pio_in:pio_in\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "pio_in" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_pio_out my_MCU:inst\|my_MCU_pio_out:pio_out " "Elaborating entity \"my_MCU_pio_out\" for hierarchy \"my_MCU:inst\|my_MCU_pio_out:pio_out\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "pio_out" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_ram my_MCU:inst\|my_MCU_ram:ram " "Elaborating entity \"my_MCU_ram\" for hierarchy \"my_MCU:inst\|my_MCU_ram:ram\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "ram" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_ram.v" "the_altsyncram" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_ram.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_MCU_ram.hex " "Parameter \"init_file\" = \"my_MCU_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748785733861 ""}  } { { "my_MCU/synthesis/submodules/my_MCU_ram.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748785733861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0uf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0uf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0uf1 " "Found entity 1: altsyncram_0uf1" {  } { { "db/altsyncram_0uf1.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/altsyncram_0uf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785733917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785733917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0uf1 my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated " "Elaborating entity \"altsyncram_0uf1\" for hierarchy \"my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785733918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785734736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785734736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_0uf1.tdf" "decode3" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/altsyncram_0uf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785734736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/mux_oob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785734775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785734775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"my_MCU:inst\|my_MCU_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_0uf1.tdf" "mux2" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/altsyncram_0uf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785734775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0 my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"my_MCU_mm_interconnect_0\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "mm_interconnect_0" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_avalon_slave_0_translator\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "i2c_avalon_slave_0_translator" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_in_s1_translator\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "pio_in_s1_translator" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_router my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router:router " "Elaborating entity \"my_MCU_mm_interconnect_0_router\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router:router\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "router" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_router_default_decode my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router:router\|my_MCU_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"my_MCU_mm_interconnect_0_router_default_decode\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router:router\|my_MCU_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_router_001 my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"my_MCU_mm_interconnect_0_router_001\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_001:router_001\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "router_001" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_router_001_default_decode my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_001:router_001\|my_MCU_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"my_MCU_mm_interconnect_0_router_001_default_decode\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_001:router_001\|my_MCU_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_router_002 my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"my_MCU_mm_interconnect_0_router_002\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_002:router_002\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "router_002" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_router_002_default_decode my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_002:router_002\|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"my_MCU_mm_interconnect_0_router_002_default_decode\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_002:router_002\|my_MCU_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_router_004 my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"my_MCU_mm_interconnect_0_router_004\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_004:router_004\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "router_004" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 1978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_router_004_default_decode my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_004:router_004\|my_MCU_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"my_MCU_mm_interconnect_0_router_004_default_decode\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_router_004:router_004\|my_MCU_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_cmd_demux my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"my_MCU_mm_interconnect_0_cmd_demux\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_cmd_demux_001 my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"my_MCU_mm_interconnect_0_cmd_demux_001\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_cmd_mux my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"my_MCU_mm_interconnect_0_cmd_mux\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 2113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_cmd_mux_002 my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"my_MCU_mm_interconnect_0_cmd_mux_002\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_rsp_demux my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"my_MCU_mm_interconnect_0_rsp_demux\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_rsp_mux my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"my_MCU_mm_interconnect_0_rsp_mux\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_rsp_mux_001 my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"my_MCU_mm_interconnect_0_rsp_mux_001\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_avalon_st_adapter my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"my_MCU_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"my_MCU:inst\|my_MCU_mm_interconnect_0:mm_interconnect_0\|my_MCU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MCU_irq_mapper my_MCU:inst\|my_MCU_irq_mapper:irq_mapper " "Elaborating entity \"my_MCU_irq_mapper\" for hierarchy \"my_MCU:inst\|my_MCU_irq_mapper:irq_mapper\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "irq_mapper" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller my_MCU:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"my_MCU:inst\|altera_reset_controller:rst_controller\"" {  } { { "my_MCU/synthesis/my_MCU.vhd" "rst_controller" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/my_MCU.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer my_MCU:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"my_MCU:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "my_MCU/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer my_MCU:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"my_MCU:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "my_MCU/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEART HEART:heart_0 " "Elaborating entity \"HEART\" for hierarchy \"HEART:heart_0\"" {  } { { "Oblig3_TOP.bdf" "heart_0" { Schematic "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/Oblig3_TOP.bdf" { { 424 448 656 504 "heart_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785735597 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1748785736492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.01.15:48:58 Progress: Loading sldb04150e4/alt_sld_fab_wrapper_hw.tcl " "2025.06.01.15:48:58 Progress: Loading sldb04150e4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785738759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785740469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785740548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785742668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785742739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785742814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785742903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785742918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785742918 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1748785743576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04150e4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04150e4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb04150e4/alt_sld_fab.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/ip/sldb04150e4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785743729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785743729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785743784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785743784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785743803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785743803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785743835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785743835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785743889 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785743889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785743889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/db/ip/sldb04150e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748785743926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785743926 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[0\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[0\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[1\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[1\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[2\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[2\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[3\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[3\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[4\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[4\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[5\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[5\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[6\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[6\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[7\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[7\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[8\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[8\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[9\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[9\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[10\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[10\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[11\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[11\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[12\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[12\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[13\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[13\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[14\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[14\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[15\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[15\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[16\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[16\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[17\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[17\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[18\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[18\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[19\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[19\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[20\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[20\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[21\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[21\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[22\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[22\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[23\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[23\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[24\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[24\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[25\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[25\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[26\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[26\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[27\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[27\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[28\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[28\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[29\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[29\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[30\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[30\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[31\] " "Converted tri-state buffer \"my_MCU:inst\|I2C_MASTER_TOP:i2c\|I2C_REGISTER:I2C_REGISTER_inst\|READDATA\[31\]\" feeding internal logic into a wire" {  } { { "my_MCU/synthesis/submodules/I2C_REGISTER.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/I2C_REGISTER.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1748785744943 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1748785744943 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748785746637 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 3521 -1 0 } } { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2899 -1 0 } } { "my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 3899 -1 0 } } { "my_MCU/synthesis/submodules/my_MCU_jtag.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_jtag.v" 398 -1 0 } } { "my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v" 2120 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "my_MCU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/my_MCU/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748785746763 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748785746764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785747559 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748785748799 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748785748884 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748785748884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785748982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/output_files/Erlend.map.smsg " "Generated suppressed messages file C:/Users/jacob/Documents/Quartus/Prosjektoppgave/Erlend/output_files/Erlend.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785749546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748785751336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748785751336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3211 " "Implemented 3211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748785751592 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748785751592 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1748785751592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2801 " "Implemented 2801 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748785751592 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748785751592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748785751592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5038 " "Peak virtual memory: 5038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748785751632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 15:49:11 2025 " "Processing ended: Sun Jun  1 15:49:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748785751632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748785751632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748785751632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748785751632 ""}
