Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: atm_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "atm_board.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "atm_board"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : atm_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ssd.v" in library work
Compiling verilog file "debouncer.v" in library work
Module <ssd> compiled
Compiling verilog file "clk_divider.v" in library work
Module <debouncer> compiled
Compiling verilog file "atm_machine.v" in library work
Module <clk_divider> compiled
Module <atm_machine> compiled
Module <timer5> compiled
Compiling verilog file "atm_board.v" in library work
Module <timer2_5> compiled
Module <atm_board> compiled
No errors in compilation
Analysis of file <"atm_board.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <atm_board> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	toggle_value = "00000000000010011000100101101000"

Analyzing hierarchy for module <debouncer> in library <work>.

Analyzing hierarchy for module <atm_machine> in library <work> with parameters.
	ACCOUNT = "00000000000000000000000000000100"
	CHANGEPASS = "00000000000000000000000000000011"
	IDLE = "00000000000000000000000000000000"
	MENU = "00000000000000000000000000000010"
	PASS = "00000000000000000000000000000001"
	isReset = "00000000000000000000000000000101"

Analyzing hierarchy for module <ssd> in library <work>.

Analyzing hierarchy for module <timer5> in library <work>.

Analyzing hierarchy for module <timer2_5> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <atm_board>.
Module <atm_board> is correct for synthesis.
 
Analyzing module <clk_divider> in library <work>.
	toggle_value = 32'sb00000000000010011000100101101000
Module <clk_divider> is correct for synthesis.
 
Analyzing module <debouncer> in library <work>.
Module <debouncer> is correct for synthesis.
 
Analyzing module <atm_machine> in library <work>.
	ACCOUNT = 32'sb00000000000000000000000000000100
	CHANGEPASS = 32'sb00000000000000000000000000000011
	IDLE = 32'sb00000000000000000000000000000000
	MENU = 32'sb00000000000000000000000000000010
	PASS = 32'sb00000000000000000000000000000001
	isReset = 32'sb00000000000000000000000000000101
Module <atm_machine> is correct for synthesis.
 
Analyzing module <timer5> in library <work>.
Module <timer5> is correct for synthesis.
 
Analyzing module <timer2_5> in library <work>.
Module <timer2_5> is correct for synthesis.
 
Analyzing module <ssd> in library <work>.
Module <ssd> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_divider>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <divided_clk>.
    Found 25-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "debouncer.v".
    Found 1-bit register for signal <clean_out>.
    Found 1-bit register for signal <clean_out_tmp1>.
    Found 1-bit register for signal <clean_out_tmp2>.
    Found 1-bit register for signal <noisy_in_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <ssd>.
    Related source file is "ssd.v".
    Found 1-bit register for signal <a>.
    Found 1-bit register for signal <b>.
    Found 1-bit register for signal <c>.
    Found 1-bit register for signal <d>.
    Found 1-bit register for signal <e>.
    Found 1-bit register for signal <f>.
    Found 1-bit register for signal <g>.
    Found 1-bit register for signal <an0>.
    Found 1-bit register for signal <an1>.
    Found 1-bit register for signal <an2>.
    Found 1-bit register for signal <an3>.
    Found 15-bit up counter for signal <counter>.
    Found 3-bit up counter for signal <state>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <ssd> synthesized.


Synthesizing Unit <timer5>.
    Related source file is "atm_machine.v".
    Found 1-bit register for signal <isTimeUp>.
    Found 10-bit register for signal <timeCnt>.
    Found 10-bit adder for signal <timeCnt$addsub0000> created at line 807.
    Found 10-bit comparator less for signal <timeCnt$cmp_lt0000> created at line 806.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <timer5> synthesized.


Synthesizing Unit <timer2_5>.
    Related source file is "atm_machine.v".
    Found 1-bit register for signal <isTimeUp2>.
    Found 10-bit register for signal <timeCnt2>.
    Found 10-bit adder for signal <timeCnt2$addsub0000> created at line 841.
    Found 10-bit comparator less for signal <timeCnt2$cmp_lt0000> created at line 840.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <timer2_5> synthesized.


Synthesizing Unit <atm_machine>.
    Related source file is "atm_machine.v".
    Found 16x7-bit ROM for signal <$old_digit4_1>.
    Found 16x7-bit ROM for signal <$old_digit3_2>.
    Found 16x7-bit ROM for signal <$old_digit2_3>.
    Found 16x7-bit ROM for signal <$old_digit1_4>.
    Found 16-bit register for signal <balance>.
    Found 16-bit addsub for signal <balance$addsub0000>.
    Found 16-bit comparator greater for signal <balance$cmp_gt0000> created at line 113.
    Found 3-bit register for signal <current_state>.
    Found 1-bit register for signal <isCorrect>.
    Found 4-bit comparator equal for signal <next_state$cmp_eq0000> created at line 295.
    Found 2-bit register for signal <passCnt>.
    Found 2-bit comparator greatequal for signal <passCnt$cmp_ge0000> created at line 158.
    Found 4-bit comparator not equal for signal <passCnt$cmp_ne0000> created at line 82.
    Found 2-bit adder for signal <passCnt$share0000>.
    Found 4-bit register for signal <password>.
    Found 1-bit register for signal <start_timer_2_5sec>.
    Found 16-bit comparator lessequal for signal <start_timer_2_5sec$cmp_le0000> created at line 113.
    Found 1-bit register for signal <start_timer_5sec>.
    Found 2-bit comparator less for signal <start_timer_5sec$cmp_lt0000> created at line 158.
    Summary:
	inferred   4 ROM(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <atm_machine> synthesized.


Synthesizing Unit <atm_board>.
    Related source file is "atm_board.v".
Unit <atm_board> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 16-bit addsub                                         : 1
 2-bit adder                                           : 1
# Counters                                             : 3
 15-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 35
 1-bit register                                        : 29
 10-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator less                                : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 16-bit addsub                                         : 1
 2-bit adder                                           : 1
# Counters                                             : 3
 15-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 8
 10-bit comparator less                                : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <atm_board> ...

Optimizing unit <ssd> ...

Optimizing unit <timer5> ...

Optimizing unit <timer2_5> ...

Optimizing unit <atm_machine> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block atm_board, actual ratio is 22.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : atm_board.ngr
Top Level Output File Name         : atm_board
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 538
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 57
#      LUT2                        : 85
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 34
#      LUT3_D                      : 6
#      LUT3_L                      : 3
#      LUT4                        : 154
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 85
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 76
# FlipFlops/Latches                : 117
#      FDC                         : 40
#      FDCE                        : 46
#      FDP                         : 2
#      FDR                         : 15
#      FDRE                        : 3
#      FDS                         : 11
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 8
#      OBUF                        : 47
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                      194  out of    960    20%  
 Number of Slice Flip Flops:            117  out of   1920     6%  
 Number of 4 input LUTs:                354  out of   1920    18%  
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of    108    51%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 55    |
Div/divided_clk1                   | BUFG                   | 62    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 88    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.345ns (Maximum Frequency: 136.141MHz)
   Minimum input arrival time before clock: 7.146ns
   Maximum output required time after clock: 9.762ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.514ns (frequency: 153.516MHz)
  Total number of paths / destination ports: 1419 / 74
-------------------------------------------------------------------------
Delay:               6.514ns (Levels of Logic = 3)
  Source:            SSD_END/counter_5 (FF)
  Destination:       SSD_END/counter_14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SSD_END/counter_5 to SSD_END/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  SSD_END/counter_5 (SSD_END/counter_5)
     LUT3:I0->O            1   0.704   0.595  SSD_END/counter_or000014 (SSD_END/counter_or000014)
     LUT4:I0->O            4   0.704   0.666  SSD_END/counter_or0000162 (SSD_END/state_cmp_eq0001)
     LUT2:I1->O           15   0.704   1.017  SSD_END/counter_or00002 (SSD_END/counter_or0000)
     FDR:R                     0.911          SSD_END/counter_0
    ----------------------------------------
    Total                      6.514ns (3.614ns logic, 2.900ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Div/divided_clk1'
  Clock period: 7.345ns (frequency: 136.141MHz)
  Total number of paths / destination ports: 1607 / 104
-------------------------------------------------------------------------
Delay:               7.345ns (Levels of Logic = 4)
  Source:            atm/current_state_2 (FF)
  Destination:       atm/passCnt_1 (FF)
  Source Clock:      Div/divided_clk1 rising
  Destination Clock: Div/divided_clk1 rising

  Data Path: atm/current_state_2 to atm/passCnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             64   0.591   1.447  atm/current_state_2 (atm/current_state_2)
     LUT3_D:I0->O         10   0.704   0.961  atm/LED_0_cmp_eq00011 (atm/LED_0_cmp_eq0001)
     LUT4:I1->O            1   0.704   0.424  atm/passCnt_not0001201_SW0 (N33)
     LUT4_L:I3->LO         1   0.704   0.104  atm/passCnt_not0001201 (atm/passCnt_not0001201)
     LUT4:I3->O            2   0.704   0.447  atm/passCnt_not000152 (atm/passCnt_not0001)
     FDCE:CE                   0.555          atm/passCnt_0
    ----------------------------------------
    Total                      7.345ns (3.962ns logic, 3.383ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Div/divided_clk1'
  Total number of paths / destination ports: 165 / 48
-------------------------------------------------------------------------
Offset:              7.146ns (Levels of Logic = 5)
  Source:            SW<1> (PAD)
  Destination:       atm/passCnt_1 (FF)
  Destination Clock: Div/divided_clk1 rising

  Data Path: SW<1> to atm/passCnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  SW_1_IBUF (SW_1_IBUF)
     LUT4_D:I0->O          4   0.704   0.762  atm/next_state_cmp_eq0000426 (atm/next_state_cmp_eq0000426)
     LUT2_D:I0->O          2   0.704   0.482  atm/next_state_cmp_eq0000454 (atm/next_state_cmp_eq0000)
     LUT4_L:I2->LO         1   0.704   0.104  atm/passCnt_not0001201 (atm/passCnt_not0001201)
     LUT4:I3->O            2   0.704   0.447  atm/passCnt_not000152 (atm/passCnt_not0001)
     FDCE:CE                   0.555          atm/passCnt_0
    ----------------------------------------
    Total                      7.146ns (4.589ns logic, 2.557ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              5.310ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       SSD_END/counter_14 (FF)
  Destination Clock: clk rising

  Data Path: rst to SSD_END/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           103   1.218   1.460  rst_IBUF (rst_IBUF)
     LUT2:I0->O           15   0.704   1.017  SSD_END/counter_or00002 (SSD_END/counter_or0000)
     FDR:R                     0.911          SSD_END/counter_0
    ----------------------------------------
    Total                      5.310ns (2.833ns logic, 2.477ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            SSD_END/a (FF)
  Destination:       a (PAD)
  Source Clock:      clk rising

  Data Path: SSD_END/a to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.420  SSD_END/a (SSD_END/a)
     OBUF:I->O                 3.272          a_OBUF (a)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Div/divided_clk1'
  Total number of paths / destination ports: 467 / 36
-------------------------------------------------------------------------
Offset:              9.762ns (Levels of Logic = 4)
  Source:            atm/current_state_0 (FF)
  Destination:       LED<4> (PAD)
  Source Clock:      Div/divided_clk1 rising

  Data Path: atm/current_state_0 to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             60   0.591   1.446  atm/current_state_0 (atm/current_state_0)
     LUT3_D:I0->O         16   0.704   1.209  atm/LED_0_cmp_eq00071 (atm/LED_0_cmp_eq0007)
     LUT3:I0->O            5   0.704   0.712  atm/LED_0_mux000011 (atm/N15)
     LUT3:I1->O            1   0.704   0.420  atm/LED_4_mux00001 (LED_4_OBUF)
     OBUF:I->O                 3.272          LED_4_OBUF (LED<4>)
    ----------------------------------------
    Total                      9.762ns (5.975ns logic, 3.787ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.16 secs
 
--> 

Total memory usage is 4521812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

