
;; Function PyObject* CollisionTable_new(PyTypeObject*, PyObject*, PyObject*) (_ZL18CollisionTable_newP11_typeobjectP7_objectS2_, funcdef_no=146, decl_uid=11212, cgraph_uid=146)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
changing bb of uid 34
  unscanned insn
verify found no changes in insn with uid = 15.
Edge 2->4 redirected to 5
Implicit set of reg 60 in basic block 5
Found 1 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


PyObject* CollisionTable_new(PyTypeObject*, PyObject*, PyObject*)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 31
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r4={3d,1u} r5={3d,2u} r6={1d,5u} r7={1d,6u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={2d,1u} r18={1d} r19={1d} r20={1d,5u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r60={1d,4u} r62={1d,2u} r65={1d,1u} 
;;    total ref usage 104{70d,34u,0e} in 12{11 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 62 65
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 60 62 65
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

( 2 )->[5]->( 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

( 5 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u27(0){ }u28(6){ }u29(7){ }u30(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 17 to worklist
  Adding insn 27 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 24 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
SET hash table (11 buckets, 1 entries)
Index 0 (hash value 5)
  (reg/v/f:DI 60 [ self ]) := (const_int 0 [0])

CPROP of PyObject* CollisionTable_new(PyTypeObject*, PyObject*, PyObject*), 6 basic blocks, 112 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 15.
Edge 2->3 redirected to 5
deleting insn with uid = 34.
deleting insn with uid = 35.
deleting block 3


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


PyObject* CollisionTable_new(PyTypeObject*, PyObject*, PyObject*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r4={3d,1u} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d} r20={1d,4u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r60={1d,4u} r62={1d,2u} r65={1d,1u} 
;;    total ref usage 100{70d,30u,0e} in 12{11 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 62 65
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 60 62 65
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 5 2 (set (reg/v/f:DI 62 [ type ])
        (reg:DI 5 di [ type ])) tilesInt.C:20 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ type ])
        (nil)))
(note 5 2 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg/f:DI 65 [ type_3(D)->tp_alloc ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 62 [ type ])
                (const_int 304 [0x130])) [0 type_3(D)->tp_alloc+0 S8 A64])) tilesInt.C:22 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:DI 4 si)
        (const_int 0 [0])) tilesInt.C:22 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:DI 5 di)
        (reg/v/f:DI 62 [ type ])) tilesInt.C:22 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ type ])
        (nil)))
(call_insn 11 10 12 2 (set (reg:DI 0 ax)
        (call (mem:QI (reg/f:DI 65 [ type_3(D)->tp_alloc ]) [0 *_4 S1 A8])
            (const_int 0 [0]))) tilesInt.C:22 663 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 65 [ type_3(D)->tp_alloc ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 12 11 13 2 (set (reg/v/f:DI 60 [ self ])
        (reg:DI 0 ax)) tilesInt.C:22 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 13 12 14 2 (var_location:DI self (reg/v/f:DI 60 [ self ])) tilesInt.C:22 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 60 [ self ])
            (const_int 0 [0]))) tilesInt.C:23 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 18)
            (pc))) tilesInt.C:23 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil)))
 -> 18)
;;  succ:       4 [89.9%]  (FALLTHRU)
;;              5 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

;; basic block 4, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	
;; live  kill	
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (mem/f/j:DI (plus:DI (reg/v/f:DI 60 [ self ])
                (const_int 16 [0x10])) [0 self_6->ct+0 S8 A64])
        (const_int 0 [0])) tilesInt.C:25 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [10.1%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 18 17 19 5 2 "" [1 uses])
(note 19 18 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 19 27 5 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 60 [ self ])) tilesInt.C:29 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ self ])
        (nil)))
(insn 27 24 0 5 (use (reg/i:DI 0 ax)) tilesInt.C:29 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function PyObject* tiles_LoadTilesWrap(PyObject*, PyObject*) (_ZL19tiles_LoadTilesWrapP7_objectS0_, funcdef_no=154, decl_uid=11314, cgraph_uid=154)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 28 count 21 (  1.1)


PyObject* tiles_LoadTilesWrap(PyObject*, PyObject*)

Dataflow summary:
def_info->table_size = 101, use_info->table_size = 393
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={27d,23u} r1={28d,4u} r2={27d,3u} r4={32d,9u} r5={47d,23u} r6={1d,18u} r7={1d,63u} r8={23d} r9={23d} r10={23d} r11={23d} r12={23d} r13={23d} r14={23d} r15={23d} r16={1d,17u} r17={53d,10u} r18={23d} r19={23d} r20={1d,48u,7e} r21={24d,1u} r22={24d} r23={24d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={23d} r30={23d} r31={23d} r32={23d} r33={23d} r34={23d} r35={23d} r36={23d} r37={27d,3u} r38={27d,3u} r39={23d} r40={23d} r45={23d} r46={23d} r47={23d} r48={23d} r49={23d} r50={23d} r51={23d} r52={23d} r105={2d,5u} r106={2d,4u} r107={2d,1u} r108={1d,1u} r110={1d,1u} r113={1d,4u} r117={1d,4u} r119={1d,1u} r122={1d,4u} r123={1d,2u} r124={1d,1u} r126={1d,4u} r131={1d,1u} r132={1d,1u} r135={1d,5u} r136={1d,1u} r137={2d,6u} r141={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r149={1d,1u} r154={1d,2u} r157={1d,1u} r158={1d,4u} r159={2d,8u} r163={1d,1u} r168={2d,3u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,4u} r185={1d,1u} r188={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r201={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} 
;;    total ref usage 1529{1183d,339u,7e} in 212{189 regular + 23 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 22 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 107 108 178 179 180 181 182 184 185 188 191
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 107 108 178 179 180 181 182 184 185 188 191
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107

( 2 )->[3]->( 4 21 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u67(6){ }u68(7){ }u69(16){ }u70(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 110 113 117 119 122 123 193 194 196 197 198 200 201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 110 113 117 119 122 123 193 194 196 197 198 200 201
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123

( 3 )->[4]->( 19 21 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u107(6){ }u108(7){ }u109(16){ }u110(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 124
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122

( 6 20 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u121(6){ }u122(7){ }u123(16){ }u124(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 137
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 131 132 137 203
;; live  in  	 137
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 131 132 137 203
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; live  out 	 137

( 21 6 19 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 135 136 159 204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 135 136 159 204
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159

( 7 10 )->[8]->( 12 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u160(6){ }u161(7){ }u162(16){ }u163(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 149 205
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 149 205
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135

( 7 10 )->[10]->( 10 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 122 136 159
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 141 142 145 146 159 206 207
;; live  in  	 159
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 141 142 145 146 159 206 207
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; live  out 	 159

( 8 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u219(6){ }u220(7){ }u221(16){ }u222(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 208 209 210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 208 209 210
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117

( 8 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u246(6){ }u247(7){ }u248(16){ }u249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 154 211 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 154 211 212
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117

( 12 13 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u276(6){ }u277(7){ }u278(16){ }u279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 157 158
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; live  gen 	 17 [flags] 157 158
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158

( 14 17 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u285(6){ }u286(7){ }u287(16){ }u288(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 107
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u293(6){ }u294(7){ }u295(16){ }u296(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; lr  def 	 17 [flags] 168 174 214 215 217 218 219 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; live  gen 	 168 174 214 215 217 218 219 220
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218

( 17 16 )->[17]->( 17 15 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 163 168 221 222 223 224 225
;; live  in  	 168
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 163 168 221 222 223 224 225
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; live  out 	 168

( 4 )->[19]->( 20 7 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u347(6){ }u348(7){ }u349(16){ }u350(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 105 106 126 227 228 229
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 105 106 126 227 228 229
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122

( 19 )->[20]->( 6 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u368(6){ }u369(7){ }u370(16){ }u371(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  gen 	 137
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137

( 3 4 )->[21]->( 7 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u372(6){ }u373(7){ }u374(16){ }u375(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  gen 	 105 106
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122

( 2 15 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u376(6){ }u377(7){ }u378(16){ }u379(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 22 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u382(0){ }u383(6){ }u384(7){ }u385(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 101 to worklist
  Adding insn 98 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 133 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 117 to worklist
  Adding insn 109 to worklist
  Adding insn 105 to worklist
  Adding insn 139 to worklist
  Adding insn 136 to worklist
  Adding insn 161 to worklist
  Adding insn 154 to worklist
  Adding insn 152 to worklist
  Adding insn 149 to worklist
  Adding insn 174 to worklist
  Adding insn 167 to worklist
  Adding insn 182 to worklist
  Adding insn 179 to worklist
  Adding insn 215 to worklist
  Adding insn 208 to worklist
  Adding insn 206 to worklist
  Adding insn 203 to worklist
  Adding insn 199 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 234 to worklist
  Adding insn 227 to worklist
  Adding insn 226 to worklist
  Adding insn 253 to worklist
  Adding insn 246 to worklist
  Adding insn 245 to worklist
  Adding insn 241 to worklist
  Adding insn 261 to worklist
  Adding insn 265 to worklist
  Adding insn 301 to worklist
  Adding insn 295 to worklist
  Adding insn 287 to worklist
  Adding insn 330 to worklist
  Adding insn 322 to worklist
  Adding insn 315 to worklist
  Adding insn 343 to worklist
Finished finding needed instructions:
processing block 22 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 340 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
  Adding insn 266 to worklist
  Adding insn 264 to worklist
  Adding insn 263 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
  Adding insn 300 to worklist
  Adding insn 298 to worklist
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
  Adding insn 290 to worklist
  Adding insn 289 to worklist
  Adding insn 288 to worklist
  Adding insn 286 to worklist
  Adding insn 285 to worklist
  Adding insn 284 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
  Adding insn 55 to worklist
  Adding insn 281 to worklist
  Adding insn 280 to worklist
  Adding insn 279 to worklist
  Adding insn 276 to worklist
  Adding insn 275 to worklist
  Adding insn 273 to worklist
  Adding insn 272 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
  Adding insn 260 to worklist
  Adding insn 257 to worklist
  Adding insn 256 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
  Adding insn 233 to worklist
  Adding insn 232 to worklist
  Adding insn 231 to worklist
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
  Adding insn 252 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 244 to worklist
  Adding insn 242 to worklist
  Adding insn 240 to worklist
  Adding insn 239 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
  Adding insn 214 to worklist
  Adding insn 212 to worklist
  Adding insn 207 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 196 to worklist
  Adding insn 195 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
  Adding insn 173 to worklist
  Adding insn 54 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
  Adding insn 160 to worklist
  Adding insn 158 to worklist
  Adding insn 153 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
  Adding insn 51 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
  Adding insn 329 to worklist
  Adding insn 323 to worklist
  Adding insn 321 to worklist
  Adding insn 320 to worklist
  Adding insn 319 to worklist
  Adding insn 317 to worklist
  Adding insn 316 to worklist
  Adding insn 314 to worklist
  Adding insn 313 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 135 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
  Adding insn 100 to worklist
  Adding insn 56 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 88 to worklist
  Adding insn 83 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 49 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 28 count 22 (  1.2)
changing bb of uid 356
  unscanned insn
verify found no changes in insn with uid = 101.
Edge 2->22 redirected to 23
Implicit set of reg 108 in basic block 23
changing bb of uid 358
  unscanned insn
verify found no changes in insn with uid = 133.
Edge 3->21 redirected to 24
Implicit set of reg 123 in basic block 24
Implicit set of reg 149 in basic block 13
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 30 count 23 (  1.1)


PyObject* tiles_LoadTilesWrap(PyObject*, PyObject*)

Dataflow summary:
def_info->table_size = 101, use_info->table_size = 393
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={27d,23u} r1={28d,4u} r2={27d,3u} r4={32d,9u} r5={47d,23u} r6={1d,20u} r7={1d,65u} r8={23d} r9={23d} r10={23d} r11={23d} r12={23d} r13={23d} r14={23d} r15={23d} r16={1d,19u} r17={53d,10u} r18={23d} r19={23d} r20={1d,50u,7e} r21={24d,1u} r22={24d} r23={24d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={23d} r30={23d} r31={23d} r32={23d} r33={23d} r34={23d} r35={23d} r36={23d} r37={27d,3u} r38={27d,3u} r39={23d} r40={23d} r45={23d} r46={23d} r47={23d} r48={23d} r49={23d} r50={23d} r51={23d} r52={23d} r105={2d,5u} r106={2d,4u} r107={2d,1u} r108={1d,1u} r110={1d,1u} r113={1d,4u} r117={1d,4u} r119={1d,1u} r122={1d,4u} r123={1d,2u} r124={1d,1u} r126={1d,4u} r131={1d,1u} r132={1d,1u} r135={1d,5u} r136={1d,1u} r137={2d,6u} r141={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r149={1d,1u} r154={1d,2u} r157={1d,1u} r158={1d,4u} r159={2d,8u} r163={1d,1u} r168={2d,3u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,4u} r185={1d,1u} r188={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r201={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} 
;;    total ref usage 1537{1183d,347u,7e} in 212{189 regular + 23 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 23 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 107 108 178 179 180 181 182 184 185 188 191
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 107 108 178 179 180 181 182 184 185 188 191
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107

( 2 )->[23]->( 22 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  out 	

( 2 )->[3]->( 4 24 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u67(6){ }u68(7){ }u69(16){ }u70(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 110 113 117 119 122 123 193 194 196 197 198 200 201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 110 113 117 119 122 123 193 194 196 197 198 200 201
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123

( 3 )->[24]->( 21 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  out 	

( 3 )->[4]->( 19 21 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u107(6){ }u108(7){ }u109(16){ }u110(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 124
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122

( 6 20 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u121(6){ }u122(7){ }u123(16){ }u124(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 137
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 131 132 137 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 131 132 137 203
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137

( 21 6 19 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 135 136 159 204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 135 136 159 204
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159

( 7 10 )->[8]->( 12 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u160(6){ }u161(7){ }u162(16){ }u163(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 149 205
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 149 205
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135

( 7 10 )->[10]->( 10 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 122 136 159
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 141 142 145 146 159 206 207
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 141 142 145 146 159 206 207
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159

( 8 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u219(6){ }u220(7){ }u221(16){ }u222(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 208 209 210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 208 209 210
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117

( 8 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u246(6){ }u247(7){ }u248(16){ }u249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 154 211 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 154 211 212
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117

( 12 13 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u276(6){ }u277(7){ }u278(16){ }u279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 157 158
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; live  gen 	 17 [flags] 157 158
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158

( 14 17 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u285(6){ }u286(7){ }u287(16){ }u288(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 107
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u293(6){ }u294(7){ }u295(16){ }u296(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; lr  def 	 17 [flags] 168 174 214 215 217 218 219 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; live  gen 	 168 174 214 215 217 218 219 220
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218

( 17 16 )->[17]->( 17 15 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 163 168 221 222 223 224 225
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 163 168 221 222 223 224 225
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218

( 4 )->[19]->( 20 7 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u347(6){ }u348(7){ }u349(16){ }u350(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 105 106 126 227 228 229
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 105 106 126 227 228 229
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122

( 19 )->[20]->( 6 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u368(6){ }u369(7){ }u370(16){ }u371(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  gen 	 137
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137

( 24 4 )->[21]->( 7 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u372(6){ }u373(7){ }u374(16){ }u375(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  gen 	 105 106
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122

( 23 15 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u376(6){ }u377(7){ }u378(16){ }u379(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 22 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u382(0){ }u383(6){ }u384(7){ }u385(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 101 to worklist
  Adding insn 98 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 133 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 117 to worklist
  Adding insn 109 to worklist
  Adding insn 105 to worklist
  Adding insn 139 to worklist
  Adding insn 136 to worklist
  Adding insn 161 to worklist
  Adding insn 154 to worklist
  Adding insn 152 to worklist
  Adding insn 149 to worklist
  Adding insn 174 to worklist
  Adding insn 167 to worklist
  Adding insn 182 to worklist
  Adding insn 179 to worklist
  Adding insn 215 to worklist
  Adding insn 208 to worklist
  Adding insn 206 to worklist
  Adding insn 203 to worklist
  Adding insn 199 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 234 to worklist
  Adding insn 227 to worklist
  Adding insn 226 to worklist
  Adding insn 253 to worklist
  Adding insn 246 to worklist
  Adding insn 245 to worklist
  Adding insn 241 to worklist
  Adding insn 261 to worklist
  Adding insn 265 to worklist
  Adding insn 301 to worklist
  Adding insn 295 to worklist
  Adding insn 287 to worklist
  Adding insn 330 to worklist
  Adding insn 322 to worklist
  Adding insn 315 to worklist
  Adding insn 343 to worklist
Finished finding needed instructions:
processing block 22 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 340 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
  Adding insn 266 to worklist
  Adding insn 264 to worklist
  Adding insn 263 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
  Adding insn 300 to worklist
  Adding insn 298 to worklist
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
  Adding insn 290 to worklist
  Adding insn 289 to worklist
  Adding insn 288 to worklist
  Adding insn 286 to worklist
  Adding insn 285 to worklist
  Adding insn 284 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
  Adding insn 55 to worklist
  Adding insn 281 to worklist
  Adding insn 280 to worklist
  Adding insn 279 to worklist
  Adding insn 276 to worklist
  Adding insn 275 to worklist
  Adding insn 273 to worklist
  Adding insn 272 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
  Adding insn 260 to worklist
  Adding insn 257 to worklist
  Adding insn 256 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
  Adding insn 233 to worklist
  Adding insn 232 to worklist
  Adding insn 231 to worklist
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
  Adding insn 252 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 244 to worklist
  Adding insn 242 to worklist
  Adding insn 240 to worklist
  Adding insn 239 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
  Adding insn 214 to worklist
  Adding insn 212 to worklist
  Adding insn 207 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 196 to worklist
  Adding insn 195 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
  Adding insn 173 to worklist
  Adding insn 54 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
  Adding insn 160 to worklist
  Adding insn 158 to worklist
  Adding insn 153 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
  Adding insn 51 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
  Adding insn 329 to worklist
  Adding insn 323 to worklist
  Adding insn 321 to worklist
  Adding insn 320 to worklist
  Adding insn 319 to worklist
  Adding insn 317 to worklist
  Adding insn 316 to worklist
  Adding insn 314 to worklist
  Adding insn 313 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 135 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
  Adding insn 100 to worklist
  Adding insn 56 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 88 to worklist
  Adding insn 83 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 49 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 30 count 24 (  1.1)
SET hash table (81 buckets, 9 entries)
Index 0 (hash value 26)
  (reg/f:DI 107 [ D.11825 ]) := (const_int 0 [0])
Index 1 (hash value 27)
  (reg:SI 108 [ D.11826 ]) := (const_int 0 [0])
Index 2 (hash value 42)
  (reg/f:DI 123 [ ints_list.7 ]) := (const_int 0 [0])
Index 3 (hash value 78)
  (reg:DI 159 [ ivtmp.74 ]) := (const_int 0 [0])
Index 4 (hash value 68)
  (reg:SI 149 [ D.11826 ]) := (const_int 0 [0])
Index 5 (hash value 6)
  (reg:DI 168 [ ivtmp.70 ]) := (const_int 0 [0])
Index 6 (hash value 56)
  (reg:DI 137 [ ivtmp.80 ]) := (const_int 0 [0])
Index 7 (hash value 24)
  (reg/v/f:DI 105 [ ints ]) := (const_int 0 [0])
Index 8 (hash value 25)
  (reg/v:SI 106 [ num_ints ]) := (const_int 0 [0])

CPROP of PyObject* tiles_LoadTilesWrap(PyObject*, PyObject*), 21 basic blocks, 1008 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 101.
Edge 2->3 redirected to 20
deleting insn with uid = 356.
deleting insn with uid = 357.
deleting block 3
verify found no changes in insn with uid = 133.
Edge 4->5 redirected to 19
deleting insn with uid = 358.
deleting insn with uid = 359.
deleting block 5


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


PyObject* tiles_LoadTilesWrap(PyObject*, PyObject*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={27d,23u} r1={28d,4u} r2={27d,3u} r4={32d,9u} r5={47d,23u} r6={1d,18u} r7={1d,63u} r8={23d} r9={23d} r10={23d} r11={23d} r12={23d} r13={23d} r14={23d} r15={23d} r16={1d,17u} r17={53d,10u} r18={23d} r19={23d} r20={1d,48u,7e} r21={24d,1u} r22={24d} r23={24d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={23d} r30={23d} r31={23d} r32={23d} r33={23d} r34={23d} r35={23d} r36={23d} r37={27d,3u} r38={27d,3u} r39={23d} r40={23d} r45={23d} r46={23d} r47={23d} r48={23d} r49={23d} r50={23d} r51={23d} r52={23d} r105={2d,5u} r106={2d,4u} r107={2d,1u} r108={1d,1u} r110={1d,1u} r113={1d,4u} r117={1d,4u} r119={1d,1u} r122={1d,4u} r123={1d,2u} r124={1d,1u} r126={1d,4u} r131={1d,1u} r132={1d,1u} r135={1d,5u} r136={1d,1u} r137={2d,6u} r141={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r149={1d,1u} r154={1d,2u} r157={1d,1u} r158={1d,4u} r159={2d,8u} r163={1d,1u} r168={2d,3u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,4u} r185={1d,1u} r188={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r201={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} 
;;    total ref usage 1529{1183d,339u,7e} in 212{189 regular + 23 call} insns.
;; basic block 2, loop depth 0, count 0, freq 1145, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 107 108 178 179 180 181 182 184 185 188 191
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 107 108 178 179 180 181 182 184 185 188 191
;; live  kill	 17 [flags]
(note 57 0 49 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 49 57 50 2 (set (reg/v/f:DI 178 [ args ])
        (reg:DI 4 si [ args ])) tilesInt.C:245 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ args ])
        (nil)))
(note 50 49 59 2 NOTE_INSN_FUNCTION_BEG)
(insn 59 50 60 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 tiles_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:246 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 60 59 61 2 (var_location:DI the_tiles (const_int 0 [0])) tilesInt.C:247 -1
     (nil))
(insn 61 60 62 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:250 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 62 61 63 2 (var_location:DI ct (const_int 0 [0])) tilesInt.C:251 -1
     (nil))
(insn 63 62 64 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:253 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 64 63 65 2 (var_location:DI variables (const_int 0 [0])) tilesInt.C:254 -1
     (nil))
(insn 65 64 66 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 wrapwidths_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:256 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 66 65 67 2 (var_location:DI wrapwidths (const_int 0 [0])) tilesInt.C:257 -1
     (nil))
(insn 67 66 68 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:258 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 68 67 69 2 (var_location:DI ints (const_int 0 [0])) tilesInt.C:259 -1
     (nil))
(debug_insn 69 68 70 2 (var_location:SI num_ints (const_int 0 [0])) tilesInt.C:260 -1
     (nil))
(insn 70 69 71 2 (parallel [
            (set (reg/f:DI 179)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:268 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 71 70 72 2 (parallel [
            (set (reg/f:DI 180)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -112 [0xffffffffffffff90])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:268 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 72 71 73 2 (parallel [
            (set (reg/f:DI 181)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:268 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 73 72 74 2 (parallel [
            (set (reg/f:DI 182)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:268 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 74 73 75 2 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [0  S8 A64])
        (reg/f:DI 182)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 182)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 75 74 77 2 (set (reg:DI 184)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("PyList_Type") [flags 0x40]  <var_decl 0x2b97207048e8 PyList_Type>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tilesInt.C:268 87 {*movdi_internal_rex64}
     (nil))
(insn 77 75 78 2 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [0  S8 A64])
        (reg:DI 184)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (nil))
(insn 78 77 79 2 (parallel [
            (set (reg/f:DI 185)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:268 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 79 78 82 2 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [0  S8 A64])
        (reg/f:DI 185)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 185)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))
(insn 82 79 83 2 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S8 A64])
        (reg:DI 184)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (nil))
(insn 83 82 84 2 (parallel [
            (set (reg/f:DI 188)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:268 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 84 83 87 2 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A64])
        (reg/f:DI 188)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 188)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))
(insn 87 84 88 2 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S8 A64])
        (reg:DI 184)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (nil))
(insn 88 87 89 2 (parallel [
            (set (reg/f:DI 191)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:268 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 89 88 90 2 (set (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg/f:DI 191)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 191)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(insn 90 89 91 2 (set (reg:DI 38 r9)
        (reg/f:DI 179)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 179)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0]))
            (nil))))
(insn 91 90 92 2 (set (reg:DI 37 r8)
        (reg/f:DI 180)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 180)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90]))
            (nil))))
(insn 92 91 94 2 (set (reg:DI 2 cx)
        (reg/f:DI 181)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 181)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0]))
            (nil))))
(insn 94 92 95 2 (set (reg:DI 1 dx)
        (reg:DI 184)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 184)
        (expr_list:REG_EQUAL (symbol_ref:DI ("PyList_Type") [flags 0x40]  <var_decl 0x2b97207048e8 PyList_Type>)
            (nil))))
(insn 95 94 96 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b97208f5ab0 *.LC0>)) tilesInt.C:268 87 {*movdi_internal_rex64}
     (nil))
(insn 96 95 97 2 (set (reg:DI 5 di)
        (reg/v/f:DI 178 [ args ])) tilesInt.C:268 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 178 [ args ])
        (nil)))
(insn 97 96 98 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:268 91 {*movqi_internal}
     (nil))
(call_insn 98 97 99 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyArg_ParseTuple") [flags 0x41]  <function_decl 0x2b97207a2300 PyArg_ParseTuple>) [0 PyArg_ParseTuple S1 A8])
            (const_int 56 [0x38]))) tilesInt.C:268 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                    (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                    (const_int 8 [0x8])) [0  S8 A64]))
                                        (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 16 [0x10])) [0  S8 A64]))
                                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                            (const_int 24 [0x18])) [0  S8 A64]))
                                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                                (const_int 32 [0x20])) [0  S8 A64]))
                                                    (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                                    (const_int 40 [0x28])) [0  S8 A64]))
                                                        (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                                        (const_int 48 [0x30])) [0  S8 A64]))
                                                            (nil))))))))))))))))
(insn 99 98 56 2 (set (reg:SI 108 [ D.11826 ])
        (reg:SI 0 ax)) tilesInt.C:268 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 56 99 100 2 (set (reg/f:DI 107 [ D.11825 ])
        (const_int 0 [0])) tilesInt.C:269 87 {*movdi_internal_rex64}
     (nil))
(insn 100 56 101 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 108 [ D.11826 ])
            (const_int 0 [0]))) tilesInt.C:263 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 108 [ D.11826 ])
        (nil)))
(jump_insn 101 100 102 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 353)
            (pc))) tilesInt.C:263 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2139 [0x85b])
            (nil)))
 -> 353)
;;  succ:       20 [21.4%] 
;;              4 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.6%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u67(6){ }u68(7){ }u69(16){ }u70(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 110 113 117 119 122 123 193 194 196 197 198 200 201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 110 113 117 119 122 123 193 194 196 197 198 200 201
;; live  kill	 17 [flags]
(note 102 101 103 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 4 (set (reg/f:DI 193 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])) tilesInt.C:271 87 {*movdi_internal_rex64}
     (nil))
(insn 104 103 105 4 (set (reg:DI 5 di)
        (reg/f:DI 193 [ variables_list ])) tilesInt.C:271 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 193 [ variables_list ])
        (nil)))
(call_insn 105 104 106 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:271 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 106 105 107 4 (set (reg:DI 110 [ D.11827 ])
        (reg:DI 0 ax)) tilesInt.C:271 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 107 106 108 4 (parallel [
            (set (reg:DI 194 [ D.11828 ])
                (ashift:DI (reg:DI 110 [ D.11827 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:271 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 110 [ D.11827 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 108 107 109 4 (set (reg:DI 5 di)
        (reg:DI 194 [ D.11828 ])) tilesInt.C:271 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 194 [ D.11828 ])
        (nil)))
(call_insn 109 108 110 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:271 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 110 109 112 4 (set (reg/v/f:DI 113 [ variables ])
        (reg:DI 0 ax)) tilesInt.C:271 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 195)
            (nil))))
(debug_insn 112 110 113 4 (var_location:DI variables (reg/v/f:DI 113 [ variables ])) tilesInt.C:271 -1
     (nil))
(insn 113 112 114 4 (set (reg:SI 197 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 num_tilings+0 S4 A128])) tilesInt.C:272 89 {*movsi_internal}
     (nil))
(insn 114 113 115 4 (set (reg:DI 196 [ D.11828 ])
        (sign_extend:DI (reg:SI 197 [ num_tilings ]))) tilesInt.C:272 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 197 [ num_tilings ])
        (nil)))
(insn 115 114 116 4 (parallel [
            (set (reg:DI 198 [ D.11828 ])
                (ashift:DI (reg:DI 196 [ D.11828 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:272 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 196 [ D.11828 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 116 115 117 4 (set (reg:DI 5 di)
        (reg:DI 198 [ D.11828 ])) tilesInt.C:272 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 198 [ D.11828 ])
        (nil)))
(call_insn 117 116 118 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:272 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 118 117 120 4 (set (reg/v/f:DI 117 [ the_tiles ])
        (reg:DI 0 ax)) tilesInt.C:272 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 199)
            (nil))))
(debug_insn 120 118 121 4 (var_location:DI the_tiles (reg/v/f:DI 117 [ the_tiles ])) tilesInt.C:272 -1
     (nil))
(insn 121 120 122 4 (set (reg/f:DI 200 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])) tilesInt.C:273 87 {*movdi_internal_rex64}
     (nil))
(insn 122 121 123 4 (set (reg:DI 5 di)
        (reg/f:DI 200 [ variables_list ])) tilesInt.C:273 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 200 [ variables_list ])
        (nil)))
(call_insn 123 122 124 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:273 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 124 123 125 4 (set (reg:DI 119 [ D.11827 ])
        (reg:DI 0 ax)) tilesInt.C:273 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 125 124 126 4 (parallel [
            (set (reg:DI 201 [ D.11828 ])
                (ashift:DI (reg:DI 119 [ D.11827 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:273 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 119 [ D.11827 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 126 125 127 4 (set (reg:DI 5 di)
        (reg:DI 201 [ D.11828 ])) tilesInt.C:273 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 201 [ D.11828 ])
        (nil)))
(call_insn 127 126 128 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:273 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 128 127 130 4 (set (reg/v/f:DI 122 [ wrapwidths ])
        (reg:DI 0 ax)) tilesInt.C:273 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 202)
            (nil))))
(debug_insn 130 128 131 4 (var_location:DI wrapwidths (reg/v/f:DI 122 [ wrapwidths ])) tilesInt.C:273 -1
     (nil))
(insn 131 130 132 4 (set (reg/f:DI 123 [ ints_list.7 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:275 87 {*movdi_internal_rex64}
     (nil))
(insn 132 131 133 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 123 [ ints_list.7 ])
            (const_int 0 [0]))) tilesInt.C:275 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 133 132 134 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 335)
            (pc))) tilesInt.C:275 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 335)
;;  succ:       6 [69.8%]  (FALLTHRU)
;;              19 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123

;; basic block 6, loop depth 0, count 0, freq 628, maybe hot
;;  prev block 4, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [69.8%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u107(6){ }u108(7){ }u109(16){ }u110(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122 123
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 124
;; live  kill	
(note 134 133 135 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 136 6 (set (reg:DI 5 di)
        (reg/f:DI 123 [ ints_list.7 ])) tilesInt.C:275 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 123 [ ints_list.7 ])
        (nil)))
(call_insn 136 135 137 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:275 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 137 136 138 6 (set (reg:DI 124 [ D.11827 ])
        (reg:DI 0 ax)) tilesInt.C:275 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 138 137 139 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 124 [ D.11827 ])
            (const_int 0 [0]))) tilesInt.C:275 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 124 [ D.11827 ])
        (nil)))
(jump_insn 139 138 332 6 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 311)
            (pc))) tilesInt.C:275 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 311)
;;  succ:       17 [73.0%] 
;;              19 [27.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122

;; basic block 7, loop depth 0, count 0, freq 2639, maybe hot
;; Invalid sum of incoming frequencies 2818, should be 2639
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [91.0%]  (DFS_BACK)
;;              18 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u121(6){ }u122(7){ }u123(16){ }u124(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 137
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 131 132 137 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 131 132 137 203
;; live  kill	 17 [flags]
(code_label 332 139 144 7 23 "" [1 uses])
(note 144 332 145 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 7 (var_location:SI i (subreg:SI (reg:DI 137 [ ivtmp.80 ]) 0)) -1
     (nil))
(insn 146 145 147 7 (set (reg/f:DI 203 [ ints_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:280 87 {*movdi_internal_rex64}
     (nil))
(insn 147 146 148 7 (set (reg:DI 4 si)
        (reg:DI 137 [ ivtmp.80 ])) tilesInt.C:280 87 {*movdi_internal_rex64}
     (nil))
(insn 148 147 149 7 (set (reg:DI 5 di)
        (reg/f:DI 203 [ ints_list ])) tilesInt.C:280 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 203 [ ints_list ])
        (nil)))
(call_insn 149 148 150 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:280 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 150 149 151 7 (set (reg/f:DI 131 [ D.11825 ])
        (reg:DI 0 ax)) tilesInt.C:280 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 151 150 152 7 (set (reg:DI 5 di)
        (reg/f:DI 131 [ D.11825 ])) tilesInt.C:280 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 131 [ D.11825 ])
        (nil)))
(call_insn 152 151 153 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:280 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 153 152 154 7 (set (reg:DI 132 [ D.11827 ])
        (reg:DI 0 ax)) tilesInt.C:280 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 154 153 155 7 (set (mem:SI (plus:DI (mult:DI (reg:DI 137 [ ivtmp.80 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 105 [ ints ])) [0 MEM[base: ints_53, index: ivtmp.80_132, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 132 [ D.11827 ]) 0)) tilesInt.C:280 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 132 [ D.11827 ])
        (expr_list:REG_DEAD (reg/v/f:DI 105 [ ints ])
            (nil))))
(debug_insn 155 154 157 7 (var_location:SI D#3 (plus:SI (subreg:SI (reg:DI 137 [ ivtmp.80 ]) 0)
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 157 155 158 7 (var_location:SI i (debug_expr:SI D#3)) -1
     (nil))
(insn 158 157 160 7 (parallel [
            (set (reg:DI 137 [ ivtmp.80 ])
                (plus:DI (reg:DI 137 [ ivtmp.80 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 160 158 161 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 106 [ num_ints ])
            (subreg:SI (reg:DI 137 [ ivtmp.80 ]) 0))) tilesInt.C:279 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 106 [ num_ints ])
        (nil)))
(jump_insn 161 160 328 7 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 332)
            (pc))) tilesInt.C:279 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 332)
;;  succ:       7 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;; Invalid sum of incoming frequencies 721, should be 900
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU)
;;              7 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              17 [9.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 135 136 159 204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 135 136 159 204
;; live  kill	
(code_label 328 161 162 8 22 "" [1 uses])
(note 162 328 163 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 164 8 (var_location:SI num_ints (reg/v:SI 106 [ num_ints ])) -1
     (nil))
(debug_insn 164 163 165 8 (var_location:DI ints (reg/v/f:DI 105 [ ints ])) -1
     (nil))
(insn 165 164 166 8 (set (reg/f:DI 204 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])) tilesInt.C:283 87 {*movdi_internal_rex64}
     (nil))
(insn 166 165 167 8 (set (reg:DI 5 di)
        (reg/f:DI 204 [ variables_list ])) tilesInt.C:283 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 204 [ variables_list ])
        (nil)))
(call_insn 167 166 168 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:283 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 168 167 169 8 (set (reg:DI 135 [ D.11827 ])
        (reg:DI 0 ax)) tilesInt.C:283 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 169 168 170 8 (set (reg/v:SI 136 [ num_variables ])
        (subreg:SI (reg:DI 135 [ D.11827 ]) 0)) tilesInt.C:283 89 {*movsi_internal}
     (nil))
(debug_insn 170 169 172 8 (var_location:SI num_variables (subreg:SI (reg:DI 135 [ D.11827 ]) 0)) tilesInt.C:283 -1
     (nil))
(debug_insn 172 170 54 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 54 172 173 8 (set (reg:DI 159 [ ivtmp.74 ])
        (const_int 0 [0])) tilesInt.C:285 87 {*movdi_internal_rex64}
     (nil))
(insn 173 54 174 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (subreg:SI (reg:DI 135 [ D.11827 ]) 0)
            (const_int 0 [0]))) tilesInt.C:285 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 174 173 213 8 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 355)
            (pc))) tilesInt.C:285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 355)
;;  succ:       10 [91.0%] 
;;              9 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159

;; basic block 9, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [9.0%]  (FALLTHRU)
;;              10 [9.0%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u160(6){ }u161(7){ }u162(16){ }u163(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 149 205
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 149 205
;; live  kill	
(code_label 213 174 175 9 16 "" [1 uses])
(note 175 213 176 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 177 9 (set (reg/f:DI 205 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])) tilesInt.C:291 87 {*movdi_internal_rex64}
     (nil))
(insn 177 176 178 9 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZL18CollisionTableType") [flags 0x2]  <var_decl 0x2b972083a000 CollisionTableType>)) tilesInt.C:291 87 {*movdi_internal_rex64}
     (nil))
(insn 178 177 179 9 (set (reg:DI 5 di)
        (reg/f:DI 205 [ memorctable ])) tilesInt.C:291 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 205 [ memorctable ])
        (nil)))
(call_insn 179 178 180 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyObject_IsInstance") [flags 0x41]  <function_decl 0x2b97207e8600 PyObject_IsInstance>) [0 PyObject_IsInstance S1 A8])
            (const_int 0 [0]))) tilesInt.C:291 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 180 179 181 9 (set (reg:SI 149 [ D.11826 ])
        (reg:SI 0 ax)) tilesInt.C:291 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 181 180 182 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 149 [ D.11826 ])
            (const_int 0 [0]))) tilesInt.C:291 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 149 [ D.11826 ])
        (nil)))
(jump_insn 182 181 355 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 220)
            (pc))) tilesInt.C:291 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 220)
;;  succ:       11 [50.0%] 
;;              12 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135

;; basic block 10, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%] 
;;              10 [91.0%]  (FALLTHRU,DFS_BACK)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 122 136 159
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 141 142 145 146 159 206 207
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 141 142 145 146 159 206 207
;; live  kill	 17 [flags]
(code_label 355 182 354 10 28 "" [1 uses])
(note 354 355 189 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 354 191 10 (var_location:SI i (subreg:SI (reg:DI 159 [ ivtmp.74 ]) 0)) -1
     (nil))
(insn 191 189 192 10 (set (reg/f:DI 206 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])) tilesInt.C:287 87 {*movdi_internal_rex64}
     (nil))
(insn 192 191 193 10 (set (reg:DI 4 si)
        (reg:DI 159 [ ivtmp.74 ])) tilesInt.C:287 87 {*movdi_internal_rex64}
     (nil))
(insn 193 192 194 10 (set (reg:DI 5 di)
        (reg/f:DI 206 [ variables_list ])) tilesInt.C:287 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 206 [ variables_list ])
        (nil)))
(call_insn 194 193 195 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:287 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 195 194 196 10 (set (reg/f:DI 141 [ D.11825 ])
        (reg:DI 0 ax)) tilesInt.C:287 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 196 195 197 10 (set (reg:DI 5 di)
        (reg/f:DI 141 [ D.11825 ])) tilesInt.C:287 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 141 [ D.11825 ])
        (nil)))
(call_insn 197 196 198 10 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("PyFloat_AsDouble") [flags 0x41]  <function_decl 0x2b97206e5e00 PyFloat_AsDouble>) [0 PyFloat_AsDouble S1 A8])
            (const_int 0 [0]))) tilesInt.C:287 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 198 197 199 10 (set (reg:DF 142 [ D.11829 ])
        (reg:DF 21 xmm0)) tilesInt.C:287 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 199 198 200 10 (set (mem:SF (plus:DI (mult:DI (reg:DI 159 [ ivtmp.74 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 113 [ variables ])) [0 MEM[base: variables_30, index: ivtmp.74_133, step: 4, offset: 0B]+0 S4 A32])
        (float_truncate:SF (reg:DF 142 [ D.11829 ]))) tilesInt.C:287 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 142 [ D.11829 ])
        (expr_list:REG_DEAD (reg/v/f:DI 113 [ variables ])
            (nil))))
(insn 200 199 201 10 (set (reg/f:DI 207 [ wrapwidths_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 wrapwidths_list+0 S8 A128])) tilesInt.C:288 87 {*movdi_internal_rex64}
     (nil))
(insn 201 200 202 10 (set (reg:DI 4 si)
        (reg:DI 159 [ ivtmp.74 ])) tilesInt.C:288 87 {*movdi_internal_rex64}
     (nil))
(insn 202 201 203 10 (set (reg:DI 5 di)
        (reg/f:DI 207 [ wrapwidths_list ])) tilesInt.C:288 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 207 [ wrapwidths_list ])
        (nil)))
(call_insn 203 202 204 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:288 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 204 203 205 10 (set (reg/f:DI 145 [ D.11825 ])
        (reg:DI 0 ax)) tilesInt.C:288 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 205 204 206 10 (set (reg:DI 5 di)
        (reg/f:DI 145 [ D.11825 ])) tilesInt.C:288 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 145 [ D.11825 ])
        (nil)))
(call_insn 206 205 207 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:288 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 207 206 208 10 (set (reg:DI 146 [ D.11827 ])
        (reg:DI 0 ax)) tilesInt.C:288 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 208 207 209 10 (set (mem:SI (plus:DI (mult:DI (reg:DI 159 [ ivtmp.74 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 122 [ wrapwidths ])) [0 MEM[base: wrapwidths_42, index: ivtmp.74_133, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 146 [ D.11827 ]) 0)) tilesInt.C:288 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 146 [ D.11827 ])
        (expr_list:REG_DEAD (reg/v/f:DI 122 [ wrapwidths ])
            (nil))))
(debug_insn 209 208 211 10 (var_location:SI D#2 (plus:SI (subreg:SI (reg:DI 159 [ ivtmp.74 ]) 0)
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 211 209 212 10 (var_location:SI i (debug_expr:SI D#2)) -1
     (nil))
(insn 212 211 214 10 (parallel [
            (set (reg:DI 159 [ ivtmp.74 ])
                (plus:DI (reg:DI 159 [ ivtmp.74 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 214 212 215 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 136 [ num_variables ])
            (subreg:SI (reg:DI 159 [ ivtmp.74 ]) 0))) tilesInt.C:285 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 136 [ num_variables ])
        (nil)))
(jump_insn 215 214 220 10 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 213)
            (pc))) tilesInt.C:285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 213)
;;  succ:       10 [91.0%]  (FALLTHRU,DFS_BACK)
;;              9 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135 136 159

;; basic block 11, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u219(6){ }u220(7){ }u221(16){ }u222(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 208 209 210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 208 209 210
;; live  kill	
(code_label 220 215 221 11 14 "" [1 uses])
(note 221 220 222 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 222 221 223 11 (var_location:DI ct (mem/f/j:DI (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])
            (const_int 16 [0x10])) [0 MEM[(struct CollisionTable *)memorctable.10_93].ct+0 S8 A64])) tilesInt.C:293 -1
     (nil))
(insn 223 222 224 11 (set (reg/f:DI 208 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])) tilesInt.C:293 87 {*movdi_internal_rex64}
     (nil))
(insn 224 223 225 11 (set (reg/f:DI 209 [ MEM[(struct CollisionTable *)memorctable.10_93].ct ])
        (mem/f/j:DI (plus:DI (reg/f:DI 208 [ memorctable ])
                (const_int 16 [0x10])) [0 MEM[(struct CollisionTable *)memorctable.10_93].ct+0 S8 A64])) tilesInt.C:294 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 208 [ memorctable ])
        (nil)))
(insn 225 224 226 11 (set (reg:SI 210 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 num_tilings+0 S4 A128])) tilesInt.C:294 89 {*movsi_internal}
     (nil))
(insn 226 225 227 11 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg/v:SI 106 [ num_ints ])) tilesInt.C:294 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 106 [ num_ints ])
        (nil)))
(insn 227 226 228 11 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg/v/f:DI 105 [ ints ])) tilesInt.C:294 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 105 [ ints ])
        (nil)))
(insn 228 227 229 11 (set (reg:DI 38 r9)
        (reg/v/f:DI 122 [ wrapwidths ])) tilesInt.C:294 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 122 [ wrapwidths ])
        (nil)))
(insn 229 228 230 11 (set (reg:SI 37 r8)
        (subreg:SI (reg:DI 135 [ D.11827 ]) 0)) tilesInt.C:294 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 135 [ D.11827 ])
        (nil)))
(insn 230 229 231 11 (set (reg:DI 2 cx)
        (reg/v/f:DI 113 [ variables ])) tilesInt.C:294 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 113 [ variables ])
        (nil)))
(insn 231 230 232 11 (set (reg:DI 1 dx)
        (reg/f:DI 209 [ MEM[(struct CollisionTable *)memorctable.10_93].ct ])) tilesInt.C:294 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 209 [ MEM[(struct CollisionTable *)memorctable.10_93].ct ])
        (nil)))
(insn 232 231 233 11 (set (reg:SI 4 si)
        (reg:SI 210 [ num_tilings ])) tilesInt.C:294 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 210 [ num_tilings ])
        (nil)))
(insn 233 232 234 11 (set (reg:DI 5 di)
        (reg/v/f:DI 117 [ the_tiles ])) tilesInt.C:294 87 {*movdi_internal_rex64}
     (nil))
(call_insn 234 233 238 11 (call (mem:QI (symbol_ref:DI ("_Z9tileswrapPiiP15collision_tablePfiS_S_i") [flags 0x41]  <function_decl 0x2b9720830000 tileswrap>) [0 tileswrap S1 A8])
        (const_int 16 [0x10])) tilesInt.C:294 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                (expr_list:REG_BR_PRED (use (mem:SI (plus:DI (reg/f:DI 7 sp)
                                                (const_int 8 [0x8])) [0  S4 A64]))
                                    (nil))))))))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117

;; basic block 12, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u246(6){ }u247(7){ }u248(16){ }u249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 154 211 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 135
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 154 211 212
;; live  kill	
(note 238 234 239 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 239 238 240 12 (set (reg/f:DI 211 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])) tilesInt.C:298 87 {*movdi_internal_rex64}
     (nil))
(insn 240 239 241 12 (set (reg:DI 5 di)
        (reg/f:DI 211 [ memorctable ])) tilesInt.C:298 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 211 [ memorctable ])
        (nil)))
(call_insn 241 240 242 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:298 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 242 241 243 12 (set (reg:DI 154 [ D.11827 ])
        (reg:DI 0 ax)) tilesInt.C:298 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 243 242 244 12 (var_location:SI memory_size (subreg:SI (reg:DI 154 [ D.11827 ]) 0)) tilesInt.C:298 -1
     (nil))
(insn 244 243 245 12 (set (reg:SI 212 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 num_tilings+0 S4 A128])) tilesInt.C:299 89 {*movsi_internal}
     (nil))
(insn 245 244 246 12 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg/v:SI 106 [ num_ints ])) tilesInt.C:299 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 106 [ num_ints ])
        (nil)))
(insn 246 245 247 12 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg/v/f:DI 105 [ ints ])) tilesInt.C:299 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 105 [ ints ])
        (nil)))
(insn 247 246 248 12 (set (reg:DI 38 r9)
        (reg/v/f:DI 122 [ wrapwidths ])) tilesInt.C:299 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 122 [ wrapwidths ])
        (nil)))
(insn 248 247 249 12 (set (reg:SI 37 r8)
        (subreg:SI (reg:DI 135 [ D.11827 ]) 0)) tilesInt.C:299 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 135 [ D.11827 ])
        (nil)))
(insn 249 248 250 12 (set (reg:DI 2 cx)
        (reg/v/f:DI 113 [ variables ])) tilesInt.C:299 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 113 [ variables ])
        (nil)))
(insn 250 249 251 12 (set (reg:SI 1 dx)
        (subreg:SI (reg:DI 154 [ D.11827 ]) 0)) tilesInt.C:299 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 154 [ D.11827 ])
        (nil)))
(insn 251 250 252 12 (set (reg:SI 4 si)
        (reg:SI 212 [ num_tilings ])) tilesInt.C:299 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 212 [ num_tilings ])
        (nil)))
(insn 252 251 253 12 (set (reg:DI 5 di)
        (reg/v/f:DI 117 [ the_tiles ])) tilesInt.C:299 87 {*movdi_internal_rex64}
     (nil))
(call_insn 253 252 254 12 (call (mem:QI (symbol_ref:DI ("_Z9tileswrapPiiiPfiS_S_i") [flags 0x41]  <function_decl 0x2b9720827f00 tileswrap>) [0 tileswrap S1 A8])
        (const_int 16 [0x10])) tilesInt.C:299 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                (expr_list:REG_BR_PRED (use (mem:SI (plus:DI (reg/f:DI 7 sp)
                                                (const_int 8 [0x8])) [0  S4 A64]))
                                    (nil))))))))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u276(6){ }u277(7){ }u278(16){ }u279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 157 158
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117
;; live  gen 	 17 [flags] 157 158
;; live  kill	 17 [flags]
(code_label 254 253 255 13 18 "" [0 uses])
(note 255 254 256 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 256 255 257 13 (set (reg:SI 157 [ num_tilings.4 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 num_tilings+0 S4 A128])) tilesInt.C:302 89 {*movsi_internal}
     (nil))
(insn 257 256 259 13 (parallel [
            (set (reg/v:SI 158 [ i ])
                (plus:SI (reg:SI 157 [ num_tilings.4 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:302 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 157 [ num_tilings.4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 259 257 260 13 (var_location:SI i (reg/v:SI 158 [ i ])) -1
     (nil))
(insn 260 259 261 13 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:SI 158 [ i ])
            (const_int 0 [0]))) tilesInt.C:302 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 261 260 299 13 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 269)
            (pc))) tilesInt.C:302 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 269)
;;  succ:       15 [91.0%] 
;;              14 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158

;; basic block 14, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [9.0%]  (FALLTHRU)
;;              16 [9.0%]  (LOOP_EXIT)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u285(6){ }u286(7){ }u287(16){ }u288(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 107
;; live  kill	
(code_label 299 261 262 14 20 "" [1 uses])
(note 262 299 263 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 263 262 264 14 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b97208f5b48 *.LC1>)) tilesInt.C:304 87 {*movdi_internal_rex64}
     (nil))
(insn 264 263 265 14 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:304 91 {*movqi_internal}
     (nil))
(call_insn 265 264 266 14 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("Py_BuildValue") [flags 0x41]  <function_decl 0x2b97207a2600 Py_BuildValue>) [0 Py_BuildValue S1 A8])
            (const_int 0 [0]))) tilesInt.C:304 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (nil))))
(insn 266 265 269 14 (set (reg/f:DI 107 [ D.11825 ])
        (reg:DI 0 ax)) tilesInt.C:304 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107

;; basic block 15, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [91.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u293(6){ }u294(7){ }u295(16){ }u296(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; lr  def 	 17 [flags] 168 174 214 215 217 218 219 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 117 158
;; live  gen 	 168 174 214 215 217 218 219 220
;; live  kill	 17 [flags]
(code_label 269 266 270 15 19 "" [1 uses])
(note 270 269 272 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 272 270 273 15 (set (reg:DI 214 [ D.11831 ])
        (zero_extend:DI (reg/v:SI 158 [ i ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 273 272 275 15 (parallel [
            (set (reg:DI 215 [ D.11831 ])
                (plus:DI (reg:DI 214 [ D.11831 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 214 [ D.11831 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 275 273 276 15 (parallel [
            (set (reg:DI 217)
                (neg:DI (reg:DI 215 [ D.11831 ])))
            (clobber (reg:CC 17 flags))
        ]) 461 {*negdi2_1}
     (expr_list:REG_DEAD (reg:DI 215 [ D.11831 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 276 275 279 15 (parallel [
            (set (reg:DI 218)
                (ashift:DI (reg:DI 217)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 217)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 279 276 280 15 (set (reg:DI 219 [ D.11831 ])
        (sign_extend:DI (reg/v:SI 158 [ i ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 158 [ i ])
        (nil)))
(insn 280 279 281 15 (parallel [
            (set (reg:DI 220 [ D.11831 ])
                (ashift:DI (reg:DI 219 [ D.11831 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 219 [ D.11831 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 281 280 55 15 (parallel [
            (set (reg/f:DI 174 [ D.11833 ])
                (plus:DI (reg/v/f:DI 117 [ the_tiles ])
                    (reg:DI 220 [ D.11831 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 220 [ D.11831 ])
        (expr_list:REG_DEAD (reg/v/f:DI 117 [ the_tiles ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 55 281 303 15 (set (reg:DI 168 [ ivtmp.70 ])
        (const_int 0 [0])) tilesInt.C:302 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218

;; basic block 16, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [91.0%]  (FALLTHRU,DFS_BACK)
;;              15 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 163 168 221 222 223 224 225
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 163 168 221 222 223 224 225
;; live  kill	 17 [flags]
(code_label 303 55 282 16 21 "" [0 uses])
(note 282 303 283 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 283 282 284 16 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 284 283 285 16 (set (reg:SI 222 [ MEM[base: _147, index: ivtmp.70_138, offset: 0B] ])
        (mem:SI (plus:DI (reg/f:DI 174 [ D.11833 ])
                (reg:DI 168 [ ivtmp.70 ])) [0 MEM[base: _147, index: ivtmp.70_138, offset: 0B]+0 S4 A32])) tilesInt.C:303 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 174 [ D.11833 ])
        (nil)))
(insn 285 284 286 16 (set (reg:DI 221 [ D.11827 ])
        (sign_extend:DI (reg:SI 222 [ MEM[base: _147, index: ivtmp.70_138, offset: 0B] ]))) tilesInt.C:303 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 222 [ MEM[base: _147, index: ivtmp.70_138, offset: 0B] ])
        (nil)))
(insn 286 285 287 16 (set (reg:DI 5 di)
        (reg:DI 221 [ D.11827 ])) tilesInt.C:303 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 221 [ D.11827 ])
        (nil)))
(call_insn 287 286 288 16 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_FromLong") [flags 0x41]  <function_decl 0x2b97206d6c00 PyInt_FromLong>) [0 PyInt_FromLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:303 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 288 287 289 16 (set (reg/f:DI 163 [ D.11825 ])
        (reg:DI 0 ax)) tilesInt.C:303 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 289 288 290 16 (set (reg:SI 224 [ start_element ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 start_element+0 S4 A128])) tilesInt.C:303 89 {*movsi_internal}
     (nil))
(insn 290 289 291 16 (set (reg:DI 223 [ D.11827 ])
        (sign_extend:DI (reg:SI 224 [ start_element ]))) tilesInt.C:303 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 224 [ start_element ])
        (nil)))
(insn 291 290 292 16 (set (reg/f:DI 225 [ tiles_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 tiles_list+0 S8 A128])) tilesInt.C:303 87 {*movdi_internal_rex64}
     (nil))
(insn 292 291 293 16 (set (reg:DI 1 dx)
        (reg/f:DI 163 [ D.11825 ])) tilesInt.C:303 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 163 [ D.11825 ])
        (nil)))
(insn 293 292 294 16 (set (reg:DI 4 si)
        (reg:DI 223 [ D.11827 ])) tilesInt.C:303 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 223 [ D.11827 ])
        (nil)))
(insn 294 293 295 16 (set (reg:DI 5 di)
        (reg/f:DI 225 [ tiles_list ])) tilesInt.C:303 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 225 [ tiles_list ])
        (nil)))
(call_insn 295 294 297 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Insert") [flags 0x41]  <function_decl 0x2b9720705f00 PyList_Insert>) [0 PyList_Insert S1 A8])
            (const_int 0 [0]))) tilesInt.C:303 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 297 295 298 16 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
(insn 298 297 300 16 (parallel [
            (set (reg:DI 168 [ ivtmp.70 ])
                (plus:DI (reg:DI 168 [ ivtmp.70 ])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 300 298 301 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 168 [ ivtmp.70 ])
            (reg:DI 218))) tilesInt.C:302 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 218)
        (nil)))
(jump_insn 301 300 311 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 299)
            (pc))) tilesInt.C:302 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 299)
;;  succ:       16 [91.0%]  (FALLTHRU,DFS_BACK)
;;              14 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 174 218

;; basic block 17, loop depth 0, count 0, freq 458, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [73.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u347(6){ }u348(7){ }u349(16){ }u350(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 105 106 126 227 228 229
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 105 106 126 227 228 229
;; live  kill	 17 [flags]
(code_label 311 301 312 17 11 "" [1 uses])
(note 312 311 313 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 313 312 314 17 (set (reg/f:DI 227 [ ints_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:277 87 {*movdi_internal_rex64}
     (nil))
(insn 314 313 315 17 (set (reg:DI 5 di)
        (reg/f:DI 227 [ ints_list ])) tilesInt.C:277 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 227 [ ints_list ])
        (nil)))
(call_insn 315 314 316 17 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:277 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 316 315 317 17 (set (reg:DI 126 [ D.11827 ])
        (reg:DI 0 ax)) tilesInt.C:277 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 317 316 318 17 (set (reg/v:SI 106 [ num_ints ])
        (subreg:SI (reg:DI 126 [ D.11827 ]) 0)) tilesInt.C:277 89 {*movsi_internal}
     (nil))
(debug_insn 318 317 319 17 (var_location:SI num_ints (subreg:SI (reg:DI 126 [ D.11827 ]) 0)) tilesInt.C:277 -1
     (nil))
(insn 319 318 320 17 (set (reg:DI 228 [ D.11828 ])
        (sign_extend:DI (subreg:SI (reg:DI 126 [ D.11827 ]) 0))) tilesInt.C:278 149 {*extendsidi2_rex64}
     (nil))
(insn 320 319 321 17 (parallel [
            (set (reg:DI 229 [ D.11828 ])
                (ashift:DI (reg:DI 228 [ D.11828 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:278 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 228 [ D.11828 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 321 320 322 17 (set (reg:DI 5 di)
        (reg:DI 229 [ D.11828 ])) tilesInt.C:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 229 [ D.11828 ])
        (nil)))
(call_insn 322 321 323 17 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:278 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 323 322 325 17 (set (reg/v/f:DI 105 [ ints ])
        (reg:DI 0 ax)) tilesInt.C:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 230)
            (nil))))
(debug_insn 325 323 327 17 (var_location:DI ints (reg/v/f:DI 105 [ ints ])) tilesInt.C:278 -1
     (nil))
(debug_insn 327 325 329 17 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 329 327 330 17 (set (reg:CCNO 17 flags)
        (compare:CCNO (subreg:SI (reg:DI 126 [ D.11827 ]) 0)
            (const_int 0 [0]))) tilesInt.C:279 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 126 [ D.11827 ])
        (nil)))
(jump_insn 330 329 331 17 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 328)
            (pc))) tilesInt.C:279 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 328)
;;  succ:       18 [91.0%]  (FALLTHRU)
;;              8 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122

;; basic block 18, loop depth 0, count 0, freq 417, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [91.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u368(6){ }u369(7){ }u370(16){ }u371(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  gen 	 137
;; live  kill	
(note 331 330 51 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 51 331 335 18 (set (reg:DI 137 [ ivtmp.80 ])
        (const_int 0 [0])) tilesInt.C:279 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122 137

;; basic block 19, loop depth 0, count 0, freq 442, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [30.2%] 
;;              6 [27.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u372(6){ }u373(7){ }u374(16){ }u375(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 117 122
;; live  gen 	 105 106
;; live  kill	
(code_label 335 51 336 19 10 "" [1 uses])
(note 336 335 52 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 52 336 53 19 (set (reg/v:SI 106 [ num_ints ])
        (const_int 0 [0])) tilesInt.C:260 89 {*movsi_internal}
     (nil))
(insn 53 52 353 19 (set (reg/v/f:DI 105 [ ints ])
        (const_int 0 [0])) tilesInt.C:259 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105 106 113 117 122

;; basic block 20, loop depth 0, count 0, freq 2290, maybe hot
;; Invalid sum of incoming frequencies 1145, should be 2290
;;  prev block 19, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [21.4%] 
;;              14 [100.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u376(6){ }u377(7){ }u378(16){ }u379(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 353 53 347 20 27 "" [1 uses])
(note 347 353 340 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 340 347 343 20 (set (reg/i:DI 0 ax)
        (reg/f:DI 107 [ D.11825 ])) tilesInt.C:305 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 107 [ D.11825 ])
        (nil)))
(insn 343 340 0 20 (use (reg/i:DI 0 ax)) tilesInt.C:305 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function PyObject* tiles_GetTilesWrap(PyObject*, PyObject*) (_ZL18tiles_GetTilesWrapP7_objectS0_, funcdef_no=155, decl_uid=11346, cgraph_uid=155)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 29 count 22 (  1.1)


PyObject* tiles_GetTilesWrap(PyObject*, PyObject*)

Dataflow summary:
def_info->table_size = 100, use_info->table_size = 370
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={26d,22u} r1={28d,4u} r2={27d,3u} r4={32d,9u} r5={47d,23u} r6={1d,19u} r7={1d,58u} r8={23d} r9={23d} r10={23d} r11={23d} r12={23d} r13={23d} r14={23d} r15={23d} r16={1d,18u} r17={46d,10u} r18={23d} r19={23d} r20={1d,46u,5e} r21={24d,1u} r22={24d} r23={24d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={23d} r30={23d} r31={23d} r32={23d} r33={23d} r34={23d} r35={23d} r36={23d} r37={27d,3u} r38={27d,3u} r39={23d} r40={23d} r45={23d} r46={23d} r47={23d} r48={23d} r49={23d} r50={23d} r51={23d} r52={23d} r60={2d,5u} r61={2d,4u} r62={3d,1u} r63={1d,1u} r65={1d,1u} r68={1d,4u} r72={1d,4u} r74={1d,1u} r77={1d,4u} r78={1d,2u} r79={1d,1u} r81={1d,4u} r86={1d,1u} r87={1d,1u} r90={1d,5u} r91={1d,1u} r92={2d,6u} r96={1d,1u} r97={1d,1u} r100={1d,1u} r101={1d,1u} r104={1d,1u} r109={1d,2u} r114={1d,3u} r116={2d,8u} r120={1d,1u} r124={2d,5u} r126={1d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,3u} r136={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} 
;;    total ref usage 1495{1166d,324u,5e} in 199{176 regular + 23 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 23 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 63 129 130 131 132 133 135 136
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 62 63 129 130 131 132 133 135 136
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 2 )->[3]->( 4 22 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 65 68 72 74 77 78 140 141 143 144 145 147 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 65 68 72 74 77 78 140 141 143 144 145 147 148
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78

( 3 )->[4]->( 20 22 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u91(6){ }u92(7){ }u93(16){ }u94(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 79
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 79
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77

( 6 21 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u105(6){ }u106(7){ }u107(16){ }u108(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 92
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 87 92 150
;; live  in  	 92
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 86 87 92 150
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; live  out 	 92

( 22 6 20 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 90 91 116 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 90 91 116 151
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116

( 7 10 )->[8]->( 12 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u144(6){ }u145(7){ }u146(16){ }u147(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 104 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 104 152
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90

( 7 10 )->[10]->( 10 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 77 91 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 96 97 100 101 116 153 154
;; live  in  	 116
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 96 97 100 101 116 153 154
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; live  out 	 116

( 8 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u203(6){ }u204(7){ }u205(16){ }u206(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 155 156 157
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 155 156 157
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

( 8 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u230(6){ }u231(7){ }u232(16){ }u233(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 109 158 159
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 109 158 159
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

( 12 13 )->[14]->( 15 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u260(6){ }u261(7){ }u262(16){ }u263(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 114 160 161
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 114 160 161
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u272(6){ }u273(7){ }u274(16){ }u275(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
;; live  gen 	 124
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124

( 16 15 )->[16]->( 16 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u276(6){ }u277(7){ }u278(16){ }u279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 120 124 126 162 163
;; live  in  	 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 120 124 126 162 163
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; live  out 	 124

( 14 )->[18]->( 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; live  gen 	 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 16 )->[19]->( 23 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u314(6){ }u315(7){ }u316(16){ }u317(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; live  gen 	 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 4 )->[20]->( 21 7 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u324(6){ }u325(7){ }u326(16){ }u327(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 81 165 166 167
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 60 61 81 165 166 167
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77

( 20 )->[21]->( 6 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u345(6){ }u346(7){ }u347(16){ }u348(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92

( 3 4 )->[22]->( 7 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u349(6){ }u350(7){ }u351(16){ }u352(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 60 61
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  gen 	 60 61
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77

( 19 2 18 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u353(6){ }u354(7){ }u355(16){ }u356(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u359(0){ }u360(6){ }u361(7){ }u362(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 83 to worklist
  Adding insn 77 to worklist
  Adding insn 73 to worklist
  Adding insn 67 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 111 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 99 to worklist
  Adding insn 124 to worklist
  Adding insn 117 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 165 to worklist
  Adding insn 158 to worklist
  Adding insn 156 to worklist
  Adding insn 153 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 144 to worklist
  Adding insn 184 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 203 to worklist
  Adding insn 196 to worklist
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 213 to worklist
  Adding insn 209 to worklist
  Adding insn 231 to worklist
  Adding insn 225 to worklist
  Adding insn 220 to worklist
  Adding insn 260 to worklist
  Adding insn 252 to worklist
  Adding insn 245 to worklist
  Adding insn 273 to worklist
Finished finding needed instructions:
processing block 23 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 270 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 12 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 226 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
  Adding insn 10 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 13 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
  Adding insn 212 to worklist
  Adding insn 210 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 157 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
  Adding insn 123 to worklist
  Adding insn 9 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
  Adding insn 110 to worklist
  Adding insn 108 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
  Adding insn 6 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
  Adding insn 259 to worklist
  Adding insn 253 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 50 to worklist
  Adding insn 11 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 4 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 29 count 23 (  1.1)
changing bb of uid 293
  unscanned insn
verify found no changes in insn with uid = 51.
Edge 2->23 redirected to 24
Implicit set of reg 63 in basic block 24
changing bb of uid 295
  unscanned insn
verify found no changes in insn with uid = 83.
Edge 3->22 redirected to 25
Implicit set of reg 78 in basic block 25
Implicit set of reg 104 in basic block 13
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 24 (  1.1)


PyObject* tiles_GetTilesWrap(PyObject*, PyObject*)

Dataflow summary:
def_info->table_size = 100, use_info->table_size = 370
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={26d,22u} r1={28d,4u} r2={27d,3u} r4={32d,9u} r5={47d,23u} r6={1d,21u} r7={1d,60u} r8={23d} r9={23d} r10={23d} r11={23d} r12={23d} r13={23d} r14={23d} r15={23d} r16={1d,20u} r17={46d,10u} r18={23d} r19={23d} r20={1d,48u,5e} r21={24d,1u} r22={24d} r23={24d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={23d} r30={23d} r31={23d} r32={23d} r33={23d} r34={23d} r35={23d} r36={23d} r37={27d,3u} r38={27d,3u} r39={23d} r40={23d} r45={23d} r46={23d} r47={23d} r48={23d} r49={23d} r50={23d} r51={23d} r52={23d} r60={2d,5u} r61={2d,4u} r62={3d,1u} r63={1d,1u} r65={1d,1u} r68={1d,4u} r72={1d,4u} r74={1d,1u} r77={1d,4u} r78={1d,2u} r79={1d,1u} r81={1d,4u} r86={1d,1u} r87={1d,1u} r90={1d,5u} r91={1d,1u} r92={2d,6u} r96={1d,1u} r97={1d,1u} r100={1d,1u} r101={1d,1u} r104={1d,1u} r109={1d,2u} r114={1d,3u} r116={2d,8u} r120={1d,1u} r124={2d,5u} r126={1d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,3u} r136={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} 
;;    total ref usage 1503{1166d,332u,5e} in 199{176 regular + 23 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 24 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 63 129 130 131 132 133 135 136
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 62 63 129 130 131 132 133 135 136
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 2 )->[24]->( 23 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	

( 2 )->[3]->( 4 25 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 65 68 72 74 77 78 140 141 143 144 145 147 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 65 68 72 74 77 78 140 141 143 144 145 147 148
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78

( 3 )->[25]->( 22 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  out 	

( 3 )->[4]->( 20 22 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u91(6){ }u92(7){ }u93(16){ }u94(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 79
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 79
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77

( 6 21 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u105(6){ }u106(7){ }u107(16){ }u108(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 92
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 87 92 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 86 87 92 150
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92

( 22 6 20 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 90 91 116 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 90 91 116 151
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116

( 7 10 )->[8]->( 12 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u144(6){ }u145(7){ }u146(16){ }u147(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 104 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 104 152
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90

( 7 10 )->[10]->( 10 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 77 91 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 96 97 100 101 116 153 154
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 96 97 100 101 116 153 154
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116

( 8 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u203(6){ }u204(7){ }u205(16){ }u206(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 155 156 157
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 155 156 157
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

( 8 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u230(6){ }u231(7){ }u232(16){ }u233(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 109 158 159
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 109 158 159
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

( 12 13 )->[14]->( 15 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u260(6){ }u261(7){ }u262(16){ }u263(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 114 160 161
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 114 160 161
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u272(6){ }u273(7){ }u274(16){ }u275(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
;; live  gen 	 124
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124

( 16 15 )->[16]->( 16 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u276(6){ }u277(7){ }u278(16){ }u279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 120 124 126 162 163
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 120 124 126 162 163
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124

( 14 )->[18]->( 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; live  gen 	 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 16 )->[19]->( 23 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u314(6){ }u315(7){ }u316(16){ }u317(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; live  gen 	 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 4 )->[20]->( 21 7 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u324(6){ }u325(7){ }u326(16){ }u327(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 81 165 166 167
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 60 61 81 165 166 167
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77

( 20 )->[21]->( 6 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u345(6){ }u346(7){ }u347(16){ }u348(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92

( 25 4 )->[22]->( 7 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u349(6){ }u350(7){ }u351(16){ }u352(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 60 61
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  gen 	 60 61
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77

( 19 24 18 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u353(6){ }u354(7){ }u355(16){ }u356(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u359(0){ }u360(6){ }u361(7){ }u362(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 83 to worklist
  Adding insn 77 to worklist
  Adding insn 73 to worklist
  Adding insn 67 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 111 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 99 to worklist
  Adding insn 124 to worklist
  Adding insn 117 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 165 to worklist
  Adding insn 158 to worklist
  Adding insn 156 to worklist
  Adding insn 153 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 144 to worklist
  Adding insn 184 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 203 to worklist
  Adding insn 196 to worklist
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 213 to worklist
  Adding insn 209 to worklist
  Adding insn 231 to worklist
  Adding insn 225 to worklist
  Adding insn 220 to worklist
  Adding insn 260 to worklist
  Adding insn 252 to worklist
  Adding insn 245 to worklist
  Adding insn 273 to worklist
Finished finding needed instructions:
processing block 23 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 270 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 12 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 226 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
  Adding insn 10 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 13 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
  Adding insn 212 to worklist
  Adding insn 210 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 157 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
  Adding insn 123 to worklist
  Adding insn 9 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
  Adding insn 110 to worklist
  Adding insn 108 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
  Adding insn 6 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
  Adding insn 259 to worklist
  Adding insn 253 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 50 to worklist
  Adding insn 11 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 4 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 25 (  1.1)
SET hash table (65 buckets, 10 entries)
Index 0 (hash value 62)
  (reg/f:DI 62 [ D.11863 ]) := (const_int 0 [0])
Index 1 (hash value 63)
  (reg:SI 63 [ D.11864 ]) := (const_int 0 [0])
Index 2 (hash value 13)
  (reg/f:DI 78 [ ints_list.18 ]) := (const_int 0 [0])
Index 3 (hash value 51)
  (reg:DI 116 [ ivtmp.92 ]) := (const_int 0 [0])
Index 4 (hash value 39)
  (reg:SI 104 [ D.11864 ]) := (const_int 0 [0])
Index 5 (hash value 59)
  (reg:DI 124 [ ivtmp.87 ]) := (const_int 0 [0])
Index 6 (hash value 62)
  (reg/f:DI 62 [ D.11863 ]) := (reg/v/f:DI 114 [ tiles_list ])
Index 7 (hash value 27)
  (reg:DI 92 [ ivtmp.98 ]) := (const_int 0 [0])
Index 8 (hash value 60)
  (reg/v/f:DI 60 [ ints ]) := (const_int 0 [0])
Index 9 (hash value 61)
  (reg/v:SI 61 [ num_ints ]) := (const_int 0 [0])

CPROP of PyObject* tiles_GetTilesWrap(PyObject*, PyObject*), 22 basic blocks, 1152 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 51.
Edge 2->3 redirected to 21
deleting insn with uid = 293.
deleting insn with uid = 294.
deleting block 3
verify found no changes in insn with uid = 83.
Edge 4->5 redirected to 20
deleting insn with uid = 295.
deleting insn with uid = 296.
deleting block 5


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


PyObject* tiles_GetTilesWrap(PyObject*, PyObject*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={26d,22u} r1={28d,4u} r2={27d,3u} r4={32d,9u} r5={47d,23u} r6={1d,19u} r7={1d,58u} r8={23d} r9={23d} r10={23d} r11={23d} r12={23d} r13={23d} r14={23d} r15={23d} r16={1d,18u} r17={46d,10u} r18={23d} r19={23d} r20={1d,46u,5e} r21={24d,1u} r22={24d} r23={24d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={23d} r30={23d} r31={23d} r32={23d} r33={23d} r34={23d} r35={23d} r36={23d} r37={27d,3u} r38={27d,3u} r39={23d} r40={23d} r45={23d} r46={23d} r47={23d} r48={23d} r49={23d} r50={23d} r51={23d} r52={23d} r60={2d,5u} r61={2d,4u} r62={3d,1u} r63={1d,1u} r65={1d,1u} r68={1d,4u} r72={1d,4u} r74={1d,1u} r77={1d,4u} r78={1d,2u} r79={1d,1u} r81={1d,4u} r86={1d,1u} r87={1d,1u} r90={1d,5u} r91={1d,1u} r92={2d,6u} r96={1d,1u} r97={1d,1u} r100={1d,1u} r101={1d,1u} r104={1d,1u} r109={1d,2u} r114={1d,3u} r116={2d,8u} r120={1d,1u} r124={2d,5u} r126={1d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,3u} r136={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} 
;;    total ref usage 1495{1166d,324u,5e} in 199{176 regular + 23 call} insns.
;; basic block 2, loop depth 0, count 0, freq 1145, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 63 129 130 131 132 133 135 136
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 62 63 129 130 131 132 133 135 136
;; live  kill	 17 [flags]
(note 14 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 14 5 2 (set (reg/v/f:DI 129 [ args ])
        (reg:DI 4 si [ args ])) tilesInt.C:309 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ args ])
        (nil)))
(note 5 4 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 5 17 2 (var_location:DI tiles_list (const_int 0 [0])) tilesInt.C:310 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:DI the_tiles (const_int 0 [0])) tilesInt.C:311 -1
     (nil))
(insn 18 17 19 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:313 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 19 18 20 2 (var_location:DI ct (const_int 0 [0])) tilesInt.C:314 -1
     (nil))
(insn 20 19 21 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:316 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 21 20 22 2 (var_location:DI variables (const_int 0 [0])) tilesInt.C:317 -1
     (nil))
(insn 22 21 23 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 wrapwidths_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:319 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 23 22 24 2 (var_location:DI wrapwidths (const_int 0 [0])) tilesInt.C:320 -1
     (nil))
(insn 24 23 25 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:321 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 25 24 26 2 (var_location:DI ints (const_int 0 [0])) tilesInt.C:322 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI num_ints (const_int 0 [0])) tilesInt.C:323 -1
     (nil))
(insn 27 26 28 2 (parallel [
            (set (reg/f:DI 130)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:329 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 28 27 29 2 (parallel [
            (set (reg/f:DI 131)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:329 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 29 28 30 2 (parallel [
            (set (reg/f:DI 132)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:329 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 30 29 31 2 (parallel [
            (set (reg/f:DI 133)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:329 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 31 30 32 2 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S8 A64])
        (reg/f:DI 133)) tilesInt.C:329 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 133)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 32 31 34 2 (set (reg:DI 135)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("PyList_Type") [flags 0x40]  <var_decl 0x2b97207048e8 PyList_Type>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tilesInt.C:329 87 {*movdi_internal_rex64}
     (nil))
(insn 34 32 35 2 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A64])
        (reg:DI 135)) tilesInt.C:329 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (parallel [
            (set (reg/f:DI 136)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:329 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 36 35 39 2 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S8 A64])
        (reg/f:DI 136)) tilesInt.C:329 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 136)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))
(insn 39 36 40 2 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 135)) tilesInt.C:329 87 {*movdi_internal_rex64}
     (nil))
(insn 40 39 42 2 (set (reg:DI 38 r9)
        (reg/f:DI 130)) tilesInt.C:329 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 130)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))
(insn 42 40 43 2 (set (reg:DI 37 r8)
        (reg:DI 135)) tilesInt.C:329 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 135)
        (expr_list:REG_EQUAL (symbol_ref:DI ("PyList_Type") [flags 0x40]  <var_decl 0x2b97207048e8 PyList_Type>)
            (nil))))
(insn 43 42 44 2 (set (reg:DI 2 cx)
        (reg/f:DI 131)) tilesInt.C:329 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 131)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(insn 44 43 45 2 (set (reg:DI 1 dx)
        (reg/f:DI 132)) tilesInt.C:329 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 132)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0]))
            (nil))))
(insn 45 44 46 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b9720943b48 *.LC2>)) tilesInt.C:329 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 2 (set (reg:DI 5 di)
        (reg/v/f:DI 129 [ args ])) tilesInt.C:329 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 129 [ args ])
        (nil)))
(insn 47 46 48 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:329 91 {*movqi_internal}
     (nil))
(call_insn 48 47 49 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyArg_ParseTuple") [flags 0x41]  <function_decl 0x2b97207a2300 PyArg_ParseTuple>) [0 PyArg_ParseTuple S1 A8])
            (const_int 32 [0x20]))) tilesInt.C:329 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                    (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                    (const_int 8 [0x8])) [0  S8 A64]))
                                        (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 16 [0x10])) [0  S8 A64]))
                                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                            (const_int 24 [0x18])) [0  S8 A64]))
                                                (nil)))))))))))))
(insn 49 48 11 2 (set (reg:SI 63 [ D.11864 ])
        (reg:SI 0 ax)) tilesInt.C:329 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 11 49 50 2 (set (reg/f:DI 62 [ D.11863 ])
        (const_int 0 [0])) tilesInt.C:330 87 {*movdi_internal_rex64}
     (nil))
(insn 50 11 51 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 63 [ D.11864 ])
            (const_int 0 [0]))) tilesInt.C:326 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 63 [ D.11864 ])
        (nil)))
(jump_insn 51 50 52 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 290)
            (pc))) tilesInt.C:326 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2139 [0x85b])
            (nil)))
 -> 290)
;;  succ:       21 [21.4%] 
;;              4 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.6%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 65 68 72 74 77 78 140 141 143 144 145 147 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 65 68 72 74 77 78 140 141 143 144 145 147 148
;; live  kill	 17 [flags]
(note 52 51 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 4 (set (reg/f:DI 140 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])) tilesInt.C:332 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 4 (set (reg:DI 5 di)
        (reg/f:DI 140 [ variables_list ])) tilesInt.C:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 140 [ variables_list ])
        (nil)))
(call_insn 55 54 56 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:332 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 56 55 57 4 (set (reg:DI 65 [ D.11865 ])
        (reg:DI 0 ax)) tilesInt.C:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 57 56 58 4 (parallel [
            (set (reg:DI 141 [ D.11866 ])
                (ashift:DI (reg:DI 65 [ D.11865 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:332 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 65 [ D.11865 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 58 57 59 4 (set (reg:DI 5 di)
        (reg:DI 141 [ D.11866 ])) tilesInt.C:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 141 [ D.11866 ])
        (nil)))
(call_insn 59 58 60 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:332 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 60 59 62 4 (set (reg/v/f:DI 68 [ variables ])
        (reg:DI 0 ax)) tilesInt.C:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 142)
            (nil))))
(debug_insn 62 60 63 4 (var_location:DI variables (reg/v/f:DI 68 [ variables ])) tilesInt.C:332 -1
     (nil))
(insn 63 62 64 4 (set (reg:SI 144 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])) tilesInt.C:333 89 {*movsi_internal}
     (nil))
(insn 64 63 65 4 (set (reg:DI 143 [ D.11866 ])
        (sign_extend:DI (reg:SI 144 [ num_tilings ]))) tilesInt.C:333 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 144 [ num_tilings ])
        (nil)))
(insn 65 64 66 4 (parallel [
            (set (reg:DI 145 [ D.11866 ])
                (ashift:DI (reg:DI 143 [ D.11866 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:333 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 143 [ D.11866 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 66 65 67 4 (set (reg:DI 5 di)
        (reg:DI 145 [ D.11866 ])) tilesInt.C:333 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 145 [ D.11866 ])
        (nil)))
(call_insn 67 66 68 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:333 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 68 67 70 4 (set (reg/v/f:DI 72 [ the_tiles ])
        (reg:DI 0 ax)) tilesInt.C:333 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 146)
            (nil))))
(debug_insn 70 68 71 4 (var_location:DI the_tiles (reg/v/f:DI 72 [ the_tiles ])) tilesInt.C:333 -1
     (nil))
(insn 71 70 72 4 (set (reg/f:DI 147 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])) tilesInt.C:334 87 {*movdi_internal_rex64}
     (nil))
(insn 72 71 73 4 (set (reg:DI 5 di)
        (reg/f:DI 147 [ variables_list ])) tilesInt.C:334 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 147 [ variables_list ])
        (nil)))
(call_insn 73 72 74 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:334 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 74 73 75 4 (set (reg:DI 74 [ D.11865 ])
        (reg:DI 0 ax)) tilesInt.C:334 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 75 74 76 4 (parallel [
            (set (reg:DI 148 [ D.11866 ])
                (ashift:DI (reg:DI 74 [ D.11865 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:334 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 74 [ D.11865 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 76 75 77 4 (set (reg:DI 5 di)
        (reg:DI 148 [ D.11866 ])) tilesInt.C:334 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 148 [ D.11866 ])
        (nil)))
(call_insn 77 76 78 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:334 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 78 77 80 4 (set (reg/v/f:DI 77 [ wrapwidths ])
        (reg:DI 0 ax)) tilesInt.C:334 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 149)
            (nil))))
(debug_insn 80 78 81 4 (var_location:DI wrapwidths (reg/v/f:DI 77 [ wrapwidths ])) tilesInt.C:334 -1
     (nil))
(insn 81 80 82 4 (set (reg/f:DI 78 [ ints_list.18 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:335 87 {*movdi_internal_rex64}
     (nil))
(insn 82 81 83 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 78 [ ints_list.18 ])
            (const_int 0 [0]))) tilesInt.C:335 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 83 82 84 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 265)
            (pc))) tilesInt.C:335 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 265)
;;  succ:       6 [69.8%]  (FALLTHRU)
;;              20 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78

;; basic block 6, loop depth 0, count 0, freq 628, maybe hot
;;  prev block 4, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [69.8%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u91(6){ }u92(7){ }u93(16){ }u94(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 79
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77 78
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 79
;; live  kill	
(note 84 83 85 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 6 (set (reg:DI 5 di)
        (reg/f:DI 78 [ ints_list.18 ])) tilesInt.C:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 78 [ ints_list.18 ])
        (nil)))
(call_insn 86 85 87 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:335 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 87 86 88 6 (set (reg:DI 79 [ D.11865 ])
        (reg:DI 0 ax)) tilesInt.C:335 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 88 87 89 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 79 [ D.11865 ])
            (const_int 0 [0]))) tilesInt.C:335 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 79 [ D.11865 ])
        (nil)))
(jump_insn 89 88 262 6 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) tilesInt.C:335 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 241)
;;  succ:       18 [73.0%] 
;;              20 [27.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77

;; basic block 7, loop depth 0, count 0, freq 2639, maybe hot
;; Invalid sum of incoming frequencies 2818, should be 2639
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [91.0%]  (DFS_BACK)
;;              19 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u105(6){ }u106(7){ }u107(16){ }u108(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 92
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 87 92 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 86 87 92 150
;; live  kill	 17 [flags]
(code_label 262 89 94 7 47 "" [1 uses])
(note 94 262 95 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 7 (var_location:SI i (subreg:SI (reg:DI 92 [ ivtmp.98 ]) 0)) -1
     (nil))
(insn 96 95 97 7 (set (reg/f:DI 150 [ ints_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:340 87 {*movdi_internal_rex64}
     (nil))
(insn 97 96 98 7 (set (reg:DI 4 si)
        (reg:DI 92 [ ivtmp.98 ])) tilesInt.C:340 87 {*movdi_internal_rex64}
     (nil))
(insn 98 97 99 7 (set (reg:DI 5 di)
        (reg/f:DI 150 [ ints_list ])) tilesInt.C:340 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 150 [ ints_list ])
        (nil)))
(call_insn 99 98 100 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:340 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 100 99 101 7 (set (reg/f:DI 86 [ D.11863 ])
        (reg:DI 0 ax)) tilesInt.C:340 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 101 100 102 7 (set (reg:DI 5 di)
        (reg/f:DI 86 [ D.11863 ])) tilesInt.C:340 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 86 [ D.11863 ])
        (nil)))
(call_insn 102 101 103 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:340 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 103 102 104 7 (set (reg:DI 87 [ D.11865 ])
        (reg:DI 0 ax)) tilesInt.C:340 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 104 103 105 7 (set (mem:SI (plus:DI (mult:DI (reg:DI 92 [ ivtmp.98 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 60 [ ints ])) [0 MEM[base: ints_52, index: ivtmp.98_129, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 87 [ D.11865 ]) 0)) tilesInt.C:340 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 87 [ D.11865 ])
        (expr_list:REG_DEAD (reg/v/f:DI 60 [ ints ])
            (nil))))
(debug_insn 105 104 107 7 (var_location:SI D#5 (plus:SI (subreg:SI (reg:DI 92 [ ivtmp.98 ]) 0)
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 107 105 108 7 (var_location:SI i (debug_expr:SI D#5)) -1
     (nil))
(insn 108 107 110 7 (parallel [
            (set (reg:DI 92 [ ivtmp.98 ])
                (plus:DI (reg:DI 92 [ ivtmp.98 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 110 108 111 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 61 [ num_ints ])
            (subreg:SI (reg:DI 92 [ ivtmp.98 ]) 0))) tilesInt.C:339 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 61 [ num_ints ])
        (nil)))
(jump_insn 111 110 258 7 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 262)
            (pc))) tilesInt.C:339 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 262)
;;  succ:       7 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;; Invalid sum of incoming frequencies 721, should be 900
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              7 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              18 [9.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 90 91 116 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 90 91 116 151
;; live  kill	
(code_label 258 111 112 8 46 "" [1 uses])
(note 112 258 113 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 8 (var_location:SI num_ints (reg/v:SI 61 [ num_ints ])) -1
     (nil))
(debug_insn 114 113 115 8 (var_location:DI ints (reg/v/f:DI 60 [ ints ])) -1
     (nil))
(insn 115 114 116 8 (set (reg/f:DI 151 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])) tilesInt.C:343 87 {*movdi_internal_rex64}
     (nil))
(insn 116 115 117 8 (set (reg:DI 5 di)
        (reg/f:DI 151 [ variables_list ])) tilesInt.C:343 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 151 [ variables_list ])
        (nil)))
(call_insn 117 116 118 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:343 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 118 117 119 8 (set (reg:DI 90 [ D.11865 ])
        (reg:DI 0 ax)) tilesInt.C:343 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 119 118 120 8 (set (reg/v:SI 91 [ num_variables ])
        (subreg:SI (reg:DI 90 [ D.11865 ]) 0)) tilesInt.C:343 89 {*movsi_internal}
     (nil))
(debug_insn 120 119 122 8 (var_location:SI num_variables (subreg:SI (reg:DI 90 [ D.11865 ]) 0)) tilesInt.C:343 -1
     (nil))
(debug_insn 122 120 9 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 9 122 123 8 (set (reg:DI 116 [ ivtmp.92 ])
        (const_int 0 [0])) tilesInt.C:345 87 {*movdi_internal_rex64}
     (nil))
(insn 123 9 124 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (subreg:SI (reg:DI 90 [ D.11865 ]) 0)
            (const_int 0 [0]))) tilesInt.C:345 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 124 123 163 8 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 292)
            (pc))) tilesInt.C:345 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 292)
;;  succ:       10 [91.0%] 
;;              9 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116

;; basic block 9, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [9.0%]  (FALLTHRU)
;;              10 [9.0%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u144(6){ }u145(7){ }u146(16){ }u147(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 104 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 104 152
;; live  kill	
(code_label 163 124 125 9 42 "" [1 uses])
(note 125 163 126 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 126 125 127 9 (set (reg/f:DI 152 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])) tilesInt.C:351 87 {*movdi_internal_rex64}
     (nil))
(insn 127 126 128 9 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZL18CollisionTableType") [flags 0x2]  <var_decl 0x2b972083a000 CollisionTableType>)) tilesInt.C:351 87 {*movdi_internal_rex64}
     (nil))
(insn 128 127 129 9 (set (reg:DI 5 di)
        (reg/f:DI 152 [ memorctable ])) tilesInt.C:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 152 [ memorctable ])
        (nil)))
(call_insn 129 128 130 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyObject_IsInstance") [flags 0x41]  <function_decl 0x2b97207e8600 PyObject_IsInstance>) [0 PyObject_IsInstance S1 A8])
            (const_int 0 [0]))) tilesInt.C:351 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 130 129 131 9 (set (reg:SI 104 [ D.11864 ])
        (reg:SI 0 ax)) tilesInt.C:351 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 131 130 132 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 104 [ D.11864 ])
            (const_int 0 [0]))) tilesInt.C:351 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 104 [ D.11864 ])
        (nil)))
(jump_insn 132 131 292 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 170)
            (pc))) tilesInt.C:351 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 170)
;;  succ:       11 [50.0%] 
;;              12 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90

;; basic block 10, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%] 
;;              10 [91.0%]  (FALLTHRU,DFS_BACK)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 77 91 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 96 97 100 101 116 153 154
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 96 97 100 101 116 153 154
;; live  kill	 17 [flags]
(code_label 292 132 291 10 54 "" [1 uses])
(note 291 292 139 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 291 141 10 (var_location:SI i (subreg:SI (reg:DI 116 [ ivtmp.92 ]) 0)) -1
     (nil))
(insn 141 139 142 10 (set (reg/f:DI 153 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 variables_list+0 S8 A128])) tilesInt.C:347 87 {*movdi_internal_rex64}
     (nil))
(insn 142 141 143 10 (set (reg:DI 4 si)
        (reg:DI 116 [ ivtmp.92 ])) tilesInt.C:347 87 {*movdi_internal_rex64}
     (nil))
(insn 143 142 144 10 (set (reg:DI 5 di)
        (reg/f:DI 153 [ variables_list ])) tilesInt.C:347 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 153 [ variables_list ])
        (nil)))
(call_insn 144 143 145 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:347 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 145 144 146 10 (set (reg/f:DI 96 [ D.11863 ])
        (reg:DI 0 ax)) tilesInt.C:347 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 146 145 147 10 (set (reg:DI 5 di)
        (reg/f:DI 96 [ D.11863 ])) tilesInt.C:347 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 96 [ D.11863 ])
        (nil)))
(call_insn 147 146 148 10 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("PyFloat_AsDouble") [flags 0x41]  <function_decl 0x2b97206e5e00 PyFloat_AsDouble>) [0 PyFloat_AsDouble S1 A8])
            (const_int 0 [0]))) tilesInt.C:347 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 148 147 149 10 (set (reg:DF 97 [ D.11867 ])
        (reg:DF 21 xmm0)) tilesInt.C:347 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 149 148 150 10 (set (mem:SF (plus:DI (mult:DI (reg:DI 116 [ ivtmp.92 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 68 [ variables ])) [0 MEM[base: variables_29, index: ivtmp.92_130, step: 4, offset: 0B]+0 S4 A32])
        (float_truncate:SF (reg:DF 97 [ D.11867 ]))) tilesInt.C:347 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 97 [ D.11867 ])
        (expr_list:REG_DEAD (reg/v/f:DI 68 [ variables ])
            (nil))))
(insn 150 149 151 10 (set (reg/f:DI 154 [ wrapwidths_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 wrapwidths_list+0 S8 A128])) tilesInt.C:348 87 {*movdi_internal_rex64}
     (nil))
(insn 151 150 152 10 (set (reg:DI 4 si)
        (reg:DI 116 [ ivtmp.92 ])) tilesInt.C:348 87 {*movdi_internal_rex64}
     (nil))
(insn 152 151 153 10 (set (reg:DI 5 di)
        (reg/f:DI 154 [ wrapwidths_list ])) tilesInt.C:348 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 154 [ wrapwidths_list ])
        (nil)))
(call_insn 153 152 154 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:348 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 154 153 155 10 (set (reg/f:DI 100 [ D.11863 ])
        (reg:DI 0 ax)) tilesInt.C:348 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 155 154 156 10 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.11863 ])) tilesInt.C:348 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 100 [ D.11863 ])
        (nil)))
(call_insn 156 155 157 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:348 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 157 156 158 10 (set (reg:DI 101 [ D.11865 ])
        (reg:DI 0 ax)) tilesInt.C:348 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 158 157 159 10 (set (mem:SI (plus:DI (mult:DI (reg:DI 116 [ ivtmp.92 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 77 [ wrapwidths ])) [0 MEM[base: wrapwidths_41, index: ivtmp.92_130, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 101 [ D.11865 ]) 0)) tilesInt.C:348 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 101 [ D.11865 ])
        (expr_list:REG_DEAD (reg/v/f:DI 77 [ wrapwidths ])
            (nil))))
(debug_insn 159 158 161 10 (var_location:SI D#4 (plus:SI (subreg:SI (reg:DI 116 [ ivtmp.92 ]) 0)
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 161 159 162 10 (var_location:SI i (debug_expr:SI D#4)) -1
     (nil))
(insn 162 161 164 10 (parallel [
            (set (reg:DI 116 [ ivtmp.92 ])
                (plus:DI (reg:DI 116 [ ivtmp.92 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 164 162 165 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 91 [ num_variables ])
            (subreg:SI (reg:DI 116 [ ivtmp.92 ]) 0))) tilesInt.C:345 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 91 [ num_variables ])
        (nil)))
(jump_insn 165 164 170 10 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) tilesInt.C:345 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 163)
;;  succ:       10 [91.0%]  (FALLTHRU,DFS_BACK)
;;              9 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90 91 116

;; basic block 11, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u203(6){ }u204(7){ }u205(16){ }u206(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 155 156 157
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 155 156 157
;; live  kill	
(code_label 170 165 171 11 40 "" [1 uses])
(note 171 170 172 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 173 11 (var_location:DI ct (mem/f/j:DI (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])
            (const_int 16 [0x10])) [0 MEM[(struct CollisionTable *)memorctable.21_92].ct+0 S8 A64])) tilesInt.C:353 -1
     (nil))
(insn 173 172 174 11 (set (reg/f:DI 155 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])) tilesInt.C:353 87 {*movdi_internal_rex64}
     (nil))
(insn 174 173 175 11 (set (reg/f:DI 156 [ MEM[(struct CollisionTable *)memorctable.21_92].ct ])
        (mem/f/j:DI (plus:DI (reg/f:DI 155 [ memorctable ])
                (const_int 16 [0x10])) [0 MEM[(struct CollisionTable *)memorctable.21_92].ct+0 S8 A64])) tilesInt.C:354 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 155 [ memorctable ])
        (nil)))
(insn 175 174 176 11 (set (reg:SI 157 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])) tilesInt.C:354 89 {*movsi_internal}
     (nil))
(insn 176 175 177 11 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg/v:SI 61 [ num_ints ])) tilesInt.C:354 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ num_ints ])
        (nil)))
(insn 177 176 178 11 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg/v/f:DI 60 [ ints ])) tilesInt.C:354 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ ints ])
        (nil)))
(insn 178 177 179 11 (set (reg:DI 38 r9)
        (reg/v/f:DI 77 [ wrapwidths ])) tilesInt.C:354 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 77 [ wrapwidths ])
        (nil)))
(insn 179 178 180 11 (set (reg:SI 37 r8)
        (subreg:SI (reg:DI 90 [ D.11865 ]) 0)) tilesInt.C:354 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 90 [ D.11865 ])
        (nil)))
(insn 180 179 181 11 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ variables ])) tilesInt.C:354 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ variables ])
        (nil)))
(insn 181 180 182 11 (set (reg:DI 1 dx)
        (reg/f:DI 156 [ MEM[(struct CollisionTable *)memorctable.21_92].ct ])) tilesInt.C:354 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 156 [ MEM[(struct CollisionTable *)memorctable.21_92].ct ])
        (nil)))
(insn 182 181 183 11 (set (reg:SI 4 si)
        (reg:SI 157 [ num_tilings ])) tilesInt.C:354 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 157 [ num_tilings ])
        (nil)))
(insn 183 182 184 11 (set (reg:DI 5 di)
        (reg/v/f:DI 72 [ the_tiles ])) tilesInt.C:354 87 {*movdi_internal_rex64}
     (nil))
(call_insn 184 183 188 11 (call (mem:QI (symbol_ref:DI ("_Z9tileswrapPiiP15collision_tablePfiS_S_i") [flags 0x41]  <function_decl 0x2b9720830000 tileswrap>) [0 tileswrap S1 A8])
        (const_int 16 [0x10])) tilesInt.C:354 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                (expr_list:REG_BR_PRED (use (mem:SI (plus:DI (reg/f:DI 7 sp)
                                                (const_int 8 [0x8])) [0  S4 A64]))
                                    (nil))))))))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

;; basic block 12, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u230(6){ }u231(7){ }u232(16){ }u233(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 109 158 159
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 90
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 109 158 159
;; live  kill	
(note 188 184 189 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 189 188 190 12 (set (reg/f:DI 158 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 memorctable+0 S8 A128])) tilesInt.C:358 87 {*movdi_internal_rex64}
     (nil))
(insn 190 189 191 12 (set (reg:DI 5 di)
        (reg/f:DI 158 [ memorctable ])) tilesInt.C:358 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 158 [ memorctable ])
        (nil)))
(call_insn 191 190 192 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:358 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 192 191 193 12 (set (reg:DI 109 [ D.11865 ])
        (reg:DI 0 ax)) tilesInt.C:358 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 193 192 194 12 (var_location:SI memory_size (subreg:SI (reg:DI 109 [ D.11865 ]) 0)) tilesInt.C:358 -1
     (nil))
(insn 194 193 195 12 (set (reg:SI 159 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])) tilesInt.C:359 89 {*movsi_internal}
     (nil))
(insn 195 194 196 12 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg/v:SI 61 [ num_ints ])) tilesInt.C:359 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ num_ints ])
        (nil)))
(insn 196 195 197 12 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg/v/f:DI 60 [ ints ])) tilesInt.C:359 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ ints ])
        (nil)))
(insn 197 196 198 12 (set (reg:DI 38 r9)
        (reg/v/f:DI 77 [ wrapwidths ])) tilesInt.C:359 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 77 [ wrapwidths ])
        (nil)))
(insn 198 197 199 12 (set (reg:SI 37 r8)
        (subreg:SI (reg:DI 90 [ D.11865 ]) 0)) tilesInt.C:359 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 90 [ D.11865 ])
        (nil)))
(insn 199 198 200 12 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ variables ])) tilesInt.C:359 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ variables ])
        (nil)))
(insn 200 199 201 12 (set (reg:SI 1 dx)
        (subreg:SI (reg:DI 109 [ D.11865 ]) 0)) tilesInt.C:359 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 109 [ D.11865 ])
        (nil)))
(insn 201 200 202 12 (set (reg:SI 4 si)
        (reg:SI 159 [ num_tilings ])) tilesInt.C:359 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 159 [ num_tilings ])
        (nil)))
(insn 202 201 203 12 (set (reg:DI 5 di)
        (reg/v/f:DI 72 [ the_tiles ])) tilesInt.C:359 87 {*movdi_internal_rex64}
     (nil))
(call_insn 203 202 204 12 (call (mem:QI (symbol_ref:DI ("_Z9tileswrapPiiiPfiS_S_i") [flags 0x41]  <function_decl 0x2b9720827f00 tileswrap>) [0 tileswrap S1 A8])
        (const_int 16 [0x10])) tilesInt.C:359 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                (expr_list:REG_BR_PRED (use (mem:SI (plus:DI (reg/f:DI 7 sp)
                                                (const_int 8 [0x8])) [0  S4 A64]))
                                    (nil))))))))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u260(6){ }u261(7){ }u262(16){ }u263(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 114 160 161
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 114 160 161
;; live  kill	
(code_label 204 203 205 13 44 "" [0 uses])
(note 205 204 206 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 206 205 207 13 (set (reg:SI 161 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])) tilesInt.C:362 89 {*movsi_internal}
     (nil))
(insn 207 206 208 13 (set (reg:DI 160 [ D.11865 ])
        (sign_extend:DI (reg:SI 161 [ num_tilings ]))) tilesInt.C:362 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 161 [ num_tilings ])
        (nil)))
(insn 208 207 209 13 (set (reg:DI 5 di)
        (reg:DI 160 [ D.11865 ])) tilesInt.C:362 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 160 [ D.11865 ])
        (nil)))
(call_insn 209 208 210 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_New") [flags 0x41]  <function_decl 0x2b9720705b00 PyList_New>) [0 PyList_New S1 A8])
            (const_int 0 [0]))) tilesInt.C:362 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 210 209 211 13 (set (reg/v/f:DI 114 [ tiles_list ])
        (reg:DI 0 ax)) tilesInt.C:362 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 211 210 212 13 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 212 211 213 13 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])
            (const_int 0 [0]))) tilesInt.C:363 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 213 212 214 13 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 280)
            (pc))) tilesInt.C:363 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 280)
;;  succ:       14 [91.0%]  (FALLTHRU)
;;              16 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114

;; basic block 14, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [91.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u272(6){ }u273(7){ }u274(16){ }u275(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114
;; live  gen 	 124
;; live  kill	
(note 214 213 10 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 10 214 233 14 (set (reg:DI 124 [ ivtmp.87 ])
        (const_int 0 [0])) tilesInt.C:363 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124

;; basic block 15, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [91.0%]  (FALLTHRU,DFS_BACK)
;;              14 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u276(6){ }u277(7){ }u278(16){ }u279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 120 124 126 162 163
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 120 124 126 162 163
;; live  kill	 17 [flags]
(code_label 233 10 215 15 45 "" [0 uses])
(note 215 233 216 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 216 215 217 15 (var_location:SI i (subreg:SI (reg:DI 124 [ ivtmp.87 ]) 0)) -1
     (nil))
(insn 217 216 218 15 (set (reg:SI 163 [ MEM[base: the_tiles_34, index: ivtmp.87_139, step: 4, offset: 0B] ])
        (mem:SI (plus:DI (mult:DI (reg:DI 124 [ ivtmp.87 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 72 [ the_tiles ])) [0 MEM[base: the_tiles_34, index: ivtmp.87_139, step: 4, offset: 0B]+0 S4 A32])) tilesInt.C:364 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 72 [ the_tiles ])
        (nil)))
(insn 218 217 219 15 (set (reg:DI 162 [ D.11865 ])
        (sign_extend:DI (reg:SI 163 [ MEM[base: the_tiles_34, index: ivtmp.87_139, step: 4, offset: 0B] ]))) tilesInt.C:364 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 163 [ MEM[base: the_tiles_34, index: ivtmp.87_139, step: 4, offset: 0B] ])
        (nil)))
(insn 219 218 220 15 (set (reg:DI 5 di)
        (reg:DI 162 [ D.11865 ])) tilesInt.C:364 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 162 [ D.11865 ])
        (nil)))
(call_insn 220 219 221 15 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_FromLong") [flags 0x41]  <function_decl 0x2b97206d6c00 PyInt_FromLong>) [0 PyInt_FromLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:364 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 221 220 222 15 (set (reg/f:DI 120 [ D.11863 ])
        (reg:DI 0 ax)) tilesInt.C:364 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 222 221 223 15 (set (reg:DI 1 dx)
        (reg/f:DI 120 [ D.11863 ])) tilesInt.C:364 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 120 [ D.11863 ])
        (nil)))
(insn 223 222 224 15 (set (reg:DI 4 si)
        (reg:DI 124 [ ivtmp.87 ])) tilesInt.C:364 87 {*movdi_internal_rex64}
     (nil))
(insn 224 223 225 15 (set (reg:DI 5 di)
        (reg/v/f:DI 114 [ tiles_list ])) tilesInt.C:364 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 114 [ tiles_list ])
        (nil)))
(call_insn 225 224 226 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_SetItem") [flags 0x41]  <function_decl 0x2b9720705e00 PyList_SetItem>) [0 PyList_SetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:364 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 226 225 228 15 (parallel [
            (set (reg:SI 126 [ D.11864 ])
                (plus:SI (subreg:SI (reg:DI 124 [ ivtmp.87 ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 228 226 229 15 (var_location:SI i (reg:SI 126 [ D.11864 ])) -1
     (nil))
(insn 229 228 230 15 (parallel [
            (set (reg:DI 124 [ ivtmp.87 ])
                (plus:DI (reg:DI 124 [ ivtmp.87 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 230 229 231 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])
            (reg:SI 126 [ D.11864 ]))) tilesInt.C:363 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 126 [ D.11864 ])
        (nil)))
(jump_insn 231 230 280 15 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 284)
            (pc))) tilesInt.C:363 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 284)
;;  succ:       15 [91.0%]  (FALLTHRU,DFS_BACK)
;;              17 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 114 124

;; basic block 16, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [9.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; live  gen 	 62
;; live  kill	
(code_label 280 231 279 16 49 "" [1 uses])
(note 279 280 13 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 13 279 284 16 (set (reg/f:DI 62 [ D.11863 ])
        (reg/v/f:DI 114 [ tiles_list ])) tilesInt.C:365 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 114 [ tiles_list ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 17, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [9.0%]  (LOOP_EXIT)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u314(6){ }u315(7){ }u316(16){ }u317(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114
;; live  gen 	 62
;; live  kill	
(code_label 284 13 283 17 50 "" [1 uses])
(note 283 284 12 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 12 283 241 17 (set (reg/f:DI 62 [ D.11863 ])
        (reg/v/f:DI 114 [ tiles_list ])) tilesInt.C:365 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 114 [ tiles_list ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 18, loop depth 0, count 0, freq 458, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [73.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u324(6){ }u325(7){ }u326(16){ }u327(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 81 165 166 167
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 60 61 81 165 166 167
;; live  kill	 17 [flags]
(code_label 241 12 242 18 37 "" [1 uses])
(note 242 241 243 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 243 242 244 18 (set (reg/f:DI 165 [ ints_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:337 87 {*movdi_internal_rex64}
     (nil))
(insn 244 243 245 18 (set (reg:DI 5 di)
        (reg/f:DI 165 [ ints_list ])) tilesInt.C:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 165 [ ints_list ])
        (nil)))
(call_insn 245 244 246 18 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:337 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 246 245 247 18 (set (reg:DI 81 [ D.11865 ])
        (reg:DI 0 ax)) tilesInt.C:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 247 246 248 18 (set (reg/v:SI 61 [ num_ints ])
        (subreg:SI (reg:DI 81 [ D.11865 ]) 0)) tilesInt.C:337 89 {*movsi_internal}
     (nil))
(debug_insn 248 247 249 18 (var_location:SI num_ints (subreg:SI (reg:DI 81 [ D.11865 ]) 0)) tilesInt.C:337 -1
     (nil))
(insn 249 248 250 18 (set (reg:DI 166 [ D.11866 ])
        (sign_extend:DI (subreg:SI (reg:DI 81 [ D.11865 ]) 0))) tilesInt.C:338 149 {*extendsidi2_rex64}
     (nil))
(insn 250 249 251 18 (parallel [
            (set (reg:DI 167 [ D.11866 ])
                (ashift:DI (reg:DI 166 [ D.11866 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:338 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 166 [ D.11866 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 251 250 252 18 (set (reg:DI 5 di)
        (reg:DI 167 [ D.11866 ])) tilesInt.C:338 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 167 [ D.11866 ])
        (nil)))
(call_insn 252 251 253 18 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:338 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 253 252 255 18 (set (reg/v/f:DI 60 [ ints ])
        (reg:DI 0 ax)) tilesInt.C:338 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 168)
            (nil))))
(debug_insn 255 253 257 18 (var_location:DI ints (reg/v/f:DI 60 [ ints ])) tilesInt.C:338 -1
     (nil))
(debug_insn 257 255 259 18 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 259 257 260 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (subreg:SI (reg:DI 81 [ D.11865 ]) 0)
            (const_int 0 [0]))) tilesInt.C:339 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 81 [ D.11865 ])
        (nil)))
(jump_insn 260 259 261 18 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) tilesInt.C:339 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 258)
;;  succ:       19 [91.0%]  (FALLTHRU)
;;              8 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77

;; basic block 19, loop depth 0, count 0, freq 417, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [91.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u345(6){ }u346(7){ }u347(16){ }u348(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  gen 	 92
;; live  kill	
(note 261 260 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 261 265 19 (set (reg:DI 92 [ ivtmp.98 ])
        (const_int 0 [0])) tilesInt.C:339 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77 92

;; basic block 20, loop depth 0, count 0, freq 442, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [30.2%] 
;;              6 [27.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u349(6){ }u350(7){ }u351(16){ }u352(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 60 61
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 77
;; live  gen 	 60 61
;; live  kill	
(code_label 265 6 266 20 36 "" [1 uses])
(note 266 265 7 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 7 266 8 20 (set (reg/v:SI 61 [ num_ints ])
        (const_int 0 [0])) tilesInt.C:323 89 {*movsi_internal}
     (nil))
(insn 8 7 290 20 (set (reg/v/f:DI 60 [ ints ])
        (const_int 0 [0])) tilesInt.C:322 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 77

;; basic block 21, loop depth 0, count 0, freq 2290, maybe hot
;; Invalid sum of incoming frequencies 1145, should be 2290
;;  prev block 20, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              2 [21.4%] 
;;              16 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u353(6){ }u354(7){ }u355(16){ }u356(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 290 8 285 21 53 "" [1 uses])
(note 285 290 270 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 270 285 273 21 (set (reg/i:DI 0 ax)
        (reg/f:DI 62 [ D.11863 ])) tilesInt.C:366 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 62 [ D.11863 ])
        (nil)))
(insn 273 270 0 21 (use (reg/i:DI 0 ax)) tilesInt.C:366 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function PyObject* tiles_LoadTiles(PyObject*, PyObject*) (_ZL15tiles_LoadTilesP7_objectS0_, funcdef_no=152, decl_uid=11255, cgraph_uid=152)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 28 count 21 (  1.1)


PyObject* tiles_LoadTiles(PyObject*, PyObject*)

Dataflow summary:
def_info->table_size = 101, use_info->table_size = 349
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={23d,19u} r1={24d,4u} r2={23d,3u} r4={27d,8u} r5={39d,19u} r6={1d,18u} r7={1d,51u} r8={19d} r9={19d} r10={19d} r11={19d} r12={19d} r13={19d} r14={19d} r15={19d} r16={1d,17u} r17={47d,10u} r18={19d} r19={19d} r20={1d,44u,6e} r21={20d,1u} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={19d} r30={19d} r31={19d} r32={19d} r33={19d} r34={19d} r35={19d} r36={19d} r37={23d,3u} r38={23d,3u} r39={19d} r40={19d} r45={19d} r46={19d} r47={19d} r48={19d} r49={19d} r50={19d} r51={19d} r52={19d} r61={2d,5u} r62={2d,4u} r63={2d,1u} r64={1d,1u} r66={1d,1u} r69={1d,4u} r73={1d,4u} r74={1d,2u} r75={1d,1u} r77={1d,4u} r82={1d,1u} r83={1d,1u} r86={1d,5u} r87={1d,1u} r88={2d,6u} r92={1d,1u} r93={1d,1u} r96={1d,1u} r101={1d,2u} r104={1d,1u} r105={1d,4u} r106={2d,6u} r110={1d,1u} r115={2d,3u} r121={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,3u} r132={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} 
;;    total ref usage 1298{992d,300u,6e} in 187{168 regular + 19 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 22 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 64 125 126 127 128 129 131 132 135
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 63 64 125 126 127 128 129 131 132 135
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63

( 2 )->[3]->( 4 21 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u56(6){ }u57(7){ }u58(16){ }u59(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 69 73 74 137 138 140 141 142
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 66 69 73 74 137 138 140 141 142
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74

( 3 )->[4]->( 19 21 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 75
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 75
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73

( 6 20 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u98(6){ }u99(7){ }u100(16){ }u101(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 82 83 88 144
;; live  in  	 88
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 82 83 88 144
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; live  out 	 88

( 21 6 19 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u122(6){ }u123(7){ }u124(16){ }u125(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 87 106 145
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 86 87 106 145
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106

( 7 10 )->[8]->( 12 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 96 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 96 146
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86

( 7 10 )->[10]->( 10 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 87 106
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 92 93 106 147
;; live  in  	 106
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 92 93 106 147
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; live  out 	 106

( 8 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u181(6){ }u182(7){ }u183(16){ }u184(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148 149 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 148 149 150
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73

( 8 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u205(6){ }u206(7){ }u207(16){ }u208(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 101 151 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 101 151 152
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73

( 12 13 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u232(6){ }u233(7){ }u234(16){ }u235(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; live  gen 	 17 [flags] 104 105
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105

( 14 17 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u241(6){ }u242(7){ }u243(16){ }u244(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 63
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u249(6){ }u250(7){ }u251(16){ }u252(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; lr  def 	 17 [flags] 115 121 154 155 157 158 159 160
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; live  gen 	 115 121 154 155 157 158 159 160
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158

( 17 16 )->[17]->( 17 15 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 110 115 161 162 163 164 165
;; live  in  	 115
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 110 115 161 162 163 164 165
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; live  out 	 115

( 4 )->[19]->( 20 7 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 77 167 168 169
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 61 62 77 167 168 169
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73

( 19 )->[20]->( 6 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u324(6){ }u325(7){ }u326(16){ }u327(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  gen 	 88
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88

( 3 4 )->[21]->( 7 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 61 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  gen 	 61 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73

( 2 15 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u332(6){ }u333(7){ }u334(16){ }u335(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 22 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u338(0){ }u339(6){ }u340(7){ }u341(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 72 to worklist
  Adding insn 66 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 100 to worklist
  Adding insn 93 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 113 to worklist
  Adding insn 106 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 144 to worklist
  Adding insn 137 to worklist
  Adding insn 135 to worklist
  Adding insn 132 to worklist
  Adding insn 162 to worklist
  Adding insn 155 to worklist
  Adding insn 180 to worklist
  Adding insn 173 to worklist
  Adding insn 169 to worklist
  Adding insn 188 to worklist
  Adding insn 192 to worklist
  Adding insn 228 to worklist
  Adding insn 222 to worklist
  Adding insn 214 to worklist
  Adding insn 257 to worklist
  Adding insn 249 to worklist
  Adding insn 242 to worklist
  Adding insn 270 to worklist
Finished finding needed instructions:
processing block 22 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 267 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
  Adding insn 193 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
  Adding insn 227 to worklist
  Adding insn 225 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
  Adding insn 11 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
  Adding insn 187 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 172 to worklist
  Adding insn 170 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
  Adding insn 143 to worklist
  Adding insn 141 to worklist
  Adding insn 136 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
  Adding insn 112 to worklist
  Adding insn 10 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
  Adding insn 7 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
  Adding insn 256 to worklist
  Adding insn 250 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
  Adding insn 9 to worklist
  Adding insn 8 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
  Adding insn 49 to worklist
  Adding insn 12 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 28 count 22 (  1.2)
changing bb of uid 282
  unscanned insn
verify found no changes in insn with uid = 50.
Edge 2->22 redirected to 23
Implicit set of reg 64 in basic block 23
changing bb of uid 284
  unscanned insn
verify found no changes in insn with uid = 72.
Edge 3->21 redirected to 24
Implicit set of reg 74 in basic block 24
Implicit set of reg 96 in basic block 13
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 30 count 23 (  1.1)


PyObject* tiles_LoadTiles(PyObject*, PyObject*)

Dataflow summary:
def_info->table_size = 101, use_info->table_size = 349
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={23d,19u} r1={24d,4u} r2={23d,3u} r4={27d,8u} r5={39d,19u} r6={1d,20u} r7={1d,53u} r8={19d} r9={19d} r10={19d} r11={19d} r12={19d} r13={19d} r14={19d} r15={19d} r16={1d,19u} r17={47d,10u} r18={19d} r19={19d} r20={1d,46u,6e} r21={20d,1u} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={19d} r30={19d} r31={19d} r32={19d} r33={19d} r34={19d} r35={19d} r36={19d} r37={23d,3u} r38={23d,3u} r39={19d} r40={19d} r45={19d} r46={19d} r47={19d} r48={19d} r49={19d} r50={19d} r51={19d} r52={19d} r61={2d,5u} r62={2d,4u} r63={2d,1u} r64={1d,1u} r66={1d,1u} r69={1d,4u} r73={1d,4u} r74={1d,2u} r75={1d,1u} r77={1d,4u} r82={1d,1u} r83={1d,1u} r86={1d,5u} r87={1d,1u} r88={2d,6u} r92={1d,1u} r93={1d,1u} r96={1d,1u} r101={1d,2u} r104={1d,1u} r105={1d,4u} r106={2d,6u} r110={1d,1u} r115={2d,3u} r121={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,3u} r132={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} 
;;    total ref usage 1306{992d,308u,6e} in 187{168 regular + 19 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 23 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 64 125 126 127 128 129 131 132 135
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 63 64 125 126 127 128 129 131 132 135
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63

( 2 )->[23]->( 22 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  out 	

( 2 )->[3]->( 4 24 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u56(6){ }u57(7){ }u58(16){ }u59(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 69 73 74 137 138 140 141 142
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 66 69 73 74 137 138 140 141 142
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74

( 3 )->[24]->( 21 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  out 	

( 3 )->[4]->( 19 21 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 75
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 75
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73

( 6 20 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u98(6){ }u99(7){ }u100(16){ }u101(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 82 83 88 144
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 82 83 88 144
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88

( 21 6 19 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u122(6){ }u123(7){ }u124(16){ }u125(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 87 106 145
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 86 87 106 145
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106

( 7 10 )->[8]->( 12 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 96 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 96 146
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86

( 7 10 )->[10]->( 10 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 87 106
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 92 93 106 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 92 93 106 147
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106

( 8 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u181(6){ }u182(7){ }u183(16){ }u184(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148 149 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 148 149 150
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73

( 8 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u205(6){ }u206(7){ }u207(16){ }u208(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 101 151 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 101 151 152
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73

( 12 13 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u232(6){ }u233(7){ }u234(16){ }u235(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; live  gen 	 17 [flags] 104 105
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105

( 14 17 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u241(6){ }u242(7){ }u243(16){ }u244(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 63
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u249(6){ }u250(7){ }u251(16){ }u252(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; lr  def 	 17 [flags] 115 121 154 155 157 158 159 160
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; live  gen 	 115 121 154 155 157 158 159 160
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158

( 17 16 )->[17]->( 17 15 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 110 115 161 162 163 164 165
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 110 115 161 162 163 164 165
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158

( 4 )->[19]->( 20 7 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 77 167 168 169
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 61 62 77 167 168 169
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73

( 19 )->[20]->( 6 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u324(6){ }u325(7){ }u326(16){ }u327(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  gen 	 88
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88

( 24 4 )->[21]->( 7 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 61 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  gen 	 61 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73

( 23 15 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u332(6){ }u333(7){ }u334(16){ }u335(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 22 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u338(0){ }u339(6){ }u340(7){ }u341(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 72 to worklist
  Adding insn 66 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 100 to worklist
  Adding insn 93 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 113 to worklist
  Adding insn 106 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 144 to worklist
  Adding insn 137 to worklist
  Adding insn 135 to worklist
  Adding insn 132 to worklist
  Adding insn 162 to worklist
  Adding insn 155 to worklist
  Adding insn 180 to worklist
  Adding insn 173 to worklist
  Adding insn 169 to worklist
  Adding insn 188 to worklist
  Adding insn 192 to worklist
  Adding insn 228 to worklist
  Adding insn 222 to worklist
  Adding insn 214 to worklist
  Adding insn 257 to worklist
  Adding insn 249 to worklist
  Adding insn 242 to worklist
  Adding insn 270 to worklist
Finished finding needed instructions:
processing block 22 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 267 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
  Adding insn 193 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
  Adding insn 227 to worklist
  Adding insn 225 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
  Adding insn 11 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
  Adding insn 187 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 172 to worklist
  Adding insn 170 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
  Adding insn 143 to worklist
  Adding insn 141 to worklist
  Adding insn 136 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
  Adding insn 112 to worklist
  Adding insn 10 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
  Adding insn 7 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
  Adding insn 256 to worklist
  Adding insn 250 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
  Adding insn 9 to worklist
  Adding insn 8 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
  Adding insn 49 to worklist
  Adding insn 12 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 30 count 24 (  1.1)
SET hash table (63 buckets, 9 entries)
Index 0 (hash value 0)
  (reg/f:DI 63 [ D.11897 ]) := (const_int 0 [0])
Index 1 (hash value 1)
  (reg:SI 64 [ D.11898 ]) := (const_int 0 [0])
Index 2 (hash value 11)
  (reg/f:DI 74 [ ints_list.27 ]) := (const_int 0 [0])
Index 3 (hash value 43)
  (reg:DI 106 [ ivtmp.113 ]) := (const_int 0 [0])
Index 4 (hash value 33)
  (reg:SI 96 [ D.11898 ]) := (const_int 0 [0])
Index 5 (hash value 52)
  (reg:DI 115 [ ivtmp.110 ]) := (const_int 0 [0])
Index 6 (hash value 25)
  (reg:DI 88 [ ivtmp.118 ]) := (const_int 0 [0])
Index 7 (hash value 61)
  (reg/v/f:DI 61 [ ints ]) := (const_int 0 [0])
Index 8 (hash value 62)
  (reg/v:SI 62 [ num_ints ]) := (const_int 0 [0])

CPROP of PyObject* tiles_LoadTiles(PyObject*, PyObject*), 21 basic blocks, 1008 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 50.
Edge 2->3 redirected to 20
deleting insn with uid = 282.
deleting insn with uid = 283.
deleting block 3
verify found no changes in insn with uid = 72.
Edge 4->5 redirected to 19
deleting insn with uid = 284.
deleting insn with uid = 285.
deleting block 5


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


PyObject* tiles_LoadTiles(PyObject*, PyObject*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={23d,19u} r1={24d,4u} r2={23d,3u} r4={27d,8u} r5={39d,19u} r6={1d,18u} r7={1d,51u} r8={19d} r9={19d} r10={19d} r11={19d} r12={19d} r13={19d} r14={19d} r15={19d} r16={1d,17u} r17={47d,10u} r18={19d} r19={19d} r20={1d,44u,6e} r21={20d,1u} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={19d} r30={19d} r31={19d} r32={19d} r33={19d} r34={19d} r35={19d} r36={19d} r37={23d,3u} r38={23d,3u} r39={19d} r40={19d} r45={19d} r46={19d} r47={19d} r48={19d} r49={19d} r50={19d} r51={19d} r52={19d} r61={2d,5u} r62={2d,4u} r63={2d,1u} r64={1d,1u} r66={1d,1u} r69={1d,4u} r73={1d,4u} r74={1d,2u} r75={1d,1u} r77={1d,4u} r82={1d,1u} r83={1d,1u} r86={1d,5u} r87={1d,1u} r88={2d,6u} r92={1d,1u} r93={1d,1u} r96={1d,1u} r101={1d,2u} r104={1d,1u} r105={1d,4u} r106={2d,6u} r110={1d,1u} r115={2d,3u} r121={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,3u} r132={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} 
;;    total ref usage 1298{992d,300u,6e} in 187{168 regular + 19 call} insns.
;; basic block 2, loop depth 0, count 0, freq 1145, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 64 125 126 127 128 129 131 132 135
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 63 64 125 126 127 128 129 131 132 135
;; live  kill	 17 [flags]
(note 13 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 5 13 6 2 (set (reg/v/f:DI 125 [ args ])
        (reg:DI 4 si [ args ])) tilesInt.C:136 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ args ])
        (nil)))
(note 6 5 15 2 NOTE_INSN_FUNCTION_BEG)
(insn 15 6 16 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 tiles_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:137 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 16 15 17 2 (var_location:DI the_tiles (const_int 0 [0])) tilesInt.C:138 -1
     (nil))
(insn 17 16 18 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:141 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 18 17 19 2 (var_location:DI ct (const_int 0 [0])) tilesInt.C:142 -1
     (nil))
(insn 19 18 20 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 variables_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:144 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 20 19 21 2 (var_location:DI variables (const_int 0 [0])) tilesInt.C:145 -1
     (nil))
(insn 21 20 22 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:147 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 22 21 23 2 (var_location:DI ints (const_int 0 [0])) tilesInt.C:148 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI num_ints (const_int 0 [0])) tilesInt.C:149 -1
     (nil))
(insn 24 23 25 2 (parallel [
            (set (reg/f:DI 126)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:156 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 25 24 26 2 (parallel [
            (set (reg/f:DI 127)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:156 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 26 25 27 2 (parallel [
            (set (reg/f:DI 128)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:156 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 27 26 28 2 (parallel [
            (set (reg/f:DI 129)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:156 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 28 27 29 2 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [0  S8 A64])
        (reg/f:DI 129)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 129)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 29 28 31 2 (set (reg:DI 131)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("PyList_Type") [flags 0x40]  <var_decl 0x2b97207048e8 PyList_Type>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tilesInt.C:156 87 {*movdi_internal_rex64}
     (nil))
(insn 31 29 32 2 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S8 A64])
        (reg:DI 131)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 2 (parallel [
            (set (reg/f:DI 132)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:156 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 33 32 36 2 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A64])
        (reg/f:DI 132)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 132)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))
(insn 36 33 37 2 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S8 A64])
        (reg:DI 131)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 2 (parallel [
            (set (reg/f:DI 135)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:156 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 38 37 39 2 (set (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg/f:DI 135)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 135)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))
(insn 39 38 40 2 (set (reg:DI 38 r9)
        (reg/f:DI 126)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 126)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0]))
            (nil))))
(insn 40 39 41 2 (set (reg:DI 37 r8)
        (reg/f:DI 127)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 127)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0]))
            (nil))))
(insn 41 40 43 2 (set (reg:DI 2 cx)
        (reg/f:DI 128)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 128)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(insn 43 41 44 2 (set (reg:DI 1 dx)
        (reg:DI 131)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 131)
        (expr_list:REG_EQUAL (symbol_ref:DI ("PyList_Type") [flags 0x40]  <var_decl 0x2b97207048e8 PyList_Type>)
            (nil))))
(insn 44 43 45 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b97208f5ab0 *.LC0>)) tilesInt.C:156 87 {*movdi_internal_rex64}
     (nil))
(insn 45 44 46 2 (set (reg:DI 5 di)
        (reg/v/f:DI 125 [ args ])) tilesInt.C:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ args ])
        (nil)))
(insn 46 45 47 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:156 91 {*movqi_internal}
     (nil))
(call_insn 47 46 48 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyArg_ParseTuple") [flags 0x41]  <function_decl 0x2b97207a2300 PyArg_ParseTuple>) [0 PyArg_ParseTuple S1 A8])
            (const_int 40 [0x28]))) tilesInt.C:156 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                    (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                    (const_int 8 [0x8])) [0  S8 A64]))
                                        (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 16 [0x10])) [0  S8 A64]))
                                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                            (const_int 24 [0x18])) [0  S8 A64]))
                                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                                (const_int 32 [0x20])) [0  S8 A64]))
                                                    (nil))))))))))))))
(insn 48 47 12 2 (set (reg:SI 64 [ D.11898 ])
        (reg:SI 0 ax)) tilesInt.C:156 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 12 48 49 2 (set (reg/f:DI 63 [ D.11897 ])
        (const_int 0 [0])) tilesInt.C:157 87 {*movdi_internal_rex64}
     (nil))
(insn 49 12 50 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 64 [ D.11898 ])
            (const_int 0 [0]))) tilesInt.C:152 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 64 [ D.11898 ])
        (nil)))
(jump_insn 50 49 51 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 279)
            (pc))) tilesInt.C:152 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2139 [0x85b])
            (nil)))
 -> 279)
;;  succ:       20 [21.4%] 
;;              4 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.6%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u56(6){ }u57(7){ }u58(16){ }u59(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 69 73 74 137 138 140 141 142
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 66 69 73 74 137 138 140 141 142
;; live  kill	 17 [flags]
(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 4 (set (reg/f:DI 137 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 variables_list+0 S8 A128])) tilesInt.C:160 87 {*movdi_internal_rex64}
     (nil))
(insn 53 52 54 4 (set (reg:DI 5 di)
        (reg/f:DI 137 [ variables_list ])) tilesInt.C:160 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 137 [ variables_list ])
        (nil)))
(call_insn 54 53 55 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:160 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 55 54 56 4 (set (reg:DI 66 [ D.11899 ])
        (reg:DI 0 ax)) tilesInt.C:160 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 56 55 57 4 (parallel [
            (set (reg:DI 138 [ D.11900 ])
                (ashift:DI (reg:DI 66 [ D.11899 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:160 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 66 [ D.11899 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 57 56 58 4 (set (reg:DI 5 di)
        (reg:DI 138 [ D.11900 ])) tilesInt.C:160 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 138 [ D.11900 ])
        (nil)))
(call_insn 58 57 59 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:160 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 59 58 61 4 (set (reg/v/f:DI 69 [ variables ])
        (reg:DI 0 ax)) tilesInt.C:160 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 139)
            (nil))))
(debug_insn 61 59 62 4 (var_location:DI variables (reg/v/f:DI 69 [ variables ])) tilesInt.C:160 -1
     (nil))
(insn 62 61 63 4 (set (reg:SI 141 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])) tilesInt.C:161 89 {*movsi_internal}
     (nil))
(insn 63 62 64 4 (set (reg:DI 140 [ D.11900 ])
        (sign_extend:DI (reg:SI 141 [ num_tilings ]))) tilesInt.C:161 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 141 [ num_tilings ])
        (nil)))
(insn 64 63 65 4 (parallel [
            (set (reg:DI 142 [ D.11900 ])
                (ashift:DI (reg:DI 140 [ D.11900 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:161 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 140 [ D.11900 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 65 64 66 4 (set (reg:DI 5 di)
        (reg:DI 142 [ D.11900 ])) tilesInt.C:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 142 [ D.11900 ])
        (nil)))
(call_insn 66 65 67 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:161 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 67 66 69 4 (set (reg/v/f:DI 73 [ the_tiles ])
        (reg:DI 0 ax)) tilesInt.C:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 143)
            (nil))))
(debug_insn 69 67 70 4 (var_location:DI the_tiles (reg/v/f:DI 73 [ the_tiles ])) tilesInt.C:161 -1
     (nil))
(insn 70 69 71 4 (set (reg/f:DI 74 [ ints_list.27 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:163 87 {*movdi_internal_rex64}
     (nil))
(insn 71 70 72 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 74 [ ints_list.27 ])
            (const_int 0 [0]))) tilesInt.C:163 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 72 71 73 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 262)
            (pc))) tilesInt.C:163 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 262)
;;  succ:       6 [69.8%]  (FALLTHRU)
;;              19 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74

;; basic block 6, loop depth 0, count 0, freq 628, maybe hot
;;  prev block 4, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [69.8%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 75
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73 74
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 75
;; live  kill	
(note 73 72 74 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 6 (set (reg:DI 5 di)
        (reg/f:DI 74 [ ints_list.27 ])) tilesInt.C:163 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 74 [ ints_list.27 ])
        (nil)))
(call_insn 75 74 76 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:163 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 76 75 77 6 (set (reg:DI 75 [ D.11899 ])
        (reg:DI 0 ax)) tilesInt.C:163 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 77 76 78 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 75 [ D.11899 ])
            (const_int 0 [0]))) tilesInt.C:163 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 75 [ D.11899 ])
        (nil)))
(jump_insn 78 77 259 6 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 238)
            (pc))) tilesInt.C:163 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 238)
;;  succ:       17 [73.0%] 
;;              19 [27.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73

;; basic block 7, loop depth 0, count 0, freq 2639, maybe hot
;; Invalid sum of incoming frequencies 2818, should be 2639
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [91.0%]  (DFS_BACK)
;;              18 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u98(6){ }u99(7){ }u100(16){ }u101(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 82 83 88 144
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 82 83 88 144
;; live  kill	 17 [flags]
(code_label 259 78 83 7 75 "" [1 uses])
(note 83 259 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 7 (var_location:SI i (subreg:SI (reg:DI 88 [ ivtmp.118 ]) 0)) -1
     (nil))
(insn 85 84 86 7 (set (reg/f:DI 144 [ ints_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:168 87 {*movdi_internal_rex64}
     (nil))
(insn 86 85 87 7 (set (reg:DI 4 si)
        (reg:DI 88 [ ivtmp.118 ])) tilesInt.C:168 87 {*movdi_internal_rex64}
     (nil))
(insn 87 86 88 7 (set (reg:DI 5 di)
        (reg/f:DI 144 [ ints_list ])) tilesInt.C:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 144 [ ints_list ])
        (nil)))
(call_insn 88 87 89 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:168 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 89 88 90 7 (set (reg/f:DI 82 [ D.11897 ])
        (reg:DI 0 ax)) tilesInt.C:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 90 89 91 7 (set (reg:DI 5 di)
        (reg/f:DI 82 [ D.11897 ])) tilesInt.C:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 82 [ D.11897 ])
        (nil)))
(call_insn 91 90 92 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:168 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 92 91 93 7 (set (reg:DI 83 [ D.11899 ])
        (reg:DI 0 ax)) tilesInt.C:168 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 93 92 94 7 (set (mem:SI (plus:DI (mult:DI (reg:DI 88 [ ivtmp.118 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 61 [ ints ])) [0 MEM[base: ints_45, index: ivtmp.118_115, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 83 [ D.11899 ]) 0)) tilesInt.C:168 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 83 [ D.11899 ])
        (expr_list:REG_DEAD (reg/v/f:DI 61 [ ints ])
            (nil))))
(debug_insn 94 93 96 7 (var_location:SI D#8 (plus:SI (subreg:SI (reg:DI 88 [ ivtmp.118 ]) 0)
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 96 94 97 7 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))
(insn 97 96 99 7 (parallel [
            (set (reg:DI 88 [ ivtmp.118 ])
                (plus:DI (reg:DI 88 [ ivtmp.118 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 99 97 100 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 62 [ num_ints ])
            (subreg:SI (reg:DI 88 [ ivtmp.118 ]) 0))) tilesInt.C:167 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 62 [ num_ints ])
        (nil)))
(jump_insn 100 99 255 7 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 259)
            (pc))) tilesInt.C:167 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 259)
;;  succ:       7 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;; Invalid sum of incoming frequencies 721, should be 900
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU)
;;              7 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              17 [9.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u122(6){ }u123(7){ }u124(16){ }u125(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 87 106 145
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 86 87 106 145
;; live  kill	
(code_label 255 100 101 8 74 "" [1 uses])
(note 101 255 102 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 8 (var_location:SI num_ints (reg/v:SI 62 [ num_ints ])) -1
     (nil))
(debug_insn 103 102 104 8 (var_location:DI ints (reg/v/f:DI 61 [ ints ])) -1
     (nil))
(insn 104 103 105 8 (set (reg/f:DI 145 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 variables_list+0 S8 A128])) tilesInt.C:171 87 {*movdi_internal_rex64}
     (nil))
(insn 105 104 106 8 (set (reg:DI 5 di)
        (reg/f:DI 145 [ variables_list ])) tilesInt.C:171 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 145 [ variables_list ])
        (nil)))
(call_insn 106 105 107 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:171 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 107 106 108 8 (set (reg:DI 86 [ D.11899 ])
        (reg:DI 0 ax)) tilesInt.C:171 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 108 107 109 8 (set (reg/v:SI 87 [ num_variables ])
        (subreg:SI (reg:DI 86 [ D.11899 ]) 0)) tilesInt.C:171 89 {*movsi_internal}
     (nil))
(debug_insn 109 108 111 8 (var_location:SI num_variables (subreg:SI (reg:DI 86 [ D.11899 ]) 0)) tilesInt.C:171 -1
     (nil))
(debug_insn 111 109 10 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 10 111 112 8 (set (reg:DI 106 [ ivtmp.113 ])
        (const_int 0 [0])) tilesInt.C:173 87 {*movdi_internal_rex64}
     (nil))
(insn 112 10 113 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (subreg:SI (reg:DI 86 [ D.11899 ]) 0)
            (const_int 0 [0]))) tilesInt.C:173 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 113 112 142 8 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 281)
            (pc))) tilesInt.C:173 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 281)
;;  succ:       10 [91.0%] 
;;              9 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106

;; basic block 9, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [9.0%]  (FALLTHRU)
;;              10 [9.0%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 96 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 96 146
;; live  kill	
(code_label 142 113 114 9 68 "" [1 uses])
(note 114 142 115 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 115 114 116 9 (set (reg/f:DI 146 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])) tilesInt.C:176 87 {*movdi_internal_rex64}
     (nil))
(insn 116 115 117 9 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZL18CollisionTableType") [flags 0x2]  <var_decl 0x2b972083a000 CollisionTableType>)) tilesInt.C:176 87 {*movdi_internal_rex64}
     (nil))
(insn 117 116 118 9 (set (reg:DI 5 di)
        (reg/f:DI 146 [ memorctable ])) tilesInt.C:176 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 146 [ memorctable ])
        (nil)))
(call_insn 118 117 119 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyObject_IsInstance") [flags 0x41]  <function_decl 0x2b97207e8600 PyObject_IsInstance>) [0 PyObject_IsInstance S1 A8])
            (const_int 0 [0]))) tilesInt.C:176 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 119 118 120 9 (set (reg:SI 96 [ D.11898 ])
        (reg:SI 0 ax)) tilesInt.C:176 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 120 119 121 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 96 [ D.11898 ])
            (const_int 0 [0]))) tilesInt.C:176 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 96 [ D.11898 ])
        (nil)))
(jump_insn 121 120 281 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) tilesInt.C:176 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 149)
;;  succ:       11 [50.0%] 
;;              12 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86

;; basic block 10, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%] 
;;              10 [91.0%]  (FALLTHRU,DFS_BACK)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 87 106
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 92 93 106 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 92 93 106 147
;; live  kill	 17 [flags]
(code_label 281 121 280 10 80 "" [1 uses])
(note 280 281 128 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 280 129 10 (var_location:SI i (subreg:SI (reg:DI 106 [ ivtmp.113 ]) 0)) -1
     (nil))
(insn 129 128 130 10 (set (reg/f:DI 147 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 variables_list+0 S8 A128])) tilesInt.C:174 87 {*movdi_internal_rex64}
     (nil))
(insn 130 129 131 10 (set (reg:DI 4 si)
        (reg:DI 106 [ ivtmp.113 ])) tilesInt.C:174 87 {*movdi_internal_rex64}
     (nil))
(insn 131 130 132 10 (set (reg:DI 5 di)
        (reg/f:DI 147 [ variables_list ])) tilesInt.C:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 147 [ variables_list ])
        (nil)))
(call_insn 132 131 133 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:174 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 133 132 134 10 (set (reg/f:DI 92 [ D.11897 ])
        (reg:DI 0 ax)) tilesInt.C:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 134 133 135 10 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.11897 ])) tilesInt.C:174 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.11897 ])
        (nil)))
(call_insn 135 134 136 10 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("PyFloat_AsDouble") [flags 0x41]  <function_decl 0x2b97206e5e00 PyFloat_AsDouble>) [0 PyFloat_AsDouble S1 A8])
            (const_int 0 [0]))) tilesInt.C:174 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 136 135 137 10 (set (reg:DF 93 [ D.11901 ])
        (reg:DF 21 xmm0)) tilesInt.C:174 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 137 136 138 10 (set (mem:SF (plus:DI (mult:DI (reg:DI 106 [ ivtmp.113 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 69 [ variables ])) [0 MEM[base: variables_29, index: ivtmp.113_116, step: 4, offset: 0B]+0 S4 A32])
        (float_truncate:SF (reg:DF 93 [ D.11901 ]))) tilesInt.C:174 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 93 [ D.11901 ])
        (expr_list:REG_DEAD (reg/v/f:DI 69 [ variables ])
            (nil))))
(debug_insn 138 137 140 10 (var_location:SI D#7 (plus:SI (subreg:SI (reg:DI 106 [ ivtmp.113 ]) 0)
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 140 138 141 10 (var_location:SI i (debug_expr:SI D#7)) -1
     (nil))
(insn 141 140 143 10 (parallel [
            (set (reg:DI 106 [ ivtmp.113 ])
                (plus:DI (reg:DI 106 [ ivtmp.113 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 143 141 144 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 87 [ num_variables ])
            (subreg:SI (reg:DI 106 [ ivtmp.113 ]) 0))) tilesInt.C:173 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 87 [ num_variables ])
        (nil)))
(jump_insn 144 143 149 10 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) tilesInt.C:173 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 142)
;;  succ:       10 [91.0%]  (FALLTHRU,DFS_BACK)
;;              9 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86 87 106

;; basic block 11, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u181(6){ }u182(7){ }u183(16){ }u184(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148 149 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 148 149 150
;; live  kill	
(code_label 149 144 150 11 66 "" [1 uses])
(note 150 149 151 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 151 150 152 11 (var_location:DI ct (mem/f/j:DI (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])
            (const_int 16 [0x10])) [0 MEM[(struct CollisionTable *)memorctable.29_77].ct+0 S8 A64])) tilesInt.C:178 -1
     (nil))
(insn 152 151 153 11 (set (reg/f:DI 148 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])) tilesInt.C:178 87 {*movdi_internal_rex64}
     (nil))
(insn 153 152 154 11 (set (reg/f:DI 149 [ MEM[(struct CollisionTable *)memorctable.29_77].ct ])
        (mem/f/j:DI (plus:DI (reg/f:DI 148 [ memorctable ])
                (const_int 16 [0x10])) [0 MEM[(struct CollisionTable *)memorctable.29_77].ct+0 S8 A64])) tilesInt.C:179 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 148 [ memorctable ])
        (nil)))
(insn 154 153 155 11 (set (reg:SI 150 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])) tilesInt.C:179 89 {*movsi_internal}
     (nil))
(insn 155 154 156 11 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (reg/v:SI 62 [ num_ints ])) tilesInt.C:179 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 62 [ num_ints ])
        (nil)))
(insn 156 155 157 11 (set (reg:DI 38 r9)
        (reg/v/f:DI 61 [ ints ])) tilesInt.C:179 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ints ])
        (nil)))
(insn 157 156 158 11 (set (reg:SI 37 r8)
        (subreg:SI (reg:DI 86 [ D.11899 ]) 0)) tilesInt.C:179 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 86 [ D.11899 ])
        (nil)))
(insn 158 157 159 11 (set (reg:DI 2 cx)
        (reg/v/f:DI 69 [ variables ])) tilesInt.C:179 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 69 [ variables ])
        (nil)))
(insn 159 158 160 11 (set (reg:DI 1 dx)
        (reg/f:DI 149 [ MEM[(struct CollisionTable *)memorctable.29_77].ct ])) tilesInt.C:179 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 149 [ MEM[(struct CollisionTable *)memorctable.29_77].ct ])
        (nil)))
(insn 160 159 161 11 (set (reg:SI 4 si)
        (reg:SI 150 [ num_tilings ])) tilesInt.C:179 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 150 [ num_tilings ])
        (nil)))
(insn 161 160 162 11 (set (reg:DI 5 di)
        (reg/v/f:DI 73 [ the_tiles ])) tilesInt.C:179 87 {*movdi_internal_rex64}
     (nil))
(call_insn 162 161 166 11 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x41]  <function_decl 0x2b972081c400 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tilesInt.C:179 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73

;; basic block 12, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u205(6){ }u206(7){ }u207(16){ }u208(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 101 151 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 86
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 101 151 152
;; live  kill	
(note 166 162 167 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 168 12 (set (reg/f:DI 151 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])) tilesInt.C:183 87 {*movdi_internal_rex64}
     (nil))
(insn 168 167 169 12 (set (reg:DI 5 di)
        (reg/f:DI 151 [ memorctable ])) tilesInt.C:183 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 151 [ memorctable ])
        (nil)))
(call_insn 169 168 170 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:183 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 170 169 171 12 (set (reg:DI 101 [ D.11899 ])
        (reg:DI 0 ax)) tilesInt.C:183 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 171 170 172 12 (var_location:SI memory_size (subreg:SI (reg:DI 101 [ D.11899 ]) 0)) tilesInt.C:183 -1
     (nil))
(insn 172 171 173 12 (set (reg:SI 152 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])) tilesInt.C:184 89 {*movsi_internal}
     (nil))
(insn 173 172 174 12 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (reg/v:SI 62 [ num_ints ])) tilesInt.C:184 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 62 [ num_ints ])
        (nil)))
(insn 174 173 175 12 (set (reg:DI 38 r9)
        (reg/v/f:DI 61 [ ints ])) tilesInt.C:184 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ints ])
        (nil)))
(insn 175 174 176 12 (set (reg:SI 37 r8)
        (subreg:SI (reg:DI 86 [ D.11899 ]) 0)) tilesInt.C:184 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 86 [ D.11899 ])
        (nil)))
(insn 176 175 177 12 (set (reg:DI 2 cx)
        (reg/v/f:DI 69 [ variables ])) tilesInt.C:184 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 69 [ variables ])
        (nil)))
(insn 177 176 178 12 (set (reg:SI 1 dx)
        (subreg:SI (reg:DI 101 [ D.11899 ]) 0)) tilesInt.C:184 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 101 [ D.11899 ])
        (nil)))
(insn 178 177 179 12 (set (reg:SI 4 si)
        (reg:SI 152 [ num_tilings ])) tilesInt.C:184 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 152 [ num_tilings ])
        (nil)))
(insn 179 178 180 12 (set (reg:DI 5 di)
        (reg/v/f:DI 73 [ the_tiles ])) tilesInt.C:184 87 {*movdi_internal_rex64}
     (nil))
(call_insn 180 179 181 12 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x41]  <function_decl 0x2b9720810b00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tilesInt.C:184 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u232(6){ }u233(7){ }u234(16){ }u235(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; live  gen 	 17 [flags] 104 105
;; live  kill	 17 [flags]
(code_label 181 180 182 13 70 "" [0 uses])
(note 182 181 183 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 184 13 (set (reg:SI 104 [ num_tilings.24 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 num_tilings+0 S4 A128])) tilesInt.C:187 89 {*movsi_internal}
     (nil))
(insn 184 183 186 13 (parallel [
            (set (reg/v:SI 105 [ i ])
                (plus:SI (reg:SI 104 [ num_tilings.24 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:187 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 104 [ num_tilings.24 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 186 184 187 13 (var_location:SI i (reg/v:SI 105 [ i ])) -1
     (nil))
(insn 187 186 188 13 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:SI 105 [ i ])
            (const_int 0 [0]))) tilesInt.C:187 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 188 187 226 13 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) tilesInt.C:187 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 196)
;;  succ:       15 [91.0%] 
;;              14 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105

;; basic block 14, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [9.0%]  (FALLTHRU)
;;              16 [9.0%]  (LOOP_EXIT)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u241(6){ }u242(7){ }u243(16){ }u244(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 63
;; live  kill	
(code_label 226 188 189 14 72 "" [1 uses])
(note 189 226 190 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 190 189 191 14 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b97208f5b48 *.LC1>)) tilesInt.C:189 87 {*movdi_internal_rex64}
     (nil))
(insn 191 190 192 14 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:189 91 {*movqi_internal}
     (nil))
(call_insn 192 191 193 14 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("Py_BuildValue") [flags 0x41]  <function_decl 0x2b97207a2600 Py_BuildValue>) [0 Py_BuildValue S1 A8])
            (const_int 0 [0]))) tilesInt.C:189 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (nil))))
(insn 193 192 196 14 (set (reg/f:DI 63 [ D.11897 ])
        (reg:DI 0 ax)) tilesInt.C:189 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63

;; basic block 15, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [91.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u249(6){ }u250(7){ }u251(16){ }u252(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; lr  def 	 17 [flags] 115 121 154 155 157 158 159 160
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 105
;; live  gen 	 115 121 154 155 157 158 159 160
;; live  kill	 17 [flags]
(code_label 196 193 197 15 71 "" [1 uses])
(note 197 196 199 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 199 197 200 15 (set (reg:DI 154 [ D.11903 ])
        (zero_extend:DI (reg/v:SI 105 [ i ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 200 199 202 15 (parallel [
            (set (reg:DI 155 [ D.11903 ])
                (plus:DI (reg:DI 154 [ D.11903 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 154 [ D.11903 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 202 200 203 15 (parallel [
            (set (reg:DI 157)
                (neg:DI (reg:DI 155 [ D.11903 ])))
            (clobber (reg:CC 17 flags))
        ]) 461 {*negdi2_1}
     (expr_list:REG_DEAD (reg:DI 155 [ D.11903 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 203 202 206 15 (parallel [
            (set (reg:DI 158)
                (ashift:DI (reg:DI 157)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 157)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 206 203 207 15 (set (reg:DI 159 [ D.11903 ])
        (sign_extend:DI (reg/v:SI 105 [ i ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 105 [ i ])
        (nil)))
(insn 207 206 208 15 (parallel [
            (set (reg:DI 160 [ D.11903 ])
                (ashift:DI (reg:DI 159 [ D.11903 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 159 [ D.11903 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 208 207 11 15 (parallel [
            (set (reg/f:DI 121 [ D.11905 ])
                (plus:DI (reg/v/f:DI 73 [ the_tiles ])
                    (reg:DI 160 [ D.11903 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 160 [ D.11903 ])
        (expr_list:REG_DEAD (reg/v/f:DI 73 [ the_tiles ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 11 208 230 15 (set (reg:DI 115 [ ivtmp.110 ])
        (const_int 0 [0])) tilesInt.C:187 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158

;; basic block 16, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [91.0%]  (FALLTHRU,DFS_BACK)
;;              15 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 110 115 161 162 163 164 165
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 110 115 161 162 163 164 165
;; live  kill	 17 [flags]
(code_label 230 11 209 16 73 "" [0 uses])
(note 209 230 210 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 210 209 211 16 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 211 210 212 16 (set (reg:SI 162 [ MEM[base: _130, index: ivtmp.110_121, offset: 0B] ])
        (mem:SI (plus:DI (reg/f:DI 121 [ D.11905 ])
                (reg:DI 115 [ ivtmp.110 ])) [0 MEM[base: _130, index: ivtmp.110_121, offset: 0B]+0 S4 A32])) tilesInt.C:188 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 121 [ D.11905 ])
        (nil)))
(insn 212 211 213 16 (set (reg:DI 161 [ D.11899 ])
        (sign_extend:DI (reg:SI 162 [ MEM[base: _130, index: ivtmp.110_121, offset: 0B] ]))) tilesInt.C:188 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 162 [ MEM[base: _130, index: ivtmp.110_121, offset: 0B] ])
        (nil)))
(insn 213 212 214 16 (set (reg:DI 5 di)
        (reg:DI 161 [ D.11899 ])) tilesInt.C:188 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 161 [ D.11899 ])
        (nil)))
(call_insn 214 213 215 16 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_FromLong") [flags 0x41]  <function_decl 0x2b97206d6c00 PyInt_FromLong>) [0 PyInt_FromLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:188 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 215 214 216 16 (set (reg/f:DI 110 [ D.11897 ])
        (reg:DI 0 ax)) tilesInt.C:188 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 216 215 217 16 (set (reg:SI 164 [ start_element ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 start_element+0 S4 A128])) tilesInt.C:188 89 {*movsi_internal}
     (nil))
(insn 217 216 218 16 (set (reg:DI 163 [ D.11899 ])
        (sign_extend:DI (reg:SI 164 [ start_element ]))) tilesInt.C:188 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 164 [ start_element ])
        (nil)))
(insn 218 217 219 16 (set (reg/f:DI 165 [ tiles_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 tiles_list+0 S8 A128])) tilesInt.C:188 87 {*movdi_internal_rex64}
     (nil))
(insn 219 218 220 16 (set (reg:DI 1 dx)
        (reg/f:DI 110 [ D.11897 ])) tilesInt.C:188 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 110 [ D.11897 ])
        (nil)))
(insn 220 219 221 16 (set (reg:DI 4 si)
        (reg:DI 163 [ D.11899 ])) tilesInt.C:188 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 163 [ D.11899 ])
        (nil)))
(insn 221 220 222 16 (set (reg:DI 5 di)
        (reg/f:DI 165 [ tiles_list ])) tilesInt.C:188 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 165 [ tiles_list ])
        (nil)))
(call_insn 222 221 224 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Insert") [flags 0x41]  <function_decl 0x2b9720705f00 PyList_Insert>) [0 PyList_Insert S1 A8])
            (const_int 0 [0]))) tilesInt.C:188 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 224 222 225 16 (var_location:SI i (debug_expr:SI D#6)) -1
     (nil))
(insn 225 224 227 16 (parallel [
            (set (reg:DI 115 [ ivtmp.110 ])
                (plus:DI (reg:DI 115 [ ivtmp.110 ])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 227 225 228 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 115 [ ivtmp.110 ])
            (reg:DI 158))) tilesInt.C:187 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 158)
        (nil)))
(jump_insn 228 227 238 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 226)
            (pc))) tilesInt.C:187 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 226)
;;  succ:       16 [91.0%]  (FALLTHRU,DFS_BACK)
;;              14 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 121 158

;; basic block 17, loop depth 0, count 0, freq 458, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [73.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 77 167 168 169
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 61 62 77 167 168 169
;; live  kill	 17 [flags]
(code_label 238 228 239 17 63 "" [1 uses])
(note 239 238 240 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 240 239 241 17 (set (reg/f:DI 167 [ ints_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:165 87 {*movdi_internal_rex64}
     (nil))
(insn 241 240 242 17 (set (reg:DI 5 di)
        (reg/f:DI 167 [ ints_list ])) tilesInt.C:165 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 167 [ ints_list ])
        (nil)))
(call_insn 242 241 243 17 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:165 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 243 242 244 17 (set (reg:DI 77 [ D.11899 ])
        (reg:DI 0 ax)) tilesInt.C:165 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 244 243 245 17 (set (reg/v:SI 62 [ num_ints ])
        (subreg:SI (reg:DI 77 [ D.11899 ]) 0)) tilesInt.C:165 89 {*movsi_internal}
     (nil))
(debug_insn 245 244 246 17 (var_location:SI num_ints (subreg:SI (reg:DI 77 [ D.11899 ]) 0)) tilesInt.C:165 -1
     (nil))
(insn 246 245 247 17 (set (reg:DI 168 [ D.11900 ])
        (sign_extend:DI (subreg:SI (reg:DI 77 [ D.11899 ]) 0))) tilesInt.C:166 149 {*extendsidi2_rex64}
     (nil))
(insn 247 246 248 17 (parallel [
            (set (reg:DI 169 [ D.11900 ])
                (ashift:DI (reg:DI 168 [ D.11900 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:166 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 168 [ D.11900 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 248 247 249 17 (set (reg:DI 5 di)
        (reg:DI 169 [ D.11900 ])) tilesInt.C:166 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 169 [ D.11900 ])
        (nil)))
(call_insn 249 248 250 17 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:166 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 250 249 252 17 (set (reg/v/f:DI 61 [ ints ])
        (reg:DI 0 ax)) tilesInt.C:166 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 170)
            (nil))))
(debug_insn 252 250 254 17 (var_location:DI ints (reg/v/f:DI 61 [ ints ])) tilesInt.C:166 -1
     (nil))
(debug_insn 254 252 256 17 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 256 254 257 17 (set (reg:CCNO 17 flags)
        (compare:CCNO (subreg:SI (reg:DI 77 [ D.11899 ]) 0)
            (const_int 0 [0]))) tilesInt.C:167 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 77 [ D.11899 ])
        (nil)))
(jump_insn 257 256 258 17 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 255)
            (pc))) tilesInt.C:167 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 255)
;;  succ:       18 [91.0%]  (FALLTHRU)
;;              8 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73

;; basic block 18, loop depth 0, count 0, freq 417, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [91.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u324(6){ }u325(7){ }u326(16){ }u327(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  gen 	 88
;; live  kill	
(note 258 257 7 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 7 258 262 18 (set (reg:DI 88 [ ivtmp.118 ])
        (const_int 0 [0])) tilesInt.C:167 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73 88

;; basic block 19, loop depth 0, count 0, freq 442, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [30.2%] 
;;              6 [27.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 61 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 73
;; live  gen 	 61 62
;; live  kill	
(code_label 262 7 263 19 62 "" [1 uses])
(note 263 262 8 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 8 263 9 19 (set (reg/v:SI 62 [ num_ints ])
        (const_int 0 [0])) tilesInt.C:149 89 {*movsi_internal}
     (nil))
(insn 9 8 279 19 (set (reg/v/f:DI 61 [ ints ])
        (const_int 0 [0])) tilesInt.C:148 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 69 73

;; basic block 20, loop depth 0, count 0, freq 2290, maybe hot
;; Invalid sum of incoming frequencies 1145, should be 2290
;;  prev block 19, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [21.4%] 
;;              14 [100.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u332(6){ }u333(7){ }u334(16){ }u335(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 279 9 274 20 79 "" [1 uses])
(note 274 279 267 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 267 274 270 20 (set (reg/i:DI 0 ax)
        (reg/f:DI 63 [ D.11897 ])) tilesInt.C:190 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 63 [ D.11897 ])
        (nil)))
(insn 270 267 0 20 (use (reg/i:DI 0 ax)) tilesInt.C:190 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function PyObject* tiles_GetTiles(PyObject*, PyObject*) (_ZL14tiles_GetTilesP7_objectS0_, funcdef_no=153, decl_uid=11285, cgraph_uid=153)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 29 count 22 (  1.1)


PyObject* tiles_GetTiles(PyObject*, PyObject*)

Dataflow summary:
def_info->table_size = 100, use_info->table_size = 326
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={22d,18u} r1={24d,4u} r2={23d,3u} r4={27d,8u} r5={39d,19u} r6={1d,19u} r7={1d,46u} r8={19d} r9={19d} r10={19d} r11={19d} r12={19d} r13={19d} r14={19d} r15={19d} r16={1d,18u} r17={40d,10u} r18={19d} r19={19d} r20={1d,42u,4e} r21={20d,1u} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={19d} r30={19d} r31={19d} r32={19d} r33={19d} r34={19d} r35={19d} r36={19d} r37={23d,3u} r38={23d,3u} r39={19d} r40={19d} r45={19d} r46={19d} r47={19d} r48={19d} r49={19d} r50={19d} r51={19d} r52={19d} r60={2d,5u} r61={2d,4u} r62={3d,1u} r63={1d,1u} r65={1d,1u} r68={1d,4u} r72={1d,4u} r73={1d,2u} r74={1d,1u} r76={1d,4u} r81={1d,1u} r82={1d,1u} r85={1d,5u} r86={1d,1u} r87={2d,6u} r91={1d,1u} r92={1d,1u} r95={1d,1u} r100={1d,2u} r105={1d,3u} r107={2d,6u} r111={1d,1u} r115={2d,5u} r117={1d,2u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,2u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 1264{975d,285u,4e} in 172{153 regular + 19 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 23 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 63 120 121 122 123 124 126
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 62 63 120 121 122 123 124 126
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 2 )->[3]->( 4 22 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 65 68 72 73 128 129 131 132 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 65 68 72 73 128 129 131 132 133
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73

( 3 )->[4]->( 20 22 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u68(6){ }u69(7){ }u70(16){ }u71(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 74
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 74
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72

( 6 21 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u82(6){ }u83(7){ }u84(16){ }u85(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 87
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81 82 87 135
;; live  in  	 87
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 81 82 87 135
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; live  out 	 87

( 22 6 20 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u106(6){ }u107(7){ }u108(16){ }u109(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 85 86 107 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 85 86 107 136
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107

( 7 10 )->[8]->( 12 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u121(6){ }u122(7){ }u123(16){ }u124(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 95 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 95 137
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85

( 7 10 )->[10]->( 10 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 86 107
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 91 92 107 138
;; live  in  	 107
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 91 92 107 138
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; live  out 	 107

( 8 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 139 140 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 139 140 141
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

( 8 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u189(6){ }u190(7){ }u191(16){ }u192(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 100 142 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 100 142 143
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

( 12 13 )->[14]->( 15 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u216(6){ }u217(7){ }u218(16){ }u219(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 105 144 145
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 105 144 145
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u228(6){ }u229(7){ }u230(16){ }u231(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
;; live  gen 	 115
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115

( 16 15 )->[16]->( 16 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u232(6){ }u233(7){ }u234(16){ }u235(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 111 115 117 146 147
;; live  in  	 115
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 111 115 117 146 147
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; live  out 	 115

( 14 )->[18]->( 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; live  gen 	 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 16 )->[19]->( 23 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u270(6){ }u271(7){ }u272(16){ }u273(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; live  gen 	 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 4 )->[20]->( 21 7 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u280(6){ }u281(7){ }u282(16){ }u283(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 76 149 150 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 60 61 76 149 150 151
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72

( 20 )->[21]->( 6 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u301(6){ }u302(7){ }u303(16){ }u304(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  gen 	 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87

( 3 4 )->[22]->( 7 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u305(6){ }u306(7){ }u307(16){ }u308(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 60 61
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  gen 	 60 61
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72

( 19 2 18 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u315(0){ }u316(6){ }u317(7){ }u318(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 92 to worklist
  Adding insn 85 to worklist
  Adding insn 83 to worklist
  Adding insn 80 to worklist
  Adding insn 105 to worklist
  Adding insn 98 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 136 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
  Adding insn 124 to worklist
  Adding insn 154 to worklist
  Adding insn 147 to worklist
  Adding insn 172 to worklist
  Adding insn 165 to worklist
  Adding insn 161 to worklist
  Adding insn 182 to worklist
  Adding insn 178 to worklist
  Adding insn 200 to worklist
  Adding insn 194 to worklist
  Adding insn 189 to worklist
  Adding insn 229 to worklist
  Adding insn 221 to worklist
  Adding insn 214 to worklist
  Adding insn 242 to worklist
Finished finding needed instructions:
processing block 23 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 239 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 12 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 188 to worklist
  Adding insn 187 to worklist
  Adding insn 186 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
  Adding insn 10 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 13 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
  Adding insn 181 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
  Adding insn 104 to worklist
  Adding insn 9 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
  Adding insn 6 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
  Adding insn 228 to worklist
  Adding insn 222 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 41 to worklist
  Adding insn 11 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 4 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 29 count 23 (  1.1)
changing bb of uid 262
  unscanned insn
verify found no changes in insn with uid = 42.
Edge 2->23 redirected to 24
Implicit set of reg 63 in basic block 24
changing bb of uid 264
  unscanned insn
verify found no changes in insn with uid = 64.
Edge 3->22 redirected to 25
Implicit set of reg 73 in basic block 25
Implicit set of reg 95 in basic block 13
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 24 (  1.1)


PyObject* tiles_GetTiles(PyObject*, PyObject*)

Dataflow summary:
def_info->table_size = 100, use_info->table_size = 326
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={22d,18u} r1={24d,4u} r2={23d,3u} r4={27d,8u} r5={39d,19u} r6={1d,21u} r7={1d,48u} r8={19d} r9={19d} r10={19d} r11={19d} r12={19d} r13={19d} r14={19d} r15={19d} r16={1d,20u} r17={40d,10u} r18={19d} r19={19d} r20={1d,44u,4e} r21={20d,1u} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={19d} r30={19d} r31={19d} r32={19d} r33={19d} r34={19d} r35={19d} r36={19d} r37={23d,3u} r38={23d,3u} r39={19d} r40={19d} r45={19d} r46={19d} r47={19d} r48={19d} r49={19d} r50={19d} r51={19d} r52={19d} r60={2d,5u} r61={2d,4u} r62={3d,1u} r63={1d,1u} r65={1d,1u} r68={1d,4u} r72={1d,4u} r73={1d,2u} r74={1d,1u} r76={1d,4u} r81={1d,1u} r82={1d,1u} r85={1d,5u} r86={1d,1u} r87={2d,6u} r91={1d,1u} r92={1d,1u} r95={1d,1u} r100={1d,2u} r105={1d,3u} r107={2d,6u} r111={1d,1u} r115={2d,5u} r117={1d,2u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,2u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 1272{975d,293u,4e} in 172{153 regular + 19 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 24 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 63 120 121 122 123 124 126
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 62 63 120 121 122 123 124 126
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 2 )->[24]->( 23 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	

( 2 )->[3]->( 4 25 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 65 68 72 73 128 129 131 132 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 65 68 72 73 128 129 131 132 133
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73

( 3 )->[25]->( 22 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  out 	

( 3 )->[4]->( 20 22 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u68(6){ }u69(7){ }u70(16){ }u71(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 74
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 74
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72

( 6 21 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u82(6){ }u83(7){ }u84(16){ }u85(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 87
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81 82 87 135
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 81 82 87 135
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87

( 22 6 20 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u106(6){ }u107(7){ }u108(16){ }u109(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 85 86 107 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 85 86 107 136
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107

( 7 10 )->[8]->( 12 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u121(6){ }u122(7){ }u123(16){ }u124(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 95 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 95 137
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85

( 7 10 )->[10]->( 10 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 86 107
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 91 92 107 138
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 91 92 107 138
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107

( 8 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 139 140 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 139 140 141
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

( 8 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u189(6){ }u190(7){ }u191(16){ }u192(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 100 142 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 100 142 143
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

( 12 13 )->[14]->( 15 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u216(6){ }u217(7){ }u218(16){ }u219(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 105 144 145
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 105 144 145
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u228(6){ }u229(7){ }u230(16){ }u231(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
;; live  gen 	 115
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115

( 16 15 )->[16]->( 16 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u232(6){ }u233(7){ }u234(16){ }u235(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 111 115 117 146 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 111 115 117 146 147
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115

( 14 )->[18]->( 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; live  gen 	 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 16 )->[19]->( 23 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u270(6){ }u271(7){ }u272(16){ }u273(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; live  gen 	 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 4 )->[20]->( 21 7 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u280(6){ }u281(7){ }u282(16){ }u283(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 76 149 150 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 60 61 76 149 150 151
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72

( 20 )->[21]->( 6 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u301(6){ }u302(7){ }u303(16){ }u304(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  gen 	 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87

( 25 4 )->[22]->( 7 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u305(6){ }u306(7){ }u307(16){ }u308(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 60 61
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  gen 	 60 61
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72

( 19 24 18 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u315(0){ }u316(6){ }u317(7){ }u318(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 92 to worklist
  Adding insn 85 to worklist
  Adding insn 83 to worklist
  Adding insn 80 to worklist
  Adding insn 105 to worklist
  Adding insn 98 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 136 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
  Adding insn 124 to worklist
  Adding insn 154 to worklist
  Adding insn 147 to worklist
  Adding insn 172 to worklist
  Adding insn 165 to worklist
  Adding insn 161 to worklist
  Adding insn 182 to worklist
  Adding insn 178 to worklist
  Adding insn 200 to worklist
  Adding insn 194 to worklist
  Adding insn 189 to worklist
  Adding insn 229 to worklist
  Adding insn 221 to worklist
  Adding insn 214 to worklist
  Adding insn 242 to worklist
Finished finding needed instructions:
processing block 23 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 239 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 12 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 188 to worklist
  Adding insn 187 to worklist
  Adding insn 186 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
  Adding insn 10 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 13 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
  Adding insn 181 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
  Adding insn 104 to worklist
  Adding insn 9 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
  Adding insn 6 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
  Adding insn 228 to worklist
  Adding insn 222 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 41 to worklist
  Adding insn 11 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 4 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 31 count 25 (  1.1)
SET hash table (59 buckets, 10 entries)
Index 0 (hash value 3)
  (reg/f:DI 62 [ D.11929 ]) := (const_int 0 [0])
Index 1 (hash value 4)
  (reg:SI 63 [ D.11930 ]) := (const_int 0 [0])
Index 2 (hash value 14)
  (reg/f:DI 73 [ ints_list.37 ]) := (const_int 0 [0])
Index 3 (hash value 48)
  (reg:DI 107 [ ivtmp.130 ]) := (const_int 0 [0])
Index 4 (hash value 36)
  (reg:SI 95 [ D.11930 ]) := (const_int 0 [0])
Index 5 (hash value 56)
  (reg:DI 115 [ ivtmp.125 ]) := (const_int 0 [0])
Index 6 (hash value 3)
  (reg/f:DI 62 [ D.11929 ]) := (reg/v/f:DI 105 [ tiles_list ])
Index 7 (hash value 28)
  (reg:DI 87 [ ivtmp.135 ]) := (const_int 0 [0])
Index 8 (hash value 1)
  (reg/v/f:DI 60 [ ints ]) := (const_int 0 [0])
Index 9 (hash value 2)
  (reg/v:SI 61 [ num_ints ]) := (const_int 0 [0])

CPROP of PyObject* tiles_GetTiles(PyObject*, PyObject*), 22 basic blocks, 1152 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 42.
Edge 2->3 redirected to 21
deleting insn with uid = 262.
deleting insn with uid = 263.
deleting block 3
verify found no changes in insn with uid = 64.
Edge 4->5 redirected to 20
deleting insn with uid = 264.
deleting insn with uid = 265.
deleting block 5


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


PyObject* tiles_GetTiles(PyObject*, PyObject*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={22d,18u} r1={24d,4u} r2={23d,3u} r4={27d,8u} r5={39d,19u} r6={1d,19u} r7={1d,46u} r8={19d} r9={19d} r10={19d} r11={19d} r12={19d} r13={19d} r14={19d} r15={19d} r16={1d,18u} r17={40d,10u} r18={19d} r19={19d} r20={1d,42u,4e} r21={20d,1u} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={19d} r30={19d} r31={19d} r32={19d} r33={19d} r34={19d} r35={19d} r36={19d} r37={23d,3u} r38={23d,3u} r39={19d} r40={19d} r45={19d} r46={19d} r47={19d} r48={19d} r49={19d} r50={19d} r51={19d} r52={19d} r60={2d,5u} r61={2d,4u} r62={3d,1u} r63={1d,1u} r65={1d,1u} r68={1d,4u} r72={1d,4u} r73={1d,2u} r74={1d,1u} r76={1d,4u} r81={1d,1u} r82={1d,1u} r85={1d,5u} r86={1d,1u} r87={2d,6u} r91={1d,1u} r92={1d,1u} r95={1d,1u} r100={1d,2u} r105={1d,3u} r107={2d,6u} r111={1d,1u} r115={2d,5u} r117={1d,2u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,2u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 1264{975d,285u,4e} in 172{153 regular + 19 call} insns.
;; basic block 2, loop depth 0, count 0, freq 1145, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 63 120 121 122 123 124 126
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 62 63 120 121 122 123 124 126
;; live  kill	 17 [flags]
(note 14 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 14 5 2 (set (reg/v/f:DI 120 [ args ])
        (reg:DI 4 si [ args ])) tilesInt.C:193 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ args ])
        (nil)))
(note 5 4 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 5 17 2 (var_location:DI tiles_list (const_int 0 [0])) tilesInt.C:194 -1
     (nil))
(insn 17 16 18 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:197 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 18 17 19 2 (var_location:DI ct (const_int 0 [0])) tilesInt.C:198 -1
     (nil))
(insn 19 18 20 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 variables_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:200 87 {*movdi_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])
        (const_int 0 [0])) tilesInt.C:203 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 21 20 22 2 (var_location:DI ints (const_int 0 [0])) tilesInt.C:204 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI num_ints (const_int 0 [0])) tilesInt.C:205 -1
     (nil))
(insn 23 22 24 2 (parallel [
            (set (reg/f:DI 121)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:210 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 24 23 25 2 (parallel [
            (set (reg/f:DI 122)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:210 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 25 24 26 2 (parallel [
            (set (reg/f:DI 123)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:210 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 26 25 27 2 (parallel [
            (set (reg/f:DI 124)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:210 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 27 26 28 2 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S8 A64])
        (reg/f:DI 124)) tilesInt.C:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 124)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 28 27 30 2 (set (reg:DI 126)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("PyList_Type") [flags 0x40]  <var_decl 0x2b97207048e8 PyList_Type>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tilesInt.C:210 87 {*movdi_internal_rex64}
     (nil))
(insn 30 28 31 2 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 126)) tilesInt.C:210 87 {*movdi_internal_rex64}
     (nil))
(insn 31 30 33 2 (set (reg:DI 38 r9)
        (reg/f:DI 121)) tilesInt.C:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 121)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))
(insn 33 31 34 2 (set (reg:DI 37 r8)
        (reg:DI 126)) tilesInt.C:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 126)
        (expr_list:REG_EQUAL (symbol_ref:DI ("PyList_Type") [flags 0x40]  <var_decl 0x2b97207048e8 PyList_Type>)
            (nil))))
(insn 34 33 35 2 (set (reg:DI 2 cx)
        (reg/f:DI 122)) tilesInt.C:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 122)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))
(insn 35 34 36 2 (set (reg:DI 1 dx)
        (reg/f:DI 123)) tilesInt.C:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 123)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0]))
            (nil))))
(insn 36 35 37 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x2b97209cfa18 *.LC3>)) tilesInt.C:210 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 2 (set (reg:DI 5 di)
        (reg/v/f:DI 120 [ args ])) tilesInt.C:210 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 120 [ args ])
        (nil)))
(insn 38 37 39 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:210 91 {*movqi_internal}
     (nil))
(call_insn 39 38 40 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyArg_ParseTuple") [flags 0x41]  <function_decl 0x2b97207a2300 PyArg_ParseTuple>) [0 PyArg_ParseTuple S1 A8])
            (const_int 16 [0x10]))) tilesInt.C:210 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                    (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                    (const_int 8 [0x8])) [0  S8 A64]))
                                        (nil)))))))))))
(insn 40 39 11 2 (set (reg:SI 63 [ D.11930 ])
        (reg:SI 0 ax)) tilesInt.C:210 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 11 40 41 2 (set (reg/f:DI 62 [ D.11929 ])
        (const_int 0 [0])) tilesInt.C:211 87 {*movdi_internal_rex64}
     (nil))
(insn 41 11 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 63 [ D.11930 ])
            (const_int 0 [0]))) tilesInt.C:208 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 63 [ D.11930 ])
        (nil)))
(jump_insn 42 41 43 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 259)
            (pc))) tilesInt.C:208 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2139 [0x85b])
            (nil)))
 -> 259)
;;  succ:       21 [21.4%] 
;;              4 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.6%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 65 68 72 73 128 129 131 132 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 65 68 72 73 128 129 131 132 133
;; live  kill	 17 [flags]
(note 43 42 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 4 (set (reg/f:DI 128 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 variables_list+0 S8 A128])) tilesInt.C:213 87 {*movdi_internal_rex64}
     (nil))
(insn 45 44 46 4 (set (reg:DI 5 di)
        (reg/f:DI 128 [ variables_list ])) tilesInt.C:213 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 128 [ variables_list ])
        (nil)))
(call_insn 46 45 47 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:213 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 47 46 48 4 (set (reg:DI 65 [ D.11931 ])
        (reg:DI 0 ax)) tilesInt.C:213 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 48 47 49 4 (parallel [
            (set (reg:DI 129 [ D.11932 ])
                (ashift:DI (reg:DI 65 [ D.11931 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:213 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 65 [ D.11931 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 49 48 50 4 (set (reg:DI 5 di)
        (reg:DI 129 [ D.11932 ])) tilesInt.C:213 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 129 [ D.11932 ])
        (nil)))
(call_insn 50 49 51 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:213 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 51 50 53 4 (set (reg/v/f:DI 68 [ variables ])
        (reg:DI 0 ax)) tilesInt.C:213 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 130)
            (nil))))
(debug_insn 53 51 54 4 (var_location:DI variables (reg/v/f:DI 68 [ variables ])) tilesInt.C:213 -1
     (nil))
(insn 54 53 55 4 (set (reg:SI 132 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 num_tilings+0 S4 A128])) tilesInt.C:214 89 {*movsi_internal}
     (nil))
(insn 55 54 56 4 (set (reg:DI 131 [ D.11932 ])
        (sign_extend:DI (reg:SI 132 [ num_tilings ]))) tilesInt.C:214 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 132 [ num_tilings ])
        (nil)))
(insn 56 55 57 4 (parallel [
            (set (reg:DI 133 [ D.11932 ])
                (ashift:DI (reg:DI 131 [ D.11932 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:214 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 131 [ D.11932 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 57 56 58 4 (set (reg:DI 5 di)
        (reg:DI 133 [ D.11932 ])) tilesInt.C:214 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 133 [ D.11932 ])
        (nil)))
(call_insn 58 57 59 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:214 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 59 58 61 4 (set (reg/v/f:DI 72 [ the_tiles ])
        (reg:DI 0 ax)) tilesInt.C:214 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 134)
            (nil))))
(debug_insn 61 59 62 4 (var_location:DI the_tiles (reg/v/f:DI 72 [ the_tiles ])) tilesInt.C:214 -1
     (nil))
(insn 62 61 63 4 (set (reg/f:DI 73 [ ints_list.37 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:215 87 {*movdi_internal_rex64}
     (nil))
(insn 63 62 64 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 73 [ ints_list.37 ])
            (const_int 0 [0]))) tilesInt.C:215 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 64 63 65 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 234)
            (pc))) tilesInt.C:215 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 234)
;;  succ:       6 [69.8%]  (FALLTHRU)
;;              20 [30.2%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73

;; basic block 6, loop depth 0, count 0, freq 628, maybe hot
;;  prev block 4, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [69.8%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u68(6){ }u69(7){ }u70(16){ }u71(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 74
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72 73
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 74
;; live  kill	
(note 65 64 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 6 (set (reg:DI 5 di)
        (reg/f:DI 73 [ ints_list.37 ])) tilesInt.C:215 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 73 [ ints_list.37 ])
        (nil)))
(call_insn 67 66 68 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:215 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 68 67 69 6 (set (reg:DI 74 [ D.11931 ])
        (reg:DI 0 ax)) tilesInt.C:215 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 69 68 70 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 74 [ D.11931 ])
            (const_int 0 [0]))) tilesInt.C:215 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 74 [ D.11931 ])
        (nil)))
(jump_insn 70 69 231 6 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) tilesInt.C:215 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 210)
;;  succ:       18 [73.0%] 
;;              20 [27.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72

;; basic block 7, loop depth 0, count 0, freq 2639, maybe hot
;; Invalid sum of incoming frequencies 2818, should be 2639
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [91.0%]  (DFS_BACK)
;;              19 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u82(6){ }u83(7){ }u84(16){ }u85(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 87
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81 82 87 135
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 81 82 87 135
;; live  kill	 17 [flags]
(code_label 231 70 75 7 99 "" [1 uses])
(note 75 231 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 7 (var_location:SI i (subreg:SI (reg:DI 87 [ ivtmp.135 ]) 0)) -1
     (nil))
(insn 77 76 78 7 (set (reg/f:DI 135 [ ints_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:220 87 {*movdi_internal_rex64}
     (nil))
(insn 78 77 79 7 (set (reg:DI 4 si)
        (reg:DI 87 [ ivtmp.135 ])) tilesInt.C:220 87 {*movdi_internal_rex64}
     (nil))
(insn 79 78 80 7 (set (reg:DI 5 di)
        (reg/f:DI 135 [ ints_list ])) tilesInt.C:220 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 135 [ ints_list ])
        (nil)))
(call_insn 80 79 81 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:220 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 81 80 82 7 (set (reg/f:DI 81 [ D.11929 ])
        (reg:DI 0 ax)) tilesInt.C:220 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 82 81 83 7 (set (reg:DI 5 di)
        (reg/f:DI 81 [ D.11929 ])) tilesInt.C:220 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 81 [ D.11929 ])
        (nil)))
(call_insn 83 82 84 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:220 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 84 83 85 7 (set (reg:DI 82 [ D.11931 ])
        (reg:DI 0 ax)) tilesInt.C:220 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 85 84 86 7 (set (mem:SI (plus:DI (mult:DI (reg:DI 87 [ ivtmp.135 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 60 [ ints ])) [0 MEM[base: ints_44, index: ivtmp.135_112, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 82 [ D.11931 ]) 0)) tilesInt.C:220 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 82 [ D.11931 ])
        (expr_list:REG_DEAD (reg/v/f:DI 60 [ ints ])
            (nil))))
(debug_insn 86 85 88 7 (var_location:SI D#10 (plus:SI (subreg:SI (reg:DI 87 [ ivtmp.135 ]) 0)
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 88 86 89 7 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))
(insn 89 88 91 7 (parallel [
            (set (reg:DI 87 [ ivtmp.135 ])
                (plus:DI (reg:DI 87 [ ivtmp.135 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 91 89 92 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 61 [ num_ints ])
            (subreg:SI (reg:DI 87 [ ivtmp.135 ]) 0))) tilesInt.C:219 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 61 [ num_ints ])
        (nil)))
(jump_insn 92 91 227 7 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 231)
            (pc))) tilesInt.C:219 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 231)
;;  succ:       7 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;; Invalid sum of incoming frequencies 721, should be 900
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              7 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              18 [9.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u106(6){ }u107(7){ }u108(16){ }u109(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 85 86 107 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 85 86 107 136
;; live  kill	
(code_label 227 92 93 8 98 "" [1 uses])
(note 93 227 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 8 (var_location:SI num_ints (reg/v:SI 61 [ num_ints ])) -1
     (nil))
(debug_insn 95 94 96 8 (var_location:DI ints (reg/v/f:DI 60 [ ints ])) -1
     (nil))
(insn 96 95 97 8 (set (reg/f:DI 136 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 variables_list+0 S8 A128])) tilesInt.C:223 87 {*movdi_internal_rex64}
     (nil))
(insn 97 96 98 8 (set (reg:DI 5 di)
        (reg/f:DI 136 [ variables_list ])) tilesInt.C:223 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 136 [ variables_list ])
        (nil)))
(call_insn 98 97 99 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:223 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 99 98 100 8 (set (reg:DI 85 [ D.11931 ])
        (reg:DI 0 ax)) tilesInt.C:223 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 100 99 101 8 (set (reg/v:SI 86 [ num_variables ])
        (subreg:SI (reg:DI 85 [ D.11931 ]) 0)) tilesInt.C:223 89 {*movsi_internal}
     (nil))
(debug_insn 101 100 103 8 (var_location:SI num_variables (subreg:SI (reg:DI 85 [ D.11931 ]) 0)) tilesInt.C:223 -1
     (nil))
(debug_insn 103 101 9 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 9 103 104 8 (set (reg:DI 107 [ ivtmp.130 ])
        (const_int 0 [0])) tilesInt.C:225 87 {*movdi_internal_rex64}
     (nil))
(insn 104 9 105 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (subreg:SI (reg:DI 85 [ D.11931 ]) 0)
            (const_int 0 [0]))) tilesInt.C:225 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 105 104 134 8 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 261)
            (pc))) tilesInt.C:225 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 261)
;;  succ:       10 [91.0%] 
;;              9 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107

;; basic block 9, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [9.0%]  (FALLTHRU)
;;              10 [9.0%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u121(6){ }u122(7){ }u123(16){ }u124(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 95 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 95 137
;; live  kill	
(code_label 134 105 106 9 94 "" [1 uses])
(note 106 134 107 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 9 (set (reg/f:DI 137 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])) tilesInt.C:228 87 {*movdi_internal_rex64}
     (nil))
(insn 108 107 109 9 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZL18CollisionTableType") [flags 0x2]  <var_decl 0x2b972083a000 CollisionTableType>)) tilesInt.C:228 87 {*movdi_internal_rex64}
     (nil))
(insn 109 108 110 9 (set (reg:DI 5 di)
        (reg/f:DI 137 [ memorctable ])) tilesInt.C:228 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 137 [ memorctable ])
        (nil)))
(call_insn 110 109 111 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyObject_IsInstance") [flags 0x41]  <function_decl 0x2b97207e8600 PyObject_IsInstance>) [0 PyObject_IsInstance S1 A8])
            (const_int 0 [0]))) tilesInt.C:228 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 111 110 112 9 (set (reg:SI 95 [ D.11930 ])
        (reg:SI 0 ax)) tilesInt.C:228 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 112 111 113 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 95 [ D.11930 ])
            (const_int 0 [0]))) tilesInt.C:228 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 95 [ D.11930 ])
        (nil)))
(jump_insn 113 112 261 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) tilesInt.C:228 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 141)
;;  succ:       11 [50.0%] 
;;              12 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85

;; basic block 10, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%] 
;;              10 [91.0%]  (FALLTHRU,DFS_BACK)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 86 107
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 91 92 107 138
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 91 92 107 138
;; live  kill	 17 [flags]
(code_label 261 113 260 10 106 "" [1 uses])
(note 260 261 120 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 120 260 121 10 (var_location:SI i (subreg:SI (reg:DI 107 [ ivtmp.130 ]) 0)) -1
     (nil))
(insn 121 120 122 10 (set (reg/f:DI 138 [ variables_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 variables_list+0 S8 A128])) tilesInt.C:226 87 {*movdi_internal_rex64}
     (nil))
(insn 122 121 123 10 (set (reg:DI 4 si)
        (reg:DI 107 [ ivtmp.130 ])) tilesInt.C:226 87 {*movdi_internal_rex64}
     (nil))
(insn 123 122 124 10 (set (reg:DI 5 di)
        (reg/f:DI 138 [ variables_list ])) tilesInt.C:226 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 138 [ variables_list ])
        (nil)))
(call_insn 124 123 125 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_GetItem") [flags 0x41]  <function_decl 0x2b9720705d00 PyList_GetItem>) [0 PyList_GetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:226 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 125 124 126 10 (set (reg/f:DI 91 [ D.11929 ])
        (reg:DI 0 ax)) tilesInt.C:226 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 126 125 127 10 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.11929 ])) tilesInt.C:226 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.11929 ])
        (nil)))
(call_insn 127 126 128 10 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("PyFloat_AsDouble") [flags 0x41]  <function_decl 0x2b97206e5e00 PyFloat_AsDouble>) [0 PyFloat_AsDouble S1 A8])
            (const_int 0 [0]))) tilesInt.C:226 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 128 127 129 10 (set (reg:DF 92 [ D.11933 ])
        (reg:DF 21 xmm0)) tilesInt.C:226 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 129 128 130 10 (set (mem:SF (plus:DI (mult:DI (reg:DI 107 [ ivtmp.130 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 68 [ variables ])) [0 MEM[base: variables_28, index: ivtmp.130_113, step: 4, offset: 0B]+0 S4 A32])
        (float_truncate:SF (reg:DF 92 [ D.11933 ]))) tilesInt.C:226 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 92 [ D.11933 ])
        (expr_list:REG_DEAD (reg/v/f:DI 68 [ variables ])
            (nil))))
(debug_insn 130 129 132 10 (var_location:SI D#9 (plus:SI (subreg:SI (reg:DI 107 [ ivtmp.130 ]) 0)
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 132 130 133 10 (var_location:SI i (debug_expr:SI D#9)) -1
     (nil))
(insn 133 132 135 10 (parallel [
            (set (reg:DI 107 [ ivtmp.130 ])
                (plus:DI (reg:DI 107 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 135 133 136 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 86 [ num_variables ])
            (subreg:SI (reg:DI 107 [ ivtmp.130 ]) 0))) tilesInt.C:225 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 86 [ num_variables ])
        (nil)))
(jump_insn 136 135 141 10 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) tilesInt.C:225 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 134)
;;  succ:       10 [91.0%]  (FALLTHRU,DFS_BACK)
;;              9 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85 86 107

;; basic block 11, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 139 140 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 139 140 141
;; live  kill	
(code_label 141 136 142 11 92 "" [1 uses])
(note 142 141 143 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 11 (var_location:DI ct (mem/f/j:DI (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])
            (const_int 16 [0x10])) [0 MEM[(struct CollisionTable *)memorctable.39_76].ct+0 S8 A64])) tilesInt.C:230 -1
     (nil))
(insn 144 143 145 11 (set (reg/f:DI 139 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])) tilesInt.C:230 87 {*movdi_internal_rex64}
     (nil))
(insn 145 144 146 11 (set (reg/f:DI 140 [ MEM[(struct CollisionTable *)memorctable.39_76].ct ])
        (mem/f/j:DI (plus:DI (reg/f:DI 139 [ memorctable ])
                (const_int 16 [0x10])) [0 MEM[(struct CollisionTable *)memorctable.39_76].ct+0 S8 A64])) tilesInt.C:231 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 139 [ memorctable ])
        (nil)))
(insn 146 145 147 11 (set (reg:SI 141 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 num_tilings+0 S4 A128])) tilesInt.C:231 89 {*movsi_internal}
     (nil))
(insn 147 146 148 11 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (reg/v:SI 61 [ num_ints ])) tilesInt.C:231 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ num_ints ])
        (nil)))
(insn 148 147 149 11 (set (reg:DI 38 r9)
        (reg/v/f:DI 60 [ ints ])) tilesInt.C:231 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ ints ])
        (nil)))
(insn 149 148 150 11 (set (reg:SI 37 r8)
        (subreg:SI (reg:DI 85 [ D.11931 ]) 0)) tilesInt.C:231 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 85 [ D.11931 ])
        (nil)))
(insn 150 149 151 11 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ variables ])) tilesInt.C:231 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ variables ])
        (nil)))
(insn 151 150 152 11 (set (reg:DI 1 dx)
        (reg/f:DI 140 [ MEM[(struct CollisionTable *)memorctable.39_76].ct ])) tilesInt.C:231 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 140 [ MEM[(struct CollisionTable *)memorctable.39_76].ct ])
        (nil)))
(insn 152 151 153 11 (set (reg:SI 4 si)
        (reg:SI 141 [ num_tilings ])) tilesInt.C:231 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 141 [ num_tilings ])
        (nil)))
(insn 153 152 154 11 (set (reg:DI 5 di)
        (reg/v/f:DI 72 [ the_tiles ])) tilesInt.C:231 87 {*movdi_internal_rex64}
     (nil))
(call_insn 154 153 158 11 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x41]  <function_decl 0x2b972081c400 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tilesInt.C:231 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

;; basic block 12, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u189(6){ }u190(7){ }u191(16){ }u192(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 100 142 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 85
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 100 142 143
;; live  kill	
(note 158 154 159 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 12 (set (reg/f:DI 142 [ memorctable ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 memorctable+0 S8 A128])) tilesInt.C:235 87 {*movdi_internal_rex64}
     (nil))
(insn 160 159 161 12 (set (reg:DI 5 di)
        (reg/f:DI 142 [ memorctable ])) tilesInt.C:235 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 142 [ memorctable ])
        (nil)))
(call_insn 161 160 162 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_AsLong") [flags 0x41]  <function_decl 0x2b97206d6f00 PyInt_AsLong>) [0 PyInt_AsLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:235 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 162 161 163 12 (set (reg:DI 100 [ D.11931 ])
        (reg:DI 0 ax)) tilesInt.C:235 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 163 162 164 12 (var_location:SI memory_size (subreg:SI (reg:DI 100 [ D.11931 ]) 0)) tilesInt.C:235 -1
     (nil))
(insn 164 163 165 12 (set (reg:SI 143 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 num_tilings+0 S4 A128])) tilesInt.C:236 89 {*movsi_internal}
     (nil))
(insn 165 164 166 12 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (reg/v:SI 61 [ num_ints ])) tilesInt.C:236 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ num_ints ])
        (nil)))
(insn 166 165 167 12 (set (reg:DI 38 r9)
        (reg/v/f:DI 60 [ ints ])) tilesInt.C:236 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ ints ])
        (nil)))
(insn 167 166 168 12 (set (reg:SI 37 r8)
        (subreg:SI (reg:DI 85 [ D.11931 ]) 0)) tilesInt.C:236 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 85 [ D.11931 ])
        (nil)))
(insn 168 167 169 12 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ variables ])) tilesInt.C:236 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ variables ])
        (nil)))
(insn 169 168 170 12 (set (reg:SI 1 dx)
        (subreg:SI (reg:DI 100 [ D.11931 ]) 0)) tilesInt.C:236 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 100 [ D.11931 ])
        (nil)))
(insn 170 169 171 12 (set (reg:SI 4 si)
        (reg:SI 143 [ num_tilings ])) tilesInt.C:236 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 143 [ num_tilings ])
        (nil)))
(insn 171 170 172 12 (set (reg:DI 5 di)
        (reg/v/f:DI 72 [ the_tiles ])) tilesInt.C:236 87 {*movdi_internal_rex64}
     (nil))
(call_insn 172 171 173 12 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x41]  <function_decl 0x2b9720810b00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tilesInt.C:236 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u216(6){ }u217(7){ }u218(16){ }u219(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 105 144 145
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 105 144 145
;; live  kill	
(code_label 173 172 174 13 96 "" [0 uses])
(note 174 173 175 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 176 13 (set (reg:SI 145 [ num_tilings ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 num_tilings+0 S4 A128])) tilesInt.C:238 89 {*movsi_internal}
     (nil))
(insn 176 175 177 13 (set (reg:DI 144 [ D.11931 ])
        (sign_extend:DI (reg:SI 145 [ num_tilings ]))) tilesInt.C:238 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 145 [ num_tilings ])
        (nil)))
(insn 177 176 178 13 (set (reg:DI 5 di)
        (reg:DI 144 [ D.11931 ])) tilesInt.C:238 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 144 [ D.11931 ])
        (nil)))
(call_insn 178 177 179 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_New") [flags 0x41]  <function_decl 0x2b9720705b00 PyList_New>) [0 PyList_New S1 A8])
            (const_int 0 [0]))) tilesInt.C:238 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 179 178 180 13 (set (reg/v/f:DI 105 [ tiles_list ])
        (reg:DI 0 ax)) tilesInt.C:238 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 180 179 181 13 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 181 180 182 13 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 num_tilings+0 S4 A128])
            (const_int 0 [0]))) tilesInt.C:239 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 182 181 183 13 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 249)
            (pc))) tilesInt.C:239 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 249)
;;  succ:       14 [91.0%]  (FALLTHRU)
;;              16 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105

;; basic block 14, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [91.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u228(6){ }u229(7){ }u230(16){ }u231(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105
;; live  gen 	 115
;; live  kill	
(note 183 182 10 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 10 183 202 14 (set (reg:DI 115 [ ivtmp.125 ])
        (const_int 0 [0])) tilesInt.C:239 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115

;; basic block 15, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [91.0%]  (FALLTHRU,DFS_BACK)
;;              14 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u232(6){ }u233(7){ }u234(16){ }u235(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 111 115 117 146 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 111 115 117 146 147
;; live  kill	 17 [flags]
(code_label 202 10 184 15 97 "" [0 uses])
(note 184 202 185 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 185 184 186 15 (var_location:SI i (subreg:SI (reg:DI 115 [ ivtmp.125 ]) 0)) -1
     (nil))
(insn 186 185 187 15 (set (reg:SI 147 [ MEM[base: the_tiles_33, index: ivtmp.125_122, step: 4, offset: 0B] ])
        (mem:SI (plus:DI (mult:DI (reg:DI 115 [ ivtmp.125 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 72 [ the_tiles ])) [0 MEM[base: the_tiles_33, index: ivtmp.125_122, step: 4, offset: 0B]+0 S4 A32])) tilesInt.C:240 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 72 [ the_tiles ])
        (nil)))
(insn 187 186 188 15 (set (reg:DI 146 [ D.11931 ])
        (sign_extend:DI (reg:SI 147 [ MEM[base: the_tiles_33, index: ivtmp.125_122, step: 4, offset: 0B] ]))) tilesInt.C:240 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 147 [ MEM[base: the_tiles_33, index: ivtmp.125_122, step: 4, offset: 0B] ])
        (nil)))
(insn 188 187 189 15 (set (reg:DI 5 di)
        (reg:DI 146 [ D.11931 ])) tilesInt.C:240 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 146 [ D.11931 ])
        (nil)))
(call_insn 189 188 190 15 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_FromLong") [flags 0x41]  <function_decl 0x2b97206d6c00 PyInt_FromLong>) [0 PyInt_FromLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:240 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 190 189 191 15 (set (reg/f:DI 111 [ D.11929 ])
        (reg:DI 0 ax)) tilesInt.C:240 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 191 190 192 15 (set (reg:DI 1 dx)
        (reg/f:DI 111 [ D.11929 ])) tilesInt.C:240 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 111 [ D.11929 ])
        (nil)))
(insn 192 191 193 15 (set (reg:DI 4 si)
        (reg:DI 115 [ ivtmp.125 ])) tilesInt.C:240 87 {*movdi_internal_rex64}
     (nil))
(insn 193 192 194 15 (set (reg:DI 5 di)
        (reg/v/f:DI 105 [ tiles_list ])) tilesInt.C:240 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 105 [ tiles_list ])
        (nil)))
(call_insn 194 193 195 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_SetItem") [flags 0x41]  <function_decl 0x2b9720705e00 PyList_SetItem>) [0 PyList_SetItem S1 A8])
            (const_int 0 [0]))) tilesInt.C:240 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 195 194 197 15 (parallel [
            (set (reg:SI 117 [ D.11930 ])
                (plus:SI (subreg:SI (reg:DI 115 [ ivtmp.125 ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 197 195 198 15 (var_location:SI i (reg:SI 117 [ D.11930 ])) -1
     (nil))
(insn 198 197 199 15 (parallel [
            (set (reg:DI 115 [ ivtmp.125 ])
                (plus:DI (reg:DI 115 [ ivtmp.125 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 199 198 200 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 num_tilings+0 S4 A128])
            (reg:SI 117 [ D.11930 ]))) tilesInt.C:239 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 117 [ D.11930 ])
        (nil)))
(jump_insn 200 199 249 15 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 253)
            (pc))) tilesInt.C:239 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 253)
;;  succ:       15 [91.0%]  (FALLTHRU,DFS_BACK)
;;              17 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 105 115

;; basic block 16, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [9.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; live  gen 	 62
;; live  kill	
(code_label 249 200 248 16 101 "" [1 uses])
(note 248 249 13 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 13 248 253 16 (set (reg/f:DI 62 [ D.11929 ])
        (reg/v/f:DI 105 [ tiles_list ])) tilesInt.C:241 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 105 [ tiles_list ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 17, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [9.0%]  (LOOP_EXIT)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u270(6){ }u271(7){ }u272(16){ }u273(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 105
;; live  gen 	 62
;; live  kill	
(code_label 253 13 252 17 102 "" [1 uses])
(note 252 253 12 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 12 252 210 17 (set (reg/f:DI 62 [ D.11929 ])
        (reg/v/f:DI 105 [ tiles_list ])) tilesInt.C:241 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 105 [ tiles_list ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 18, loop depth 0, count 0, freq 458, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [73.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u280(6){ }u281(7){ }u282(16){ }u283(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 76 149 150 151
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 60 61 76 149 150 151
;; live  kill	 17 [flags]
(code_label 210 12 211 18 89 "" [1 uses])
(note 211 210 212 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 18 (set (reg/f:DI 149 [ ints_list ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 ints_list+0 S8 A128])) tilesInt.C:217 87 {*movdi_internal_rex64}
     (nil))
(insn 213 212 214 18 (set (reg:DI 5 di)
        (reg/f:DI 149 [ ints_list ])) tilesInt.C:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 149 [ ints_list ])
        (nil)))
(call_insn 214 213 215 18 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyList_Size") [flags 0x41]  <function_decl 0x2b9720705c00 PyList_Size>) [0 PyList_Size S1 A8])
            (const_int 0 [0]))) tilesInt.C:217 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 215 214 216 18 (set (reg:DI 76 [ D.11931 ])
        (reg:DI 0 ax)) tilesInt.C:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 216 215 217 18 (set (reg/v:SI 61 [ num_ints ])
        (subreg:SI (reg:DI 76 [ D.11931 ]) 0)) tilesInt.C:217 89 {*movsi_internal}
     (nil))
(debug_insn 217 216 218 18 (var_location:SI num_ints (subreg:SI (reg:DI 76 [ D.11931 ]) 0)) tilesInt.C:217 -1
     (nil))
(insn 218 217 219 18 (set (reg:DI 150 [ D.11932 ])
        (sign_extend:DI (subreg:SI (reg:DI 76 [ D.11931 ]) 0))) tilesInt.C:218 149 {*extendsidi2_rex64}
     (nil))
(insn 219 218 220 18 (parallel [
            (set (reg:DI 151 [ D.11932 ])
                (ashift:DI (reg:DI 150 [ D.11932 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:218 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 150 [ D.11932 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 220 219 221 18 (set (reg:DI 5 di)
        (reg:DI 151 [ D.11932 ])) tilesInt.C:218 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 151 [ D.11932 ])
        (nil)))
(call_insn 221 220 222 18 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x2b971fd5a000 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) tilesInt.C:218 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 222 221 224 18 (set (reg/v/f:DI 60 [ ints ])
        (reg:DI 0 ax)) tilesInt.C:218 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 152)
            (nil))))
(debug_insn 224 222 226 18 (var_location:DI ints (reg/v/f:DI 60 [ ints ])) tilesInt.C:218 -1
     (nil))
(debug_insn 226 224 228 18 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 228 226 229 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (subreg:SI (reg:DI 76 [ D.11931 ]) 0)
            (const_int 0 [0]))) tilesInt.C:219 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 76 [ D.11931 ])
        (nil)))
(jump_insn 229 228 230 18 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 227)
            (pc))) tilesInt.C:219 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 227)
;;  succ:       19 [91.0%]  (FALLTHRU)
;;              8 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72

;; basic block 19, loop depth 0, count 0, freq 417, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [91.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u301(6){ }u302(7){ }u303(16){ }u304(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  gen 	 87
;; live  kill	
(note 230 229 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 230 234 19 (set (reg:DI 87 [ ivtmp.135 ])
        (const_int 0 [0])) tilesInt.C:219 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72 87

;; basic block 20, loop depth 0, count 0, freq 442, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [30.2%] 
;;              6 [27.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u305(6){ }u306(7){ }u307(16){ }u308(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 60 61
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 72
;; live  gen 	 60 61
;; live  kill	
(code_label 234 6 235 20 88 "" [1 uses])
(note 235 234 7 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 7 235 8 20 (set (reg/v:SI 61 [ num_ints ])
        (const_int 0 [0])) tilesInt.C:205 89 {*movsi_internal}
     (nil))
(insn 8 7 259 20 (set (reg/v/f:DI 60 [ ints ])
        (const_int 0 [0])) tilesInt.C:204 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 72

;; basic block 21, loop depth 0, count 0, freq 2290, maybe hot
;; Invalid sum of incoming frequencies 1145, should be 2290
;;  prev block 20, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              2 [21.4%] 
;;              16 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 259 8 254 21 105 "" [1 uses])
(note 254 259 239 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 239 254 242 21 (set (reg/i:DI 0 ax)
        (reg/f:DI 62 [ D.11929 ])) tilesInt.C:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 62 [ D.11929 ])
        (nil)))
(insn 242 239 0 21 (use (reg/i:DI 0 ax)) tilesInt.C:242 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int CollisionTable_init(CollisionTable*, PyObject*, PyObject*) (_ZL19CollisionTable_initP14CollisionTableP7_objectS2_, funcdef_no=147, decl_uid=11218, cgraph_uid=147)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Implicit set of reg 61 in basic block 5
Found 1 implicit sets
SET hash table (19 buckets, 4 entries)
Index 0 (hash value 1)
  (reg/f:DI 77) := (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x2b97209f7da8 *.LC5>)
Index 1 (hash value 3)
  (reg:SI 60 [ D.11940 ]) := (const_int 0 [0])
Index 2 (hash value 3)
  (reg:SI 60 [ D.11940 ]) := (const_int -1 [0xffffffffffffffff])
Index 3 (hash value 4)
  (reg:SI 61 [ D.11940 ]) := (const_int 0 [0])

CPROP of int CollisionTable_init(CollisionTable*, PyObject*, PyObject*), 8 basic blocks, 448 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props

starting the processing of deferred insns
ending the processing of deferred insns


int CollisionTable_init(CollisionTable*, PyObject*, PyObject*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={10d,7u} r1={10d,3u} r2={8d,1u} r4={9d,3u} r5={13d,7u} r6={1d,7u} r7={1d,15u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r16={1d,6u} r17={12d,4u} r18={6d} r19={6d} r20={1d,11u,2e} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={8d,1u} r38={8d,1u} r39={6d} r40={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r60={2d,1u} r61={1d,1u} r63={1d,1u,1e} r64={2d,3u} r65={1d,3u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d} r79={1d} r80={2d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r87={1d,1u} 
;;    total ref usage 424{331d,90u,3e} in 51{45 regular + 6 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 70 71 72 73 74 75
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 61 70 71 72 73 74 75
;; live  kill	 17 [flags]
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 70 [ self ])
        (reg:DI 5 di [ self ])) tilesInt.C:32 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ self ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 71 [ args ])
        (reg:DI 4 si [ args ])) tilesInt.C:32 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ args ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 72 [ kwds ])
        (reg:DI 1 dx [ kwds ])) tilesInt.C:32 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ kwds ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 5 11 2 (parallel [
            (set (reg/f:DI 73)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:37 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 11 10 12 2 (parallel [
            (set (reg/f:DI 74)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:37 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 12 11 13 2 (set (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg/f:DI 74)) tilesInt.C:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 74)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 13 12 14 2 (set (reg:DI 75)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("PyString_Type") [flags 0x40]  <var_decl 0x2b97206f0688 PyString_Type>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tilesInt.C:37 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (reg:DI 38 r9)
        (reg:DI 75)) tilesInt.C:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 75)
        (expr_list:REG_EQUAL (symbol_ref:DI ("PyString_Type") [flags 0x40]  <var_decl 0x2b97206f0688 PyString_Type>)
            (nil))))
(insn 15 14 16 2 (set (reg:DI 37 r8)
        (reg/f:DI 73)) tilesInt.C:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 73)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))
(insn 16 15 17 2 (set (reg:DI 2 cx)
        (symbol_ref:DI ("_ZZL19CollisionTable_initP14CollisionTableP7_objectS2_E6kwlist") [flags 0x2]  <var_decl 0x2b972081abe0 kwlist>)) tilesInt.C:37 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2b97209f7d10 *.LC4>)) tilesInt.C:37 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:DI 4 si)
        (reg/v/f:DI 72 [ kwds ])) tilesInt.C:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 72 [ kwds ])
        (nil)))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 71 [ args ])) tilesInt.C:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 71 [ args ])
        (nil)))
(insn 20 19 21 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:37 91 {*movqi_internal}
     (nil))
(call_insn 21 20 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyArg_ParseTupleAndKeywords") [flags 0x41]  <function_decl 0x2b97207a2400 PyArg_ParseTupleAndKeywords>) [0 PyArg_ParseTupleAndKeywords S1 A8])
            (const_int 8 [0x8]))) tilesInt.C:37 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                    (nil))))))))))
(insn 22 21 23 2 (set (reg:SI 61 [ D.11940 ])
        (reg:SI 0 ax)) tilesInt.C:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 23 22 24 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 61 [ D.11940 ])
            (const_int 0 [0]))) tilesInt.C:37 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 61 [ D.11940 ])
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 75)
            (pc))) tilesInt.C:37 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 926 [0x39e])
            (nil)))
 -> 75)
;;  succ:       5 [9.3%] 
;;              3 [90.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70

;; basic block 3, loop depth 0, count 0, freq 9074, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [90.7%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 64 65 76 77 78 79 80 81 82 83 84 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 63 64 65 76 77 80 81 82 83 84 85
;; live  kill	 17 [flags] 78 79 80
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 3 (set (reg/f:DI 76 [ safety ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 safety+0 S8 A128])) tilesInt.C:40 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 3 (set (reg:DI 5 di)
        (reg/f:DI 76 [ safety ])) tilesInt.C:40 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 76 [ safety ])
        (nil)))
(call_insn 28 27 29 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyString_AsString") [flags 0x41]  <function_decl 0x2b97206efc00 PyString_AsString>) [0 PyString_AsString S1 A8])
            (const_int 0 [0]))) tilesInt.C:40 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 29 28 30 3 (set (reg/f:DI 63 [ D.11941 ])
        (reg:DI 0 ax)) tilesInt.C:40 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 30 29 33 3 (set (reg/f:DI 77)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x2b97209f7da8 *.LC5>)) tilesInt.C:40 87 {*movdi_internal_rex64}
     (nil))
(insn 33 30 34 3 (set (reg:DI 80)
        (const_int 7 [0x7])) tilesInt.C:40 87 {*movdi_internal_rex64}
     (nil))
(insn 34 33 35 3 (parallel [
            (set (reg:CC 17 flags)
                (compare:CC (mem:BLK (reg/f:DI 63 [ D.11941 ]) [0 MEM[(void *)_11]+0 A8])
                    (mem/u/c:BLK (reg/f:DI 77) [0 MEM[(void *)"unsafe"]+0 A8])))
            (use (reg:DI 80))
            (use (const_int 1 [0x1]))
            (clobber (reg/f:DI 78 [ D.11941 ]))
            (clobber (reg/f:DI 79))
            (clobber (reg:DI 80))
        ]) tilesInt.C:40 921 {*cmpstrnqi_nz_1}
     (expr_list:REG_EQUAL (compare:CC (mem:BLK (reg/f:DI 63 [ D.11941 ]) [0 MEM[(void *)_11]+0 A8])
            (mem/u/c:BLK (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x2b97209f7da8 *.LC5>) [0 MEM[(void *)"unsafe"]+0 A8]))
        (expr_list:REG_DEAD (reg:DI 80)
            (expr_list:REG_DEAD (reg/f:DI 79)
                (expr_list:REG_DEAD (reg/f:DI 78 [ D.11941 ])
                    (expr_list:REG_UNUSED (reg:DI 80)
                        (expr_list:REG_UNUSED (reg/f:DI 79)
                            (expr_list:REG_UNUSED (reg/f:DI 78 [ D.11941 ])
                                (nil)))))))))
(insn 35 34 36 3 (set (reg:QI 81)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) tilesInt.C:40 608 {*setcc_qi}
     (nil))
(insn 36 35 37 3 (set (reg:QI 82)
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) tilesInt.C:40 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))
(insn 37 36 38 3 (parallel [
            (set (subreg:QI (reg:SI 64 [ D.11940 ]) 0)
                (minus:QI (reg:QI 81)
                    (reg:QI 82)))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:40 307 {*subqi_1}
     (expr_list:REG_DEAD (reg:QI 82)
        (expr_list:REG_DEAD (reg:QI 81)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 38 37 39 3 (set (reg:SI 64 [ D.11940 ])
        (sign_extend:SI (subreg:QI (reg:SI 64 [ D.11940 ]) 0))) tilesInt.C:40 155 {extendqisi2}
     (nil))
(debug_insn 39 38 40 3 (var_location:SI isafety (zero_extend:SI (ne:QI (reg:SI 64 [ D.11940 ])
            (const_int 0 [0])))) -1
     (nil))
(insn 40 39 41 3 (set (reg:DI 5 di)
        (const_int 48 [0x30])) tilesInt.C:44 87 {*movdi_internal_rex64}
     (nil))
(call_insn 41 40 42 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Znwm") [flags 0x41]  <function_decl 0x2b971fdc8700 operator new>) [0 operator new S1 A8])
            (const_int 0 [0]))) tilesInt.C:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 42 41 43 3 (set (reg/f:DI 65 [ D.11942 ])
        (reg:DI 0 ax)) tilesInt.C:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 43 42 44 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 64 [ D.11940 ])
            (const_int 0 [0]))) tilesInt.C:40 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 64 [ D.11940 ])
        (nil)))
(insn 44 43 45 3 (set (reg:QI 84)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) tilesInt.C:40 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 45 44 46 3 (set (reg:SI 83 [ D.11943 ])
        (zero_extend:SI (reg:QI 84))) tilesInt.C:40 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 84)
        (nil)))
(insn 46 45 47 3 (set (reg:SI 85 [ size ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 size+0 S4 A128])) tilesInt.C:44 89 {*movsi_internal}
     (nil))
(insn 47 46 48 3 (set (reg:SI 1 dx)
        (reg:SI 83 [ D.11943 ])) tilesInt.C:44 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 83 [ D.11943 ])
        (nil)))
(insn 48 47 49 3 (set (reg:SI 4 si)
        (reg:SI 85 [ size ])) tilesInt.C:44 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 85 [ size ])
        (nil)))
(insn 49 48 50 3 (set (reg:DI 5 di)
        (reg/f:DI 65 [ D.11942 ])) tilesInt.C:44 87 {*movdi_internal_rex64}
     (nil))
(call_insn 50 49 51 3 (call (mem:QI (symbol_ref:DI ("_ZN15collision_tableC1Eii") [flags 0x41]  <function_decl 0x2b972081c000 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) tilesInt.C:44 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_EH_REGION (const_int 2 [0x2])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
;;  succ:       6 (ABNORMAL,ABNORMAL_CALL,EH)
;;              4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70

;; basic block 4, loop depth 0, count 0, freq 9074, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u63(6){ }u64(7){ }u65(16){ }u66(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70
;; lr  def 	 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70
;; live  gen 	 60
;; live  kill	
(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 7 4 (set (mem/f/j:DI (plus:DI (reg/v/f:DI 70 [ self ])
                (const_int 16 [0x10])) [0 self_17(D)->ct+0 S8 A64])
        (reg/f:DI 65 [ D.11942 ])) tilesInt.C:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 70 [ self ])
        (expr_list:REG_DEAD (reg/f:DI 65 [ D.11942 ])
            (nil))))
(insn 7 52 75 4 (set (reg:SI 60 [ D.11940 ])
        (const_int 0 [0])) tilesInt.C:45 89 {*movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

;; basic block 5, loop depth 0, count 0, freq 926, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.3%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 60
;; live  kill	
(code_label 75 7 74 5 115 "" [1 uses])
(note 74 75 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 74 77 5 (set (reg:SI 60 [ D.11940 ])
        (const_int -1 [0xffffffffffffffff])) tilesInt.C:38 89 {*movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

;; basic block 6, loop depth 0, count 0, freq 0
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (ABNORMAL,ABNORMAL_CALL,EH)
;; bb 6 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 6 artificial_uses: { u78(6){ }u79(7){ }u80(16){ }u81(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 87
;; live  kill	
(code_label/s 77 6 79 6 116 "" [1 uses])
(note 79 77 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 78 79 60 6 (set (reg:DI 87)
        (reg:DI 0 ax)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 60 78 61 6 (set (reg:DI 5 di)
        (reg/f:DI 65 [ D.11942 ])) tilesInt.C:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65 [ D.11942 ])
        (nil)))
(call_insn 61 60 63 6 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x2b971fdc8900 operator delete>) [0 operator delete S1 A8])
        (const_int 0 [0])) tilesInt.C:44 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 63 61 64 6 (set (reg:DI 5 di)
        (reg:DI 87)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 87)
        (nil)))
(call_insn 64 63 76 6 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]  <function_decl 0x2b971fdc6b00 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 0 [0])) 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 20000, maybe hot
;; Invalid sum of incoming frequencies 10000, should be 20000
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u90(6){ }u91(7){ }u92(16){ }u93(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax]
;; live  kill	
(note 76 64 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 67 76 70 7 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ D.11940 ])) tilesInt.C:46 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ D.11940 ])
        (nil)))
(insn 70 67 0 7 (use (reg/i:SI 0 ax)) tilesInt.C:46 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void CollisionTable_dealloc(CollisionTable*) (_ZL22CollisionTable_deallocP14CollisionTable, funcdef_no=145, decl_uid=11207, cgraph_uid=145)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
changing bb of uid 27
  unscanned insn
verify found no changes in insn with uid = 8.
Edge 2->4 redirected to 5
Implicit set of reg 59 in basic block 5
Found 1 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


void CollisionTable_dealloc(CollisionTable*)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 31
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d} r1={4d} r2={4d} r4={4d} r5={7d,4u} r6={1d,5u} r7={1d,8u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={4d,1u} r18={3d} r19={3d} r20={1d,5u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,3u} r62={1d,3u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 194{159d,35u,0e} in 12{9 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 62
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 59 62
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62

( 2 )->[5]->( 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

( 5 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 64
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 5 [di] 63 64
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u28(6){ }u29(7){ }u30(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 19 to worklist
Finished finding needed instructions:
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 12 to worklist
  Adding insn 10 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
SET hash table (11 buckets, 1 entries)
Index 0 (hash value 4)
  (reg/f:DI 59 [ D.11948 ]) := (const_int 0 [0])

CPROP of void CollisionTable_dealloc(CollisionTable*), 6 basic blocks, 112 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 8.
Edge 2->3 redirected to 5
deleting insn with uid = 27.
deleting insn with uid = 28.
deleting block 3


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void CollisionTable_dealloc(CollisionTable*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d} r1={4d} r2={4d} r4={4d} r5={7d,4u} r6={1d,4u} r7={1d,7u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={4d,1u} r18={3d} r19={3d} r20={1d,4u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,3u} r62={1d,3u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 190{159d,31u,0e} in 12{9 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 62
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 59 62
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 62 [ self ])
        (reg:DI 5 di [ self ])) tilesInt.C:12 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ self ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:DI 59 [ D.11948 ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 62 [ self ])
                (const_int 16 [0x10])) [0 self_3(D)->ct+0 S8 A64])) tilesInt.C:13 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 59 [ D.11948 ])
            (const_int 0 [0]))) tilesInt.C:13 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 14)
            (pc))) tilesInt.C:13 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil)))
 -> 14)
;;  succ:       4 [89.9%]  (FALLTHRU)
;;              5 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62

;; basic block 4, loop depth 0, count 0, freq 7041, maybe hot
;; Invalid sum of incoming frequencies 8986, should be 7041
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62
;; live  gen 	 5 [di]
;; live  kill	
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.11948 ])) tilesInt.C:15 87 {*movdi_internal_rex64}
     (nil))
(call_insn 11 10 12 4 (call (mem:QI (symbol_ref:DI ("_ZN15collision_tableD1Ev") [flags 0x41]  <function_decl 0x2b972081c200 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) tilesInt.C:15 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 12 11 13 4 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.11948 ])) tilesInt.C:15 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.11948 ])
        (nil)))
(call_insn 13 12 14 4 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x2b971fdc8900 operator delete>) [0 operator delete S1 A8])
        (const_int 0 [0])) tilesInt.C:15 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;; Invalid sum of incoming frequencies 8055, should be 10000
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [10.1%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 64
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 5 [di] 63 64
;; live  kill	
(code_label 14 13 15 5 120 "" [1 uses])
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/f:DI 63 [ self_3(D)->ob_type ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 62 [ self ])
                (const_int 8 [0x8])) [0 self_3(D)->ob_type+0 S8 A64])) tilesInt.C:16 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 5 (set (reg/f:DI 64 [ _7->tp_free ])
        (mem/f/j:DI (plus:DI (reg/f:DI 63 [ self_3(D)->ob_type ])
                (const_int 320 [0x140])) [0 _7->tp_free+0 S8 A64])) tilesInt.C:16 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 63 [ self_3(D)->ob_type ])
        (nil)))
(insn 18 17 19 5 (set (reg:DI 5 di)
        (reg/v/f:DI 62 [ self ])) tilesInt.C:16 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ self ])
        (nil)))
(call_insn/j 19 18 0 5 (call (mem:QI (reg/f:DI 64 [ _7->tp_free ]) [0 *_8 S1 A8])
        (const_int 0 [0])) tilesInt.C:16 659 {*sibcall}
     (expr_list:REG_DEAD (reg/f:DI 64 [ _7->tp_free ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function PyObject* CollisionTable_restore(CollisionTable*, PyObject*) (_ZL22CollisionTable_restoreP14CollisionTableP7_object, funcdef_no=151, decl_uid=11248, cgraph_uid=151)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
changing bb of uid 43
  unscanned insn
verify found no changes in insn with uid = 16.
Edge 2->4 redirected to 5
Implicit set of reg 60 in basic block 5
Found 1 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


PyObject* CollisionTable_restore(CollisionTable*, PyObject*)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 48
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,6u} r1={5d,1u} r2={4d} r4={6d,3u} r5={7d,4u} r6={1d,5u} r7={1d,8u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={5d,1u} r18={3d} r19={3d} r20={1d,7u,1e} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,1u} r60={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 217{170d,46u,1e} in 23{20 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 64 65 66
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 59 60 64 65 66
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64

( 2 )->[5]->( 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 67 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  gen 	 0 [ax] 4 [si] 5 [di] 59 67 68
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

( 5 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u44(0){ }u45(6){ }u46(7){ }u47(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 33 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64
  Adding insn 15 to worklist
  Adding insn 5 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
SET hash table (11 buckets, 2 entries)
Index 0 (hash value 4)
  (reg/f:DI 59 [ D.11953 ]) := (const_int 0 [0])
Index 1 (hash value 5)
  (reg:SI 60 [ D.11954 ]) := (const_int 0 [0])

CPROP of PyObject* CollisionTable_restore(CollisionTable*, PyObject*), 6 basic blocks, 224 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 16.
Edge 2->3 redirected to 5
deleting insn with uid = 43.
deleting insn with uid = 44.
deleting block 3


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


PyObject* CollisionTable_restore(CollisionTable*, PyObject*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,6u} r1={5d,1u} r2={4d} r4={6d,3u} r5={7d,4u} r6={1d,4u} r7={1d,7u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={5d,1u} r18={3d} r19={3d} r20={1d,6u,1e} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,1u} r60={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 213{170d,42u,1e} in 23{20 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 64 65 66
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 59 60 64 65 66
;; live  kill	 17 [flags]
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 64 [ self ])
        (reg:DI 5 di [ self ])) tilesInt.C:72 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ self ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 65 [ args ])
        (reg:DI 4 si [ args ])) tilesInt.C:72 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ args ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (parallel [
            (set (reg/f:DI 66)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:74 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (reg/f:DI 66)) tilesInt.C:74 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2b9720a1e000 *.LC6>)) tilesInt.C:74 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/v/f:DI 65 [ args ])) tilesInt.C:74 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 65 [ args ])
        (nil)))
(insn 12 11 13 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:74 91 {*movqi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyArg_ParseTuple") [flags 0x41]  <function_decl 0x2b97207a2300 PyArg_ParseTuple>) [0 PyArg_ParseTuple S1 A8])
            (const_int 0 [0]))) tilesInt.C:74 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(insn 14 13 5 2 (set (reg:SI 60 [ D.11954 ])
        (reg:SI 0 ax)) tilesInt.C:74 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 5 14 15 2 (set (reg/f:DI 59 [ D.11953 ])
        (const_int 0 [0])) tilesInt.C:75 87 {*movdi_internal_rex64}
     (nil))
(insn 15 5 16 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 60 [ D.11954 ])
            (const_int 0 [0]))) tilesInt.C:74 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 60 [ D.11954 ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 27)
            (pc))) tilesInt.C:74 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2139 [0x85b])
            (nil)))
 -> 27)
;;  succ:       5 [21.4%] 
;;              4 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64

;; basic block 4, loop depth 0, count 0, freq 7861, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.6%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 67 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  gen 	 0 [ax] 4 [si] 5 [di] 59 67 68
;; live  kill	
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:SI 67 [ file ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 file+0 S4 A128])) tilesInt.C:76 89 {*movsi_internal}
     (nil))
(insn 19 18 20 4 (set (reg/f:DI 68 [ self_8(D)->ct ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 64 [ self ])
                (const_int 16 [0x10])) [0 self_8(D)->ct+0 S8 A64])) tilesInt.C:76 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 64 [ self ])
        (nil)))
(insn 20 19 21 4 (set (reg:SI 4 si)
        (reg:SI 67 [ file ])) tilesInt.C:76 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 67 [ file ])
        (nil)))
(insn 21 20 22 4 (set (reg:DI 5 di)
        (reg/f:DI 68 [ self_8(D)->ct ])) tilesInt.C:76 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ self_8(D)->ct ])
        (nil)))
(call_insn 22 21 23 4 (call (mem:QI (symbol_ref:DI ("_ZN15collision_table7restoreEi") [flags 0x41]  <function_decl 0x2b9720810a00 restore>) [0 restore S1 A8])
        (const_int 0 [0])) tilesInt.C:76 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (nil))))
(insn 23 22 24 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b97208f5b48 *.LC1>)) tilesInt.C:77 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:77 91 {*movqi_internal}
     (nil))
(call_insn 25 24 26 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("Py_BuildValue") [flags 0x41]  <function_decl 0x2b97207a2600 Py_BuildValue>) [0 Py_BuildValue S1 A8])
            (const_int 0 [0]))) tilesInt.C:77 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (nil))))
(insn 26 25 27 4 (set (reg/f:DI 59 [ D.11953 ])
        (reg:DI 0 ax)) tilesInt.C:77 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [21.4%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 27 26 28 5 126 "" [1 uses])
(note 28 27 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 28 36 5 (set (reg/i:DI 0 ax)
        (reg/f:DI 59 [ D.11953 ])) tilesInt.C:78 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.11953 ])
        (nil)))
(insn 36 33 0 5 (use (reg/i:DI 0 ax)) tilesInt.C:78 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function PyObject* CollisionTable_save(CollisionTable*, PyObject*) (_ZL19CollisionTable_saveP14CollisionTableP7_object, funcdef_no=150, decl_uid=11243, cgraph_uid=150)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
changing bb of uid 43
  unscanned insn
verify found no changes in insn with uid = 16.
Edge 2->4 redirected to 5
Implicit set of reg 60 in basic block 5
Found 1 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


PyObject* CollisionTable_save(CollisionTable*, PyObject*)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 48
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,6u} r1={5d,1u} r2={4d} r4={6d,3u} r5={7d,4u} r6={1d,5u} r7={1d,8u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={5d,1u} r18={3d} r19={3d} r20={1d,7u,1e} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,1u} r60={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 217{170d,46u,1e} in 23{20 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 64 65 66
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 59 60 64 65 66
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64

( 2 )->[5]->( 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 67 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  gen 	 0 [ax] 4 [si] 5 [di] 59 67 68
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

( 5 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u44(0){ }u45(6){ }u46(7){ }u47(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 33 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64
  Adding insn 15 to worklist
  Adding insn 5 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
SET hash table (11 buckets, 2 entries)
Index 0 (hash value 4)
  (reg/f:DI 59 [ D.11959 ]) := (const_int 0 [0])
Index 1 (hash value 5)
  (reg:SI 60 [ D.11960 ]) := (const_int 0 [0])

CPROP of PyObject* CollisionTable_save(CollisionTable*, PyObject*), 6 basic blocks, 224 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 16.
Edge 2->3 redirected to 5
deleting insn with uid = 43.
deleting insn with uid = 44.
deleting block 3


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


PyObject* CollisionTable_save(CollisionTable*, PyObject*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,6u} r1={5d,1u} r2={4d} r4={6d,3u} r5={7d,4u} r6={1d,4u} r7={1d,7u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={5d,1u} r18={3d} r19={3d} r20={1d,6u,1e} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,1u} r60={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 213{170d,42u,1e} in 23{20 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 64 65 66
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 59 60 64 65 66
;; live  kill	 17 [flags]
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 64 [ self ])
        (reg:DI 5 di [ self ])) tilesInt.C:63 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ self ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 65 [ args ])
        (reg:DI 4 si [ args ])) tilesInt.C:63 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ args ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (parallel [
            (set (reg/f:DI 66)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:65 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (reg/f:DI 66)) tilesInt.C:65 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2b9720a1e000 *.LC6>)) tilesInt.C:65 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/v/f:DI 65 [ args ])) tilesInt.C:65 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 65 [ args ])
        (nil)))
(insn 12 11 13 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:65 91 {*movqi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyArg_ParseTuple") [flags 0x41]  <function_decl 0x2b97207a2300 PyArg_ParseTuple>) [0 PyArg_ParseTuple S1 A8])
            (const_int 0 [0]))) tilesInt.C:65 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(insn 14 13 5 2 (set (reg:SI 60 [ D.11960 ])
        (reg:SI 0 ax)) tilesInt.C:65 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 5 14 15 2 (set (reg/f:DI 59 [ D.11959 ])
        (const_int 0 [0])) tilesInt.C:66 87 {*movdi_internal_rex64}
     (nil))
(insn 15 5 16 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 60 [ D.11960 ])
            (const_int 0 [0]))) tilesInt.C:65 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 60 [ D.11960 ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 27)
            (pc))) tilesInt.C:65 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2139 [0x85b])
            (nil)))
 -> 27)
;;  succ:       5 [21.4%] 
;;              4 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64

;; basic block 4, loop depth 0, count 0, freq 7861, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.6%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 67 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  gen 	 0 [ax] 4 [si] 5 [di] 59 67 68
;; live  kill	
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:SI 67 [ file ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 file+0 S4 A128])) tilesInt.C:67 89 {*movsi_internal}
     (nil))
(insn 19 18 20 4 (set (reg/f:DI 68 [ self_8(D)->ct ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 64 [ self ])
                (const_int 16 [0x10])) [0 self_8(D)->ct+0 S8 A64])) tilesInt.C:67 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 64 [ self ])
        (nil)))
(insn 20 19 21 4 (set (reg:SI 4 si)
        (reg:SI 67 [ file ])) tilesInt.C:67 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 67 [ file ])
        (nil)))
(insn 21 20 22 4 (set (reg:DI 5 di)
        (reg/f:DI 68 [ self_8(D)->ct ])) tilesInt.C:67 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ self_8(D)->ct ])
        (nil)))
(call_insn 22 21 23 4 (call (mem:QI (symbol_ref:DI ("_ZN15collision_table4saveEi") [flags 0x41]  <function_decl 0x2b9720810500 save>) [0 save S1 A8])
        (const_int 0 [0])) tilesInt.C:67 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (nil))))
(insn 23 22 24 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b97208f5b48 *.LC1>)) tilesInt.C:68 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:68 91 {*movqi_internal}
     (nil))
(call_insn 25 24 26 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("Py_BuildValue") [flags 0x41]  <function_decl 0x2b97207a2600 Py_BuildValue>) [0 Py_BuildValue S1 A8])
            (const_int 0 [0]))) tilesInt.C:68 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (nil))))
(insn 26 25 27 4 (set (reg/f:DI 59 [ D.11959 ])
        (reg:DI 0 ax)) tilesInt.C:68 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [21.4%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 27 26 28 5 131 "" [1 uses])
(note 28 27 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 28 36 5 (set (reg/i:DI 0 ax)
        (reg/f:DI 59 [ D.11959 ])) tilesInt.C:69 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.11959 ])
        (nil)))
(insn 36 33 0 5 (use (reg/i:DI 0 ax)) tilesInt.C:69 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function PyObject* CollisionTable_usage(CollisionTable*) (_ZL20CollisionTable_usageP14CollisionTable, funcdef_no=149, decl_uid=11238, cgraph_uid=149)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


PyObject* CollisionTable_usage(CollisionTable*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d} r4={3d} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r60={1d,2u} r64={1d,1u} r65={1d,1u} r66={1d,1u} 
;;    total ref usage 132{113d,19u,0e} in 9{7 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 64 65 66
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 60 64 65 66
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 64 [ self ])
        (reg:DI 5 di [ self ])) tilesInt.C:55 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ self ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:DI 65 [ self_2(D)->ct ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 64 [ self ])
                (const_int 16 [0x10])) [0 self_2(D)->ct+0 S8 A64])) tilesInt.C:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 64 [ self ])
        (nil)))
(insn 7 6 8 2 (set (reg:DI 5 di)
        (reg/f:DI 65 [ self_2(D)->ct ])) tilesInt.C:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65 [ self_2(D)->ct ])
        (nil)))
(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5usageEv") [flags 0x41]  <function_decl 0x2b9720810f00 usage>) [0 usage S1 A8])
            (const_int 0 [0]))) tilesInt.C:58 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 9 8 10 2 (set (reg/v:SI 60 [ ret ])
        (reg:SI 0 ax)) tilesInt.C:58 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 10 9 11 2 (var_location:SI ret (reg/v:SI 60 [ ret ])) tilesInt.C:58 -1
     (nil))
(insn 11 10 12 2 (set (reg:DI 66 [ D.11965 ])
        (sign_extend:DI (reg/v:SI 60 [ ret ]))) tilesInt.C:59 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 60 [ ret ])
        (nil)))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg:DI 66 [ D.11965 ])) tilesInt.C:59 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 66 [ D.11965 ])
        (nil)))
(call_insn/j 13 12 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyInt_FromLong") [flags 0x41]  <function_decl 0x2b97206d6c00 PyInt_FromLong>) [0 PyInt_FromLong S1 A8])
            (const_int 0 [0]))) tilesInt.C:59 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function PyObject* CollisionTable_reset(CollisionTable*) (_ZL20CollisionTable_resetP14CollisionTable, funcdef_no=148, decl_uid=11235, cgraph_uid=148)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


PyObject* CollisionTable_reset(CollisionTable*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp]
;;  ref usage 	r0={4d,2u} r1={3d} r2={3d} r4={3d} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 128{112d,16u,0e} in 7{5 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 63
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 62 63
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 62 [ self ])
        (reg:DI 5 di [ self ])) tilesInt.C:49 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ self ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:DI 63 [ self_2(D)->ct ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 62 [ self ])
                (const_int 16 [0x10])) [0 self_2(D)->ct+0 S8 A64])) tilesInt.C:50 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ self ])
        (nil)))
(insn 7 6 8 2 (set (reg:DI 5 di)
        (reg/f:DI 63 [ self_2(D)->ct ])) tilesInt.C:50 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 63 [ self_2(D)->ct ])
        (nil)))
(call_insn 8 7 9 2 (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5resetEv") [flags 0x41]  <function_decl 0x2b9720810e00 reset>) [0 reset S1 A8])
        (const_int 0 [0])) tilesInt.C:50 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 9 8 10 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b97208f5b48 *.LC1>)) tilesInt.C:51 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) tilesInt.C:51 91 {*movqi_internal}
     (nil))
(call_insn/j 11 10 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("Py_BuildValue") [flags 0x41]  <function_decl 0x2b97207a2600 Py_BuildValue>) [0 Py_BuildValue S1 A8])
            (const_int 0 [0]))) tilesInt.C:51 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void inittiles() (inittiles, funcdef_no=156, decl_uid=11376, cgraph_uid=156)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
changing bb of uid 48
  unscanned insn
verify found no changes in insn with uid = 25.
Edge 3->5 redirected to 6
Implicit set of reg 60 in basic block 6
Found 1 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


void inittiles()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 46
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={4d,2u} r1={6d,2u} r2={5d,1u} r4={6d,2u} r5={7d,3u} r6={1d,6u} r7={1d,9u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,5u} r17={6d,2u} r18={3d} r19={3d} r20={1d,6u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={5d,1u} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,3u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 212{167d,45u,0e} in 22{19 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 59
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ }u10(7){ }u11(16){ }u12(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 60
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

( 3 )->[6]->( 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 67 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 67 68
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 6 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(6){ }u43(7){ }u44(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 6 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)
SET hash table (13 buckets, 1 entries)
Index 0 (hash value 8)
  (reg/v/f:DI 60 [ m ]) := (const_int 0 [0])

CPROP of void inittiles(), 7 basic blocks, 112 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 25.
Edge 3->4 redirected to 6
deleting insn with uid = 48.
deleting insn with uid = 49.
deleting block 4


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void inittiles()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={4d,2u} r1={6d,2u} r2={5d,1u} r4={6d,2u} r5={7d,3u} r6={1d,5u} r7={1d,8u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={6d,2u} r18={3d} r19={3d} r20={1d,5u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={5d,1u} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,3u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 208{167d,41u,0e} in 22{19 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 59
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZL18CollisionTableType") [flags 0x2]  <var_decl 0x2b972083a000 CollisionTableType>)) tilesInt.C:381 87 {*movdi_internal_rex64}
     (nil))
(call_insn 6 5 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyType_Ready") [flags 0x41]  <function_decl 0x2b97205d2c00 PyType_Ready>) [0 PyType_Ready S1 A8])
            (const_int 0 [0]))) tilesInt.C:381 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 7 6 8 2 (set (reg:SI 59 [ D.11973 ])
        (reg:SI 0 ax)) tilesInt.C:381 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 8 7 9 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 59 [ D.11973 ])
            (const_int 0 [0]))) tilesInt.C:381 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 59 [ D.11973 ])
        (nil)))
(jump_insn 9 8 13 2 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 13)
            (pc))) tilesInt.C:381 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 6333 [0x18bd])
            (nil)))
 -> 13)
;;  succ:       6 [36.7%]  (FALLTHRU)
;;              3 [63.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 6333, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [63.3%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ }u10(7){ }u11(16){ }u12(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 60
;; live  kill	
(code_label 13 9 14 3 140 "" [1 uses])
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg:SI 37 r8)
        (const_int 1013 [0x3f5])) tilesInt.C:383 89 {*movsi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:DI 2 cx)
        (const_int 0 [0])) tilesInt.C:383 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 3 (set (reg:DI 1 dx)
        (const_int 0 [0])) tilesInt.C:383 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 3 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZL12TilesMethods") [flags 0x2]  <var_decl 0x2b972084e4c0 TilesMethods>)) tilesInt.C:383 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x2b9720a34688 *.LC7>)) tilesInt.C:383 87 {*movdi_internal_rex64}
     (nil))
(call_insn 20 19 21 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("Py_InitModule4_64") [flags 0x41]  <function_decl 0x2b97207a2f00 Py_InitModule4_64>) [0 Py_InitModule4_64 S1 A8])
            (const_int 0 [0]))) tilesInt.C:383 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (nil)))))))
(insn 21 20 22 3 (set (reg/v/f:DI 60 [ m ])
        (reg:DI 0 ax)) tilesInt.C:383 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 22 21 24 3 (var_location:DI m (reg/v/f:DI 60 [ m ])) tilesInt.C:383 -1
     (nil))
(insn 24 22 25 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 60 [ m ])
            (const_int 0 [0]))) tilesInt.C:385 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 42)
            (pc))) tilesInt.C:385 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2164 [0x874])
            (nil)))
 -> 42)
;;  succ:       6 [21.6%] 
;;              5 [78.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

;; basic block 5, loop depth 0, count 0, freq 4963, maybe hot
;;  prev block 3, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [78.4%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 67 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 67 68
;; live  kill	 17 [flags]
(note 26 25 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 26 33 5 (set (reg:DI 68 [ MEM[(struct PyObject *)&CollisionTableType].ob_refcnt ])
        (mem/j/c:DI (symbol_ref:DI ("_ZL18CollisionTableType") [flags 0x2]  <var_decl 0x2b972083a000 CollisionTableType>) [0 MEM[(struct PyObject *)&CollisionTableType].ob_refcnt+0 S8 A256])) tilesInt.C:388 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 34 5 (parallel [
            (set (reg:DI 67 [ D.11974 ])
                (plus:DI (reg:DI 68 [ MEM[(struct PyObject *)&CollisionTableType].ob_refcnt ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tilesInt.C:388 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 68 [ MEM[(struct PyObject *)&CollisionTableType].ob_refcnt ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 34 33 35 5 (set (mem/j/c:DI (symbol_ref:DI ("_ZL18CollisionTableType") [flags 0x2]  <var_decl 0x2b972083a000 CollisionTableType>) [0 MEM[(struct PyObject *)&CollisionTableType].ob_refcnt+0 S8 A256])
        (reg:DI 67 [ D.11974 ])) tilesInt.C:388 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 67 [ D.11974 ])
        (nil)))
(insn 35 34 36 5 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZL18CollisionTableType") [flags 0x2]  <var_decl 0x2b972083a000 CollisionTableType>)) tilesInt.C:389 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x2b9720a34720 *.LC8>)) tilesInt.C:389 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 5 (set (reg:DI 5 di)
        (reg/v/f:DI 60 [ m ])) tilesInt.C:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ m ])
        (nil)))
(call_insn/j 38 37 42 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("PyModule_AddObject") [flags 0x41]  <function_decl 0x2b97207a2c00 PyModule_AddObject>) [0 PyModule_AddObject S1 A8])
            (const_int 0 [0]))) tilesInt.C:389 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 5037, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [21.6%] 
;;              2 [36.7%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 42 38 43 6 139 "" [1 uses])
(note 43 42 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

