diff --git a/arch/arm64/boot/dts/rockchip/rk3328-box.dtsi b/arch/arm64/boot/dts/rockchip/rk3328-box.dtsi
new file mode 100644
index 0000000000..8428cea5d3
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3328-box.dtsi
@@ -0,0 +1,561 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/dts-v1/;
+#include "rk3328.dtsi"
+
+/ {
+	compatible = "rockchip,rk3328";
+
+	chosen {
+		bootargs = "earlyprintk=uart8250-32bit,0xff130000 swiotlb=1 kpti=0";
+		stdout-path = "serial2:1500000n8";
+	};
+
+	xin32k: xin32k {
+		compatible = "fixed-clock";
+		clock-frequency = <32768>;
+		clock-output-names = "xin32k";
+		#clock-cells = <0>;
+	};
+
+	vcc_phy: vcc-phy-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc_phy";
+		regulator-always-on;
+		regulator-boot-on;
+	};
+
+	vcc_sys: vcc-sys {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+	};
+
+	vcc_sd: sdmmc-regulator {
+		compatible = "regulator-fixed";
+		gpio = <&gpio0 RK_PD6 GPIO_ACTIVE_LOW>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&sdmmc0m1_gpio>;
+		regulator-name = "vcc_sd";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		vin-supply = <&vcc_io>;
+	};
+
+	vcc_host_5v: vcc_host1_5v: vcc_otg_5v: vcc-host-5v-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc_host_5v";
+		regulator-always-on;
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		vin-supply = <&vcc_sys>;
+	};
+
+	ir-receiver {
+		compatible = "gpio-ir-receiver";
+		gpios = <&gpio2 RK_PA2 GPIO_ACTIVE_LOW>;
+		linux,rc-map-name = "rc-rktvbox";
+		pinctrl-0 = <&ir_int>;
+		pinctrl-names = "default";
+	};
+
+	hdmi-sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,mclk-fs = <128>;
+		simple-audio-card,name = "HDMI";
+		simple-audio-card,cpu {
+			sound-dai = <&i2s0>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&hdmi>;
+		};
+	};
+
+	spdif-sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "SPDIF";
+		simple-audio-card,cpu {
+			sound-dai = <&spdif>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&spdif_out>;
+		};
+	};
+
+	spdif_out: spdif-out {
+		compatible = "linux,spdif-dit";
+		#sound-dai-cells = <0>;
+	};
+
+	sdio_pwrseq: sdio-pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		pinctrl-names = "default";
+		pinctrl-0 = <&wifi_enable_h>;
+		reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
+	};
+};
+
+
+&dmc {
+	center-supply = <&vdd_logic>;
+	status = "okay";
+};
+
+&codec {
+	#sound-dai-cells = <0>;
+	status = "okay";
+};
+
+&cpu0 {
+	cpu-supply = <&vdd_arm>;
+};
+
+&cpu1 {
+	cpu-supply = <&vdd_arm>;
+};
+
+&cpu2 {
+	cpu-supply = <&vdd_arm>;
+};
+
+&cpu3 {
+	cpu-supply = <&vdd_arm>;
+};
+
+&dfi {
+	status = "okay";
+};
+
+&display_subsystem {
+	status = "okay";
+};
+
+&emmc {
+	bus-width = <8>;
+	cap-mmc-highspeed;
+	mmc-hs200-1_8v;
+	non-removable;
+	pinctrl-names = "default";
+	pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>;
+	supports-emmc;
+	vmmc-supply = <&vcc_io>;
+	vqmmc-supply = <&vcc18_emmc>;
+	status = "okay";
+};
+
+&gmac2phy {
+	phy-supply = <&vcc_phy>;
+	assigned-clocks = <&cru SCLK_MAC2PHY_SRC>;
+	assigned-clock-rate = <50000000>;
+	assigned-clocks = <&cru SCLK_MAC2PHY>;
+	assigned-clock-parents = <&cru SCLK_MAC2PHY_SRC>;
+	clock_in_out = "output";
+	tx_delay = <37>;
+	rx_delay = <17>;
+	status = "okay";
+};
+
+&gpu {
+	status = "okay";
+	mali-supply = <&vdd_logic>;
+};
+
+&h265e {
+	status = "okay";
+};
+
+&h265e_mmu {
+	status = "okay";
+};
+
+&hdmi {
+	#sound-dai-cells = <0>;
+	ddc-i2c-scl-high-time-ns = <9625>;
+	ddc-i2c-scl-low-time-ns = <10000>;
+	status = "okay";
+};
+
+&hdmiphy {
+	status = "okay";
+};
+
+&i2c1 {
+	status = "okay";
+
+	rk805: rk805@18 {
+		compatible = "rockchip,rk805";
+		status = "okay";
+		reg = <0x18>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <6 IRQ_TYPE_LEVEL_LOW>;
+		#clock-cells = <1>;
+		clock-output-names = "rk805-clkout1", "rk805-clkout2";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pmic_int_l>;
+		rockchip,system-power-controller;
+		wakeup-source;
+		gpio-controller;
+		#gpio-cells = <2>;
+
+		vcc1-supply = <&vcc_sys>;
+		vcc2-supply = <&vcc_sys>;
+		vcc3-supply = <&vcc_sys>;
+		vcc4-supply = <&vcc_sys>;
+		vcc5-supply = <&vcc_io>;
+		vcc6-supply = <&vcc_sys>;
+
+		rtc {
+			status = "okay";
+		};
+
+		pwrkey {
+			status = "okay";
+		};
+
+		gpio {
+			status = "okay";
+		};
+
+		regulators {
+			compatible = "rk805-regulator";
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			vdd_logic: RK805_DCDC1 {
+				regulator-compatible = "RK805_DCDC1";
+				regulator-name = "vdd_logic";
+				regulator-min-microvolt = <712500>;
+				regulator-max-microvolt = <1450000>;
+				regulator-initial-mode = <0x1>;
+				regulator-ramp-delay = <12500>;
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-state-mem {
+					regulator-mode = <0x2>;
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1000000>;
+				};
+			};
+
+			vdd_arm: RK805_DCDC2 {
+				regulator-compatible = "RK805_DCDC2";
+				regulator-name = "vdd_arm";
+				regulator-init-microvolt = <1225000>;
+				regulator-min-microvolt = <712500>;
+				regulator-max-microvolt = <1450000>;
+				regulator-initial-mode = <0x1>;
+				regulator-ramp-delay = <12500>;
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-state-mem {
+					regulator-mode = <0x2>;
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <950000>;
+				};
+			};
+
+			vcc_ddr: RK805_DCDC3 {
+				regulator-compatible = "RK805_DCDC3";
+				regulator-name = "vcc_ddr";
+				regulator-initial-mode = <0x1>;
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-state-mem {
+					regulator-mode = <0x2>;
+					regulator-on-in-suspend;
+				};
+			};
+
+			vcc_io: RK805_DCDC4 {
+				regulator-compatible = "RK805_DCDC4";
+				regulator-name = "vcc_io";
+				regulator-min-microvolt = <3300000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-initial-mode = <0x1>;
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-state-mem {
+					regulator-mode = <0x2>;
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <3300000>;
+				};
+			};
+
+			vcc_18: RK805_LDO1 {
+				regulator-compatible = "RK805_LDO1";
+				regulator-name = "vcc_18";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vcc18_emmc: RK805_LDO2 {
+				regulator-compatible = "RK805_LDO2";
+				regulator-name = "vcc18_emmc";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vdd_10: RK805_LDO3 {
+				regulator-compatible = "RK805_LDO3";
+				regulator-name = "vdd_10";
+				regulator-min-microvolt = <1000000>;
+				regulator-max-microvolt = <1000000>;
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1000000>;
+				};
+			};
+		};
+	};
+};
+
+&i2s0 {
+	#sound-dai-cells = <0>;
+	rockchip,bclk-fs = <128>;
+	status = "okay";
+};
+
+&iep {
+	status = "okay";
+};
+
+&iep_mmu {
+	status = "okay";
+};
+
+&io_domains {
+	status = "okay";
+
+	vccio1-supply = <&vcc_io>;
+	vccio2-supply = <&vcc18_emmc>;
+	vccio3-supply = <&vcc_io>;
+	vccio4-supply = <&vcc_io>;
+	vccio5-supply = <&vcc_io>;
+	vccio6-supply = <&vcc_io>;
+	pmuio-supply = <&vcc_io>;
+};
+
+&pinctrl {
+	ir {
+		ir_int: ir-int {
+			rockchip,pins = <2 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	pmic {
+		pmic_int_l: pmic-int-l {
+			rockchip,pins = <2 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+	};
+
+	sdio-pwrseq {
+		wifi_enable_h: wifi-enable-h {
+			rockchip,pins = <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none_4ma>,
+				<3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none_4ma>;
+		};
+	};
+};
+
+&rkvdec {
+	status = "okay";
+	vcodec-supply = <&vdd_logic>;
+};
+
+&rkvdec_mmu {
+	status = "okay";
+};
+
+&sdmmc_ext {
+	bus-width = <4>;
+	rockchip,grf = <&grf>;
+	cap-sd-highspeed;
+	cap-sdio-irq;
+	disable-wp;
+	keep-power-in-suspend;
+	non-removable;
+	num-slots = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&sdmmc0ext_bus4 &sdmmc0ext_cmd &sdmmc0ext_clk>;
+	mmc-pwrseq = <&sdio_pwrseq>;
+	supports-sdio;
+};
+
+&sdmmc {
+	bus-width = <4>;
+	cap-mmc-highspeed;
+	cap-sd-highspeed;
+	disable-wp;
+	pinctrl-names = "default";
+	pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_dectn &sdmmc0_bus4>;
+	supports-sd;
+	vmmc-supply = <&vcc_sd>;
+	status = "okay";
+};
+
+&spdif {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&spdifm0_tx>;
+	status = "okay";
+};
+
+&threshold {
+	temperature = <80000>; /* millicelsius */
+};
+
+&target {
+	temperature = <95000>; /* millicelsius */
+};
+
+&soc_crit {
+	temperature = <100000>; /* millicelsius */
+};
+
+&tsadc {
+	rockchip,hw-tshut-mode = <0>;
+	rockchip,hw-tshut-polarity = <0>;
+	rockchip,hw-tshut-temp = <110000>;
+	status = "okay";
+};
+
+&uart2 {
+	status = "okay";
+};
+
+&u2phy {
+	status = "okay";
+};
+
+&u2phy_host {
+	phy-supply = <&vcc_host1_5v>;
+	status = "okay";
+};
+
+&u2phy_otg {
+	phy-supply = <&vcc_otg_5v>;
+	status = "okay";
+};
+
+&u3phy {
+	status = "okay";
+};
+
+&u3phy_utmi {
+	phy-supply = <&vcc_host_5v>;
+	status = "okay";
+};
+
+&u3phy_pipe {
+	phy-supply = <&vcc_host_5v>;
+	status = "okay";
+};
+
+&usb20_otg {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usb_host0_ehci {
+	status = "okay";
+};
+
+&usb_host0_ohci {
+	status = "okay";
+};
+
+&usbdrd3 {
+	status = "okay";
+};
+
+&usbdrd_dwc3 {
+	status = "okay";
+};
+
+&vop {
+	status = "okay";
+};
+
+&vop_mmu {
+	status = "okay";
+};
+
+&vpu_service {
+	status = "okay";
+};
+
+&vpu_mmu {
+	status = "okay";
+};
+
+&vepu {
+	status = "okay";
+};
+
+&vepu_mmu {
+	status = "okay";
+};
+
+&venc_srv {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/rockchip/rk3328-box-v88-miniIII.dts b/arch/arm64/boot/dts/rockchip/rk3328-box-v88-miniIII.dts
new file mode 100644
index 0000000000..0663df7fe9
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3328-box-v88-miniIII.dts
@@ -0,0 +1,162 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/dts-v1/;
+#include "rk3328-box.dtsi"
+
+/ {
+	model = "RK3328 v88 mini III";
+
+	leds {
+		compatible = "gpio-leds";
+
+		power {
+			gpios = <&rk805 0 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "default-on";
+			default-state = "on";
+		};
+	};
+
+	wireless-wlan {
+		compatible = "wlan-platdata";
+		rockchip,grf = <&grf>;
+		wifi_chip_type = "ssv6051";
+		sdio_vref = <3300>;
+		WIFI,host_wake_irq = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
+	};
+
+};
+
+&ddr_timing {
+	ddr3a1_ddr4a9_de-skew = <5>;
+	ddr3a0_ddr4a10_de-skew = <6>;
+	ddr3a3_ddr4a6_de-skew = <6>;
+	ddr3a2_ddr4a4_de-skew = <5>;
+	ddr3a5_ddr4a8_de-skew = <6>;
+	ddr3a4_ddr4a5_de-skew = <5>;
+	ddr3a7_ddr4a11_de-skew = <6>;
+	ddr3a6_ddr4a7_de-skew = <5>;
+	ddr3a9_ddr4a0_de-skew = <5>;
+	ddr3a8_ddr4a13_de-skew = <4>;
+	ddr3a11_ddr4a3_de-skew = <5>;
+	ddr3a10_ddr4cs0_de-skew = <5>;
+	ddr3a13_ddr4a2_de-skew = <4>;
+	ddr3a12_ddr4ba1_de-skew = <5>;
+	ddr3a15_ddr4odt0_de-skew = <6>;
+	ddr3a14_ddr4a1_de-skew = <5>;
+	ddr3ba1_ddr4a15_de-skew = <5>;
+	ddr3ba2_ddr4ba0_de-skew = <6>;
+	ddr3we_ddr4bg1_de-skew = <5>;
+	ddr3cas_ddr4a12_de-skew = <5>;
+	ddr3ckn_ddr4ckn_de-skew = <7>;
+	ddr3ckp_ddr4ckp_de-skew = <7>;
+	ddr3cke_ddr4a16_de-skew = <5>;
+	ddr3cs0_ddr4act_de-skew = <7>;
+	cs0_dm0_rx_de-skew = <12>;
+	cs0_dm0_tx_de-skew = <10>;
+	cs0_dq0_rx_de-skew = <12>;
+	cs0_dq0_tx_de-skew = <10>;
+	cs0_dq1_rx_de-skew = <12>;
+	cs0_dq1_tx_de-skew = <10>;
+	cs0_dq2_rx_de-skew = <12>;
+	cs0_dq2_tx_de-skew = <10>;
+	cs0_dq3_rx_de-skew = <12>;
+	cs0_dq3_tx_de-skew = <10>;
+	cs0_dq4_rx_de-skew = <12>;
+	cs0_dq4_tx_de-skew = <10>;
+	cs0_dq5_rx_de-skew = <12>;
+	cs0_dq5_tx_de-skew = <10>;
+	cs0_dq6_rx_de-skew = <12>;
+	cs0_dq6_tx_de-skew = <10>;
+	cs0_dq7_rx_de-skew = <12>;
+	cs0_dq7_tx_de-skew = <10>;
+	cs0_dqs0_rx_de-skew = <12>;
+	cs0_dqs0p_tx_de-skew = <10>;
+	cs0_dqs0n_tx_de-skew = <10>;
+	cs0_dm1_rx_de-skew = <10>;
+	cs0_dm1_tx_de-skew = <8>;
+	cs0_dq8_rx_de-skew = <10>;
+	cs0_dq9_rx_de-skew = <10>;
+	cs0_dq9_tx_de-skew = <8>;
+	cs0_dq10_rx_de-skew = <10>;
+	cs0_dq11_rx_de-skew = <10>;
+	cs0_dq11_tx_de-skew = <8>;
+	cs0_dq12_rx_de-skew = <10>;
+	cs0_dq13_rx_de-skew = <10>;
+	cs0_dq13_tx_de-skew = <8>;
+	cs0_dq14_rx_de-skew = <10>;
+	cs0_dq15_rx_de-skew = <10>;
+	cs0_dq15_tx_de-skew = <8>;
+	cs0_dqs1_rx_de-skew = <10>;
+	cs0_dqs1p_tx_de-skew = <8>;
+	cs0_dqs1n_tx_de-skew = <8>;
+	cs0_dm2_rx_de-skew = <10>;
+	cs0_dm2_tx_de-skew = <9>;
+	cs0_dq16_rx_de-skew = <10>;
+	cs0_dq16_tx_de-skew = <9>;
+	cs0_dq17_rx_de-skew = <10>;
+	cs0_dq17_tx_de-skew = <9>;
+	cs0_dq18_rx_de-skew = <10>;
+	cs0_dq18_tx_de-skew = <9>;
+	cs0_dq19_rx_de-skew = <10>;
+	cs0_dq19_tx_de-skew = <9>;
+	cs0_dq20_rx_de-skew = <10>;
+	cs0_dq20_tx_de-skew = <9>;
+	cs0_dq21_rx_de-skew = <10>;
+	cs0_dq21_tx_de-skew = <9>;
+	cs0_dq22_rx_de-skew = <10>;
+	cs0_dq22_tx_de-skew = <9>;
+	cs0_dq23_rx_de-skew = <10>;
+	cs0_dq23_tx_de-skew = <9>;
+	cs0_dqs2_rx_de-skew = <10>;
+	cs0_dq24_tx_de-skew = <7>;
+	cs0_dqs3p_tx_de-skew = <7>;
+	cs0_dqs3n_tx_de-skew = <7>;
+};
+
+&io_domains {
+	vccio6-supply = <&vcc_18>;
+};
+
+&sdmmc_ext {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/rockchip/rk3328-box-mx10.dts b/arch/arm64/boot/dts/rockchip/rk3328-box-mx10.dts
new file mode 100644
index 0000000000..ba77789cab
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3328-box-mx10.dts
@@ -0,0 +1,164 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/dts-v1/;
+#include "rk3328-box.dtsi"
+
+/ {
+	model = "RK3328 MX10";
+
+	leds {
+		compatible = "gpio-leds";
+
+		power {
+			gpios = <&rk805 0 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "default-on";
+			default-state = "on";
+		};
+	};
+
+	wireless-wlan {
+		compatible = "wlan-platdata";
+		rockchip,grf = <&grf>;
+		wifi_chip_type = "ssv6051";
+		sdio_vref = <3300>;
+		WIFI,host_wake_irq = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
+	};
+
+};
+
+&ddr_timing {
+	phy_ddr3_ca_drv = <PHY_DDR3_RON_RTT_23ohm>;
+	phy_ddr3_ck_drv = <PHY_DDR3_RON_RTT_34ohm>;
+	phy_ddr3_odt = <PHY_DDR3_RON_RTT_150ohm>;
+	ddr3a1_ddr4a9_de-skew = <2>;
+	ddr3a0_ddr4a10_de-skew = <3>;
+	ddr3a3_ddr4a6_de-skew = <3>;
+	ddr3a2_ddr4a4_de-skew = <2>;
+	ddr3a5_ddr4a8_de-skew = <3>;
+	ddr3a4_ddr4a5_de-skew = <2>;
+	ddr3a7_ddr4a11_de-skew = <3>;
+	ddr3a6_ddr4a7_de-skew = <2>;
+	ddr3a9_ddr4a0_de-skew = <2>;
+	ddr3a8_ddr4a13_de-skew = <1>;
+	ddr3a11_ddr4a3_de-skew = <2>;
+	ddr3a10_ddr4cs0_de-skew = <2>;
+	ddr3a13_ddr4a2_de-skew = <1>;
+	ddr3a12_ddr4ba1_de-skew = <2>;
+	ddr3a15_ddr4odt0_de-skew = <3>;
+	ddr3a14_ddr4a1_de-skew = <2>;
+	ddr3ba1_ddr4a15_de-skew = <2>;
+	ddr3ba0_ddr4bg0_de-skew = <4>;
+	ddr3ras_ddr4cke_de-skew = <4>;
+	ddr3ba2_ddr4ba0_de-skew = <3>;
+	ddr3we_ddr4bg1_de-skew = <2>;
+	ddr3cas_ddr4a12_de-skew = <2>;
+	ddr3ckn_ddr4ckn_de-skew = <7>;
+	ddr3ckp_ddr4ckp_de-skew = <7>;
+	ddr3cke_ddr4a16_de-skew = <2>;
+	ddr3odt0_ddr4a14_de-skew = <4>;
+	ddr3cs0_ddr4act_de-skew = <4>;
+	cs0_dm0_rx_de-skew = <12>;
+	cs0_dm0_tx_de-skew = <10>;
+	cs0_dq0_rx_de-skew = <12>;
+	cs0_dq0_tx_de-skew = <10>;
+	cs0_dq1_rx_de-skew = <12>;
+	cs0_dq1_tx_de-skew = <10>;
+	cs0_dq2_rx_de-skew = <12>;
+	cs0_dq2_tx_de-skew = <10>;
+	cs0_dq3_rx_de-skew = <12>;
+	cs0_dq3_tx_de-skew = <10>;
+	cs0_dq4_rx_de-skew = <12>;
+	cs0_dq4_tx_de-skew = <10>;
+	cs0_dq5_rx_de-skew = <12>;
+	cs0_dq5_tx_de-skew = <10>;
+	cs0_dq6_rx_de-skew = <12>;
+	cs0_dq6_tx_de-skew = <10>;
+	cs0_dq7_rx_de-skew = <12>;
+	cs0_dq7_tx_de-skew = <10>;
+	cs0_dqs0_rx_de-skew = <10>;
+	cs0_dqs0p_tx_de-skew = <11>;
+	cs0_dqs0n_tx_de-skew = <11>;
+	cs0_dm1_rx_de-skew = <10>;
+	cs0_dm1_tx_de-skew = <8>;
+	cs0_dq8_rx_de-skew = <10>;
+	cs0_dq9_rx_de-skew = <10>;
+	cs0_dq9_tx_de-skew = <8>;
+	cs0_dq10_rx_de-skew = <10>;
+	cs0_dq11_rx_de-skew = <10>;
+	cs0_dq11_tx_de-skew = <8>;
+	cs0_dq12_rx_de-skew = <10>;
+	cs0_dq13_rx_de-skew = <10>;
+	cs0_dq13_tx_de-skew = <8>;
+	cs0_dq14_rx_de-skew = <10>;
+	cs0_dq15_rx_de-skew = <10>;
+	cs0_dq15_tx_de-skew = <8>;
+	cs0_dqs1_rx_de-skew = <9>;
+	cs0_dqs1p_tx_de-skew = <8>;
+	cs0_dqs1n_tx_de-skew = <8>;
+	cs0_dm2_rx_de-skew = <10>;
+	cs0_dm2_tx_de-skew = <9>;
+	cs0_dq16_rx_de-skew = <10>;
+	cs0_dq16_tx_de-skew = <9>;
+	cs0_dq17_rx_de-skew = <10>;
+	cs0_dq17_tx_de-skew = <9>;
+	cs0_dq18_rx_de-skew = <10>;
+	cs0_dq18_tx_de-skew = <9>;
+	cs0_dq19_rx_de-skew = <10>;
+	cs0_dq19_tx_de-skew = <9>;
+	cs0_dq20_rx_de-skew = <10>;
+	cs0_dq20_tx_de-skew = <9>;
+	cs0_dq21_rx_de-skew = <10>;
+	cs0_dq21_tx_de-skew = <9>;
+	cs0_dq22_rx_de-skew = <10>;
+	cs0_dq22_tx_de-skew = <9>;
+	cs0_dq23_rx_de-skew = <10>;
+	cs0_dq23_tx_de-skew = <9>;
+	cs0_dqs2_rx_de-skew = <9>;
+	cs0_dq24_tx_de-skew = <7>;
+	cs0_dqs3p_tx_de-skew = <8>;
+	cs0_dqs3n_tx_de-skew = <8>;
+};
+
+&sdmmc_ext {
+	status = "okay";
+};
