<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a15tcsg324-2" LaunchTime="1707767767">
  <File Type="ROUTE-PWR" Name="Core_Top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Core_Top.tcl"/>
  <File Type="BITSTR-MMI" Name="Core_Top.mmi"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Core_Top_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="Core_Top_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="Core_Top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Core_Top_reports.tcl"/>
  <File Type="OPT-TIMING" Name="Core_Top_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="Core_Top_opt.dcp"/>
  <File Type="OPT-DRC" Name="Core_Top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Core_Top.hwdef"/>
  <File Type="PWROPT-DCP" Name="Core_Top_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="Core_Top_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="Core_Top_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="Core_Top_placed.dcp"/>
  <File Type="PLACE-IO" Name="Core_Top_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Core_Top_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Core_Top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Core_Top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Core_Top_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Core_Top_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Core_Top_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BIN" Name="Core_Top.bin"/>
  <File Type="PLACE-TIMING" Name="Core_Top_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Core_Top_postplace_pwropt.dcp"/>
  <File Type="BITSTR-MSK" Name="Core_Top.msk"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Core_Top_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Core_Top_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="Core_Top_drc_physopted.rpt"/>
  <File Type="BITSTR-RBT" Name="Core_Top.rbt"/>
  <File Type="PHYSOPT-TIMING" Name="Core_Top_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="Core_Top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Core_Top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Core_Top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Core_Top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Core_Top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="Core_Top_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Core_Top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Core_Top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Core_Top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Core_Top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Core_Top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Core_Top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Core_Top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Core_Top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Core_Top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="Core_Top_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="Core_Top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Core_Top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Core_Top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Core_Top_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Core_Top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Core_Top_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Core_Top_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Core_Top_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Core_Top_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="Core_Top_bus_skew_postroute_physopted.rpt"/>
  <File Type="BG-BIT" Name="Core_Top.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="Core_Top_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="Core_Top_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="Core_Top.nky"/>
  <File Type="BITSTR-BMM" Name="Core_Top_bd.bmm"/>
  <File Type="PDI-FILE" Name="Core_Top.pdi"/>
  <File Type="RCFI_FILE" Name="Core_Top.rcfi"/>
  <File Type="CFI_FILE" Name="Core_Top.cfi"/>
  <File Type="RNPI_FILE" Name="Core_Top.rnpi"/>
  <File Type="NPI_FILE" Name="Core_Top.npi"/>
  <File Type="RBD_FILE" Name="Core_Top.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Core_Top.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="Core_Top.sysdef"/>
  <File Type="BG-BGN" Name="Core_Top.bgn"/>
  <File Type="BG-DRC" Name="Core_Top.drc"/>
  <File Type="RDI-RDI" Name="Core_Top.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-RQS" Name="Core_Top_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="Core_Top_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/timescale.v">
      <FileInfo SFType="VHeader">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/generic_dpram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/generic_spram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_defines.v">
      <FileInfo SFType="VHeader">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_clkgen.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_colproc.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_csm_pb.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_enh_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_fifo.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_fifo_dc.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_pgen.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_tgen.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_vtim.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_wb_master.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../VGA_Controller/trunk/rtl/verilog/vga_wb_slave.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/Clocks_gen.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/replay_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/replay_lib_wrap_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/VGA_control_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/pacman_core_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../t80/t80_github_24122023/T80_Pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../t80/t80_github_24122023/T80_MCode.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../t80/t80_github_24122023/GBse.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../t80/t80_github_24122023/T80_Reg.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../t80/t80_github_24122023/T80_ALU.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../t80/t80_github_24122023/T80.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../t80/t80_github_24122023/T80se.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/pacman_vram_addr.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/pacman_rams.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/pacman_video.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/pacman_audio.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/pacman_top.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/ROM.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/vga_control_top.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/pacman_core_top.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/PacMan_sim.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/ff.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl/pacman_mul4.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/pacman_5e_2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/pacman_5f_2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/82s126_4a.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/82s123_7f.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/82s126.3m.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/82s126.1m.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/pacman_6f_2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/pacman_6h_2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/pacman_6j_2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Testware/Test_audio/test_audio.bin.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../roms/82s1268_AIO.3m.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Testware/Test_lecture_RAM/test_lecture_RAM.bin.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Testware/Test_lecture_RAM/Initialisation_RAM.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Testware/Test_IO/pacman_hw_test.0a.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Core_Top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../constraints/all_constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../constraints/pinout.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/../constraints/all_constraints.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/Core_Top.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.srcs/utils_1/imports/synth_1/Core_Top.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream">
      <Option Id="BinFile">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_gen_video_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_6f_v2"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_5f"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_6h_v2"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_7f"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_6j_v2"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_4a"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_1"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_5e"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_3m"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_1m"/>
  <BlockFileSet Type="BlockSrcs" Name="pacman_ram_v2"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_pacman_6e_v2"/>
</GenRun>
