INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_single/project_single.srcs/sources_1/imports/single-cycle/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_single/project_single.srcs/sources_1/imports/single-cycle/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_single/project_single.srcs/sources_1/imports/single-cycle/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_single/project_single.srcs/sources_1/imports/single-cycle/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/处理器大作业第二部分/code/single-cycle/InstructionMemory2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_single/project_single.srcs/sources_1/imports/single-cycle/MipsCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_single/project_single.srcs/sources_1/imports/single-cycle/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22253/Desktop/huibian/project_single/project_single.srcs/sim_1/imports/single-cycle/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
