# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE0_CV_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design {C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_TX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:47 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design" C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_TX_MODULE.sv 
# -- Compiling module RS232_TX_MODULE
# 
# Top level modules:
# 	RS232_TX_MODULE
# End time: 12:25:47 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design {C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:47 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design" C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv 
# -- Compiling module RS232_PACKAGE
# 
# Top level modules:
# 	RS232_PACKAGE
# End time: 12:25:47 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design {C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_SINGLE_BYTE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:47 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design" C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_SINGLE_BYTE.sv 
# -- Compiling module RS232_SINGLE_BYTE
# 
# Top level modules:
# 	RS232_SINGLE_BYTE
# End time: 12:25:47 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design {C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/NEG_EDGE_DETECTOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:47 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design" C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/NEG_EDGE_DETECTOR.sv 
# -- Compiling module NEG_EDGE_DETECTOR
# 
# Top level modules:
# 	NEG_EDGE_DETECTOR
# End time: 12:25:47 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design {C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/Low_Pass_Filter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:48 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design" C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/Low_Pass_Filter.sv 
# -- Compiling module Low_Pass_Filter
# 
# Top level modules:
# 	Low_Pass_Filter
# End time: 12:25:48 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design {C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:48 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design" C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/DE0_CV.sv 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 12:25:48 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/simulation/tb {C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/simulation/tb/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:48 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/simulation/tb" C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/simulation/tb/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:25:48 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:25:48 on Apr 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.RS232_PACKAGE
# Loading work.RS232_SINGLE_BYTE
# Loading work.Low_Pass_Filter
# Loading work.NEG_EDGE_DETECTOR
# Loading work.RS232_TX_MODULE
# ** Warning: (vsim-3017) C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/simulation/tb/testbench.sv(32): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/rs232_1 File: C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/design/RS232_PACKAGE.sv
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/simulation/tb/testbench.sv(32): [TFMPC] - Missing connection for port 'data_debug'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: MARCEL-PC  ProcessID: 3100
#           Attempting to use alternate WLF file "./wlft7dr2ka".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7dr2ka
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/simulation/tb/testbench.sv(71)
#    Time: 5470040 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/choug/reconfigurable-soc/LAB7/RS232_TRANSMISSION/DE0_CV_rs232/simulation/tb/testbench.sv line 71
# End time: 12:27:13 on Apr 26,2023, Elapsed time: 0:01:25
# Errors: 0, Warnings: 4
