//========================================================================
// vcat configuration file to generate testbench from .vcd
//========================================================================

// Hierachical name of the module instance
TOP.v
// testbench / modulGeneration
testbench
// module header
module ProcAltRTL
(
  .clk                (clk),
  .commit_inst        (commit_inst),
  .ctrlreg_req_msg    (ctrlreg_req_msg),
  .ctrlreg_req_rdy    (ctrlreg_req_rdy),
  .ctrlreg_req_val    (ctrlreg_req_val),
  .ctrlreg_resp_msg   (ctrlreg_resp_msg),
  .ctrlreg_resp_rdy   (ctrlreg_resp_rdy),
  .ctrlreg_resp_val   (ctrlreg_resp_val),
  .dmemreq_msg        (dmemreq_msg),
  .dmemreq_rdy        (dmemreq_rdy),
  .dmemreq_val        (dmemreq_val),
  .dmemresp_msg       (dmemresp_msg),
  .dmemresp_rdy       (dmemresp_rdy),
  .dmemresp_val       (dmemresp_val),
  .imemreq_msg        (imemreq_msg),
  .imemreq_rdy        (imemreq_rdy),
  .imemreq_val        (imemreq_val),
  .imemresp_msg       (imemresp_msg),
  .imemresp_rdy       (imemresp_rdy),
  .imemresp_val       (imemresp_val),
  .mngr2proc_msg      (mngr2proc_msg),
  .mngr2proc_rdy      (mngr2proc_rdy),
  .mngr2proc_val      (mngr2proc_val),
  .proc2mngr_msg      (proc2mngr_msg),
  .proc2mngr_rdy      (proc2mngr_rdy),
  .proc2mngr_val      (proc2mngr_val),
  .reset              (reset),
  .stats_en           (stats_en),
  .xcelreq_msg        (xcelreq_msg),
  .xcelreq_rdy        (xcelreq_rdy),
  .xcelreq_val        (xcelreq_val),
  .xcelresp_msg       (xcelresp_msg),
  .xcelresp_rdy       (xcelresp_rdy),
  .xcelresp_val       (xcelresp_val)
);

input   [   0:0] clk;
output  [   0:0] commit_inst;
input   [  36:0] ctrlreg_req_msg;
output  [   0:0] ctrlreg_req_rdy;
input   [   0:0] ctrlreg_req_val;
output  [  32:0] ctrlreg_resp_msg;
input   [   0:0] ctrlreg_resp_rdy;
output  [   0:0] ctrlreg_resp_val;
output  [  76:0] dmemreq_msg;
input   [   0:0] dmemreq_rdy;
output  [   0:0] dmemreq_val;
input   [  46:0] dmemresp_msg;
output  [   0:0] dmemresp_rdy;
input   [   0:0] dmemresp_val;
output  [  76:0] imemreq_msg;
input   [   0:0] imemreq_rdy;
output  [   0:0] imemreq_val;
input   [  46:0] imemresp_msg;
output  [   0:0] imemresp_rdy;
input   [   0:0] imemresp_val;
input   [  31:0] mngr2proc_msg;
output  [   0:0] mngr2proc_rdy;
input   [   0:0] mngr2proc_val;
output  [  31:0] proc2mngr_msg;
input   [   0:0] proc2mngr_rdy;
output  [   0:0] proc2mngr_val;
input   [   0:0] reset;
output  [   0:0] stats_en;
output  [  37:0] xcelreq_msg;
input   [   0:0] xcelreq_rdy;
output  [   0:0] xcelreq_val;
input   [  32:0] xcelresp_msg;
output  [   0:0] xcelresp_rdy;
input   [   0:0] xcelresp_val;