#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov 26 19:26:57 2023
# Process ID: 38076
# Current directory: C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45564 C:\Users\Satish\FPGA\R_Project_2_Working_Int\Project_2\gpio\gpio.xpr
# Log file: C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/vivado.log
# Journal file: C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio\vivado.jou
# Running On: LAPTOP-B754JH12, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8334 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
generate_target all [get_files  C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/R_Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
