<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ass-1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_32_bit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_32_bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder_32_bit_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_32_bit_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_32_bit_using_4_bit_adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_parallel_adder_by_full_adder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_parallel_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_parallel_adder_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_using_half_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="full_adder_using_half_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="full_adder_using_half_adder.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_4x1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_4x1_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mux_4x1_using_2x1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mux_4x1_using_2x1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mux_4x1_using_2x1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mux_4x1_using_2x1.ngc"/>
    <file xil_pn:fileType="FILE_NGD" xil_pn:name="mux_4x1_using_2x1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mux_4x1_using_2x1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_4x1_using_2x1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_4x1_using_2x1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mux_4x1_using_2x1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mux_4x1_using_2x1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux_4x1_using_2x1_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_4x1_using_2x1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mux_4x1_using_2x1_map.map"/>
    <file xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mux_4x1_using_2x1_map.mrp"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux_4x1_using_2x1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_4x1_using_2x1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux_4x1_using_2x1_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_4x1_using_2x1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux_4x1_using_2x1_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_8x1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_8x1_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_8x1_using_2x1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_8x1_using_2x1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_8x1_using_2x1.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542208723" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1542208723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543237772" xil_pn:in_ck="-4040434585999781147" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1543237772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_32_bit_tb.vhd"/>
      <outfile xil_pn:name="adder_32_bit_using_4_bit_adder.vhd"/>
      <outfile xil_pn:name="four_bit_parallel_adder_by_full_adder.vhd"/>
      <outfile xil_pn:name="four_bit_parallel_adder_tb.vhd"/>
      <outfile xil_pn:name="full_adder_tb.vhd"/>
      <outfile xil_pn:name="full_adder_using_half_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="mux_2x1.vhd"/>
      <outfile xil_pn:name="mux_4x1_tb.vhd"/>
      <outfile xil_pn:name="mux_4x1_using_2x1.vhd"/>
      <outfile xil_pn:name="mux_8x1_tb.vhd"/>
      <outfile xil_pn:name="mux_8x1_using_2x1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543235517" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2750811622598111991" xil_pn:start_ts="1543235517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543235517" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4290767705973785337" xil_pn:start_ts="1543235517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542212737" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5541664079612521376" xil_pn:start_ts="1542212737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543237772" xil_pn:in_ck="-4040434585999781147" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1543237772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_32_bit_tb.vhd"/>
      <outfile xil_pn:name="adder_32_bit_using_4_bit_adder.vhd"/>
      <outfile xil_pn:name="four_bit_parallel_adder_by_full_adder.vhd"/>
      <outfile xil_pn:name="four_bit_parallel_adder_tb.vhd"/>
      <outfile xil_pn:name="full_adder_tb.vhd"/>
      <outfile xil_pn:name="full_adder_using_half_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="mux_2x1.vhd"/>
      <outfile xil_pn:name="mux_4x1_tb.vhd"/>
      <outfile xil_pn:name="mux_4x1_using_2x1.vhd"/>
      <outfile xil_pn:name="mux_8x1_tb.vhd"/>
      <outfile xil_pn:name="mux_8x1_using_2x1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543237776" xil_pn:in_ck="-4040434585999781147" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5227496221335678086" xil_pn:start_ts="1543237772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_32_bit_tb_beh.prj"/>
      <outfile xil_pn:name="adder_32_bit_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1543237776" xil_pn:in_ck="1638390539629723425" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1287928899052109303" xil_pn:start_ts="1543237776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_32_bit_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1542208639" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1542208639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542208639" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8054063944263094556" xil_pn:start_ts="1542208639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1542208639" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9127057220738313372" xil_pn:start_ts="1542208639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1542208639" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1542208639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542208639" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3545697983090452190" xil_pn:start_ts="1542208639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1542208639" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1542208639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1542208639" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2911817612132659750" xil_pn:start_ts="1542208639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1542212045" xil_pn:in_ck="22154030520001330" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2496595884823220625" xil_pn:start_ts="1542212037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1542212045" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8545550239957404979" xil_pn:start_ts="1542212045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1542212052" xil_pn:in_ck="-2370203179005399941" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-326954796370240609" xil_pn:start_ts="1542212045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1542212056" xil_pn:in_ck="-2370203179005399940" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5413202675996947619" xil_pn:start_ts="1542212052">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
