`timescale 1ns / 1ps

module IF(
    input PC,
    output PrevPC
    );
endmodule
