<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project-1-Datapath-Design-Part-B.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="arithmetic_unit_16bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_unit_16bit_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="datapath.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="datapath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="datapath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="datapath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="datapath.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="datapath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="datapath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="datapath_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="datapath_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="datapath_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="datapath_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="functional_unit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="functional_unit_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_16bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="shifter_16bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="shifter_16bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter_16bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_16bit_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1457967689" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1457967689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457972722" xil_pn:in_ck="4321932372571803460" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1457972722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="arithmetic_logic_unit_16bit.vhd"/>
      <outfile xil_pn:name="arithmetic_logic_unit_16bit_tb.vhd"/>
      <outfile xil_pn:name="arithmetic_unit_16bit.vhd"/>
      <outfile xil_pn:name="arithmetic_unit_16bit_tb.vhd"/>
      <outfile xil_pn:name="b_input_logic.vhd"/>
      <outfile xil_pn:name="b_input_logic_tb.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="datapath_tb.vhd"/>
      <outfile xil_pn:name="decoder_3_to_8.vhd"/>
      <outfile xil_pn:name="decoder_3_to_8_tb.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="functional_unit.vhd"/>
      <outfile xil_pn:name="functional_unit_tb.vhd"/>
      <outfile xil_pn:name="logic_unit_16bit.vhd"/>
      <outfile xil_pn:name="logic_unit_16bit_tb.vhd"/>
      <outfile xil_pn:name="logic_unit_mux4_16bit.vhd"/>
      <outfile xil_pn:name="mux2_16bit.vhd"/>
      <outfile xil_pn:name="mux2_16bit_tb.vhd"/>
      <outfile xil_pn:name="mux8_16bit.vhd"/>
      <outfile xil_pn:name="mux8_16bit_tb.vhd"/>
      <outfile xil_pn:name="mux_b_data_bus_16bit.vhd"/>
      <outfile xil_pn:name="mux_d_data_bus_16bit.vhd"/>
      <outfile xil_pn:name="reg16.vhd"/>
      <outfile xil_pn:name="reg16_tb.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="register_file_tb.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder_16bit.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder_16bit_tb.vhd"/>
      <outfile xil_pn:name="shifter_16bit.vhd"/>
      <outfile xil_pn:name="shifter_16bit_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1457969697" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="690090893474820882" xil_pn:start_ts="1457969697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457969697" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-301235901351026406" xil_pn:start_ts="1457969697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457967689" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8592598780308496873" xil_pn:start_ts="1457967689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457968748" xil_pn:in_ck="4321932372571803460" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1457968748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="arithmetic_logic_unit_16bit.vhd"/>
      <outfile xil_pn:name="arithmetic_logic_unit_16bit_tb.vhd"/>
      <outfile xil_pn:name="arithmetic_unit_16bit.vhd"/>
      <outfile xil_pn:name="arithmetic_unit_16bit_tb.vhd"/>
      <outfile xil_pn:name="b_input_logic.vhd"/>
      <outfile xil_pn:name="b_input_logic_tb.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="datapath_tb.vhd"/>
      <outfile xil_pn:name="decoder_3_to_8.vhd"/>
      <outfile xil_pn:name="decoder_3_to_8_tb.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="functional_unit.vhd"/>
      <outfile xil_pn:name="functional_unit_tb.vhd"/>
      <outfile xil_pn:name="logic_unit_16bit.vhd"/>
      <outfile xil_pn:name="logic_unit_16bit_tb.vhd"/>
      <outfile xil_pn:name="logic_unit_mux4_16bit.vhd"/>
      <outfile xil_pn:name="mux2_16bit.vhd"/>
      <outfile xil_pn:name="mux2_16bit_tb.vhd"/>
      <outfile xil_pn:name="mux8_16bit.vhd"/>
      <outfile xil_pn:name="mux8_16bit_tb.vhd"/>
      <outfile xil_pn:name="mux_b_data_bus_16bit.vhd"/>
      <outfile xil_pn:name="mux_d_data_bus_16bit.vhd"/>
      <outfile xil_pn:name="reg16.vhd"/>
      <outfile xil_pn:name="reg16_tb.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="register_file_tb.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder_16bit.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder_16bit_tb.vhd"/>
      <outfile xil_pn:name="shifter_16bit.vhd"/>
      <outfile xil_pn:name="shifter_16bit_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1457969699" xil_pn:in_ck="4321932372571803460" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8826683470845411966" xil_pn:start_ts="1457969697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="datapath_tb_beh.prj"/>
      <outfile xil_pn:name="datapath_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1457969699" xil_pn:in_ck="-7629990163519537551" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6164359609012049519" xil_pn:start_ts="1457969699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="datapath_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1457016588" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1457016588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457016588" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8006858119954023630" xil_pn:start_ts="1457016588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457016588" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8592598780308496873" xil_pn:start_ts="1457016588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457016588" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1457016588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457016588" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1728954644531897866" xil_pn:start_ts="1457016588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457016588" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4579864356909105523" xil_pn:start_ts="1457016588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457016588" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-95965494791830367" xil_pn:start_ts="1457016588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457016603" xil_pn:in_ck="-7893187747112189279" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7539569138836595150" xil_pn:start_ts="1457016588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="datapath.lso"/>
      <outfile xil_pn:name="datapath.ngc"/>
      <outfile xil_pn:name="datapath.ngr"/>
      <outfile xil_pn:name="datapath.prj"/>
      <outfile xil_pn:name="datapath.stx"/>
      <outfile xil_pn:name="datapath.syr"/>
      <outfile xil_pn:name="datapath.xst"/>
      <outfile xil_pn:name="datapath_vhdl.prj"/>
      <outfile xil_pn:name="datapath_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1457016603" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8577938753001488127" xil_pn:start_ts="1457016603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457016608" xil_pn:in_ck="5208298869972753357" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-660059314333619986" xil_pn:start_ts="1457016603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="datapath.bld"/>
      <outfile xil_pn:name="datapath.ngd"/>
      <outfile xil_pn:name="datapath_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1457016614" xil_pn:in_ck="5208298869972753358" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1457016608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
