

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Wed May 01 18:10:31 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F47K42
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	text1,global,reloc=2,class=CODE,delta=1
    10                           	psect	text2,global,reloc=2,class=CODE,delta=1
    11                           	psect	text3,global,reloc=2,class=CODE,delta=1
    12                           	psect	text4,global,reloc=4,class=CODE,delta=1
    13                           	psect	text5,global,reloc=4,class=CODE,delta=1
    14                           	psect	ivt0x4008,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    15                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19   000000                     
    20                           ; Generated 12/10/2023 GMT
    21                           ; 
    22                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    23                           ; All rights reserved.
    24                           ; 
    25                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    26                           ; 
    27                           ; Redistribution and use in source and binary forms, with or without modification, are
    28                           ; permitted provided that the following conditions are met:
    29                           ; 
    30                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    31                           ;        conditions and the following disclaimer.
    32                           ; 
    33                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    34                           ;        of conditions and the following disclaimer in the documentation and/or other
    35                           ;        materials provided with the distribution. Publication is not required when
    36                           ;        this file is used in an embedded application.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC18F47K42 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54   000000                     _T0CON0	set	16312
    55   000000                     _PORTD	set	16333
    56   000000                     _T0CON0bits	set	16312
    57   000000                     _IPR3bits	set	14723
    58   000000                     _PIE3bits	set	14739
    59   000000                     _PIR3bits	set	14755
    60   000000                     _TMR0L	set	16310
    61   000000                     _TMR0H	set	16311
    62   000000                     _T0CON1	set	16313
    63   000000                     _TRISD	set	16325
    64   000000                     _PORTDbits	set	16333
    65   000000                     _ANSELD	set	14960
    66   000000                     _PIE4bits	set	14740
    67   000000                     _INTCON0bits	set	16338
    68   000000                     _IVTBASEL	set	16341
    69   000000                     _IVTBASEH	set	16342
    70   000000                     _IVTBASEU	set	16343
    71                           
    72                           ; #config settings
    73                           
    74                           	psect	cinit
    75   0040F4                     __pcinit:
    76                           	callstack 0
    77   0040F4                     start_initialization:
    78                           	callstack 0
    79   0040F4                     __initialization:
    80                           	callstack 0
    81                           
    82                           ; Clear objects allocated to COMRAM (4 bytes)
    83   0040F4  6A04               	clrf	(__pbssCOMRAM+3)& (0+255),c
    84   0040F6  6A03               	clrf	(__pbssCOMRAM+2)& (0+255),c
    85   0040F8  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
    86   0040FA  6A01               	clrf	__pbssCOMRAM& (0+255),c
    87                           
    88                           ;
    89                           ; Setup IVTBASE
    90                           ;
    91   0040FC  0E08               	movlw	(ivt0x4008_base shr 0)& (0+255)
    92   0040FE  6ED5               	movwf	213,c
    93   004100  0E40               	movlw	(ivt0x4008_base shr (0+8))& (0+255)
    94   004102  6ED6               	movwf	214,c
    95   004104  0E00               	movlw	(ivt0x4008_base shr (0+16))& (0+255)
    96   004106  6ED7               	movwf	215,c
    97   004108                     end_of_initialization:
    98                           	callstack 0
    99   004108                     __end_of__initialization:
   100                           	callstack 0
   101   004108  0E00               	movlw	low (__Lmediumconst shr (0+16))
   102   00410A  6EF8               	movwf	tblptru,c
   103   00410C  0100               	movlb	0
   104   00410E  EF59  F020         	goto	_main	;jump to C main() function
   105                           
   106                           	psect	bssCOMRAM
   107   000001                     __pbssCOMRAM:
   108                           	callstack 0
   109   000001                     _TMR0_InterruptHandler:
   110                           	callstack 0
   111   000001                     	ds	3
   112   000004                     _checkTimerValue:
   113                           	callstack 0
   114   000004                     	ds	1
   115                           
   116                           	psect	cstackCOMRAM
   117   000005                     __pcstackCOMRAM:
   118                           	callstack 0
   119   000005                     ??_main:
   120                           
   121                           ; 1 bytes @ 0x0
   122   000005                     	ds	1
   123                           
   124 ;;
   125 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   126 ;;
   127 ;; *************** function _main *****************
   128 ;; Defined at:
   129 ;;		line 169 in file "MAIN.c"
   130 ;; Parameters:    Size  Location     Type
   131 ;;		None
   132 ;; Auto vars:     Size  Location     Type
   133 ;;		None
   134 ;; Return value:  Size  Location     Type
   135 ;;                  1    wreg      void 
   136 ;; Registers used:
   137 ;;		wreg, status,2, cstack
   138 ;; Tracked objects:
   139 ;;		On entry : 0/0
   140 ;;		On exit  : 0/0
   141 ;;		Unchanged: 0/0
   142 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   143 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   144 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   145 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   146 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   147 ;;Total ram usage:        1 bytes
   148 ;; Hardware stack levels required when called: 2
   149 ;; This function calls:
   150 ;;		_INTERRUPT_Initialize
   151 ;;		_TMR0_Initialize
   152 ;;		_TMR0_StartTimer
   153 ;; This function is called by:
   154 ;;		Startup code after reset
   155 ;; This function uses a non-reentrant model
   156 ;;
   157                           
   158                           	psect	text0
   159   0040B2                     __ptext0:
   160                           	callstack 0
   161   0040B2                     _main:
   162                           	callstack 29
   163   0040B2                     
   164                           ;MAIN.c: 170:     ANSELD = 0b00000000;
   165   0040B2  0E00               	movlw	0
   166   0040B4  013A               	movlb	58	; () banked
   167   0040B6  6F70               	movwf	112,b	;volatile
   168                           
   169                           ;MAIN.c: 171:     TRISD= 0b00000000;
   170   0040B8  0E00               	movlw	0
   171   0040BA  6EC5               	movwf	197,c	;volatile
   172                           
   173                           ;MAIN.c: 172:     PORTD= 0b00000000;
   174   0040BC  0E00               	movlw	0
   175   0040BE  6ECD               	movwf	205,c	;volatile
   176   0040C0                     
   177                           ; BSR set to: 58
   178                           ;MAIN.c: 173:     INTERRUPT_Initialize();
   179   0040C0  EC89  F020         	call	_INTERRUPT_Initialize	;wreg free
   180   0040C4                     
   181                           ;MAIN.c: 174:     TMR0_Initialize();
   182   0040C4  EC97  F020         	call	_TMR0_Initialize	;wreg free
   183   0040C8                     
   184                           ;MAIN.c: 175:     TMR0_StartTimer();
   185   0040C8  ECAE  F020         	call	_TMR0_StartTimer	;wreg free
   186   0040CC                     l791:
   187                           
   188                           ;MAIN.c: 178:         PORTDbits.RD0=0;
   189   0040CC  90CD               	bcf	205,0,c	;volatile
   190   0040CE                     
   191                           ;MAIN.c: 179:         _delay((unsigned long)((10)*(4000000/4000.0)));
   192   0040CE  0E0D               	movlw	13
   193   0040D0  6E05               	movwf	??_main^0,c
   194   0040D2  0EFC               	movlw	252
   195   0040D4                     u17:
   196   0040D4  2EE8               	decfsz	wreg,f,c
   197   0040D6  D7FE               	bra	u17
   198   0040D8  2E05               	decfsz	??_main^0,f,c
   199   0040DA  D7FC               	bra	u17
   200   0040DC                     
   201                           ;MAIN.c: 181:         PORTDbits.RD0=1;
   202   0040DC  80CD               	bsf	205,0,c	;volatile
   203   0040DE                     
   204                           ;MAIN.c: 182:         _delay((unsigned long)((10)*(4000000/4000.0)));
   205   0040DE  0E0D               	movlw	13
   206   0040E0  6E05               	movwf	??_main^0,c
   207   0040E2  0EFC               	movlw	252
   208   0040E4                     u27:
   209   0040E4  2EE8               	decfsz	wreg,f,c
   210   0040E6  D7FE               	bra	u27
   211   0040E8  2E05               	decfsz	??_main^0,f,c
   212   0040EA  D7FC               	bra	u27
   213   0040EC  EF66  F020         	goto	l791
   214   0040F0  EF57  F020         	goto	start
   215   0040F4                     __end_of_main:
   216                           	callstack 0
   217                           
   218 ;; *************** function _TMR0_StartTimer *****************
   219 ;; Defined at:
   220 ;;		line 102 in file "MAIN.c"
   221 ;; Parameters:    Size  Location     Type
   222 ;;		None
   223 ;; Auto vars:     Size  Location     Type
   224 ;;		None
   225 ;; Return value:  Size  Location     Type
   226 ;;                  1    wreg      void 
   227 ;; Registers used:
   228 ;;		None
   229 ;; Tracked objects:
   230 ;;		On entry : 0/0
   231 ;;		On exit  : 0/0
   232 ;;		Unchanged: 0/0
   233 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   234 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   235 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   236 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   237 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   238 ;;Total ram usage:        0 bytes
   239 ;; Hardware stack levels used: 1
   240 ;; Hardware stack levels required when called: 1
   241 ;; This function calls:
   242 ;;		Nothing
   243 ;; This function is called by:
   244 ;;		_main
   245 ;; This function uses a non-reentrant model
   246 ;;
   247                           
   248                           	psect	text1
   249   00415C                     __ptext1:
   250                           	callstack 0
   251   00415C                     _TMR0_StartTimer:
   252                           	callstack 29
   253   00415C                     
   254                           ;MAIN.c: 105:     T0CON0bits.T0EN = 1;
   255   00415C  8EB8               	bsf	184,7,c	;volatile
   256   00415E  0012               	return		;funcret
   257   004160                     __end_of_TMR0_StartTimer:
   258                           	callstack 0
   259                           
   260 ;; *************** function _TMR0_Initialize *****************
   261 ;; Defined at:
   262 ;;		line 79 in file "MAIN.c"
   263 ;; Parameters:    Size  Location     Type
   264 ;;		None
   265 ;; Auto vars:     Size  Location     Type
   266 ;;		None
   267 ;; Return value:  Size  Location     Type
   268 ;;                  1    wreg      void 
   269 ;; Registers used:
   270 ;;		wreg, status,2
   271 ;; Tracked objects:
   272 ;;		On entry : 0/0
   273 ;;		On exit  : 0/0
   274 ;;		Unchanged: 0/0
   275 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   276 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   277 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   278 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   279 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   280 ;;Total ram usage:        0 bytes
   281 ;; Hardware stack levels used: 1
   282 ;; Hardware stack levels required when called: 1
   283 ;; This function calls:
   284 ;;		Nothing
   285 ;; This function is called by:
   286 ;;		_main
   287 ;; This function uses a non-reentrant model
   288 ;;
   289                           
   290                           	psect	text2
   291   00412E                     __ptext2:
   292                           	callstack 0
   293   00412E                     _TMR0_Initialize:
   294                           	callstack 29
   295   00412E                     
   296                           ;MAIN.c: 84:     T0CON1 = 0x4A;
   297   00412E  0E4A               	movlw	74
   298   004130  6EB9               	movwf	185,c	;volatile
   299                           
   300                           ;MAIN.c: 87:     TMR0H = 0x4;
   301   004132  0E04               	movlw	4
   302   004134  6EB7               	movwf	183,c	;volatile
   303                           
   304                           ;MAIN.c: 90:     TMR0L = 0x00;
   305   004136  0E00               	movlw	0
   306   004138  6EB6               	movwf	182,c	;volatile
   307   00413A                     
   308                           ;MAIN.c: 93:     PIR3bits.TMR0IF = 0;
   309   00413A  0139               	movlb	57	; () banked
   310   00413C  9FA3               	bcf	163,7,b	;volatile
   311   00413E                     
   312                           ; BSR set to: 57
   313                           ;MAIN.c: 96:     PIE3bits.TMR0IE = 1;
   314   00413E  8F93               	bsf	147,7,b	;volatile
   315                           
   316                           ;MAIN.c: 99:     T0CON0 = 0x80;
   317   004140  0E80               	movlw	128
   318   004142  6EB8               	movwf	184,c	;volatile
   319   004144                     
   320                           ; BSR set to: 57
   321   004144  0012               	return		;funcret
   322   004146                     __end_of_TMR0_Initialize:
   323                           	callstack 0
   324                           
   325 ;; *************** function _INTERRUPT_Initialize *****************
   326 ;; Defined at:
   327 ;;		line 149 in file "MAIN.c"
   328 ;; Parameters:    Size  Location     Type
   329 ;;		None
   330 ;; Auto vars:     Size  Location     Type
   331 ;;		None
   332 ;; Return value:  Size  Location     Type
   333 ;;                  1    wreg      void 
   334 ;; Registers used:
   335 ;;		wreg, status,2
   336 ;; Tracked objects:
   337 ;;		On entry : 0/0
   338 ;;		On exit  : 0/0
   339 ;;		Unchanged: 0/0
   340 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   341 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   342 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   343 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   344 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   345 ;;Total ram usage:        0 bytes
   346 ;; Hardware stack levels used: 1
   347 ;; Hardware stack levels required when called: 1
   348 ;; This function calls:
   349 ;;		Nothing
   350 ;; This function is called by:
   351 ;;		_main
   352 ;; This function uses a non-reentrant model
   353 ;;
   354                           
   355                           	psect	text3
   356   004112                     __ptext3:
   357                           	callstack 0
   358   004112                     _INTERRUPT_Initialize:
   359                           	callstack 29
   360   004112                     
   361                           ;MAIN.c: 151: INTCON0bits.GIEH = 1;
   362   004112  8ED2               	bsf	210,7,c	;volatile
   363                           
   364                           ;MAIN.c: 152: INTCON0bits.GIEL = 1;
   365   004114  8CD2               	bsf	210,6,c	;volatile
   366                           
   367                           ;MAIN.c: 153: INTCON0bits.IPEN = 1;
   368   004116  8AD2               	bsf	210,5,c	;volatile
   369                           
   370                           ;MAIN.c: 155: PIE3bits.TMR0IE = 1;
   371   004118  0139               	movlb	57	; () banked
   372   00411A  8F93               	bsf	147,7,b	;volatile
   373                           
   374                           ;MAIN.c: 156: PIE4bits.TMR1IE = 1;
   375   00411C  8194               	bsf	148,0,b	;volatile
   376                           
   377                           ;MAIN.c: 158: IPR3bits.TMR0IP = 0;
   378   00411E  9F83               	bcf	131,7,b	;volatile
   379   004120                     
   380                           ; BSR set to: 57
   381                           ;MAIN.c: 160: IVTBASEU = 0x00;
   382   004120  0E00               	movlw	0
   383   004122  6ED7               	movwf	215,c	;volatile
   384                           
   385                           ;MAIN.c: 161: IVTBASEH = 0x40;
   386   004124  0E40               	movlw	64
   387   004126  6ED6               	movwf	214,c	;volatile
   388                           
   389                           ;MAIN.c: 162: IVTBASEL = 0x08;
   390   004128  0E08               	movlw	8
   391   00412A  6ED5               	movwf	213,c	;volatile
   392   00412C                     
   393                           ; BSR set to: 57
   394   00412C  0012               	return		;funcret
   395   00412E                     __end_of_INTERRUPT_Initialize:
   396                           	callstack 0
   397                           
   398 ;; *************** function _TMR0_ISR *****************
   399 ;; Defined at:
   400 ;;		line 136 in file "MAIN.c"
   401 ;; Parameters:    Size  Location     Type
   402 ;;		None
   403 ;; Auto vars:     Size  Location     Type
   404 ;;		None
   405 ;; Return value:  Size  Location     Type
   406 ;;                  1    wreg      void 
   407 ;; Registers used:
   408 ;;		wreg, status,2, status,0
   409 ;; Tracked objects:
   410 ;;		On entry : 0/0
   411 ;;		On exit  : 0/0
   412 ;;		Unchanged: 0/0
   413 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   414 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   415 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   416 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   417 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   418 ;;Total ram usage:        0 bytes
   419 ;; Hardware stack levels used: 1
   420 ;; This function calls:
   421 ;;		Nothing
   422 ;; This function is called by:
   423 ;;		Interrupt level 2
   424 ;; This function uses a non-reentrant model
   425 ;;
   426                           
   427                           	psect	text4
   428   004148                     __ptext4:
   429                           	callstack 0
   430   004148                     _TMR0_ISR:
   431                           	callstack 29
   432   004148                     
   433                           ;MAIN.c: 138:     T0CON0=0x00;
   434   004148  0E00               	movlw	0
   435   00414A  6EB8               	movwf	184,c	;volatile
   436                           
   437                           ;MAIN.c: 139:     TMR0L=0;
   438   00414C  0E00               	movlw	0
   439   00414E  6EB6               	movwf	182,c	;volatile
   440   004150                     
   441                           ;MAIN.c: 140:     PIR3bits.TMR0IF = 0;
   442   004150  0139               	movlb	57	; () banked
   443   004152  9FA3               	bcf	163,7,b	;volatile
   444   004154                     
   445                           ; BSR set to: 57
   446                           ;MAIN.c: 141:     PORTDbits.RD1 ^= 1;
   447   004154  72CD               	btg	205,1,c	;volatile
   448   004156                     
   449                           ; BSR set to: 57
   450                           ;MAIN.c: 142:     T0CON0=0x80;
   451   004156  0E80               	movlw	128
   452   004158  6EB8               	movwf	184,c	;volatile
   453   00415A                     
   454                           ; BSR set to: 57
   455   00415A  0011               	retfie		f
   456   00415C                     __end_of_TMR0_ISR:
   457                           	callstack 0
   458                           
   459 ;; *************** function _DEFAULT_ISR *****************
   460 ;; Defined at:
   461 ;;		line 145 in file "MAIN.c"
   462 ;; Parameters:    Size  Location     Type
   463 ;;		None
   464 ;; Auto vars:     Size  Location     Type
   465 ;;		None
   466 ;; Return value:  Size  Location     Type
   467 ;;                  1    wreg      void 
   468 ;; Registers used:
   469 ;;		None
   470 ;; Tracked objects:
   471 ;;		On entry : 0/0
   472 ;;		On exit  : 0/0
   473 ;;		Unchanged: 0/0
   474 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   475 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   476 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   477 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   478 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   479 ;;Total ram usage:        0 bytes
   480 ;; Hardware stack levels used: 1
   481 ;; This function calls:
   482 ;;		Nothing
   483 ;; This function is called by:
   484 ;;		Interrupt level 2
   485 ;; This function uses a non-reentrant model
   486 ;;
   487                           
   488                           	psect	text5
   489   004160                     __ptext5:
   490                           	callstack 0
   491   004160                     _DEFAULT_ISR:
   492                           	callstack 29
   493   004160  0011               	retfie		f
   494   004162                     __end_of_DEFAULT_ISR:
   495                           	callstack 0
   496                           
   497                           ;
   498                           ; H/W Interrupt Vector Table @ 0x4008
   499                           ;
   500                           
   501                           	psect	ivt0x4008
   502   004008                     __pivt0x4008:
   503                           	callstack 0
   504   004008                     ivt0x4008_base:
   505                           	callstack 0
   506                           
   507                           ; Vector 0 : SWINT
   508   004008  1058               	dw	_DEFAULT_ISR shr (0+2)
   509                           
   510                           ; Vector 1 : HLVD
   511   00400A  1058               	dw	_DEFAULT_ISR shr (0+2)
   512                           
   513                           ; Vector 2 : OSF
   514   00400C  1058               	dw	_DEFAULT_ISR shr (0+2)
   515                           
   516                           ; Vector 3 : CSW
   517   00400E  1058               	dw	_DEFAULT_ISR shr (0+2)
   518                           
   519                           ; Vector 4 : NVM
   520   004010  1058               	dw	_DEFAULT_ISR shr (0+2)
   521                           
   522                           ; Vector 5 : SCAN
   523   004012  1058               	dw	_DEFAULT_ISR shr (0+2)
   524                           
   525                           ; Vector 6 : CRC
   526   004014  1058               	dw	_DEFAULT_ISR shr (0+2)
   527                           
   528                           ; Vector 7 : IOC
   529   004016  1058               	dw	_DEFAULT_ISR shr (0+2)
   530                           
   531                           ; Vector 8 : INT0
   532   004018  1058               	dw	_DEFAULT_ISR shr (0+2)
   533                           
   534                           ; Vector 9 : ZCD
   535   00401A  1058               	dw	_DEFAULT_ISR shr (0+2)
   536                           
   537                           ; Vector 10 : AD
   538   00401C  1058               	dw	_DEFAULT_ISR shr (0+2)
   539                           
   540                           ; Vector 11 : ADT
   541   00401E  1058               	dw	_DEFAULT_ISR shr (0+2)
   542                           
   543                           ; Vector 12 : CMP1
   544   004020  1058               	dw	_DEFAULT_ISR shr (0+2)
   545                           
   546                           ; Vector 13 : SMT1
   547   004022  1058               	dw	_DEFAULT_ISR shr (0+2)
   548                           
   549                           ; Vector 14 : SMT1PRA
   550   004024  1058               	dw	_DEFAULT_ISR shr (0+2)
   551                           
   552                           ; Vector 15 : SMT1PRW
   553   004026  1058               	dw	_DEFAULT_ISR shr (0+2)
   554                           
   555                           ; Vector 16 : DMA1SCNT
   556   004028  1058               	dw	_DEFAULT_ISR shr (0+2)
   557                           
   558                           ; Vector 17 : DMA1DCNT
   559   00402A  1058               	dw	_DEFAULT_ISR shr (0+2)
   560                           
   561                           ; Vector 18 : DMA1OR
   562   00402C  1058               	dw	_DEFAULT_ISR shr (0+2)
   563                           
   564                           ; Vector 19 : DMA1A
   565   00402E  1058               	dw	_DEFAULT_ISR shr (0+2)
   566                           
   567                           ; Vector 20 : SPI1RX
   568   004030  1058               	dw	_DEFAULT_ISR shr (0+2)
   569                           
   570                           ; Vector 21 : SPI1TX
   571   004032  1058               	dw	_DEFAULT_ISR shr (0+2)
   572                           
   573                           ; Vector 22 : SPI1
   574   004034  1058               	dw	_DEFAULT_ISR shr (0+2)
   575                           
   576                           ; Vector 23 : I2C1RX
   577   004036  1058               	dw	_DEFAULT_ISR shr (0+2)
   578                           
   579                           ; Vector 24 : I2C1TX
   580   004038  1058               	dw	_DEFAULT_ISR shr (0+2)
   581                           
   582                           ; Vector 25 : I2C1
   583   00403A  1058               	dw	_DEFAULT_ISR shr (0+2)
   584                           
   585                           ; Vector 26 : I2C1E
   586   00403C  1058               	dw	_DEFAULT_ISR shr (0+2)
   587                           
   588                           ; Vector 27 : U1RX
   589   00403E  1058               	dw	_DEFAULT_ISR shr (0+2)
   590                           
   591                           ; Vector 28 : U1TX
   592   004040  1058               	dw	_DEFAULT_ISR shr (0+2)
   593                           
   594                           ; Vector 29 : U1E
   595   004042  1058               	dw	_DEFAULT_ISR shr (0+2)
   596                           
   597                           ; Vector 30 : U1
   598   004044  1058               	dw	_DEFAULT_ISR shr (0+2)
   599                           
   600                           ; Vector 31 : TMR0
   601   004046  1052               	dw	_TMR0_ISR shr (0+2)
   602                           
   603                           ; Vector 32 : TMR1
   604   004048  1058               	dw	_DEFAULT_ISR shr (0+2)
   605                           
   606                           ; Vector 33 : TMR1G
   607   00404A  1058               	dw	_DEFAULT_ISR shr (0+2)
   608                           
   609                           ; Vector 34 : TMR2
   610   00404C  1058               	dw	_DEFAULT_ISR shr (0+2)
   611                           
   612                           ; Vector 35 : CCP1
   613   00404E  1058               	dw	_DEFAULT_ISR shr (0+2)
   614                           
   615                           ; Vector 36 : Undefined
   616   004050  102B               	dw	ivt0x4008_undefint shr (0+2)
   617                           
   618                           ; Vector 37 : NCO1
   619   004052  1058               	dw	_DEFAULT_ISR shr (0+2)
   620                           
   621                           ; Vector 38 : CWG1
   622   004054  1058               	dw	_DEFAULT_ISR shr (0+2)
   623                           
   624                           ; Vector 39 : CLC1
   625   004056  1058               	dw	_DEFAULT_ISR shr (0+2)
   626                           
   627                           ; Vector 40 : INT1
   628   004058  1058               	dw	_DEFAULT_ISR shr (0+2)
   629                           
   630                           ; Vector 41 : CMP2
   631   00405A  1058               	dw	_DEFAULT_ISR shr (0+2)
   632                           
   633                           ; Vector 42 : DMA2SCNT
   634   00405C  1058               	dw	_DEFAULT_ISR shr (0+2)
   635                           
   636                           ; Vector 43 : DMA2DCNT
   637   00405E  1058               	dw	_DEFAULT_ISR shr (0+2)
   638                           
   639                           ; Vector 44 : DMA2OR
   640   004060  1058               	dw	_DEFAULT_ISR shr (0+2)
   641                           
   642                           ; Vector 45 : DMA2A
   643   004062  1058               	dw	_DEFAULT_ISR shr (0+2)
   644                           
   645                           ; Vector 46 : I2C2RX
   646   004064  1058               	dw	_DEFAULT_ISR shr (0+2)
   647                           
   648                           ; Vector 47 : I2C2TX
   649   004066  1058               	dw	_DEFAULT_ISR shr (0+2)
   650                           
   651                           ; Vector 48 : I2C2
   652   004068  1058               	dw	_DEFAULT_ISR shr (0+2)
   653                           
   654                           ; Vector 49 : I2C2E
   655   00406A  1058               	dw	_DEFAULT_ISR shr (0+2)
   656                           
   657                           ; Vector 50 : U2RX
   658   00406C  1058               	dw	_DEFAULT_ISR shr (0+2)
   659                           
   660                           ; Vector 51 : U2TX
   661   00406E  1058               	dw	_DEFAULT_ISR shr (0+2)
   662                           
   663                           ; Vector 52 : U2E
   664   004070  1058               	dw	_DEFAULT_ISR shr (0+2)
   665                           
   666                           ; Vector 53 : U2
   667   004072  1058               	dw	_DEFAULT_ISR shr (0+2)
   668                           
   669                           ; Vector 54 : TMR3
   670   004074  1058               	dw	_DEFAULT_ISR shr (0+2)
   671                           
   672                           ; Vector 55 : TMR3G
   673   004076  1058               	dw	_DEFAULT_ISR shr (0+2)
   674                           
   675                           ; Vector 56 : TMR4
   676   004078  1058               	dw	_DEFAULT_ISR shr (0+2)
   677                           
   678                           ; Vector 57 : CCP2
   679   00407A  1058               	dw	_DEFAULT_ISR shr (0+2)
   680                           
   681                           ; Vector 58 : Undefined
   682   00407C  102B               	dw	ivt0x4008_undefint shr (0+2)
   683                           
   684                           ; Vector 59 : CWG2
   685   00407E  1058               	dw	_DEFAULT_ISR shr (0+2)
   686                           
   687                           ; Vector 60 : CLC2
   688   004080  1058               	dw	_DEFAULT_ISR shr (0+2)
   689                           
   690                           ; Vector 61 : INT2
   691   004082  1058               	dw	_DEFAULT_ISR shr (0+2)
   692                           
   693                           ; Vector 62 : Undefined
   694   004084  102B               	dw	ivt0x4008_undefint shr (0+2)
   695                           
   696                           ; Vector 63 : Undefined
   697   004086  102B               	dw	ivt0x4008_undefint shr (0+2)
   698                           
   699                           ; Vector 64 : Undefined
   700   004088  102B               	dw	ivt0x4008_undefint shr (0+2)
   701                           
   702                           ; Vector 65 : Undefined
   703   00408A  102B               	dw	ivt0x4008_undefint shr (0+2)
   704                           
   705                           ; Vector 66 : Undefined
   706   00408C  102B               	dw	ivt0x4008_undefint shr (0+2)
   707                           
   708                           ; Vector 67 : Undefined
   709   00408E  102B               	dw	ivt0x4008_undefint shr (0+2)
   710                           
   711                           ; Vector 68 : Undefined
   712   004090  102B               	dw	ivt0x4008_undefint shr (0+2)
   713                           
   714                           ; Vector 69 : Undefined
   715   004092  102B               	dw	ivt0x4008_undefint shr (0+2)
   716                           
   717                           ; Vector 70 : TMR5
   718   004094  1058               	dw	_DEFAULT_ISR shr (0+2)
   719                           
   720                           ; Vector 71 : TMR5G
   721   004096  1058               	dw	_DEFAULT_ISR shr (0+2)
   722                           
   723                           ; Vector 72 : TMR6
   724   004098  1058               	dw	_DEFAULT_ISR shr (0+2)
   725                           
   726                           ; Vector 73 : CCP3
   727   00409A  1058               	dw	_DEFAULT_ISR shr (0+2)
   728                           
   729                           ; Vector 74 : CWG3
   730   00409C  1058               	dw	_DEFAULT_ISR shr (0+2)
   731                           
   732                           ; Vector 75 : CLC3
   733   00409E  1058               	dw	_DEFAULT_ISR shr (0+2)
   734                           
   735                           ; Vector 76 : Undefined
   736   0040A0  102B               	dw	ivt0x4008_undefint shr (0+2)
   737                           
   738                           ; Vector 77 : Undefined
   739   0040A2  102B               	dw	ivt0x4008_undefint shr (0+2)
   740                           
   741                           ; Vector 78 : Undefined
   742   0040A4  102B               	dw	ivt0x4008_undefint shr (0+2)
   743                           
   744                           ; Vector 79 : Undefined
   745   0040A6  102B               	dw	ivt0x4008_undefint shr (0+2)
   746                           
   747                           ; Vector 80 : CCP4
   748   0040A8  1058               	dw	_DEFAULT_ISR shr (0+2)
   749                           
   750                           ; Vector 81 : CLC4
   751   0040AA  1058               	dw	_DEFAULT_ISR shr (0+2)
   752   0040AC                     ivt0x4008_undefint:
   753                           	callstack 0
   754   0040AC  00FF               	reset	
   755                           
   756                           	psect	smallconst
   757   002000                     __psmallconst:
   758                           	callstack 0
   759   002000  00                 	db	0
   760   002001  00                 	db	0	; dummy byte at the end
   761   000000                     
   762                           	psect	rparam
   763   000000                     
   764                           	psect	config
   765                           
   766                           ;Config register CONFIG1L @ 0x300000
   767                           ;	External Oscillator Selection
   768                           ;	FEXTOSC = LP, LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power
   769                           ;	Reset Oscillator Selection
   770                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   771   300000                     	org	3145728
   772   300000  F8                 	db	248
   773                           
   774                           ;Config register CONFIG1H @ 0x300001
   775                           ;	Clock out Enable bit
   776                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   777                           ;	PRLOCKED One-Way Set Enable bit
   778                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   779                           ;	Clock Switch Enable bit
   780                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   781                           ;	Fail-Safe Clock Monitor Enable bit
   782                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   783   300001                     	org	3145729
   784   300001  FF                 	db	255
   785                           
   786                           ;Config register CONFIG2L @ 0x300002
   787                           ;	MCLR Enable bit
   788                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   789                           ;	Power-up timer selection bits
   790                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   791                           ;	Multi-vector enable bit
   792                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   793                           ;	IVTLOCK bit One-way set enable bit
   794                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   795                           ;	Low Power BOR Enable bit
   796                           ;	LPBOREN = OFF, ULPBOR disabled
   797                           ;	Brown-out Reset Enable bits
   798                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   799   300002                     	org	3145730
   800   300002  FF                 	db	255
   801                           
   802                           ;Config register CONFIG2H @ 0x300003
   803                           ;	Brown-out Reset Voltage Selection bits
   804                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   805                           ;	ZCD Disable bit
   806                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   807                           ;	PPSLOCK bit One-Way Set Enable bit
   808                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   809                           ;	Stack Full/Underflow Reset Enable bit
   810                           ;	STVREN = ON, Stack full/underflow will cause Reset
   811                           ;	Debugger Enable bit
   812                           ;	DEBUG = OFF, Background debugger disabled
   813                           ;	Extended Instruction Set Enable bit
   814                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   815   300003                     	org	3145731
   816   300003  FF                 	db	255
   817                           
   818                           ;Config register CONFIG3L @ 0x300004
   819                           ;	WDT Period selection bits
   820                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   821                           ;	WDT operating mode
   822                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   823   300004                     	org	3145732
   824   300004  9F                 	db	159
   825                           
   826                           ;Config register CONFIG3H @ 0x300005
   827                           ;	WDT Window Select bits
   828                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   829                           ;	WDT input clock selector
   830                           ;	WDTCCS = SC, Software Control
   831   300005                     	org	3145733
   832   300005  FF                 	db	255
   833                           
   834                           ;Config register CONFIG4L @ 0x300006
   835                           ;	Boot Block Size selection bits
   836                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   837                           ;	Boot Block enable bit
   838                           ;	BBEN = OFF, Boot block disabled
   839                           ;	Storage Area Flash enable bit
   840                           ;	SAFEN = OFF, SAF disabled
   841                           ;	Application Block write protection bit
   842                           ;	WRTAPP = OFF, Application Block not write protected
   843   300006                     	org	3145734
   844   300006  FF                 	db	255
   845                           
   846                           ;Config register CONFIG4H @ 0x300007
   847                           ;	Boot Block Write Protection bit
   848                           ;	WRTB = OFF, Boot Block not write-protected
   849                           ;	Configuration Register Write Protection bit
   850                           ;	WRTC = OFF, Configuration registers not write-protected
   851                           ;	Data EEPROM Write Protection bit
   852                           ;	WRTD = OFF, Data EEPROM not write-protected
   853                           ;	SAF Write protection bit
   854                           ;	WRTSAF = OFF, SAF not Write Protected
   855                           ;	Low Voltage Programming Enable bit
   856                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   857   300007                     	org	3145735
   858   300007  FF                 	db	255
   859                           
   860                           ;Config register CONFIG5L @ 0x300008
   861                           ;	PFM and Data EEPROM Code Protection bit
   862                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   863   300008                     	org	3145736
   864   300008  FF                 	db	255
   865                           
   866                           ;Config register CONFIG5H @ 0x300009
   867                           ;	unspecified, using default values
   868   300009                     	org	3145737
   869   300009  FF                 	db	255
   870                           tosu	equ	0x3FFF
   871                           tosh	equ	0x3FFE
   872                           tosl	equ	0x3FFD
   873                           stkptr	equ	0x3FFC
   874                           pclatu	equ	0x3FFB
   875                           pclath	equ	0x3FFA
   876                           pcl	equ	0x3FF9
   877                           tblptru	equ	0x3FF8
   878                           tblptrh	equ	0x3FF7
   879                           tblptrl	equ	0x3FF6
   880                           tablat	equ	0x3FF5
   881                           prodh	equ	0x3FF4
   882                           prodl	equ	0x3FF3
   883                           indf0	equ	0x3FEF
   884                           postinc0	equ	0x3FEE
   885                           postdec0	equ	0x3FED
   886                           preinc0	equ	0x3FEC
   887                           plusw0	equ	0x3FEB
   888                           fsr0h	equ	0x3FEA
   889                           fsr0l	equ	0x3FE9
   890                           wreg	equ	0x3FE8
   891                           indf1	equ	0x3FE7
   892                           postinc1	equ	0x3FE6
   893                           postdec1	equ	0x3FE5
   894                           preinc1	equ	0x3FE4
   895                           plusw1	equ	0x3FE3
   896                           fsr1h	equ	0x3FE2
   897                           fsr1l	equ	0x3FE1
   898                           bsr	equ	0x3FE0
   899                           indf2	equ	0x3FDF
   900                           postinc2	equ	0x3FDE
   901                           postdec2	equ	0x3FDD
   902                           preinc2	equ	0x3FDC
   903                           plusw2	equ	0x3FDB
   904                           fsr2h	equ	0x3FDA
   905                           fsr2l	equ	0x3FD9
   906                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         4
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       5
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0

Pointer List with Targets:

    TMR0_InterruptHandler	PTR FTN()void  size(3) Largest target is 1
		 -> NULL(), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _TMR0_ISR in COMRAM

    None.

Critical Paths under _DEFAULT_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _TMR0_ISR in BANK0

    None.

Critical Paths under _DEFAULT_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _TMR0_ISR in BANK1

    None.

Critical Paths under _DEFAULT_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _TMR0_ISR in BANK2

    None.

Critical Paths under _DEFAULT_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _TMR0_ISR in BANK3

    None.

Critical Paths under _DEFAULT_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _TMR0_ISR in BANK4

    None.

Critical Paths under _DEFAULT_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _TMR0_ISR in BANK5

    None.

Critical Paths under _DEFAULT_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _TMR0_ISR in BANK6

    None.

Critical Paths under _DEFAULT_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _TMR0_ISR in BANK7

    None.

Critical Paths under _DEFAULT_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _TMR0_ISR in BANK8

    None.

Critical Paths under _DEFAULT_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _TMR0_ISR in BANK9

    None.

Critical Paths under _DEFAULT_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _TMR0_ISR in BANK10

    None.

Critical Paths under _DEFAULT_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _TMR0_ISR in BANK11

    None.

Critical Paths under _DEFAULT_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _TMR0_ISR in BANK12

    None.

Critical Paths under _DEFAULT_ISR in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _TMR0_ISR in BANK13

    None.

Critical Paths under _DEFAULT_ISR in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _TMR0_ISR in BANK14

    None.

Critical Paths under _DEFAULT_ISR in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _TMR0_ISR in BANK15

    None.

Critical Paths under _DEFAULT_ISR in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _TMR0_ISR in BANK16

    None.

Critical Paths under _DEFAULT_ISR in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _TMR0_ISR in BANK17

    None.

Critical Paths under _DEFAULT_ISR in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _TMR0_ISR in BANK18

    None.

Critical Paths under _DEFAULT_ISR in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _TMR0_ISR in BANK19

    None.

Critical Paths under _DEFAULT_ISR in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _TMR0_ISR in BANK20

    None.

Critical Paths under _DEFAULT_ISR in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _TMR0_ISR in BANK21

    None.

Critical Paths under _DEFAULT_ISR in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _TMR0_ISR in BANK22

    None.

Critical Paths under _DEFAULT_ISR in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _TMR0_ISR in BANK23

    None.

Critical Paths under _DEFAULT_ISR in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _TMR0_ISR in BANK24

    None.

Critical Paths under _DEFAULT_ISR in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _TMR0_ISR in BANK25

    None.

Critical Paths under _DEFAULT_ISR in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _TMR0_ISR in BANK26

    None.

Critical Paths under _DEFAULT_ISR in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _TMR0_ISR in BANK27

    None.

Critical Paths under _DEFAULT_ISR in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _TMR0_ISR in BANK28

    None.

Critical Paths under _DEFAULT_ISR in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _TMR0_ISR in BANK29

    None.

Critical Paths under _DEFAULT_ISR in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _TMR0_ISR in BANK30

    None.

Critical Paths under _DEFAULT_ISR in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _TMR0_ISR in BANK31

    None.

Critical Paths under _DEFAULT_ISR in BANK31

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
               _INTERRUPT_Initialize
                    _TMR0_Initialize
                    _TMR0_StartTimer
 ---------------------------------------------------------------------------------
 (1) _TMR0_StartTimer                                      0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TMR0_Initialize                                      0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _INTERRUPT_Initialize                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _TMR0_ISR                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _DEFAULT_ISR                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _INTERRUPT_Initialize
   _TMR0_Initialize
   _TMR0_StartTimer

 _TMR0_ISR (ROOT)

 _DEFAULT_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM            1FFF      0       0      79        0.0%
BITBIGSFRllhh      545      0       0      74        0.0%
EEDATA             400      0       0       0        0.0%
BITBIGSFRlllll     183      0       0      78        0.0%
BITBANK31          100      0       0      67        0.0%
BANK31             100      0       0      68        0.0%
BITBANK30          100      0       0      65        0.0%
BANK30             100      0       0      66        0.0%
BITBANK29          100      0       0      63        0.0%
BANK29             100      0       0      64        0.0%
BITBANK28          100      0       0      61        0.0%
BANK28             100      0       0      62        0.0%
BITBANK27          100      0       0      59        0.0%
BANK27             100      0       0      60        0.0%
BITBANK26          100      0       0      57        0.0%
BANK26             100      0       0      58        0.0%
BITBANK25          100      0       0      55        0.0%
BANK25             100      0       0      56        0.0%
BITBANK24          100      0       0      53        0.0%
BANK24             100      0       0      54        0.0%
BITBANK23          100      0       0      51        0.0%
BANK23             100      0       0      52        0.0%
BITBANK22          100      0       0      49        0.0%
BANK22             100      0       0      50        0.0%
BITBANK21          100      0       0      47        0.0%
BANK21             100      0       0      48        0.0%
BITBANK20          100      0       0      45        0.0%
BANK20             100      0       0      46        0.0%
BITBANK19          100      0       0      43        0.0%
BANK19             100      0       0      44        0.0%
BITBANK18          100      0       0      41        0.0%
BANK18             100      0       0      42        0.0%
BITBANK17          100      0       0      39        0.0%
BANK17             100      0       0      40        0.0%
BITBANK16          100      0       0      37        0.0%
BANK16             100      0       0      38        0.0%
BITBANK15          100      0       0      35        0.0%
BANK15             100      0       0      36        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBIGSFRllhl       CC      0       0      75        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      1       5       1        5.3%
BITBIGSFRhhhh       28      0       0      69        0.0%
BITBIGSFRllllh       F      0       0      77        0.0%
BITBIGSFRlllh        E      0       0      76        0.0%
BITBIGSFRhll         B      0       0      73        0.0%
BITBIGSFRhlh         7      0       0      72        0.0%
BITBIGSFRhhl         4      0       0      71        0.0%
BITBIGSFRhhhl        2      0       0      70        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       5      16        0.0%
DATA                 0      0       5       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Wed May 01 18:10:31 2024

                          l43 4144                            l46 415E                            l71 412C  
                          u17 40D4                            u27 40E4                           l761 415C  
                         l763 4112                           l755 412E                           l765 4120  
                         l757 413A                           l759 413E                           l791 40CC  
                         l783 40B2                           l793 40CE                           l785 40C0  
                         l795 40DC                           l787 40C4                           l797 40DE  
                         l789 40C8                           wreg 3FE8                          i2l63 415A  
                        i2l68 4160                          _main 40B2               _TMR0_StartTimer 415C  
                        start 40AE                  ___param_bank 0000       __end_of_TMR0_Initialize 4146  
                       ?_main 0005                         i2l781 4156                         i2l775 4148  
                       i2l777 4150                         i2l779 4154                         _TMR0H 3FB7  
                       _TMR0L 3FB6                         _PORTD 3FCD                         _TRISD 3FC5  
            __end_of_TMR0_ISR 415C               __initialization 40F4                  __end_of_main 40F4  
                      ??_main 0005                 __activetblptr 0002       __end_of_TMR0_StartTimer 4160  
                      _ANSELD 3A70                        _T0CON0 3FB8                        _T0CON1 3FB9  
            ?_TMR0_Initialize 0005                        isa$std 0001                  __mediumconst 0000  
                      tblptru 3FF8                    __accesstop 0060       __end_of__initialization 4108  
               ___rparam_used 0001                __pcstackCOMRAM 0005                     ?_TMR0_ISR 0005  
            ?_TMR0_StartTimer 0005                       IVTBASEH 3FD6                       IVTBASEL 3FD5  
                     IVTBASEU 3FD7                    ??_TMR0_ISR 0005                 ??_DEFAULT_ISR 0005  
                     __Hparam 0000                       __Lparam 0000                  __psmallconst 2000  
                     __pcinit 40F4                       __ramtop 2000                 ivt0x4008_base 4008  
                     __ptext0 40B2                       __ptext1 415C                       __ptext2 412E  
                     __ptext3 4112                       __ptext4 4148                       __ptext5 4160  
         __end_of_DEFAULT_ISR 4162          end_of_initialization 4108                 __Lmediumconst 0000  
                   _PORTDbits 3FCD  __end_of_INTERRUPT_Initialize 412E                   _DEFAULT_ISR 4160  
         start_initialization 40F4                   __pbssCOMRAM 0001         _TMR0_InterruptHandler 0001  
                 __pivt0x4008 4008                   __smallconst 2000          _INTERRUPT_Initialize 4112  
           ??_TMR0_Initialize 0005                      _IPR3bits 3983                      _PIE3bits 3993  
                    _PIE4bits 3994                      _IVTBASEH 3FD6                      _IVTBASEL 3FD5  
                    _IVTBASEU 3FD7                      _PIR3bits 39A3             ivt0x4008_undefint 40AC  
                    _TMR0_ISR 4148                   _INTCON0bits 3FD2         ?_INTERRUPT_Initialize 0005  
                    __Hrparam 0000                      __Lrparam 0000             ??_TMR0_StartTimer 0005  
                ?_DEFAULT_ISR 0005                    _T0CON0bits 3FB8                      isa$xinst 0000  
      ??_INTERRUPT_Initialize 0005                      intlevel2 0000               _TMR0_Initialize 412E  
             _checkTimerValue 0004  
