//--------------------------------------------------------------------------------
// Auto-generated by Migen (3ffd64c) & LiteX (23afca3d) on 2021-07-16 20:23:33
//--------------------------------------------------------------------------------
module sim(
	output wire sim_trace,
	output wire serial_source_valid,
	input wire serial_source_ready,
	output wire [7:0] serial_source_data,
	input wire serial_sink_valid,
	output wire serial_sink_ready,
	input wire [7:0] serial_sink_data,
	input wire sys_clk
);

reg soc_rst = 1'd0;
wire cpu_rst;
reg [1:0] reset_storage = 2'd0;
reg reset_re = 1'd0;
reg [31:0] scratch_storage = 32'd305419896;
reg scratch_re = 1'd0;
wire [31:0] bus_errors_status;
wire bus_errors_we;
reg bus_errors_re = 1'd0;
wire bus_error;
reg [31:0] bus_errors = 32'd0;
wire microwatt_reset;
wire [28:0] microwatt_ibus_adr;
wire [63:0] microwatt_ibus_dat_w;
wire [63:0] microwatt_ibus_dat_r;
wire [7:0] microwatt_ibus_sel;
wire microwatt_ibus_cyc;
wire microwatt_ibus_stb;
reg microwatt_ibus_ack = 1'd0;
wire microwatt_ibus_we;
wire [28:0] microwatt_dbus_adr;
wire [63:0] microwatt_dbus_dat_w;
wire [63:0] microwatt_dbus_dat_r;
wire [7:0] microwatt_dbus_sel;
wire microwatt_dbus_cyc;
wire microwatt_dbus_stb;
reg microwatt_dbus_ack = 1'd0;
wire microwatt_dbus_we;
reg microwatt_core_ext_irq = 1'd0;
wire [2:0] microwatt0;
wire [2:0] microwatt1;
wire microwatt2;
wire microwatt3;
reg [29:0] interface0_converted_interface_adr = 30'd0;
reg [31:0] interface0_converted_interface_dat_w = 32'd0;
wire [31:0] interface0_converted_interface_dat_r;
reg [3:0] interface0_converted_interface_sel = 4'd0;
reg interface0_converted_interface_cyc = 1'd0;
reg interface0_converted_interface_stb = 1'd0;
wire interface0_converted_interface_ack;
reg interface0_converted_interface_we = 1'd0;
reg [2:0] interface0_converted_interface_cti = 3'd0;
reg [1:0] interface0_converted_interface_bte = 2'd0;
wire interface0_converted_interface_err;
reg converter0_skip = 1'd0;
reg converter0_counter = 1'd0;
wire converter0_reset;
reg [63:0] converter0_dat_r = 64'd0;
reg [29:0] interface1_converted_interface_adr = 30'd0;
reg [31:0] interface1_converted_interface_dat_w = 32'd0;
wire [31:0] interface1_converted_interface_dat_r;
reg [3:0] interface1_converted_interface_sel = 4'd0;
reg interface1_converted_interface_cyc = 1'd0;
reg interface1_converted_interface_stb = 1'd0;
wire interface1_converted_interface_ack;
reg interface1_converted_interface_we = 1'd0;
reg [2:0] interface1_converted_interface_cti = 3'd0;
reg [1:0] interface1_converted_interface_bte = 2'd0;
wire interface1_converted_interface_err;
reg converter1_skip = 1'd0;
reg converter1_counter = 1'd0;
wire converter1_reset;
reg [63:0] converter1_dat_r = 64'd0;
wire [29:0] ram_bus_adr;
wire [31:0] ram_bus_dat_w;
wire [31:0] ram_bus_dat_r;
wire [3:0] ram_bus_sel;
wire ram_bus_cyc;
wire ram_bus_stb;
reg ram_bus_ack = 1'd0;
wire ram_bus_we;
wire [2:0] ram_bus_cti;
wire [1:0] ram_bus_bte;
reg ram_bus_err = 1'd0;
wire [14:0] adr;
wire [31:0] dat_r;
wire [29:0] interface0_ram_bus_adr;
wire [31:0] interface0_ram_bus_dat_w;
wire [31:0] interface0_ram_bus_dat_r;
wire [3:0] interface0_ram_bus_sel;
wire interface0_ram_bus_cyc;
wire interface0_ram_bus_stb;
reg interface0_ram_bus_ack = 1'd0;
wire interface0_ram_bus_we;
wire [2:0] interface0_ram_bus_cti;
wire [1:0] interface0_ram_bus_bte;
reg interface0_ram_bus_err = 1'd0;
wire [10:0] sram0_adr;
wire [31:0] sram0_dat_r;
reg [3:0] sram0_we = 4'd0;
wire [31:0] sram0_dat_w;
wire [29:0] interface1_ram_bus_adr;
wire [31:0] interface1_ram_bus_dat_w;
wire [31:0] interface1_ram_bus_dat_r;
wire [3:0] interface1_ram_bus_sel;
wire interface1_ram_bus_cyc;
wire interface1_ram_bus_stb;
reg interface1_ram_bus_ack = 1'd0;
wire interface1_ram_bus_we;
wire [2:0] interface1_ram_bus_cti;
wire [1:0] interface1_ram_bus_bte;
reg interface1_ram_bus_err = 1'd0;
wire [25:0] sram1_adr;
wire [31:0] sram1_dat_r;
reg [3:0] sram1_we = 4'd0;
wire [31:0] sram1_dat_w;
wire sink_valid;
wire sink_ready;
wire sink_first;
wire sink_last;
wire [7:0] sink_payload_data;
wire source_valid;
wire source_ready;
reg source_first = 1'd0;
reg source_last = 1'd0;
wire [7:0] source_payload_data;
reg uart_rxtx_re = 1'd0;
wire [7:0] uart_rxtx_r;
reg uart_rxtx_we = 1'd0;
wire [7:0] uart_rxtx_w;
wire uart_txfull_status;
wire uart_txfull_we;
reg uart_txfull_re = 1'd0;
wire uart_rxempty_status;
wire uart_rxempty_we;
reg uart_rxempty_re = 1'd0;
wire uart_irq;
wire uart_tx_status;
reg uart_tx_pending = 1'd0;
wire uart_tx_trigger;
reg uart_tx_clear = 1'd0;
reg uart_tx_trigger_d = 1'd0;
wire uart_rx_status;
reg uart_rx_pending = 1'd0;
wire uart_rx_trigger;
reg uart_rx_clear = 1'd0;
reg uart_rx_trigger_d = 1'd0;
wire uart_tx0;
wire uart_rx0;
reg [1:0] uart_status_status = 2'd0;
wire uart_status_we;
reg uart_status_re = 1'd0;
wire uart_tx1;
wire uart_rx1;
reg [1:0] uart_pending_status = 2'd0;
wire uart_pending_we;
reg uart_pending_re = 1'd0;
reg [1:0] uart_pending_r = 2'd0;
wire uart_tx2;
wire uart_rx2;
reg [1:0] uart_enable_storage = 2'd0;
reg uart_enable_re = 1'd0;
wire uart_txempty_status;
wire uart_txempty_we;
reg uart_txempty_re = 1'd0;
wire uart_rxfull_status;
wire uart_rxfull_we;
reg uart_rxfull_re = 1'd0;
wire uart_uart_sink_valid;
wire uart_uart_sink_ready;
wire uart_uart_sink_first;
wire uart_uart_sink_last;
wire [7:0] uart_uart_sink_payload_data;
wire uart_uart_source_valid;
wire uart_uart_source_ready;
wire uart_uart_source_first;
wire uart_uart_source_last;
wire [7:0] uart_uart_source_payload_data;
wire uart_tx_fifo_sink_valid;
wire uart_tx_fifo_sink_ready;
reg uart_tx_fifo_sink_first = 1'd0;
reg uart_tx_fifo_sink_last = 1'd0;
wire [7:0] uart_tx_fifo_sink_payload_data;
wire uart_tx_fifo_source_valid;
wire uart_tx_fifo_source_ready;
wire uart_tx_fifo_source_first;
wire uart_tx_fifo_source_last;
wire [7:0] uart_tx_fifo_source_payload_data;
wire uart_tx_fifo_re;
reg uart_tx_fifo_readable = 1'd0;
wire uart_tx_fifo_syncfifo_we;
wire uart_tx_fifo_syncfifo_writable;
wire uart_tx_fifo_syncfifo_re;
wire uart_tx_fifo_syncfifo_readable;
wire [9:0] uart_tx_fifo_syncfifo_din;
wire [9:0] uart_tx_fifo_syncfifo_dout;
reg [4:0] uart_tx_fifo_level0 = 5'd0;
reg uart_tx_fifo_replace = 1'd0;
reg [3:0] uart_tx_fifo_produce = 4'd0;
reg [3:0] uart_tx_fifo_consume = 4'd0;
reg [3:0] uart_tx_fifo_wrport_adr = 4'd0;
wire [9:0] uart_tx_fifo_wrport_dat_r;
wire uart_tx_fifo_wrport_we;
wire [9:0] uart_tx_fifo_wrport_dat_w;
wire uart_tx_fifo_do_read;
wire [3:0] uart_tx_fifo_rdport_adr;
wire [9:0] uart_tx_fifo_rdport_dat_r;
wire uart_tx_fifo_rdport_re;
wire [4:0] uart_tx_fifo_level1;
wire [7:0] uart_tx_fifo_fifo_in_payload_data;
wire uart_tx_fifo_fifo_in_first;
wire uart_tx_fifo_fifo_in_last;
wire [7:0] uart_tx_fifo_fifo_out_payload_data;
wire uart_tx_fifo_fifo_out_first;
wire uart_tx_fifo_fifo_out_last;
wire uart_rx_fifo_sink_valid;
wire uart_rx_fifo_sink_ready;
wire uart_rx_fifo_sink_first;
wire uart_rx_fifo_sink_last;
wire [7:0] uart_rx_fifo_sink_payload_data;
wire uart_rx_fifo_source_valid;
wire uart_rx_fifo_source_ready;
wire uart_rx_fifo_source_first;
wire uart_rx_fifo_source_last;
wire [7:0] uart_rx_fifo_source_payload_data;
wire uart_rx_fifo_re;
reg uart_rx_fifo_readable = 1'd0;
wire uart_rx_fifo_syncfifo_we;
wire uart_rx_fifo_syncfifo_writable;
wire uart_rx_fifo_syncfifo_re;
wire uart_rx_fifo_syncfifo_readable;
wire [9:0] uart_rx_fifo_syncfifo_din;
wire [9:0] uart_rx_fifo_syncfifo_dout;
reg [4:0] uart_rx_fifo_level0 = 5'd0;
reg uart_rx_fifo_replace = 1'd0;
reg [3:0] uart_rx_fifo_produce = 4'd0;
reg [3:0] uart_rx_fifo_consume = 4'd0;
reg [3:0] uart_rx_fifo_wrport_adr = 4'd0;
wire [9:0] uart_rx_fifo_wrport_dat_r;
wire uart_rx_fifo_wrport_we;
wire [9:0] uart_rx_fifo_wrport_dat_w;
wire uart_rx_fifo_do_read;
wire [3:0] uart_rx_fifo_rdport_adr;
wire [9:0] uart_rx_fifo_rdport_dat_r;
wire uart_rx_fifo_rdport_re;
wire [4:0] uart_rx_fifo_level1;
wire [7:0] uart_rx_fifo_fifo_in_payload_data;
wire uart_rx_fifo_fifo_in_first;
wire uart_rx_fifo_fifo_in_last;
wire [7:0] uart_rx_fifo_fifo_out_payload_data;
wire uart_rx_fifo_fifo_out_first;
wire uart_rx_fifo_fifo_out_last;
reg [31:0] timer_load_storage = 32'd0;
reg timer_load_re = 1'd0;
reg [31:0] timer_reload_storage = 32'd0;
reg timer_reload_re = 1'd0;
reg timer_en_storage = 1'd0;
reg timer_en_re = 1'd0;
reg timer_update_value_storage = 1'd0;
reg timer_update_value_re = 1'd0;
reg [31:0] timer_value_status = 32'd0;
wire timer_value_we;
reg timer_value_re = 1'd0;
wire timer_irq;
wire timer_zero_status;
reg timer_zero_pending = 1'd0;
wire timer_zero_trigger;
reg timer_zero_clear = 1'd0;
reg timer_zero_trigger_d = 1'd0;
wire timer_zero0;
wire timer_status_status;
wire timer_status_we;
reg timer_status_re = 1'd0;
wire timer_zero1;
wire timer_pending_status;
wire timer_pending_we;
reg timer_pending_re = 1'd0;
reg timer_pending_r = 1'd0;
wire timer_zero2;
reg timer_enable_storage = 1'd0;
reg timer_enable_re = 1'd0;
reg [31:0] timer_value = 32'd0;
wire sys_clk_1;
wire sys_rst;
wire por_clk;
reg int_rst = 1'd1;
reg converter0_state = 1'd0;
reg converter0_next_state = 1'd0;
reg converter0_counter_converter0_next_value = 1'd0;
reg converter0_counter_converter0_next_value_ce = 1'd0;
reg converter1_state = 1'd0;
reg converter1_next_state = 1'd0;
reg converter1_counter_converter1_next_value = 1'd0;
reg converter1_counter_converter1_next_value_ce = 1'd0;
reg [13:0] simsoc_adr = 14'd0;
reg simsoc_we = 1'd0;
reg [31:0] simsoc_dat_w = 32'd0;
wire [31:0] simsoc_dat_r;
wire [29:0] simsoc_wishbone_adr;
wire [31:0] simsoc_wishbone_dat_w;
reg [31:0] simsoc_wishbone_dat_r = 32'd0;
wire [3:0] simsoc_wishbone_sel;
wire simsoc_wishbone_cyc;
wire simsoc_wishbone_stb;
reg simsoc_wishbone_ack = 1'd0;
wire simsoc_wishbone_we;
wire [2:0] simsoc_wishbone_cti;
wire [1:0] simsoc_wishbone_bte;
reg simsoc_wishbone_err = 1'd0;
wire [29:0] shared_adr;
wire [31:0] shared_dat_w;
reg [31:0] shared_dat_r = 32'd0;
wire [3:0] shared_sel;
wire shared_cyc;
wire shared_stb;
reg shared_ack = 1'd0;
wire shared_we;
wire [2:0] shared_cti;
wire [1:0] shared_bte;
wire shared_err;
wire [1:0] request;
reg grant = 1'd0;
reg [3:0] slave_sel = 4'd0;
reg [3:0] slave_sel_r = 4'd0;
reg error = 1'd0;
wire wait_1;
wire done;
reg [19:0] count = 20'd1000000;
wire [13:0] csr_bankarray_interface0_bank_bus_adr;
wire csr_bankarray_interface0_bank_bus_we;
wire [31:0] csr_bankarray_interface0_bank_bus_dat_w;
reg [31:0] csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
reg csr_bankarray_csrbank0_reset0_re = 1'd0;
wire [1:0] csr_bankarray_csrbank0_reset0_r;
reg csr_bankarray_csrbank0_reset0_we = 1'd0;
wire [1:0] csr_bankarray_csrbank0_reset0_w;
reg csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank0_scratch0_r;
reg csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank0_scratch0_w;
reg csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire [31:0] csr_bankarray_csrbank0_bus_errors_r;
reg csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire [31:0] csr_bankarray_csrbank0_bus_errors_w;
wire csr_bankarray_csrbank0_sel;
wire [13:0] csr_bankarray_sram_bus_adr;
wire csr_bankarray_sram_bus_we;
wire [31:0] csr_bankarray_sram_bus_dat_w;
reg [31:0] csr_bankarray_sram_bus_dat_r = 32'd0;
wire [5:0] csr_bankarray_adr;
wire [7:0] csr_bankarray_dat_r;
wire csr_bankarray_sel;
reg csr_bankarray_sel_r = 1'd0;
wire [13:0] csr_bankarray_interface1_bank_bus_adr;
wire csr_bankarray_interface1_bank_bus_we;
wire [31:0] csr_bankarray_interface1_bank_bus_dat_w;
reg [31:0] csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
reg csr_bankarray_csrbank1_load0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank1_load0_r;
reg csr_bankarray_csrbank1_load0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank1_load0_w;
reg csr_bankarray_csrbank1_reload0_re = 1'd0;
wire [31:0] csr_bankarray_csrbank1_reload0_r;
reg csr_bankarray_csrbank1_reload0_we = 1'd0;
wire [31:0] csr_bankarray_csrbank1_reload0_w;
reg csr_bankarray_csrbank1_en0_re = 1'd0;
wire csr_bankarray_csrbank1_en0_r;
reg csr_bankarray_csrbank1_en0_we = 1'd0;
wire csr_bankarray_csrbank1_en0_w;
reg csr_bankarray_csrbank1_update_value0_re = 1'd0;
wire csr_bankarray_csrbank1_update_value0_r;
reg csr_bankarray_csrbank1_update_value0_we = 1'd0;
wire csr_bankarray_csrbank1_update_value0_w;
reg csr_bankarray_csrbank1_value_re = 1'd0;
wire [31:0] csr_bankarray_csrbank1_value_r;
reg csr_bankarray_csrbank1_value_we = 1'd0;
wire [31:0] csr_bankarray_csrbank1_value_w;
reg csr_bankarray_csrbank1_ev_status_re = 1'd0;
wire csr_bankarray_csrbank1_ev_status_r;
reg csr_bankarray_csrbank1_ev_status_we = 1'd0;
wire csr_bankarray_csrbank1_ev_status_w;
reg csr_bankarray_csrbank1_ev_pending_re = 1'd0;
wire csr_bankarray_csrbank1_ev_pending_r;
reg csr_bankarray_csrbank1_ev_pending_we = 1'd0;
wire csr_bankarray_csrbank1_ev_pending_w;
reg csr_bankarray_csrbank1_ev_enable0_re = 1'd0;
wire csr_bankarray_csrbank1_ev_enable0_r;
reg csr_bankarray_csrbank1_ev_enable0_we = 1'd0;
wire csr_bankarray_csrbank1_ev_enable0_w;
wire csr_bankarray_csrbank1_sel;
wire [13:0] csr_bankarray_interface2_bank_bus_adr;
wire csr_bankarray_interface2_bank_bus_we;
wire [31:0] csr_bankarray_interface2_bank_bus_dat_w;
reg [31:0] csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
reg csr_bankarray_csrbank2_txfull_re = 1'd0;
wire csr_bankarray_csrbank2_txfull_r;
reg csr_bankarray_csrbank2_txfull_we = 1'd0;
wire csr_bankarray_csrbank2_txfull_w;
reg csr_bankarray_csrbank2_rxempty_re = 1'd0;
wire csr_bankarray_csrbank2_rxempty_r;
reg csr_bankarray_csrbank2_rxempty_we = 1'd0;
wire csr_bankarray_csrbank2_rxempty_w;
reg csr_bankarray_csrbank2_ev_status_re = 1'd0;
wire [1:0] csr_bankarray_csrbank2_ev_status_r;
reg csr_bankarray_csrbank2_ev_status_we = 1'd0;
wire [1:0] csr_bankarray_csrbank2_ev_status_w;
reg csr_bankarray_csrbank2_ev_pending_re = 1'd0;
wire [1:0] csr_bankarray_csrbank2_ev_pending_r;
reg csr_bankarray_csrbank2_ev_pending_we = 1'd0;
wire [1:0] csr_bankarray_csrbank2_ev_pending_w;
reg csr_bankarray_csrbank2_ev_enable0_re = 1'd0;
wire [1:0] csr_bankarray_csrbank2_ev_enable0_r;
reg csr_bankarray_csrbank2_ev_enable0_we = 1'd0;
wire [1:0] csr_bankarray_csrbank2_ev_enable0_w;
reg csr_bankarray_csrbank2_txempty_re = 1'd0;
wire csr_bankarray_csrbank2_txempty_r;
reg csr_bankarray_csrbank2_txempty_we = 1'd0;
wire csr_bankarray_csrbank2_txempty_w;
reg csr_bankarray_csrbank2_rxfull_re = 1'd0;
wire csr_bankarray_csrbank2_rxfull_r;
reg csr_bankarray_csrbank2_rxfull_we = 1'd0;
wire csr_bankarray_csrbank2_rxfull_w;
wire csr_bankarray_csrbank2_sel;
wire [13:0] csr_interconnect_adr;
wire csr_interconnect_we;
wire [31:0] csr_interconnect_dat_w;
wire [31:0] csr_interconnect_dat_r;
reg state = 1'd0;
reg next_state = 1'd0;
reg [29:0] array_muxed0 = 30'd0;
reg [31:0] array_muxed1 = 32'd0;
reg [3:0] array_muxed2 = 4'd0;
reg array_muxed3 = 1'd0;
reg array_muxed4 = 1'd0;
reg array_muxed5 = 1'd0;
reg [2:0] array_muxed6 = 3'd0;
reg [1:0] array_muxed7 = 2'd0;

assign microwatt_reset = (soc_rst | cpu_rst);
assign sim_trace = 1'd1;
assign bus_error = error;
assign converter0_reset = (~microwatt_ibus_cyc);
always @(*) begin
	interface0_converted_interface_dat_w = 32'd0;
	case (converter0_counter)
		1'd0: begin
			interface0_converted_interface_dat_w = microwatt_ibus_dat_w[63:0];
		end
		1'd1: begin
			interface0_converted_interface_dat_w = microwatt_ibus_dat_w[63:32];
		end
	endcase
end
assign microwatt_ibus_dat_r = {interface0_converted_interface_dat_r, converter0_dat_r[63:32]};
always @(*) begin
	converter0_next_state = 1'd0;
	converter0_next_state = converter0_state;
	case (converter0_state)
		1'd1: begin
			if ((microwatt_ibus_stb & microwatt_ibus_cyc)) begin
				if ((interface0_converted_interface_ack | converter0_skip)) begin
					if ((converter0_counter == 1'd1)) begin
						converter0_next_state = 1'd0;
					end
				end
			end
		end
		default: begin
			if ((microwatt_ibus_stb & microwatt_ibus_cyc)) begin
				converter0_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	converter0_skip = 1'd0;
	case (converter0_state)
		1'd1: begin
			if ((microwatt_ibus_stb & microwatt_ibus_cyc)) begin
				converter0_skip = (interface0_converted_interface_sel == 1'd0);
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	converter0_counter_converter0_next_value = 1'd0;
	case (converter0_state)
		1'd1: begin
			if ((microwatt_ibus_stb & microwatt_ibus_cyc)) begin
				if ((interface0_converted_interface_ack | converter0_skip)) begin
					converter0_counter_converter0_next_value = (converter0_counter + 1'd1);
				end
			end
		end
		default: begin
			converter0_counter_converter0_next_value = 1'd0;
		end
	endcase
end
always @(*) begin
	converter0_counter_converter0_next_value_ce = 1'd0;
	case (converter0_state)
		1'd1: begin
			if ((microwatt_ibus_stb & microwatt_ibus_cyc)) begin
				if ((interface0_converted_interface_ack | converter0_skip)) begin
					converter0_counter_converter0_next_value_ce = 1'd1;
				end
			end
		end
		default: begin
			converter0_counter_converter0_next_value_ce = 1'd1;
		end
	endcase
end
always @(*) begin
	interface0_converted_interface_adr = 30'd0;
	case (converter0_state)
		1'd1: begin
			interface0_converted_interface_adr = {microwatt_ibus_adr, converter0_counter};
		end
		default: begin
		end
	endcase
end
always @(*) begin
	interface0_converted_interface_sel = 4'd0;
	case (converter0_state)
		1'd1: begin
			case (converter0_counter)
				1'd0: begin
					interface0_converted_interface_sel = microwatt_ibus_sel[7:0];
				end
				1'd1: begin
					interface0_converted_interface_sel = microwatt_ibus_sel[7:4];
				end
			endcase
		end
		default: begin
		end
	endcase
end
always @(*) begin
	interface0_converted_interface_cyc = 1'd0;
	case (converter0_state)
		1'd1: begin
			if ((microwatt_ibus_stb & microwatt_ibus_cyc)) begin
				interface0_converted_interface_cyc = (~converter0_skip);
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	interface0_converted_interface_stb = 1'd0;
	case (converter0_state)
		1'd1: begin
			if ((microwatt_ibus_stb & microwatt_ibus_cyc)) begin
				interface0_converted_interface_stb = (~converter0_skip);
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	microwatt_ibus_ack = 1'd0;
	case (converter0_state)
		1'd1: begin
			if ((microwatt_ibus_stb & microwatt_ibus_cyc)) begin
				if ((interface0_converted_interface_ack | converter0_skip)) begin
					if ((converter0_counter == 1'd1)) begin
						microwatt_ibus_ack = 1'd1;
					end
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	interface0_converted_interface_we = 1'd0;
	case (converter0_state)
		1'd1: begin
			if ((microwatt_ibus_stb & microwatt_ibus_cyc)) begin
				interface0_converted_interface_we = microwatt_ibus_we;
			end
		end
		default: begin
		end
	endcase
end
assign converter1_reset = (~microwatt_dbus_cyc);
always @(*) begin
	interface1_converted_interface_dat_w = 32'd0;
	case (converter1_counter)
		1'd0: begin
			interface1_converted_interface_dat_w = microwatt_dbus_dat_w[63:0];
		end
		1'd1: begin
			interface1_converted_interface_dat_w = microwatt_dbus_dat_w[63:32];
		end
	endcase
end
assign microwatt_dbus_dat_r = {interface1_converted_interface_dat_r, converter1_dat_r[63:32]};
always @(*) begin
	converter1_next_state = 1'd0;
	converter1_next_state = converter1_state;
	case (converter1_state)
		1'd1: begin
			if ((microwatt_dbus_stb & microwatt_dbus_cyc)) begin
				if ((interface1_converted_interface_ack | converter1_skip)) begin
					if ((converter1_counter == 1'd1)) begin
						converter1_next_state = 1'd0;
					end
				end
			end
		end
		default: begin
			if ((microwatt_dbus_stb & microwatt_dbus_cyc)) begin
				converter1_next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	converter1_counter_converter1_next_value = 1'd0;
	case (converter1_state)
		1'd1: begin
			if ((microwatt_dbus_stb & microwatt_dbus_cyc)) begin
				if ((interface1_converted_interface_ack | converter1_skip)) begin
					converter1_counter_converter1_next_value = (converter1_counter + 1'd1);
				end
			end
		end
		default: begin
			converter1_counter_converter1_next_value = 1'd0;
		end
	endcase
end
always @(*) begin
	interface1_converted_interface_adr = 30'd0;
	case (converter1_state)
		1'd1: begin
			interface1_converted_interface_adr = {microwatt_dbus_adr, converter1_counter};
		end
		default: begin
		end
	endcase
end
always @(*) begin
	converter1_counter_converter1_next_value_ce = 1'd0;
	case (converter1_state)
		1'd1: begin
			if ((microwatt_dbus_stb & microwatt_dbus_cyc)) begin
				if ((interface1_converted_interface_ack | converter1_skip)) begin
					converter1_counter_converter1_next_value_ce = 1'd1;
				end
			end
		end
		default: begin
			converter1_counter_converter1_next_value_ce = 1'd1;
		end
	endcase
end
always @(*) begin
	interface1_converted_interface_sel = 4'd0;
	case (converter1_state)
		1'd1: begin
			case (converter1_counter)
				1'd0: begin
					interface1_converted_interface_sel = microwatt_dbus_sel[7:0];
				end
				1'd1: begin
					interface1_converted_interface_sel = microwatt_dbus_sel[7:4];
				end
			endcase
		end
		default: begin
		end
	endcase
end
always @(*) begin
	interface1_converted_interface_cyc = 1'd0;
	case (converter1_state)
		1'd1: begin
			if ((microwatt_dbus_stb & microwatt_dbus_cyc)) begin
				interface1_converted_interface_cyc = (~converter1_skip);
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	interface1_converted_interface_stb = 1'd0;
	case (converter1_state)
		1'd1: begin
			if ((microwatt_dbus_stb & microwatt_dbus_cyc)) begin
				interface1_converted_interface_stb = (~converter1_skip);
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	microwatt_dbus_ack = 1'd0;
	case (converter1_state)
		1'd1: begin
			if ((microwatt_dbus_stb & microwatt_dbus_cyc)) begin
				if ((interface1_converted_interface_ack | converter1_skip)) begin
					if ((converter1_counter == 1'd1)) begin
						microwatt_dbus_ack = 1'd1;
					end
				end
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	interface1_converted_interface_we = 1'd0;
	case (converter1_state)
		1'd1: begin
			if ((microwatt_dbus_stb & microwatt_dbus_cyc)) begin
				interface1_converted_interface_we = microwatt_dbus_we;
			end
		end
		default: begin
		end
	endcase
end
always @(*) begin
	converter1_skip = 1'd0;
	case (converter1_state)
		1'd1: begin
			if ((microwatt_dbus_stb & microwatt_dbus_cyc)) begin
				converter1_skip = (interface1_converted_interface_sel == 1'd0);
			end
		end
		default: begin
		end
	endcase
end
assign bus_errors_status = bus_errors;
assign adr = ram_bus_adr[14:0];
assign ram_bus_dat_r = dat_r;
always @(*) begin
	sram0_we = 4'd0;
	sram0_we[0] = (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & interface0_ram_bus_we) & interface0_ram_bus_sel[0]);
	sram0_we[1] = (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & interface0_ram_bus_we) & interface0_ram_bus_sel[1]);
	sram0_we[2] = (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & interface0_ram_bus_we) & interface0_ram_bus_sel[2]);
	sram0_we[3] = (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & interface0_ram_bus_we) & interface0_ram_bus_sel[3]);
end
assign sram0_adr = interface0_ram_bus_adr[10:0];
assign interface0_ram_bus_dat_r = sram0_dat_r;
assign sram0_dat_w = interface0_ram_bus_dat_w;
always @(*) begin
	sram1_we = 4'd0;
	sram1_we[0] = (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & interface1_ram_bus_we) & interface1_ram_bus_sel[0]);
	sram1_we[1] = (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & interface1_ram_bus_we) & interface1_ram_bus_sel[1]);
	sram1_we[2] = (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & interface1_ram_bus_we) & interface1_ram_bus_sel[2]);
	sram1_we[3] = (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & interface1_ram_bus_we) & interface1_ram_bus_sel[3]);
end
assign sram1_adr = interface1_ram_bus_adr[25:0];
assign interface1_ram_bus_dat_r = sram1_dat_r;
assign sram1_dat_w = interface1_ram_bus_dat_w;
assign serial_source_valid = sink_valid;
assign serial_source_data = sink_payload_data;
assign sink_ready = serial_source_ready;
assign source_valid = serial_sink_valid;
assign source_payload_data = serial_sink_data;
assign serial_sink_ready = source_ready;
assign uart_uart_sink_valid = source_valid;
assign source_ready = uart_uart_sink_ready;
assign uart_uart_sink_first = source_first;
assign uart_uart_sink_last = source_last;
assign uart_uart_sink_payload_data = source_payload_data;
assign sink_valid = uart_uart_source_valid;
assign uart_uart_source_ready = sink_ready;
assign sink_first = uart_uart_source_first;
assign sink_last = uart_uart_source_last;
assign sink_payload_data = uart_uart_source_payload_data;
assign uart_tx_fifo_sink_valid = uart_rxtx_re;
assign uart_tx_fifo_sink_payload_data = uart_rxtx_r;
assign uart_uart_source_valid = uart_tx_fifo_source_valid;
assign uart_tx_fifo_source_ready = uart_uart_source_ready;
assign uart_uart_source_first = uart_tx_fifo_source_first;
assign uart_uart_source_last = uart_tx_fifo_source_last;
assign uart_uart_source_payload_data = uart_tx_fifo_source_payload_data;
assign uart_txfull_status = (~uart_tx_fifo_sink_ready);
assign uart_txempty_status = (~uart_tx_fifo_source_valid);
assign uart_tx_trigger = uart_tx_fifo_sink_ready;
assign uart_rx_fifo_sink_valid = uart_uart_sink_valid;
assign uart_uart_sink_ready = uart_rx_fifo_sink_ready;
assign uart_rx_fifo_sink_first = uart_uart_sink_first;
assign uart_rx_fifo_sink_last = uart_uart_sink_last;
assign uart_rx_fifo_sink_payload_data = uart_uart_sink_payload_data;
assign uart_rxtx_w = uart_rx_fifo_source_payload_data;
assign uart_rx_fifo_source_ready = (uart_rx_clear | (1'd0 & uart_rxtx_we));
assign uart_rxempty_status = (~uart_rx_fifo_source_valid);
assign uart_rxfull_status = (~uart_rx_fifo_sink_ready);
assign uart_rx_trigger = uart_rx_fifo_source_valid;
assign uart_tx0 = uart_tx_status;
assign uart_tx1 = uart_tx_pending;
always @(*) begin
	uart_tx_clear = 1'd0;
	if ((uart_pending_re & uart_pending_r[0])) begin
		uart_tx_clear = 1'd1;
	end
end
assign uart_rx0 = uart_rx_status;
assign uart_rx1 = uart_rx_pending;
always @(*) begin
	uart_rx_clear = 1'd0;
	if ((uart_pending_re & uart_pending_r[1])) begin
		uart_rx_clear = 1'd1;
	end
end
assign uart_irq = ((uart_pending_status[0] & uart_enable_storage[0]) | (uart_pending_status[1] & uart_enable_storage[1]));
assign uart_tx_status = uart_tx_trigger;
assign uart_rx_status = uart_rx_trigger;
assign uart_tx_fifo_syncfifo_din = {uart_tx_fifo_fifo_in_last, uart_tx_fifo_fifo_in_first, uart_tx_fifo_fifo_in_payload_data};
assign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;
assign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;
assign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;
assign uart_tx_fifo_sink_ready = uart_tx_fifo_syncfifo_writable;
assign uart_tx_fifo_syncfifo_we = uart_tx_fifo_sink_valid;
assign uart_tx_fifo_fifo_in_first = uart_tx_fifo_sink_first;
assign uart_tx_fifo_fifo_in_last = uart_tx_fifo_sink_last;
assign uart_tx_fifo_fifo_in_payload_data = uart_tx_fifo_sink_payload_data;
assign uart_tx_fifo_source_valid = uart_tx_fifo_readable;
assign uart_tx_fifo_source_first = uart_tx_fifo_fifo_out_first;
assign uart_tx_fifo_source_last = uart_tx_fifo_fifo_out_last;
assign uart_tx_fifo_source_payload_data = uart_tx_fifo_fifo_out_payload_data;
assign uart_tx_fifo_re = uart_tx_fifo_source_ready;
assign uart_tx_fifo_syncfifo_re = (uart_tx_fifo_syncfifo_readable & ((~uart_tx_fifo_readable) | uart_tx_fifo_re));
assign uart_tx_fifo_level1 = (uart_tx_fifo_level0 + uart_tx_fifo_readable);
always @(*) begin
	uart_tx_fifo_wrport_adr = 4'd0;
	if (uart_tx_fifo_replace) begin
		uart_tx_fifo_wrport_adr = (uart_tx_fifo_produce - 1'd1);
	end else begin
		uart_tx_fifo_wrport_adr = uart_tx_fifo_produce;
	end
end
assign uart_tx_fifo_wrport_dat_w = uart_tx_fifo_syncfifo_din;
assign uart_tx_fifo_wrport_we = (uart_tx_fifo_syncfifo_we & (uart_tx_fifo_syncfifo_writable | uart_tx_fifo_replace));
assign uart_tx_fifo_do_read = (uart_tx_fifo_syncfifo_readable & uart_tx_fifo_syncfifo_re);
assign uart_tx_fifo_rdport_adr = uart_tx_fifo_consume;
assign uart_tx_fifo_syncfifo_dout = uart_tx_fifo_rdport_dat_r;
assign uart_tx_fifo_rdport_re = uart_tx_fifo_do_read;
assign uart_tx_fifo_syncfifo_writable = (uart_tx_fifo_level0 != 5'd16);
assign uart_tx_fifo_syncfifo_readable = (uart_tx_fifo_level0 != 1'd0);
assign uart_rx_fifo_syncfifo_din = {uart_rx_fifo_fifo_in_last, uart_rx_fifo_fifo_in_first, uart_rx_fifo_fifo_in_payload_data};
assign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;
assign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;
assign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;
assign uart_rx_fifo_sink_ready = uart_rx_fifo_syncfifo_writable;
assign uart_rx_fifo_syncfifo_we = uart_rx_fifo_sink_valid;
assign uart_rx_fifo_fifo_in_first = uart_rx_fifo_sink_first;
assign uart_rx_fifo_fifo_in_last = uart_rx_fifo_sink_last;
assign uart_rx_fifo_fifo_in_payload_data = uart_rx_fifo_sink_payload_data;
assign uart_rx_fifo_source_valid = uart_rx_fifo_readable;
assign uart_rx_fifo_source_first = uart_rx_fifo_fifo_out_first;
assign uart_rx_fifo_source_last = uart_rx_fifo_fifo_out_last;
assign uart_rx_fifo_source_payload_data = uart_rx_fifo_fifo_out_payload_data;
assign uart_rx_fifo_re = uart_rx_fifo_source_ready;
assign uart_rx_fifo_syncfifo_re = (uart_rx_fifo_syncfifo_readable & ((~uart_rx_fifo_readable) | uart_rx_fifo_re));
assign uart_rx_fifo_level1 = (uart_rx_fifo_level0 + uart_rx_fifo_readable);
always @(*) begin
	uart_rx_fifo_wrport_adr = 4'd0;
	if (uart_rx_fifo_replace) begin
		uart_rx_fifo_wrport_adr = (uart_rx_fifo_produce - 1'd1);
	end else begin
		uart_rx_fifo_wrport_adr = uart_rx_fifo_produce;
	end
end
assign uart_rx_fifo_wrport_dat_w = uart_rx_fifo_syncfifo_din;
assign uart_rx_fifo_wrport_we = (uart_rx_fifo_syncfifo_we & (uart_rx_fifo_syncfifo_writable | uart_rx_fifo_replace));
assign uart_rx_fifo_do_read = (uart_rx_fifo_syncfifo_readable & uart_rx_fifo_syncfifo_re);
assign uart_rx_fifo_rdport_adr = uart_rx_fifo_consume;
assign uart_rx_fifo_syncfifo_dout = uart_rx_fifo_rdport_dat_r;
assign uart_rx_fifo_rdport_re = uart_rx_fifo_do_read;
assign uart_rx_fifo_syncfifo_writable = (uart_rx_fifo_level0 != 5'd16);
assign uart_rx_fifo_syncfifo_readable = (uart_rx_fifo_level0 != 1'd0);
assign timer_zero_trigger = (timer_value == 1'd0);
assign timer_zero0 = timer_zero_status;
assign timer_zero1 = timer_zero_pending;
always @(*) begin
	timer_zero_clear = 1'd0;
	if ((timer_pending_re & timer_pending_r)) begin
		timer_zero_clear = 1'd1;
	end
end
assign timer_irq = (timer_pending_status & timer_enable_storage);
assign timer_zero_status = timer_zero_trigger;
assign sys_clk_1 = sys_clk;
assign por_clk = sys_clk;
assign sys_rst = int_rst;
always @(*) begin
	next_state = 1'd0;
	next_state = state;
	case (state)
		1'd1: begin
			next_state = 1'd0;
		end
		default: begin
			if ((simsoc_wishbone_cyc & simsoc_wishbone_stb)) begin
				next_state = 1'd1;
			end
		end
	endcase
end
always @(*) begin
	simsoc_we = 1'd0;
	case (state)
		1'd1: begin
		end
		default: begin
			if ((simsoc_wishbone_cyc & simsoc_wishbone_stb)) begin
				simsoc_we = (simsoc_wishbone_we & (simsoc_wishbone_sel != 1'd0));
			end
		end
	endcase
end
always @(*) begin
	simsoc_dat_w = 32'd0;
	case (state)
		1'd1: begin
		end
		default: begin
			simsoc_dat_w = simsoc_wishbone_dat_w;
		end
	endcase
end
always @(*) begin
	simsoc_wishbone_dat_r = 32'd0;
	case (state)
		1'd1: begin
			simsoc_wishbone_dat_r = simsoc_dat_r;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	simsoc_wishbone_ack = 1'd0;
	case (state)
		1'd1: begin
			simsoc_wishbone_ack = 1'd1;
		end
		default: begin
		end
	endcase
end
always @(*) begin
	simsoc_adr = 14'd0;
	case (state)
		1'd1: begin
		end
		default: begin
			if ((simsoc_wishbone_cyc & simsoc_wishbone_stb)) begin
				simsoc_adr = simsoc_wishbone_adr;
			end
		end
	endcase
end
assign shared_adr = array_muxed0;
assign shared_dat_w = array_muxed1;
assign shared_sel = array_muxed2;
assign shared_cyc = array_muxed3;
assign shared_stb = array_muxed4;
assign shared_we = array_muxed5;
assign shared_cti = array_muxed6;
assign shared_bte = array_muxed7;
assign interface0_converted_interface_dat_r = shared_dat_r;
assign interface1_converted_interface_dat_r = shared_dat_r;
assign interface0_converted_interface_ack = (shared_ack & (grant == 1'd0));
assign interface1_converted_interface_ack = (shared_ack & (grant == 1'd1));
assign interface0_converted_interface_err = (shared_err & (grant == 1'd0));
assign interface1_converted_interface_err = (shared_err & (grant == 1'd1));
assign request = {interface1_converted_interface_cyc, interface0_converted_interface_cyc};
always @(*) begin
	slave_sel = 4'd0;
	slave_sel[0] = (shared_adr[29:15] == 1'd0);
	slave_sel[1] = (shared_adr[29:11] == 12'd2048);
	slave_sel[2] = (shared_adr[29:26] == 3'd4);
	slave_sel[3] = (shared_adr[29:14] == 16'd51200);
end
assign ram_bus_adr = shared_adr;
assign ram_bus_dat_w = shared_dat_w;
assign ram_bus_sel = shared_sel;
assign ram_bus_stb = shared_stb;
assign ram_bus_we = shared_we;
assign ram_bus_cti = shared_cti;
assign ram_bus_bte = shared_bte;
assign interface0_ram_bus_adr = shared_adr;
assign interface0_ram_bus_dat_w = shared_dat_w;
assign interface0_ram_bus_sel = shared_sel;
assign interface0_ram_bus_stb = shared_stb;
assign interface0_ram_bus_we = shared_we;
assign interface0_ram_bus_cti = shared_cti;
assign interface0_ram_bus_bte = shared_bte;
assign interface1_ram_bus_adr = shared_adr;
assign interface1_ram_bus_dat_w = shared_dat_w;
assign interface1_ram_bus_sel = shared_sel;
assign interface1_ram_bus_stb = shared_stb;
assign interface1_ram_bus_we = shared_we;
assign interface1_ram_bus_cti = shared_cti;
assign interface1_ram_bus_bte = shared_bte;
assign simsoc_wishbone_adr = shared_adr;
assign simsoc_wishbone_dat_w = shared_dat_w;
assign simsoc_wishbone_sel = shared_sel;
assign simsoc_wishbone_stb = shared_stb;
assign simsoc_wishbone_we = shared_we;
assign simsoc_wishbone_cti = shared_cti;
assign simsoc_wishbone_bte = shared_bte;
assign ram_bus_cyc = (shared_cyc & slave_sel[0]);
assign interface0_ram_bus_cyc = (shared_cyc & slave_sel[1]);
assign interface1_ram_bus_cyc = (shared_cyc & slave_sel[2]);
assign simsoc_wishbone_cyc = (shared_cyc & slave_sel[3]);
always @(*) begin
	shared_ack = 1'd0;
	shared_ack = (((ram_bus_ack | interface0_ram_bus_ack) | interface1_ram_bus_ack) | simsoc_wishbone_ack);
	if (done) begin
		shared_ack = 1'd1;
	end
end
assign shared_err = (((ram_bus_err | interface0_ram_bus_err) | interface1_ram_bus_err) | simsoc_wishbone_err);
always @(*) begin
	shared_dat_r = 32'd0;
	shared_dat_r = (((({32{slave_sel_r[0]}} & ram_bus_dat_r) | ({32{slave_sel_r[1]}} & interface0_ram_bus_dat_r)) | ({32{slave_sel_r[2]}} & interface1_ram_bus_dat_r)) | ({32{slave_sel_r[3]}} & simsoc_wishbone_dat_r));
	if (done) begin
		shared_dat_r = 32'd4294967295;
	end
end
assign wait_1 = ((shared_stb & shared_cyc) & (~shared_ack));
always @(*) begin
	error = 1'd0;
	if (done) begin
		error = 1'd1;
	end
end
assign done = (count == 1'd0);
assign csr_bankarray_csrbank0_sel = (csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign csr_bankarray_csrbank0_reset0_r = csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank0_reset0_we = 1'd0;
	if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
		csr_bankarray_csrbank0_reset0_we = (~csr_bankarray_interface0_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank0_reset0_re = 1'd0;
	if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
		csr_bankarray_csrbank0_reset0_re = csr_bankarray_interface0_bank_bus_we;
	end
end
assign csr_bankarray_csrbank0_scratch0_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank0_scratch0_re = 1'd0;
	if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank0_scratch0_re = csr_bankarray_interface0_bank_bus_we;
	end
end
always @(*) begin
	csr_bankarray_csrbank0_scratch0_we = 1'd0;
	if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank0_scratch0_we = (~csr_bankarray_interface0_bank_bus_we);
	end
end
assign csr_bankarray_csrbank0_bus_errors_r = csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank0_bus_errors_we = 1'd0;
	if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
		csr_bankarray_csrbank0_bus_errors_we = (~csr_bankarray_interface0_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank0_bus_errors_re = 1'd0;
	if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
		csr_bankarray_csrbank0_bus_errors_re = csr_bankarray_interface0_bank_bus_we;
	end
end
always @(*) begin
	soc_rst = 1'd0;
	if (reset_re) begin
		soc_rst = reset_storage[0];
	end
end
assign cpu_rst = reset_storage[1];
assign csr_bankarray_csrbank0_reset0_w = reset_storage[1:0];
assign csr_bankarray_csrbank0_scratch0_w = scratch_storage[31:0];
assign csr_bankarray_csrbank0_bus_errors_w = bus_errors_status[31:0];
assign bus_errors_we = csr_bankarray_csrbank0_bus_errors_we;
assign csr_bankarray_sel = (csr_bankarray_sram_bus_adr[13:9] == 1'd1);
always @(*) begin
	csr_bankarray_sram_bus_dat_r = 32'd0;
	if (csr_bankarray_sel_r) begin
		csr_bankarray_sram_bus_dat_r = csr_bankarray_dat_r;
	end
end
assign csr_bankarray_adr = csr_bankarray_sram_bus_adr[5:0];
assign csr_bankarray_csrbank1_sel = (csr_bankarray_interface1_bank_bus_adr[13:9] == 2'd2);
assign csr_bankarray_csrbank1_load0_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank1_load0_re = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
		csr_bankarray_csrbank1_load0_re = csr_bankarray_interface1_bank_bus_we;
	end
end
always @(*) begin
	csr_bankarray_csrbank1_load0_we = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
		csr_bankarray_csrbank1_load0_we = (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign csr_bankarray_csrbank1_reload0_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank1_reload0_we = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank1_reload0_we = (~csr_bankarray_interface1_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank1_reload0_re = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank1_reload0_re = csr_bankarray_interface1_bank_bus_we;
	end
end
assign csr_bankarray_csrbank1_en0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank1_en0_we = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
		csr_bankarray_csrbank1_en0_we = (~csr_bankarray_interface1_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank1_en0_re = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
		csr_bankarray_csrbank1_en0_re = csr_bankarray_interface1_bank_bus_we;
	end
end
assign csr_bankarray_csrbank1_update_value0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank1_update_value0_re = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
		csr_bankarray_csrbank1_update_value0_re = csr_bankarray_interface1_bank_bus_we;
	end
end
always @(*) begin
	csr_bankarray_csrbank1_update_value0_we = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
		csr_bankarray_csrbank1_update_value0_we = (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign csr_bankarray_csrbank1_value_r = csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
	csr_bankarray_csrbank1_value_we = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
		csr_bankarray_csrbank1_value_we = (~csr_bankarray_interface1_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank1_value_re = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
		csr_bankarray_csrbank1_value_re = csr_bankarray_interface1_bank_bus_we;
	end
end
assign csr_bankarray_csrbank1_ev_status_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank1_ev_status_we = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
		csr_bankarray_csrbank1_ev_status_we = (~csr_bankarray_interface1_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank1_ev_status_re = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
		csr_bankarray_csrbank1_ev_status_re = csr_bankarray_interface1_bank_bus_we;
	end
end
assign csr_bankarray_csrbank1_ev_pending_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank1_ev_pending_re = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
		csr_bankarray_csrbank1_ev_pending_re = csr_bankarray_interface1_bank_bus_we;
	end
end
always @(*) begin
	csr_bankarray_csrbank1_ev_pending_we = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
		csr_bankarray_csrbank1_ev_pending_we = (~csr_bankarray_interface1_bank_bus_we);
	end
end
assign csr_bankarray_csrbank1_ev_enable0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank1_ev_enable0_we = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd7))) begin
		csr_bankarray_csrbank1_ev_enable0_we = (~csr_bankarray_interface1_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank1_ev_enable0_re = 1'd0;
	if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd7))) begin
		csr_bankarray_csrbank1_ev_enable0_re = csr_bankarray_interface1_bank_bus_we;
	end
end
assign csr_bankarray_csrbank1_load0_w = timer_load_storage[31:0];
assign csr_bankarray_csrbank1_reload0_w = timer_reload_storage[31:0];
assign csr_bankarray_csrbank1_en0_w = timer_en_storage;
assign csr_bankarray_csrbank1_update_value0_w = timer_update_value_storage;
assign csr_bankarray_csrbank1_value_w = timer_value_status[31:0];
assign timer_value_we = csr_bankarray_csrbank1_value_we;
assign timer_status_status = timer_zero0;
assign csr_bankarray_csrbank1_ev_status_w = timer_status_status;
assign timer_status_we = csr_bankarray_csrbank1_ev_status_we;
assign timer_pending_status = timer_zero1;
assign csr_bankarray_csrbank1_ev_pending_w = timer_pending_status;
assign timer_pending_we = csr_bankarray_csrbank1_ev_pending_we;
assign timer_zero2 = timer_enable_storage;
assign csr_bankarray_csrbank1_ev_enable0_w = timer_enable_storage;
assign csr_bankarray_csrbank2_sel = (csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign uart_rxtx_r = csr_bankarray_interface2_bank_bus_dat_w[7:0];
always @(*) begin
	uart_rxtx_we = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
		uart_rxtx_we = (~csr_bankarray_interface2_bank_bus_we);
	end
end
always @(*) begin
	uart_rxtx_re = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
		uart_rxtx_re = csr_bankarray_interface2_bank_bus_we;
	end
end
assign csr_bankarray_csrbank2_txfull_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank2_txfull_we = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank2_txfull_we = (~csr_bankarray_interface2_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank2_txfull_re = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
		csr_bankarray_csrbank2_txfull_re = csr_bankarray_interface2_bank_bus_we;
	end
end
assign csr_bankarray_csrbank2_rxempty_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank2_rxempty_re = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
		csr_bankarray_csrbank2_rxempty_re = csr_bankarray_interface2_bank_bus_we;
	end
end
always @(*) begin
	csr_bankarray_csrbank2_rxempty_we = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
		csr_bankarray_csrbank2_rxempty_we = (~csr_bankarray_interface2_bank_bus_we);
	end
end
assign csr_bankarray_csrbank2_ev_status_r = csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank2_ev_status_re = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
		csr_bankarray_csrbank2_ev_status_re = csr_bankarray_interface2_bank_bus_we;
	end
end
always @(*) begin
	csr_bankarray_csrbank2_ev_status_we = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
		csr_bankarray_csrbank2_ev_status_we = (~csr_bankarray_interface2_bank_bus_we);
	end
end
assign csr_bankarray_csrbank2_ev_pending_r = csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank2_ev_pending_we = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd4))) begin
		csr_bankarray_csrbank2_ev_pending_we = (~csr_bankarray_interface2_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank2_ev_pending_re = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd4))) begin
		csr_bankarray_csrbank2_ev_pending_re = csr_bankarray_interface2_bank_bus_we;
	end
end
assign csr_bankarray_csrbank2_ev_enable0_r = csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
	csr_bankarray_csrbank2_ev_enable0_we = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd5))) begin
		csr_bankarray_csrbank2_ev_enable0_we = (~csr_bankarray_interface2_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank2_ev_enable0_re = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd5))) begin
		csr_bankarray_csrbank2_ev_enable0_re = csr_bankarray_interface2_bank_bus_we;
	end
end
assign csr_bankarray_csrbank2_txempty_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank2_txempty_re = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd6))) begin
		csr_bankarray_csrbank2_txempty_re = csr_bankarray_interface2_bank_bus_we;
	end
end
always @(*) begin
	csr_bankarray_csrbank2_txempty_we = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd6))) begin
		csr_bankarray_csrbank2_txempty_we = (~csr_bankarray_interface2_bank_bus_we);
	end
end
assign csr_bankarray_csrbank2_rxfull_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	csr_bankarray_csrbank2_rxfull_we = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd7))) begin
		csr_bankarray_csrbank2_rxfull_we = (~csr_bankarray_interface2_bank_bus_we);
	end
end
always @(*) begin
	csr_bankarray_csrbank2_rxfull_re = 1'd0;
	if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd7))) begin
		csr_bankarray_csrbank2_rxfull_re = csr_bankarray_interface2_bank_bus_we;
	end
end
assign csr_bankarray_csrbank2_txfull_w = uart_txfull_status;
assign uart_txfull_we = csr_bankarray_csrbank2_txfull_we;
assign csr_bankarray_csrbank2_rxempty_w = uart_rxempty_status;
assign uart_rxempty_we = csr_bankarray_csrbank2_rxempty_we;
always @(*) begin
	uart_status_status = 2'd0;
	uart_status_status[0] = uart_tx0;
	uart_status_status[1] = uart_rx0;
end
assign csr_bankarray_csrbank2_ev_status_w = uart_status_status[1:0];
assign uart_status_we = csr_bankarray_csrbank2_ev_status_we;
always @(*) begin
	uart_pending_status = 2'd0;
	uart_pending_status[0] = uart_tx1;
	uart_pending_status[1] = uart_rx1;
end
assign csr_bankarray_csrbank2_ev_pending_w = uart_pending_status[1:0];
assign uart_pending_we = csr_bankarray_csrbank2_ev_pending_we;
assign uart_tx2 = uart_enable_storage[0];
assign uart_rx2 = uart_enable_storage[1];
assign csr_bankarray_csrbank2_ev_enable0_w = uart_enable_storage[1:0];
assign csr_bankarray_csrbank2_txempty_w = uart_txempty_status;
assign uart_txempty_we = csr_bankarray_csrbank2_txempty_we;
assign csr_bankarray_csrbank2_rxfull_w = uart_rxfull_status;
assign uart_rxfull_we = csr_bankarray_csrbank2_rxfull_we;
assign csr_interconnect_adr = simsoc_adr;
assign csr_interconnect_we = simsoc_we;
assign csr_interconnect_dat_w = simsoc_dat_w;
assign simsoc_dat_r = csr_interconnect_dat_r;
assign csr_bankarray_interface0_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface1_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface2_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_sram_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface0_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface1_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface2_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_sram_bus_we = csr_interconnect_we;
assign csr_bankarray_interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_sram_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = (((csr_bankarray_interface0_bank_bus_dat_r | csr_bankarray_interface1_bank_bus_dat_r) | csr_bankarray_interface2_bank_bus_dat_r) | csr_bankarray_sram_bus_dat_r);
always @(*) begin
	array_muxed0 = 30'd0;
	case (grant)
		1'd0: begin
			array_muxed0 = interface0_converted_interface_adr;
		end
		default: begin
			array_muxed0 = interface1_converted_interface_adr;
		end
	endcase
end
always @(*) begin
	array_muxed1 = 32'd0;
	case (grant)
		1'd0: begin
			array_muxed1 = interface0_converted_interface_dat_w;
		end
		default: begin
			array_muxed1 = interface1_converted_interface_dat_w;
		end
	endcase
end
always @(*) begin
	array_muxed2 = 4'd0;
	case (grant)
		1'd0: begin
			array_muxed2 = interface0_converted_interface_sel;
		end
		default: begin
			array_muxed2 = interface1_converted_interface_sel;
		end
	endcase
end
always @(*) begin
	array_muxed3 = 1'd0;
	case (grant)
		1'd0: begin
			array_muxed3 = interface0_converted_interface_cyc;
		end
		default: begin
			array_muxed3 = interface1_converted_interface_cyc;
		end
	endcase
end
always @(*) begin
	array_muxed4 = 1'd0;
	case (grant)
		1'd0: begin
			array_muxed4 = interface0_converted_interface_stb;
		end
		default: begin
			array_muxed4 = interface1_converted_interface_stb;
		end
	endcase
end
always @(*) begin
	array_muxed5 = 1'd0;
	case (grant)
		1'd0: begin
			array_muxed5 = interface0_converted_interface_we;
		end
		default: begin
			array_muxed5 = interface1_converted_interface_we;
		end
	endcase
end
always @(*) begin
	array_muxed6 = 3'd0;
	case (grant)
		1'd0: begin
			array_muxed6 = interface0_converted_interface_cti;
		end
		default: begin
			array_muxed6 = interface1_converted_interface_cti;
		end
	endcase
end
always @(*) begin
	array_muxed7 = 2'd0;
	case (grant)
		1'd0: begin
			array_muxed7 = interface0_converted_interface_bte;
		end
		default: begin
			array_muxed7 = interface1_converted_interface_bte;
		end
	endcase
end

always @(posedge por_clk) begin
	int_rst <= 1'd0;
end

always @(posedge sys_clk_1) begin
	if ((interface0_converted_interface_ack | converter0_skip)) begin
		converter0_dat_r <= microwatt_ibus_dat_r;
	end
	converter0_state <= converter0_next_state;
	if (converter0_counter_converter0_next_value_ce) begin
		converter0_counter <= converter0_counter_converter0_next_value;
	end
	if (converter0_reset) begin
		converter0_counter <= 1'd0;
		converter0_state <= 1'd0;
	end
	if ((interface1_converted_interface_ack | converter1_skip)) begin
		converter1_dat_r <= microwatt_dbus_dat_r;
	end
	converter1_state <= converter1_next_state;
	if (converter1_counter_converter1_next_value_ce) begin
		converter1_counter <= converter1_counter_converter1_next_value;
	end
	if (converter1_reset) begin
		converter1_counter <= 1'd0;
		converter1_state <= 1'd0;
	end
	if ((bus_errors != 32'd4294967295)) begin
		if (bus_error) begin
			bus_errors <= (bus_errors + 1'd1);
		end
	end
	ram_bus_ack <= 1'd0;
	if (((ram_bus_cyc & ram_bus_stb) & (~ram_bus_ack))) begin
		ram_bus_ack <= 1'd1;
	end
	interface0_ram_bus_ack <= 1'd0;
	if (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & (~interface0_ram_bus_ack))) begin
		interface0_ram_bus_ack <= 1'd1;
	end
	interface1_ram_bus_ack <= 1'd0;
	if (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & (~interface1_ram_bus_ack))) begin
		interface1_ram_bus_ack <= 1'd1;
	end
	if (uart_tx_clear) begin
		uart_tx_pending <= 1'd0;
	end
	uart_tx_trigger_d <= uart_tx_trigger;
	if ((uart_tx_trigger & (~uart_tx_trigger_d))) begin
		uart_tx_pending <= 1'd1;
	end
	if (uart_rx_clear) begin
		uart_rx_pending <= 1'd0;
	end
	uart_rx_trigger_d <= uart_rx_trigger;
	if ((uart_rx_trigger & (~uart_rx_trigger_d))) begin
		uart_rx_pending <= 1'd1;
	end
	if (uart_tx_fifo_syncfifo_re) begin
		uart_tx_fifo_readable <= 1'd1;
	end else begin
		if (uart_tx_fifo_re) begin
			uart_tx_fifo_readable <= 1'd0;
		end
	end
	if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
		uart_tx_fifo_produce <= (uart_tx_fifo_produce + 1'd1);
	end
	if (uart_tx_fifo_do_read) begin
		uart_tx_fifo_consume <= (uart_tx_fifo_consume + 1'd1);
	end
	if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
		if ((~uart_tx_fifo_do_read)) begin
			uart_tx_fifo_level0 <= (uart_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (uart_tx_fifo_do_read) begin
			uart_tx_fifo_level0 <= (uart_tx_fifo_level0 - 1'd1);
		end
	end
	if (uart_rx_fifo_syncfifo_re) begin
		uart_rx_fifo_readable <= 1'd1;
	end else begin
		if (uart_rx_fifo_re) begin
			uart_rx_fifo_readable <= 1'd0;
		end
	end
	if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
		uart_rx_fifo_produce <= (uart_rx_fifo_produce + 1'd1);
	end
	if (uart_rx_fifo_do_read) begin
		uart_rx_fifo_consume <= (uart_rx_fifo_consume + 1'd1);
	end
	if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
		if ((~uart_rx_fifo_do_read)) begin
			uart_rx_fifo_level0 <= (uart_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (uart_rx_fifo_do_read) begin
			uart_rx_fifo_level0 <= (uart_rx_fifo_level0 - 1'd1);
		end
	end
	if (timer_en_storage) begin
		if ((timer_value == 1'd0)) begin
			timer_value <= timer_reload_storage;
		end else begin
			timer_value <= (timer_value - 1'd1);
		end
	end else begin
		timer_value <= timer_load_storage;
	end
	if (timer_update_value_re) begin
		timer_value_status <= timer_value;
	end
	if (timer_zero_clear) begin
		timer_zero_pending <= 1'd0;
	end
	timer_zero_trigger_d <= timer_zero_trigger;
	if ((timer_zero_trigger & (~timer_zero_trigger_d))) begin
		timer_zero_pending <= 1'd1;
	end
	state <= next_state;
	case (grant)
		1'd0: begin
			if ((~request[0])) begin
				if (request[1]) begin
					grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~request[1])) begin
				if (request[0]) begin
					grant <= 1'd0;
				end
			end
		end
	endcase
	slave_sel_r <= slave_sel;
	if (wait_1) begin
		if ((~done)) begin
			count <= (count - 1'd1);
		end
	end else begin
		count <= 20'd1000000;
	end
	csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
	if (csr_bankarray_csrbank0_sel) begin
		case (csr_bankarray_interface0_bank_bus_adr[8:0])
			1'd0: begin
				csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_reset0_w;
			end
			1'd1: begin
				csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scratch0_w;
			end
			2'd2: begin
				csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_bus_errors_w;
			end
		endcase
	end
	if (csr_bankarray_csrbank0_reset0_re) begin
		reset_storage[1:0] <= csr_bankarray_csrbank0_reset0_r;
	end
	reset_re <= csr_bankarray_csrbank0_reset0_re;
	if (csr_bankarray_csrbank0_scratch0_re) begin
		scratch_storage[31:0] <= csr_bankarray_csrbank0_scratch0_r;
	end
	scratch_re <= csr_bankarray_csrbank0_scratch0_re;
	bus_errors_re <= csr_bankarray_csrbank0_bus_errors_re;
	csr_bankarray_sel_r <= csr_bankarray_sel;
	csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
	if (csr_bankarray_csrbank1_sel) begin
		case (csr_bankarray_interface1_bank_bus_adr[8:0])
			1'd0: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_load0_w;
			end
			1'd1: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_reload0_w;
			end
			2'd2: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_en0_w;
			end
			2'd3: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_update_value0_w;
			end
			3'd4: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_value_w;
			end
			3'd5: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_ev_status_w;
			end
			3'd6: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_ev_pending_w;
			end
			3'd7: begin
				csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_ev_enable0_w;
			end
		endcase
	end
	if (csr_bankarray_csrbank1_load0_re) begin
		timer_load_storage[31:0] <= csr_bankarray_csrbank1_load0_r;
	end
	timer_load_re <= csr_bankarray_csrbank1_load0_re;
	if (csr_bankarray_csrbank1_reload0_re) begin
		timer_reload_storage[31:0] <= csr_bankarray_csrbank1_reload0_r;
	end
	timer_reload_re <= csr_bankarray_csrbank1_reload0_re;
	if (csr_bankarray_csrbank1_en0_re) begin
		timer_en_storage <= csr_bankarray_csrbank1_en0_r;
	end
	timer_en_re <= csr_bankarray_csrbank1_en0_re;
	if (csr_bankarray_csrbank1_update_value0_re) begin
		timer_update_value_storage <= csr_bankarray_csrbank1_update_value0_r;
	end
	timer_update_value_re <= csr_bankarray_csrbank1_update_value0_re;
	timer_value_re <= csr_bankarray_csrbank1_value_re;
	timer_status_re <= csr_bankarray_csrbank1_ev_status_re;
	if (csr_bankarray_csrbank1_ev_pending_re) begin
		timer_pending_r <= csr_bankarray_csrbank1_ev_pending_r;
	end
	timer_pending_re <= csr_bankarray_csrbank1_ev_pending_re;
	if (csr_bankarray_csrbank1_ev_enable0_re) begin
		timer_enable_storage <= csr_bankarray_csrbank1_ev_enable0_r;
	end
	timer_enable_re <= csr_bankarray_csrbank1_ev_enable0_re;
	csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
	if (csr_bankarray_csrbank2_sel) begin
		case (csr_bankarray_interface2_bank_bus_adr[8:0])
			1'd0: begin
				csr_bankarray_interface2_bank_bus_dat_r <= uart_rxtx_w;
			end
			1'd1: begin
				csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_txfull_w;
			end
			2'd2: begin
				csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_rxempty_w;
			end
			2'd3: begin
				csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_ev_status_w;
			end
			3'd4: begin
				csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_ev_pending_w;
			end
			3'd5: begin
				csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_ev_enable0_w;
			end
			3'd6: begin
				csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_txempty_w;
			end
			3'd7: begin
				csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_rxfull_w;
			end
		endcase
	end
	uart_txfull_re <= csr_bankarray_csrbank2_txfull_re;
	uart_rxempty_re <= csr_bankarray_csrbank2_rxempty_re;
	uart_status_re <= csr_bankarray_csrbank2_ev_status_re;
	if (csr_bankarray_csrbank2_ev_pending_re) begin
		uart_pending_r[1:0] <= csr_bankarray_csrbank2_ev_pending_r;
	end
	uart_pending_re <= csr_bankarray_csrbank2_ev_pending_re;
	if (csr_bankarray_csrbank2_ev_enable0_re) begin
		uart_enable_storage[1:0] <= csr_bankarray_csrbank2_ev_enable0_r;
	end
	uart_enable_re <= csr_bankarray_csrbank2_ev_enable0_re;
	uart_txempty_re <= csr_bankarray_csrbank2_txempty_re;
	uart_rxfull_re <= csr_bankarray_csrbank2_rxfull_re;
	if (sys_rst) begin
		reset_storage <= 2'd0;
		reset_re <= 1'd0;
		scratch_storage <= 32'd305419896;
		scratch_re <= 1'd0;
		bus_errors_re <= 1'd0;
		bus_errors <= 32'd0;
		converter0_counter <= 1'd0;
		converter1_counter <= 1'd0;
		ram_bus_ack <= 1'd0;
		interface0_ram_bus_ack <= 1'd0;
		interface1_ram_bus_ack <= 1'd0;
		uart_txfull_re <= 1'd0;
		uart_rxempty_re <= 1'd0;
		uart_tx_pending <= 1'd0;
		uart_tx_trigger_d <= 1'd0;
		uart_rx_pending <= 1'd0;
		uart_rx_trigger_d <= 1'd0;
		uart_status_re <= 1'd0;
		uart_pending_re <= 1'd0;
		uart_pending_r <= 2'd0;
		uart_enable_storage <= 2'd0;
		uart_enable_re <= 1'd0;
		uart_txempty_re <= 1'd0;
		uart_rxfull_re <= 1'd0;
		uart_tx_fifo_readable <= 1'd0;
		uart_tx_fifo_level0 <= 5'd0;
		uart_tx_fifo_produce <= 4'd0;
		uart_tx_fifo_consume <= 4'd0;
		uart_rx_fifo_readable <= 1'd0;
		uart_rx_fifo_level0 <= 5'd0;
		uart_rx_fifo_produce <= 4'd0;
		uart_rx_fifo_consume <= 4'd0;
		timer_load_storage <= 32'd0;
		timer_load_re <= 1'd0;
		timer_reload_storage <= 32'd0;
		timer_reload_re <= 1'd0;
		timer_en_storage <= 1'd0;
		timer_en_re <= 1'd0;
		timer_update_value_storage <= 1'd0;
		timer_update_value_re <= 1'd0;
		timer_value_status <= 32'd0;
		timer_value_re <= 1'd0;
		timer_zero_pending <= 1'd0;
		timer_zero_trigger_d <= 1'd0;
		timer_status_re <= 1'd0;
		timer_pending_re <= 1'd0;
		timer_pending_r <= 1'd0;
		timer_enable_storage <= 1'd0;
		timer_enable_re <= 1'd0;
		timer_value <= 32'd0;
		converter0_state <= 1'd0;
		converter1_state <= 1'd0;
		grant <= 1'd0;
		slave_sel_r <= 4'd0;
		count <= 20'd1000000;
		csr_bankarray_sel_r <= 1'd0;
		state <= 1'd0;
	end
end

reg [31:0] mem[0:7550];
reg [31:0] memdat;
always @(posedge sys_clk_1) begin
	memdat <= mem[adr];
end

assign dat_r = memdat;

initial begin
	$readmemh("mem.init", mem);
end

reg [31:0] mem_1[0:2047];
reg [10:0] memadr;
always @(posedge sys_clk_1) begin
	if (sram0_we[0])
		mem_1[sram0_adr][7:0] <= sram0_dat_w[7:0];
	if (sram0_we[1])
		mem_1[sram0_adr][15:8] <= sram0_dat_w[15:8];
	if (sram0_we[2])
		mem_1[sram0_adr][23:16] <= sram0_dat_w[23:16];
	if (sram0_we[3])
		mem_1[sram0_adr][31:24] <= sram0_dat_w[31:24];
	memadr <= sram0_adr;
end

assign sram0_dat_r = mem_1[memadr];

initial begin
	$readmemh("mem_1.init", mem_1);
end

reg [31:0] mem_2[0:67108863];
reg [25:0] memadr_1;
always @(posedge sys_clk_1) begin
	if (sram1_we[0])
		mem_2[sram1_adr][7:0] <= sram1_dat_w[7:0];
	if (sram1_we[1])
		mem_2[sram1_adr][15:8] <= sram1_dat_w[15:8];
	if (sram1_we[2])
		mem_2[sram1_adr][23:16] <= sram1_dat_w[23:16];
	if (sram1_we[3])
		mem_2[sram1_adr][31:24] <= sram1_dat_w[31:24];
	memadr_1 <= sram1_adr;
end

assign sram1_dat_r = mem_2[memadr_1];

initial begin
	$readmemh("mem_2.init", mem_2);
end

reg [7:0] mem_3[0:36];
reg [5:0] memadr_2;
always @(posedge sys_clk_1) begin
	memadr_2 <= csr_bankarray_adr;
end

assign csr_bankarray_dat_r = mem_3[memadr_2];

initial begin
	$readmemh("mem_3.init", mem_3);
end

reg [9:0] storage[0:15];
reg [9:0] memdat_1;
reg [9:0] memdat_2;
always @(posedge sys_clk_1) begin
	if (uart_tx_fifo_wrport_we)
		storage[uart_tx_fifo_wrport_adr] <= uart_tx_fifo_wrport_dat_w;
	memdat_1 <= storage[uart_tx_fifo_wrport_adr];
end

always @(posedge sys_clk_1) begin
	if (uart_tx_fifo_rdport_re)
		memdat_2 <= storage[uart_tx_fifo_rdport_adr];
end

assign uart_tx_fifo_wrport_dat_r = memdat_1;
assign uart_tx_fifo_rdport_dat_r = memdat_2;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_3;
reg [9:0] memdat_4;
always @(posedge sys_clk_1) begin
	if (uart_rx_fifo_wrport_we)
		storage_1[uart_rx_fifo_wrport_adr] <= uart_rx_fifo_wrport_dat_w;
	memdat_3 <= storage_1[uart_rx_fifo_wrport_adr];
end

always @(posedge sys_clk_1) begin
	if (uart_rx_fifo_rdport_re)
		memdat_4 <= storage_1[uart_rx_fifo_rdport_adr];
end

assign uart_rx_fifo_wrport_dat_r = memdat_3;
assign uart_rx_fifo_rdport_dat_r = memdat_4;

microwatt_wrapper microwatt_wrapper(
	.clk(sys_clk_1),
	.core_ext_irq(microwatt_core_ext_irq),
	.dmi_addr(1'd0),
	.dmi_din(1'd0),
	.dmi_req(1'd0),
	.dmi_wr(1'd0),
	.rst((sys_rst | microwatt_reset)),
	.wishbone_data_ack(microwatt_dbus_ack),
	.wishbone_data_dat_r(microwatt_dbus_dat_r),
	.wishbone_data_stall((microwatt_dbus_cyc & (~microwatt_dbus_ack))),
	.wishbone_insn_ack(microwatt_ibus_ack),
	.wishbone_insn_dat_r(microwatt_ibus_dat_r),
	.wishbone_insn_stall((microwatt_ibus_cyc & (~microwatt_ibus_ack))),
	.dmi_ack(microwatt3),
	.dmi_dout(microwatt2),
	.wishbone_data_adr({microwatt_dbus_adr, microwatt1}),
	.wishbone_data_cyc(microwatt_dbus_cyc),
	.wishbone_data_dat_w(microwatt_dbus_dat_w),
	.wishbone_data_sel(microwatt_dbus_sel),
	.wishbone_data_stb(microwatt_dbus_stb),
	.wishbone_data_we(microwatt_dbus_we),
	.wishbone_insn_adr({microwatt_ibus_adr, microwatt0}),
	.wishbone_insn_cyc(microwatt_ibus_cyc),
	.wishbone_insn_dat_w(microwatt_ibus_dat_w),
	.wishbone_insn_sel(microwatt_ibus_sel),
	.wishbone_insn_stb(microwatt_ibus_stb),
	.wishbone_insn_we(microwatt_ibus_we)
);

endmodule
