{"vcs1":{"timestamp_begin":1745152627.398047548, "rt":7.60, "ut":7.64, "st":0.48}}
{"vcselab":{"timestamp_begin":1745152635.080270085, "rt":0.31, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1745152635.447815954, "rt":0.35, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745152626.784212044}
{"VCS_COMP_START_TIME": 1745152626.784212044}
{"VCS_COMP_END_TIME": 1745152635.944535081}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 473792}}
{"vcselab": {"peak_mem": 166732}}
