# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/ip/bram_pcie_cfgspace/bram_pcie_cfgspace.xci
# IP: The module: 'bram_pcie_cfgspace' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/bram_pcie_cfgspace/bram_pcie_cfgspace_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'bram_pcie_cfgspace'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: D:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.srcs/sources_1/ip/bram_pcie_cfgspace/bram_pcie_cfgspace.xci
# IP: The module: 'bram_pcie_cfgspace' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/926_luekr/8812AE_WARRIOR/pcileech_enigma_x1.gen/sources_1/ip/bram_pcie_cfgspace/bram_pcie_cfgspace_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'bram_pcie_cfgspace'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
