Layer Pairs Export File for PCB: C:\Users\Graeme\AppData\Local\TempReleases\Snapshot\1\Dual PMT Controller - Light Interlock.PcbDoc
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=dual pmt controller - light interlock-plated.txt|DrillLayers=gtl,g1,g2,gbl
LayersSetName=Top_Bot_NonPlated_Thru_Holes|DrillFile=dual pmt controller - light interlock-nonplated.txt|DrillLayers=gtl,g1,g2,gbl
