// Seed: 1885073695
module module_0 (
    input  tri0  id_0,
    output logic id_1,
    input  wor   id_2,
    input  tri1  id_3
);
  parameter id_5 = -1'b0;
  initial id_1 = #id_6 1;
  tri1 id_7 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd10
) (
    input  uwire id_0,
    input  wire  _id_1,
    output logic id_2,
    input  uwire id_3,
    output logic id_4,
    input  tri0  id_5,
    input  tri   id_6,
    input  tri0  id_7
);
  assign id_4 = (id_3);
  assign id_4 = -1;
  always @(posedge "") begin : LABEL_0
    id_2 = #('b0 & id_6  : -1  : 1'd0) 1;
  end
  bit id_9;
  always_latch @((1)) begin : LABEL_1
    if (-1 || 1) begin : LABEL_2
      $unsigned(1);
      ;
      begin : LABEL_3
        id_2 <= 1;
      end
      disable id_10;
    end else begin : LABEL_4
      id_9 = -1 < 1'b0;
    end
  end
  always @(negedge id_9) id_4 = 1;
  always @(posedge 1'h0 & -1) begin : LABEL_5
    $clog2(0);
    ;
  end
  assign id_9 = id_1;
  logic id_11;
  ;
  logic [1 : (  id_1  )] id_12;
  ;
  parameter id_13 = -1;
  wire id_14;
  final begin : LABEL_6
    wait (id_1 + id_1 && id_6 && 1);
  end
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_16;
endmodule
