##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1       | Frequency: 63.97 MHz  | Target: 26.67 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 80.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 20.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 80.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 80.00 MHz  | 
Clock: CyXTAL        | N/A                   | Target: 20.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        37500            21867       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
d_lsb(0)_PAD:in  12077         Clock_1:R         
d_lsb(1)_PAD:in  12667         Clock_1:R         
d_lsb(2)_PAD:in  12013         Clock_1:R         
d_lsb(3)_PAD:in  13352         Clock_1:R         
d_lsb(4)_PAD:in  11735         Clock_1:R         
d_lsb(5)_PAD:in  12448         Clock_1:R         
d_lsb(6)_PAD:in  13127         Clock_1:R         
d_lsb(7)_PAD:in  13312         Clock_1:R         
d_msb(0)_PAD:in  15154         Clock_1:R         
d_msb(1)_PAD:in  15196         Clock_1:R         
d_msb(2)_PAD:in  16277         Clock_1:R         
d_msb(3)_PAD:in  16279         Clock_1:R         
d_msb(4)_PAD:in  15576         Clock_1:R         
d_msb(5)_PAD:in  15490         Clock_1:R         
d_msb(6)_PAD:in  14598         Clock_1:R         
d_msb(7)_PAD:in  14745         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
d_c(0)_PAD        24865         Clock_1:R         
d_lsb(0)_PAD:out  22236         Clock_1:R         
d_lsb(1)_PAD:out  23272         Clock_1:R         
d_lsb(2)_PAD:out  23653         Clock_1:R         
d_lsb(3)_PAD:out  23317         Clock_1:R         
d_lsb(4)_PAD:out  22702         Clock_1:R         
d_lsb(5)_PAD:out  23704         Clock_1:R         
d_lsb(6)_PAD:out  23381         Clock_1:R         
d_lsb(7)_PAD:out  23947         Clock_1:R         
d_msb(0)_PAD:out  23997         Clock_1:R         
d_msb(1)_PAD:out  23952         Clock_1:R         
d_msb(2)_PAD:out  24176         Clock_1:R         
d_msb(3)_PAD:out  23817         Clock_1:R         
d_msb(4)_PAD:out  22377         Clock_1:R         
d_msb(5)_PAD:out  22971         Clock_1:R         
d_msb(6)_PAD:out  24425         Clock_1:R         
d_msb(7)_PAD:out  23575         Clock_1:R         
ncs(0)_PAD        25119         Clock_1:R         
nrd(0)_PAD        24561         Clock_1:R         
nwr(0)_PAD        24516         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.97 MHz | Target: 26.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 21867p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 37000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15133
-------------------------------------   ----- 
End-of-path arrival time (ps)           15133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb  datapathcell1   2290   2290  21867  RISE       1
\GraphicLCDIntf:status_1\/main_4         macrocell2      3258   5548  21867  RISE       1
\GraphicLCDIntf:status_1\/q              macrocell2      3350   8898  21867  RISE       1
\GraphicLCDIntf:StsReg\/status_1         statuscell1     6236  15133  21867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 21867p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 37000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15133
-------------------------------------   ----- 
End-of-path arrival time (ps)           15133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb  datapathcell1   2290   2290  21867  RISE       1
\GraphicLCDIntf:status_1\/main_4         macrocell2      3258   5548  21867  RISE       1
\GraphicLCDIntf:status_1\/q              macrocell2      3350   8898  21867  RISE       1
\GraphicLCDIntf:StsReg\/status_1         statuscell1     6236  15133  21867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 21867p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 37000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15133
-------------------------------------   ----- 
End-of-path arrival time (ps)           15133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb  datapathcell1   2290   2290  21867  RISE       1
\GraphicLCDIntf:status_1\/main_4         macrocell2      3258   5548  21867  RISE       1
\GraphicLCDIntf:status_1\/q              macrocell2      3350   8898  21867  RISE       1
\GraphicLCDIntf:StsReg\/status_1         statuscell1     6236  15133  21867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:LsbReg\/clk_en
Capture Clock  : \GraphicLCDIntf:LsbReg\/clock
Path slack     : 22293p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 35400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13107
-------------------------------------   ----- 
End-of-path arrival time (ps)           13107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb  datapathcell1   2290   2290  21867  RISE       1
\GraphicLCDIntf:status_1\/main_4         macrocell2      3258   5548  21867  RISE       1
\GraphicLCDIntf:status_1\/q              macrocell2      3350   8898  21867  RISE       1
\GraphicLCDIntf:LsbReg\/clk_en           statuscell2     4210  13107  22293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:LsbReg\/clock                              statuscell2         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:GraphLcd16:MsbReg\/clk_en
Capture Clock  : \GraphicLCDIntf:GraphLcd16:MsbReg\/clock
Path slack     : 24166p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 35400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb    datapathcell1   2290   2290  21867  RISE       1
\GraphicLCDIntf:status_1\/main_4           macrocell2      3258   5548  21867  RISE       1
\GraphicLCDIntf:status_1\/q                macrocell2      3350   8898  21867  RISE       1
\GraphicLCDIntf:GraphLcd16:MsbReg\/clk_en  statuscell3     2337  11234  24166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:MsbReg\/clock                   statuscell3         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_1
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Lsb\/clock
Path slack     : 25819p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 31440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                 macrocell5      1250   1250  22889  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_1  datapathcell1   4371   5621  25819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_0
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Lsb\/clock
Path slack     : 25823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 31440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q                 macrocell6      1250   1250  22891  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_0  datapathcell1   4367   5617  25823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_2
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Lsb\/clock
Path slack     : 26167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 31440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q                 macrocell4      1250   1250  23066  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/cs_addr_2  datapathcell1   4023   5273  26167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Msb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_3\/main_0
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 27478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Msb\/f1_blk_stat_comb  datapathcell2   3580   3580  27478  RISE       1
\GraphicLCDIntf:state_3\/main_0                   macrocell3      2932   6512  27478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Msb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_1\/main_0
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 27478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Msb\/f1_blk_stat_comb  datapathcell2   3580   3580  27478  RISE       1
\GraphicLCDIntf:state_1\/main_0                   macrocell5      2932   6512  27478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/f0_blk_stat_comb
Path End       : \GraphicLCDIntf:state_0\/main_0
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 27480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/f0_blk_stat_comb  datapathcell1   3580   3580  27480  RISE       1
\GraphicLCDIntf:state_0\/main_0                   macrocell6      2930   6510  27480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_1
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Msb\/clock
Path slack     : 27750p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -4130
--------------------------------------------   ----- 
End-of-path required time (ps)                 33370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                 macrocell5      1250   1250  22889  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_1  datapathcell2   4370   5620  27750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_0
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Msb\/clock
Path slack     : 27754p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -4130
--------------------------------------------   ----- 
End-of-path required time (ps)                 33370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q                 macrocell6      1250   1250  22891  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_0  datapathcell2   4366   5616  27754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_2
Capture Clock  : \GraphicLCDIntf:GraphLcd16:Msb\/clock
Path slack     : 28239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -4130
--------------------------------------------   ----- 
End-of-path required time (ps)                 33370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q                 macrocell4      1250   1250  23066  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/cs_addr_2  datapathcell2   3881   5131  28239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Msb\/clock                      datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_0\/main_6
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 28339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb  datapathcell1   2220   2220  28339  RISE       1
\GraphicLCDIntf:state_0\/main_6          macrocell6      3431   5651  28339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_2\/main_4
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 28351p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb  datapathcell1   2220   2220  28339  RISE       1
\GraphicLCDIntf:state_2\/main_4          macrocell4      3419   5639  28351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_1\/main_5
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 28442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb  datapathcell1   2290   2290  21867  RISE       1
\GraphicLCDIntf:state_1\/main_5          macrocell5      3258   5548  28442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_0\/main_5
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 28444p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5546
-------------------------------------   ---- 
End-of-path arrival time (ps)           5546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z0_comb  datapathcell1   2290   2290  21867  RISE       1
\GraphicLCDIntf:state_0\/main_5          macrocell6      3256   5546  28444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_1\/main_6
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 28502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/z1_comb  datapathcell1   2220   2220  28339  RISE       1
\GraphicLCDIntf:state_1\/main_6          macrocell5      3268   5488  28502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_3\/main_5
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 29371p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1  datapathcell1    710    710  29371  RISE       1
\GraphicLCDIntf:state_3\/main_5          macrocell3      3909   4619  29371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_1\/main_7
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 29371p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1  datapathcell1    710    710  29371  RISE       1
\GraphicLCDIntf:state_1\/main_7          macrocell5      3909   4619  29371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_2\/main_5
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 29373p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/p_out_1  datapathcell1    710    710  29371  RISE       1
\GraphicLCDIntf:state_2\/main_5          macrocell4      3907   4617  29373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_2\/main_2
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 29441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell5    1250   1250  22889  RISE       1
\GraphicLCDIntf:state_2\/main_2  macrocell4    3299   4549  29441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 29441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell5    1250   1250  22889  RISE       1
Net_25/main_2               macrocell7    3299   4549  29441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_27/main_2
Capture Clock  : Net_27/clock_0
Path slack     : 29441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell5    1250   1250  22889  RISE       1
Net_27/main_2               macrocell10   3299   4549  29441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_0\/main_4
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 29451p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell6    1250   1250  22891  RISE       1
\GraphicLCDIntf:state_0\/main_4  macrocell6    3289   4539  29451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_26/main_3
Capture Clock  : Net_26/clock_0
Path slack     : 29451p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell6    1250   1250  22891  RISE       1
Net_26/main_3               macrocell8    3289   4539  29451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_28/main_2
Capture Clock  : Net_28/clock_0
Path slack     : 29451p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell6    1250   1250  22891  RISE       1
Net_28/main_2               macrocell9    3289   4539  29451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_28/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_0\/main_3
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 29459p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell5    1250   1250  22889  RISE       1
\GraphicLCDIntf:state_0\/main_3  macrocell6    3281   4531  29459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_26/main_2
Capture Clock  : Net_26/clock_0
Path slack     : 29459p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell5    1250   1250  22889  RISE       1
Net_26/main_2               macrocell8    3281   4531  29459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_39/main_2
Capture Clock  : Net_39/clock_0
Path slack     : 29459p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell5    1250   1250  22889  RISE       1
Net_39/main_2               macrocell11   3281   4531  29459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_3\/main_3
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 29465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell5    1250   1250  22889  RISE       1
\GraphicLCDIntf:state_3\/main_3  macrocell3    3275   4525  29465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_1\/main_3
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 29465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell5    1250   1250  22889  RISE       1
\GraphicLCDIntf:state_1\/main_3  macrocell5    3275   4525  29465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_3\/main_4
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 29467p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell6    1250   1250  22891  RISE       1
\GraphicLCDIntf:state_3\/main_4  macrocell3    3273   4523  29467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_1\/main_4
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 29467p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell6    1250   1250  22891  RISE       1
\GraphicLCDIntf:state_1\/main_4  macrocell5    3273   4523  29467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_3\/main_1
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 29468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell3    1250   1250  22892  RISE       1
\GraphicLCDIntf:state_3\/main_1  macrocell3    3272   4522  29468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_1\/main_1
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 29468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell3    1250   1250  22892  RISE       1
\GraphicLCDIntf:state_1\/main_1  macrocell5    3272   4522  29468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_2\/main_0
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 29472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell3    1250   1250  22892  RISE       1
\GraphicLCDIntf:state_2\/main_0  macrocell4    3268   4518  29472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 29472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell3    1250   1250  22892  RISE       1
Net_25/main_0               macrocell7    3268   4518  29472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_27/main_0
Capture Clock  : Net_27/clock_0
Path slack     : 29472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell3    1250   1250  22892  RISE       1
Net_27/main_0               macrocell10   3268   4518  29472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_0\/main_1
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 29487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell3    1250   1250  22892  RISE       1
\GraphicLCDIntf:state_0\/main_1  macrocell6    3253   4503  29487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_26/main_0
Capture Clock  : Net_26/clock_0
Path slack     : 29487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell3    1250   1250  22892  RISE       1
Net_26/main_0               macrocell8    3253   4503  29487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_28/main_0
Capture Clock  : Net_28/clock_0
Path slack     : 29487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell3    1250   1250  22892  RISE       1
Net_28/main_0               macrocell9    3253   4503  29487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_28/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_39/main_0
Capture Clock  : Net_39/clock_0
Path slack     : 29487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell3    1250   1250  22892  RISE       1
Net_39/main_0               macrocell11   3253   4503  29487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_2\/main_3
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 29496p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell6    1250   1250  22891  RISE       1
\GraphicLCDIntf:state_2\/main_3  macrocell4    3244   4494  29496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 29496p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell6    1250   1250  22891  RISE       1
Net_25/main_3               macrocell7    3244   4494  29496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_27/main_3
Capture Clock  : Net_27/clock_0
Path slack     : 29496p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell6    1250   1250  22891  RISE       1
Net_27/main_3               macrocell10   3244   4494  29496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_2\/main_1
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 29637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell4    1250   1250  23066  RISE       1
\GraphicLCDIntf:state_2\/main_1  macrocell4    3103   4353  29637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 29637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell4    1250   1250  23066  RISE       1
Net_25/main_1               macrocell7    3103   4353  29637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_27/main_1
Capture Clock  : Net_27/clock_0
Path slack     : 29637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell4    1250   1250  23066  RISE       1
Net_27/main_1               macrocell10   3103   4353  29637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_27/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_3\/main_2
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 29642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell4    1250   1250  23066  RISE       1
\GraphicLCDIntf:state_3\/main_2  macrocell3    3098   4348  29642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_1\/main_2
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 29642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell4    1250   1250  23066  RISE       1
\GraphicLCDIntf:state_1\/main_2  macrocell5    3098   4348  29642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd16:Lsb\/p_out_0
Path End       : Net_25/main_5
Capture Clock  : Net_25/clock_0
Path slack     : 29669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd16:Lsb\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd16:Lsb\/p_out_0  datapathcell1    710    710  29669  RISE       1
Net_25/main_5                            macrocell7      3611   4321  29669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_0\/main_2
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 29775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell4    1250   1250  23066  RISE       1
\GraphicLCDIntf:state_0\/main_2  macrocell6    2965   4215  29775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_26/main_1
Capture Clock  : Net_26/clock_0
Path slack     : 29775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell4    1250   1250  23066  RISE       1
Net_26/main_1               macrocell8    2965   4215  29775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_26/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_28/main_1
Capture Clock  : Net_28/clock_0
Path slack     : 29775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell4    1250   1250  23066  RISE       1
Net_28/main_1               macrocell9    2965   4215  29775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_28/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_39/main_1
Capture Clock  : Net_39/clock_0
Path slack     : 29775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell4    1250   1250  23066  RISE       1
Net_39/main_1               macrocell11   2965   4215  29775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_4
Capture Clock  : Net_25/clock_0
Path slack     : 30443p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   37500
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 33990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell7          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_25/q       macrocell7    1250   1250  30443  RISE       1
Net_25/main_4  macrocell7    2297   3547  30443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell7          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

