# compile verilog/system verilog design source files
verilog xil_defaultlib  "AXI_RAM_Slave_tb_time_impl.v"
verilog xil_defaultlib  "../../../../AXI_RAM_SLAVE.srcs/sim_1/new/AXI_RAM_Slave_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
