verilog xil_defaultlib --include "C:/AB/xilinxvivado/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Aribiter-PUF-FPGA.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../Aribiter-PUF-FPGA.gen/sources_1/bd/design_2/ipshared/34f8/hdl" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ipshared/7b62/hdl/arbiter_puf_fpga_v1_0_S00_AXI.v" \
"../../../bd/design_2/ipshared/7b62/hdl/arbiter_puf_fpga_v1_0.v" \
"../../../bd/design_2/ip/design_2_arbiter_puf_fpga_0_0/sim/design_2_arbiter_puf_fpga_0_0.v" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
