// Seed: 1611758054
module module_0 #(
    parameter id_5 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire  _id_5;
  wire  id_6 = id_2, id_7;
  logic id_8;
  ;
  assign id_5 = id_8[id_5&&1];
  wire [-1 : 1] id_9, id_10;
  assign id_7 = -1 && id_6;
  wire id_11, id_12, id_13;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output uwire id_2,
    output tri id_3,
    input supply0 id_4,
    inout supply0 id_5,
    output tri1 id_6,
    input tri id_7,
    output wor id_8,
    output uwire id_9,
    output uwire id_10,
    output supply1 id_11
);
  logic id_13 = 1;
  wire  id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  logic id_15 = id_14;
  wire id_16, id_17;
endmodule
