// Seed: 431099748
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    input uwire id_10,
    input tri1 id_11
);
  assign (strong0, weak1) id_2 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    input uwire id_7,
    input tri1 id_8,
    output wor id_9,
    input wire id_10
);
  uwire id_12;
  assign id_6 = id_12;
  module_0(
      id_10, id_0, id_9, id_5, id_2, id_5, id_5, id_7, id_12, id_8, id_2, id_10
  );
endmodule
