NNA-Sim: Neural Network Accelerator Simulator

A Hardware-Software Co-Design Framework for Systolic Array Architectural Exploration.

ğŸ“Œ Overview

NNA-Sim is a Python-based simulation framework designed to analyze the performance and energy trade-offs of systolic array architectures. It serves as a cost-model simulator that allows computer architects to explore how hardware parameters (like array size) impact system efficiency for deep learning workloads.

This project was developed as a foundational tool for M.Tech research in Embedded System Design.

ğŸš€ Features

Custom Compiler Backend: Implements a tiling engine to map large matrix multiplication tasks onto smaller physical arrays.

Cycle-Accurate Cost Model: Simulates execution cycles and estimates energy consumption based on architectural parameters.

Architectural Sweep: Automatically tests multiple hardware configurations (4x4, 8x8, 16x16) against a fixed workload.

Visualization: Auto-generates performance and energy trade-off graphs.

## ğŸ“‚ Project Structure
```text
NNA_Project/
â”œâ”€â”€ compiler/           # Software Backend
â”‚   â”œâ”€â”€ compiler.py     # Tiling and instruction generation logic
â”‚   â””â”€â”€ __init__.py
â”œâ”€â”€ sim/                # Hardware Model
â”‚   â”œâ”€â”€ simulator.py    # Cycle-accurate simulator logic
â”‚   â””â”€â”€ __init__.py
â”œâ”€â”€ main_experiment.py  # Experiment orchestration script
â”œâ”€â”€ core_operation.py   # Functional baseline (NumPy)
â”œâ”€â”€ requirements.txt    # Project dependencies
â””â”€â”€ README.md           # Documentation
```


ğŸ› ï¸ Installation & Usage

Clone the repository

git clone [https://github.com/Neelkachhia/NNA-Sim.git](https://github.com/Neelkachhia/NNA-Sim.git)

cd NNA-Sim


Create and activate a virtual environment

python -m venv venv
# Windows:
.\venv\Scripts\activate
# Linux/Mac:
source venv/bin/activate




Install dependencies

pip install -r requirements.txt


Run the experiment

python main_experiment.py


ğŸ“Š Results

The simulation demonstrates the non-linear relationship between hardware area and system performance.

Performance Analysis

![Performance Plot](performance_results.png)

Energy Efficiency

![Energy Plot](energy_results.png)

ğŸ”® Future Work

Implementation of Double Buffering scheduling to hide memory latency.

Support for Conv2D layers.

Integration with Apache TVM for advanced compiler optimizations.