$date
	Mon Dec 15 19:04:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ripplecarryadder_4bit_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 1 ( c3 $end
$var wire 1 ) c2 $end
$var wire 1 * c1 $end
$var wire 4 + Sum [3:0] $end
$var wire 1 " Cout $end
$scope module FA0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % cin $end
$var wire 1 * cout $end
$var wire 1 . sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 * cin $end
$var wire 1 ) cout $end
$var wire 1 1 sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ) cin $end
$var wire 1 ( cout $end
$var wire 1 4 sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ( cin $end
$var wire 1 " cout $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
17
06
05
04
13
02
01
00
1/
0.
1-
1,
b1000 +
1*
1)
1(
b101 '
b11 &
0%
b101 $
b11 #
0"
b1000 !
$end
#10
0(
11
0*
14
1.
0)
b1111 !
b1111 +
17
0"
0-
10
0/
15
b110 $
b110 '
b1001 #
b1001 &
#20
00
03
16
1/
12
05
b1000 $
b1000 '
b111 #
b111 &
#30
1"
07
1(
04
1)
01
1*
b0 !
b0 +
0.
1-
06
15
b1 $
b1 '
b1111 #
b1111 &
#40
0"
17
11
14
0(
b1110 !
b1110 +
0.
10
0,
02
1%
b11 $
b11 '
b1010 #
b1010 &
#50
