{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431724488858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431724488858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 17:14:48 2015 " "Processing started: Fri May 15 17:14:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431724488858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431724488858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off chip -c chip " "Command: quartus_eda --read_settings_files=off --write_settings_files=off chip -c chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431724488858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_7_1200mv_100c_slow.vo E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/ simulation " "Generated file chip_7_1200mv_100c_slow.vo in folder \"E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431724490140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_7_1200mv_-40c_slow.vo E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/ simulation " "Generated file chip_7_1200mv_-40c_slow.vo in folder \"E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431724490421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_min_1200mv_-40c_fast.vo E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/ simulation " "Generated file chip_min_1200mv_-40c_fast.vo in folder \"E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431724490733 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip.vo E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/ simulation " "Generated file chip.vo in folder \"E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431724491046 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_7_1200mv_100c_v_slow.sdo E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/ simulation " "Generated file chip_7_1200mv_100c_v_slow.sdo in folder \"E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431724491296 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_7_1200mv_-40c_v_slow.sdo E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/ simulation " "Generated file chip_7_1200mv_-40c_v_slow.sdo in folder \"E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431724491546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_min_1200mv_-40c_v_fast.sdo E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/ simulation " "Generated file chip_min_1200mv_-40c_v_fast.sdo in folder \"E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431724491780 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_v.sdo E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/ simulation " "Generated file chip_v.sdo in folder \"E:/Documents/Verilog Final/v1.0.10/synthesize/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431724491999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431724492218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 17:14:52 2015 " "Processing ended: Fri May 15 17:14:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431724492218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431724492218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431724492218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431724492218 ""}
