
Vortex RGB driver STM32G431RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb3c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800ed1c  0800ed1c  0000fd1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eea8  0800eea8  000101e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eea8  0800eea8  0000fea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eeb0  0800eeb0  000101e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eeb0  0800eeb0  0000feb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eeb4  0800eeb4  0000feb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800eeb8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017f4  200001e0  0800f098  000101e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200019d4  0800f098  000109d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000298c7  00000000  00000000  00010210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005dbb  00000000  00000000  00039ad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020e8  00000000  00000000  0003f898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000190d  00000000  00000000  00041980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027e3a  00000000  00000000  0004328d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c3db  00000000  00000000  0006b0c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6ca2  00000000  00000000  000974a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017e144  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009200  00000000  00000000  0017e188  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  00187388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ed04 	.word	0x0800ed04

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800ed04 	.word	0x0800ed04

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <AD5160_Init>:
* @param hspi: pointer to the SPI structure
* @param cs_port: CS line port
* @param cs_pin: CS line pin
*/
void AD5160_Init(AD5160_HandleTypeDef *had, SPI_HandleTypeDef *hspi,
                 GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	807b      	strh	r3, [r7, #2]
    had->hspi = hspi;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	68ba      	ldr	r2, [r7, #8]
 80005fe:	601a      	str	r2, [r3, #0]
    had->cs_port = cs_port;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	605a      	str	r2, [r3, #4]
    had->cs_pin = cs_pin;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	887a      	ldrh	r2, [r7, #2]
 800060a:	811a      	strh	r2, [r3, #8]
    had->current_value = 0;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2200      	movs	r2, #0
 8000610:	729a      	strb	r2, [r3, #10]
    had->is_shutdown = 0;
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2200      	movs	r2, #0
 8000616:	72da      	strb	r2, [r3, #11]

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_SET);
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6858      	ldr	r0, [r3, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	891b      	ldrh	r3, [r3, #8]
 8000620:	2201      	movs	r2, #1
 8000622:	4619      	mov	r1, r3
 8000624:	f004 fd3e 	bl	80050a4 <HAL_GPIO_WritePin>
}
 8000628:	bf00      	nop
 800062a:	3710      	adds	r7, #16
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <DAC8551_Init>:
 * @param vref: Reference voltage in volts (must be > 0)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_Init(DAC8551_HandleTypeDef *hdac, SPI_HandleTypeDef *hspi,
                                  GPIO_TypeDef *cs_port, uint16_t cs_pin, float vref)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6178      	str	r0, [r7, #20]
 8000638:	6139      	str	r1, [r7, #16]
 800063a:	60fa      	str	r2, [r7, #12]
 800063c:	ed87 0a01 	vstr	s0, [r7, #4]
 8000640:	817b      	strh	r3, [r7, #10]
    // Validate parameters
    if (hdac == NULL || hspi == NULL || cs_port == NULL || vref <= 0.0f) {
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d00c      	beq.n	8000662 <DAC8551_Init+0x32>
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d009      	beq.n	8000662 <DAC8551_Init+0x32>
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d006      	beq.n	8000662 <DAC8551_Init+0x32>
 8000654:	edd7 7a01 	vldr	s15, [r7, #4]
 8000658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800065c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000660:	d801      	bhi.n	8000666 <DAC8551_Init+0x36>
        return DAC8551_ERROR_INVALID_PARAM;
 8000662:	2302      	movs	r3, #2
 8000664:	e02f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    // Initialize structure
    hdac->hspi = hspi;
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	693a      	ldr	r2, [r7, #16]
 800066a:	601a      	str	r2, [r3, #0]
    hdac->cs_port = cs_port;
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	605a      	str	r2, [r3, #4]
    hdac->cs_pin = cs_pin;
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	897a      	ldrh	r2, [r7, #10]
 8000676:	811a      	strh	r2, [r3, #8]
    hdac->vref = vref;
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	60da      	str	r2, [r3, #12]
    hdac->last_value = 0;
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	2200      	movs	r2, #0
 8000682:	821a      	strh	r2, [r3, #16]
    hdac->initialized = false;
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	2200      	movs	r2, #0
 8000688:	749a      	strb	r2, [r3, #18]

    // Set CS pin high (inactive)
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800068a:	897b      	ldrh	r3, [r7, #10]
 800068c:	2201      	movs	r2, #1
 800068e:	4619      	mov	r1, r3
 8000690:	68f8      	ldr	r0, [r7, #12]
 8000692:	f004 fd07 	bl	80050a4 <HAL_GPIO_WritePin>

    // Test SPI communication by powering up DAC
    if (DAC8551_PowerUp(hdac) != DAC8551_OK) {
 8000696:	6978      	ldr	r0, [r7, #20]
 8000698:	f000 f83d 	bl	8000716 <DAC8551_PowerUp>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <DAC8551_Init+0x76>
        return DAC8551_ERROR_SPI;
 80006a2:	2303      	movs	r3, #3
 80006a4:	e00f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    hdac->initialized = true;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	2201      	movs	r2, #1
 80006aa:	749a      	strb	r2, [r3, #18]

    // Set initial output to 0V
    if (DAC8551_WriteValue(hdac, 0) != DAC8551_OK) {
 80006ac:	2100      	movs	r1, #0
 80006ae:	6978      	ldr	r0, [r7, #20]
 80006b0:	f000 f80d 	bl	80006ce <DAC8551_WriteValue>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d004      	beq.n	80006c4 <DAC8551_Init+0x94>
    	hdac->initialized = false;
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
        return DAC8551_ERROR_SPI;
 80006c0:	2303      	movs	r3, #3
 80006c2:	e000      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    return DAC8551_OK;
 80006c4:	2300      	movs	r3, #0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3718      	adds	r7, #24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <DAC8551_WriteValue>:
 * @param hdac: Pointer to DAC8551 handle
 * @param value: 16-bit DAC value (0-65535)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_WriteValue(DAC8551_HandleTypeDef *hdac, uint16_t value)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b084      	sub	sp, #16
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	460b      	mov	r3, r1
 80006d8:	807b      	strh	r3, [r7, #2]
    if (!DAC8551_ValidateHandle(hdac)) {
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f000 f871 	bl	80007c2 <DAC8551_ValidateHandle>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f083 0301 	eor.w	r3, r3, #1
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <DAC8551_WriteValue+0x22>
        return DAC8551_ERROR_INVALID_PARAM;
 80006ec:	2302      	movs	r3, #2
 80006ee:	e00e      	b.n	800070e <DAC8551_WriteValue+0x40>
    }

    DAC8551_StatusTypeDef status = DAC8551_WriteCommand(hdac, DAC8551_CMD_WRITE_UPDATE, value);
 80006f0:	887b      	ldrh	r3, [r7, #2]
 80006f2:	461a      	mov	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f000 f820 	bl	800073c <DAC8551_WriteCommand>
 80006fc:	4603      	mov	r3, r0
 80006fe:	73fb      	strb	r3, [r7, #15]

    if (status == DAC8551_OK) {
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d102      	bne.n	800070c <DAC8551_WriteValue+0x3e>
        hdac->last_value = value;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	887a      	ldrh	r2, [r7, #2]
 800070a:	821a      	strh	r2, [r3, #16]
    }

    return status;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <DAC8551_PowerUp>:
 * @brief Power up DAC8551 (normal operation)
 * @param hdac: Pointer to DAC8551 handle
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_PowerUp(DAC8551_HandleTypeDef *hdac)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
    if (hdac == NULL) {
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d101      	bne.n	8000728 <DAC8551_PowerUp+0x12>
        return DAC8551_ERROR_INVALID_PARAM;
 8000724:	2302      	movs	r3, #2
 8000726:	e005      	b.n	8000734 <DAC8551_PowerUp+0x1e>
    }
    return DAC8551_WriteCommand(hdac, DAC8551_CMD_POWER_DOWN | DAC8551_PD_NORMAL, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2130      	movs	r1, #48	@ 0x30
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f000 f805 	bl	800073c <DAC8551_WriteCommand>
 8000732:	4603      	mov	r3, r0
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <DAC8551_WriteCommand>:
 * @param command: Command byte
 * @param data: 16-bit data
 * @retval DAC8551 status
 */
static DAC8551_StatusTypeDef DAC8551_WriteCommand(DAC8551_HandleTypeDef *hdac, uint8_t command, uint16_t data)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
 8000748:	4613      	mov	r3, r2
 800074a:	803b      	strh	r3, [r7, #0]
    if (hdac == NULL || hdac->hspi == NULL || hdac->cs_port == NULL) {
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d007      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d003      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d101      	bne.n	8000766 <DAC8551_WriteCommand+0x2a>
        return DAC8551_ERROR_INVALID_PARAM;
 8000762:	2302      	movs	r3, #2
 8000764:	e029      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
    }

    uint8_t tx_data[3];

    // Prepare 24-bit command: 4-bit command + 4-bit don't care + 16-bit data
    tx_data[0] = command;              // Command byte
 8000766:	78fb      	ldrb	r3, [r7, #3]
 8000768:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (data >> 8) & 0xFF;   // Data high byte
 800076a:	883b      	ldrh	r3, [r7, #0]
 800076c:	0a1b      	lsrs	r3, r3, #8
 800076e:	b29b      	uxth	r3, r3
 8000770:	b2db      	uxtb	r3, r3
 8000772:	737b      	strb	r3, [r7, #13]
    tx_data[2] = data & 0xFF;          // Data low byte
 8000774:	883b      	ldrh	r3, [r7, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	73bb      	strb	r3, [r7, #14]

    // Pull CS low
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_RESET);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6858      	ldr	r0, [r3, #4]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	891b      	ldrh	r3, [r3, #8]
 8000782:	2200      	movs	r2, #0
 8000784:	4619      	mov	r1, r3
 8000786:	f004 fc8d 	bl	80050a4 <HAL_GPIO_WritePin>

    // Send data
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hdac->hspi, tx_data, 3, DAC8551_SPI_TIMEOUT);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	f107 010c 	add.w	r1, r7, #12
 8000792:	2364      	movs	r3, #100	@ 0x64
 8000794:	2203      	movs	r2, #3
 8000796:	f008 f8c2 	bl	800891e <HAL_SPI_Transmit>
 800079a:	4603      	mov	r3, r0
 800079c:	73fb      	strb	r3, [r7, #15]

    // Pull CS high
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_SET);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6858      	ldr	r0, [r3, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	891b      	ldrh	r3, [r3, #8]
 80007a6:	2201      	movs	r2, #1
 80007a8:	4619      	mov	r1, r3
 80007aa:	f004 fc7b 	bl	80050a4 <HAL_GPIO_WritePin>

    // Convert HAL status to DAC8551 status
    return (status == HAL_OK) ? DAC8551_OK : DAC8551_ERROR_SPI;
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d101      	bne.n	80007b8 <DAC8551_WriteCommand+0x7c>
 80007b4:	2300      	movs	r3, #0
 80007b6:	e000      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
 80007b8:	2303      	movs	r3, #3
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <DAC8551_ValidateHandle>:
 * @brief Validate DAC handle
 * @param hdac: Pointer to DAC8551 handle
 * @retval true if valid, false otherwise
 */
static bool DAC8551_ValidateHandle(DAC8551_HandleTypeDef *hdac)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d015      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	7c9b      	ldrb	r3, [r3, #18]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d011      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d00d      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685b      	ldr	r3, [r3, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d009      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80007ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f6:	dd01      	ble.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007f8:	2301      	movs	r3, #1
 80007fa:	e000      	b.n	80007fe <DAC8551_ValidateHandle+0x3c>
 80007fc:	2300      	movs	r3, #0
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	b2db      	uxtb	r3, r3
}
 8000804:	4618      	mov	r0, r3
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <eepromInit>:
#include "ee.h"
#include <string.h>
#include <stdio.h>
EE_Init_State eepromInit(EEprom_HandleTypeDef* EEprom_, I2C_HandleTypeDef* i2c_handel, uint8_t address,
		uint16_t mem_size, uint8_t mem_address_size, uint16_t page_size)
{
 8000810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000814:	b089      	sub	sp, #36	@ 0x24
 8000816:	af00      	add	r7, sp, #0
 8000818:	60f8      	str	r0, [r7, #12]
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	4611      	mov	r1, r2
 800081e:	461a      	mov	r2, r3
 8000820:	460b      	mov	r3, r1
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	4613      	mov	r3, r2
 8000826:	80bb      	strh	r3, [r7, #4]
 8000828:	466b      	mov	r3, sp
 800082a:	461e      	mov	r6, r3
	EEprom_->i2c_handel = i2c_handel;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	601a      	str	r2, [r3, #0]
	EEprom_->address = address;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	79fa      	ldrb	r2, [r7, #7]
 8000836:	711a      	strb	r2, [r3, #4]
	EEprom_->mem_size = mem_size;
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	88ba      	ldrh	r2, [r7, #4]
 800083c:	80da      	strh	r2, [r3, #6]
	EEprom_->mem_address_size = mem_address_size;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8000844:	721a      	strb	r2, [r3, #8]
	EEprom_->page_size = page_size;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800084c:	815a      	strh	r2, [r3, #10]

	uint8_t page[page_size];
 800084e:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8000852:	460b      	mov	r3, r1
 8000854:	3b01      	subs	r3, #1
 8000856:	61bb      	str	r3, [r7, #24]
 8000858:	b28b      	uxth	r3, r1
 800085a:	2200      	movs	r2, #0
 800085c:	4698      	mov	r8, r3
 800085e:	4691      	mov	r9, r2
 8000860:	f04f 0200 	mov.w	r2, #0
 8000864:	f04f 0300 	mov.w	r3, #0
 8000868:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800086c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000870:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000874:	b28b      	uxth	r3, r1
 8000876:	2200      	movs	r2, #0
 8000878:	461c      	mov	r4, r3
 800087a:	4615      	mov	r5, r2
 800087c:	f04f 0200 	mov.w	r2, #0
 8000880:	f04f 0300 	mov.w	r3, #0
 8000884:	00eb      	lsls	r3, r5, #3
 8000886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800088a:	00e2      	lsls	r2, r4, #3
 800088c:	460b      	mov	r3, r1
 800088e:	3307      	adds	r3, #7
 8000890:	08db      	lsrs	r3, r3, #3
 8000892:	00db      	lsls	r3, r3, #3
 8000894:	ebad 0d03 	sub.w	sp, sp, r3
 8000898:	466b      	mov	r3, sp
 800089a:	3300      	adds	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
	uint16_t i;
	if(eepromReadPage(EEprom_, page, 0) != HAL_OK) return EE_ERROR;
 800089e:	2200      	movs	r2, #0
 80008a0:	6979      	ldr	r1, [r7, #20]
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f000 f84c 	bl	8000940 <eepromReadPage>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <eepromInit+0xa2>
 80008ae:	2301      	movs	r3, #1
 80008b0:	e012      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	83fb      	strh	r3, [r7, #30]
 80008b6:	e009      	b.n	80008cc <eepromInit+0xbc>
		if(page[i] != 0) return EE_NOT_FORMATTED;
 80008b8:	8bfb      	ldrh	r3, [r7, #30]
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	5cd3      	ldrb	r3, [r2, r3]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <eepromInit+0xb6>
 80008c2:	2302      	movs	r3, #2
 80008c4:	e008      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008c6:	8bfb      	ldrh	r3, [r7, #30]
 80008c8:	3301      	adds	r3, #1
 80008ca:	83fb      	strh	r3, [r7, #30]
 80008cc:	8bfa      	ldrh	r2, [r7, #30]
 80008ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d3f0      	bcc.n	80008b8 <eepromInit+0xa8>

	return EE_OK;
 80008d6:	2300      	movs	r3, #0
 80008d8:	46b5      	mov	sp, r6
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3724      	adds	r7, #36	@ 0x24
 80008de:	46bd      	mov	sp, r7
 80008e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080008e4 <eepromWritePage>:

HAL_StatusTypeDef eepromWritePage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 80008e4:	b5b0      	push	{r4, r5, r7, lr}
 80008e6:	b08a      	sub	sp, #40	@ 0x28
 80008e8:	af04      	add	r7, sp, #16
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	4613      	mov	r3, r2
 80008f0:	80fb      	strh	r3, [r7, #6]
    uint16_t mem_address = page * eeprom->page_size;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	895b      	ldrh	r3, [r3, #10]
 80008f6:	88fa      	ldrh	r2, [r7, #6]
 80008f8:	fb12 f303 	smulbb	r3, r2, r3
 80008fc:	82fb      	strh	r3, [r7, #22]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	6818      	ldr	r0, [r3, #0]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	461c      	mov	r4, r3
            eeprom->mem_address_size, pData, eeprom->page_size, 100);
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	7a1b      	ldrb	r3, [r3, #8]
    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 800090c:	461d      	mov	r5, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	895b      	ldrh	r3, [r3, #10]
 8000912:	8afa      	ldrh	r2, [r7, #22]
 8000914:	2164      	movs	r1, #100	@ 0x64
 8000916:	9102      	str	r1, [sp, #8]
 8000918:	9301      	str	r3, [sp, #4]
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	462b      	mov	r3, r5
 8000920:	4621      	mov	r1, r4
 8000922:	f004 fc8d 	bl	8005240 <HAL_I2C_Mem_Write>
 8000926:	4603      	mov	r3, r0
 8000928:	757b      	strb	r3, [r7, #21]

    if(status == HAL_OK) {
 800092a:	7d7b      	ldrb	r3, [r7, #21]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d102      	bne.n	8000936 <eepromWritePage+0x52>
        HAL_Delay(10);  // Задержка для записи EEPROM
 8000930:	200a      	movs	r0, #10
 8000932:	f001 fc89 	bl	8002248 <HAL_Delay>
    }
    //printf("stat %d\n", status);
    return status;
 8000936:	7d7b      	ldrb	r3, [r7, #21]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bdb0      	pop	{r4, r5, r7, pc}

08000940 <eepromReadPage>:

HAL_StatusTypeDef eepromReadPage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 8000940:	b5b0      	push	{r4, r5, r7, lr}
 8000942:	b08a      	sub	sp, #40	@ 0x28
 8000944:	af04      	add	r7, sp, #16
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	4613      	mov	r3, r2
 800094c:	80fb      	strh	r3, [r7, #6]
	uint16_t mem_address = page * eeprom->page_size;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	895b      	ldrh	r3, [r3, #10]
 8000952:	88fa      	ldrh	r2, [r7, #6]
 8000954:	fb12 f303 	smulbb	r3, r2, r3
 8000958:	82fb      	strh	r3, [r7, #22]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	791b      	ldrb	r3, [r3, #4]
 8000962:	461c      	mov	r4, r3
			eeprom->mem_address_size, pData, eeprom->page_size, 20);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	7a1b      	ldrb	r3, [r3, #8]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 8000968:	461d      	mov	r5, r3
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	895b      	ldrh	r3, [r3, #10]
 800096e:	8afa      	ldrh	r2, [r7, #22]
 8000970:	2114      	movs	r1, #20
 8000972:	9102      	str	r1, [sp, #8]
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	462b      	mov	r3, r5
 800097c:	4621      	mov	r1, r4
 800097e:	f004 fd73 	bl	8005468 <HAL_I2C_Mem_Read>
 8000982:	4603      	mov	r3, r0
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bdb0      	pop	{r4, r5, r7, pc}

0800098c <eepromFormat>:
	if( size > eeprom->page_size) return HAL_ERROR;
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
			eeprom->mem_address_size, pData, size, 20);
}

HAL_StatusTypeDef eepromFormat(EEprom_HandleTypeDef *eeprom){
 800098c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000990:	b087      	sub	sp, #28
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	466b      	mov	r3, sp
 8000998:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	75fb      	strb	r3, [r7, #23]
	uint8_t data[eeprom->page_size];
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	8959      	ldrh	r1, [r3, #10]
 80009a2:	460b      	mov	r3, r1
 80009a4:	3b01      	subs	r3, #1
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	b28b      	uxth	r3, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	4698      	mov	r8, r3
 80009ae:	4691      	mov	r9, r2
 80009b0:	f04f 0200 	mov.w	r2, #0
 80009b4:	f04f 0300 	mov.w	r3, #0
 80009b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009c4:	b28b      	uxth	r3, r1
 80009c6:	2200      	movs	r2, #0
 80009c8:	461c      	mov	r4, r3
 80009ca:	4615      	mov	r5, r2
 80009cc:	f04f 0200 	mov.w	r2, #0
 80009d0:	f04f 0300 	mov.w	r3, #0
 80009d4:	00eb      	lsls	r3, r5, #3
 80009d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009da:	00e2      	lsls	r2, r4, #3
 80009dc:	460b      	mov	r3, r1
 80009de:	3307      	adds	r3, #7
 80009e0:	08db      	lsrs	r3, r3, #3
 80009e2:	00db      	lsls	r3, r3, #3
 80009e4:	ebad 0d03 	sub.w	sp, sp, r3
 80009e8:	466b      	mov	r3, sp
 80009ea:	3300      	adds	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
	memset(data, 0, eeprom->page_size);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	895b      	ldrh	r3, [r3, #10]
 80009f2:	461a      	mov	r2, r3
 80009f4:	2100      	movs	r1, #0
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f00d fc02 	bl	800e200 <memset>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 80009fc:	2300      	movs	r3, #0
 80009fe:	82bb      	strh	r3, [r7, #20]
 8000a00:	e012      	b.n	8000a28 <eepromFormat+0x9c>
		status = eepromWritePage(eeprom, data, i);
 8000a02:	8abb      	ldrh	r3, [r7, #20]
 8000a04:	461a      	mov	r2, r3
 8000a06:	68f9      	ldr	r1, [r7, #12]
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff6b 	bl	80008e4 <eepromWritePage>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	75fb      	strb	r3, [r7, #23]
		HAL_Delay(10);
 8000a12:	200a      	movs	r0, #10
 8000a14:	f001 fc18 	bl	8002248 <HAL_Delay>
		//printf("ee_stat "); printbyte(status);
		if(status != HAL_OK) return status;
 8000a18:	7dfb      	ldrb	r3, [r7, #23]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <eepromFormat+0x96>
 8000a1e:	7dfb      	ldrb	r3, [r7, #23]
 8000a20:	e008      	b.n	8000a34 <eepromFormat+0xa8>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 8000a22:	8abb      	ldrh	r3, [r7, #20]
 8000a24:	3301      	adds	r3, #1
 8000a26:	82bb      	strh	r3, [r7, #20]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	895b      	ldrh	r3, [r3, #10]
 8000a2c:	8aba      	ldrh	r2, [r7, #20]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3e7      	bcc.n	8000a02 <eepromFormat+0x76>
	}
	return status;
 8000a32:	7dfb      	ldrb	r3, [r7, #23]
 8000a34:	46b5      	mov	sp, r6
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	371c      	adds	r7, #28
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000a40 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000a46:	2300      	movs	r3, #0
 8000a48:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000a4a:	4b12      	ldr	r3, [pc, #72]	@ (8000a94 <BSP_SPI1_Init+0x54>)
 8000a4c:	4a12      	ldr	r2, [pc, #72]	@ (8000a98 <BSP_SPI1_Init+0x58>)
 8000a4e:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000a50:	4b12      	ldr	r3, [pc, #72]	@ (8000a9c <BSP_SPI1_Init+0x5c>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	1c5a      	adds	r2, r3, #1
 8000a56:	4911      	ldr	r1, [pc, #68]	@ (8000a9c <BSP_SPI1_Init+0x5c>)
 8000a58:	600a      	str	r2, [r1, #0]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d114      	bne.n	8000a88 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000a5e:	480d      	ldr	r0, [pc, #52]	@ (8000a94 <BSP_SPI1_Init+0x54>)
 8000a60:	f008 f9de 	bl	8008e20 <HAL_SPI_GetState>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d10e      	bne.n	8000a88 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000a6a:	480a      	ldr	r0, [pc, #40]	@ (8000a94 <BSP_SPI1_Init+0x54>)
 8000a6c:	f000 f85a 	bl	8000b24 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d108      	bne.n	8000a88 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000a76:	4807      	ldr	r0, [pc, #28]	@ (8000a94 <BSP_SPI1_Init+0x54>)
 8000a78:	f000 f812 	bl	8000aa0 <MX_SPI1_Init>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d002      	beq.n	8000a88 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000a82:	f06f 0307 	mvn.w	r3, #7
 8000a86:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000a88:	687b      	ldr	r3, [r7, #4]
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	200001fc 	.word	0x200001fc
 8000a98:	40013000 	.word	0x40013000
 8000a9c:	20000260 	.word	0x20000260

08000aa0 <MX_SPI1_Init>:
}

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a1c      	ldr	r2, [pc, #112]	@ (8000b20 <MX_SPI1_Init+0x80>)
 8000ab0:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ab8:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000ac6:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2200      	movs	r2, #0
 8000acc:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ada:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2220      	movs	r2, #32
 8000ae0:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2200      	movs	r2, #0
 8000aec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2200      	movs	r2, #0
 8000af2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2207      	movs	r2, #7
 8000af8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2200      	movs	r2, #0
 8000afe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2208      	movs	r2, #8
 8000b04:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	f007 fe54 	bl	80087b4 <HAL_SPI_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8000b12:	2301      	movs	r3, #1
 8000b14:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8000b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3710      	adds	r7, #16
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40013000 	.word	0x40013000

08000b24 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b08a      	sub	sp, #40	@ 0x28
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b2c:	4b29      	ldr	r3, [pc, #164]	@ (8000bd4 <SPI1_MspInit+0xb0>)
 8000b2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b30:	4a28      	ldr	r2, [pc, #160]	@ (8000bd4 <SPI1_MspInit+0xb0>)
 8000b32:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b36:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b38:	4b26      	ldr	r3, [pc, #152]	@ (8000bd4 <SPI1_MspInit+0xb0>)
 8000b3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b40:	613b      	str	r3, [r7, #16]
 8000b42:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b44:	4b23      	ldr	r3, [pc, #140]	@ (8000bd4 <SPI1_MspInit+0xb0>)
 8000b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b48:	4a22      	ldr	r2, [pc, #136]	@ (8000bd4 <SPI1_MspInit+0xb0>)
 8000b4a:	f043 0302 	orr.w	r3, r3, #2
 8000b4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b50:	4b20      	ldr	r3, [pc, #128]	@ (8000bd4 <SPI1_MspInit+0xb0>)
 8000b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b54:	f003 0302 	and.w	r3, r3, #2
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8000b5c:	2308      	movs	r3, #8
 8000b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b60:	2302      	movs	r3, #2
 8000b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8000b6c:	2305      	movs	r3, #5
 8000b6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4619      	mov	r1, r3
 8000b76:	4818      	ldr	r0, [pc, #96]	@ (8000bd8 <SPI1_MspInit+0xb4>)
 8000b78:	f004 f912 	bl	8004da0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8000b7c:	2310      	movs	r3, #16
 8000b7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b80:	2302      	movs	r3, #2
 8000b82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b84:	2300      	movs	r3, #0
 8000b86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8000b8c:	2305      	movs	r3, #5
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000b90:	f107 0314 	add.w	r3, r7, #20
 8000b94:	4619      	mov	r1, r3
 8000b96:	4810      	ldr	r0, [pc, #64]	@ (8000bd8 <SPI1_MspInit+0xb4>)
 8000b98:	f004 f902 	bl	8004da0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8000b9c:	2320      	movs	r3, #32
 8000b9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8000bac:	2305      	movs	r3, #5
 8000bae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4808      	ldr	r0, [pc, #32]	@ (8000bd8 <SPI1_MspInit+0xb4>)
 8000bb8:	f004 f8f2 	bl	8004da0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	2023      	movs	r0, #35	@ 0x23
 8000bc2:	f003 f960 	bl	8003e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000bc6:	2023      	movs	r0, #35	@ 0x23
 8000bc8:	f003 f977 	bl	8003eba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	3728      	adds	r7, #40	@ 0x28
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	48000400 	.word	0x48000400

08000bdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000be0:	f001 fac2 	bl	8002168 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be4:	f000 f82e 	bl	8000c44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be8:	f000 fc3a 	bl	8001460 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bec:	f000 fc06 	bl	80013fc <MX_DMA_Init>
  MX_ADC1_Init();
 8000bf0:	f000 f876 	bl	8000ce0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000bf4:	f000 f952 	bl	8000e9c <MX_ADC2_Init>
  MX_COMP1_Init();
 8000bf8:	f000 f9fe 	bl	8000ff8 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000bfc:	f000 fa22 	bl	8001044 <MX_COMP2_Init>
  MX_COMP4_Init();
 8000c00:	f000 fa46 	bl	8001090 <MX_COMP4_Init>
  MX_DAC1_Init();
 8000c04:	f000 fa8c 	bl	8001120 <MX_DAC1_Init>
  MX_DAC3_Init();
 8000c08:	f000 face 	bl	80011a8 <MX_DAC3_Init>
  MX_FDCAN1_Init();
 8000c0c:	f000 fb06 	bl	800121c <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000c10:	f000 fb4a 	bl	80012a8 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000c14:	f000 fba6 	bl	8001364 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8000c18:	f00c fc04 	bl	800d424 <MX_USB_Device_Init>
  MX_IWDG_Init();
 8000c1c:	f000 fb84 	bl	8001328 <MX_IWDG_Init>
  MX_CRC_Init();
 8000c20:	f000 fa5c 	bl	80010dc <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);


  systemInit();
 8000c24:	f001 f9d0 	bl	8001fc8 <systemInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000c28:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c2c:	4804      	ldr	r0, [pc, #16]	@ (8000c40 <main+0x64>)
 8000c2e:	f004 fa51 	bl	80050d4 <HAL_GPIO_TogglePin>
	  systemTask();
 8000c32:	f001 f9ad 	bl	8001f90 <systemTask>
	  //HAL_IWDG_Refresh(&hiwdg);
	  HAL_Delay(100);
 8000c36:	2064      	movs	r0, #100	@ 0x64
 8000c38:	f001 fb06 	bl	8002248 <HAL_Delay>
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000c3c:	bf00      	nop
 8000c3e:	e7f3      	b.n	8000c28 <main+0x4c>
 8000c40:	48000800 	.word	0x48000800

08000c44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b094      	sub	sp, #80	@ 0x50
 8000c48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4a:	f107 0318 	add.w	r3, r7, #24
 8000c4e:	2238      	movs	r2, #56	@ 0x38
 8000c50:	2100      	movs	r1, #0
 8000c52:	4618      	mov	r0, r3
 8000c54:	f00d fad4 	bl	800e200 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]
 8000c64:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c66:	2000      	movs	r0, #0
 8000c68:	f006 fdd2 	bl	8007810 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000c6c:	2329      	movs	r3, #41	@ 0x29
 8000c6e:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c74:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c76:	2301      	movs	r3, #1
 8000c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c82:	2303      	movs	r3, #3
 8000c84:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000c86:	2302      	movs	r3, #2
 8000c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c8a:	2355      	movs	r3, #85	@ 0x55
 8000c8c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c92:	2302      	movs	r3, #2
 8000c94:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c96:	2302      	movs	r3, #2
 8000c98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c9a:	f107 0318 	add.w	r3, r7, #24
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f006 fe6a 	bl	8007978 <HAL_RCC_OscConfig>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000caa:	f000 fca1 	bl	80015f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cae:	230f      	movs	r3, #15
 8000cb0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cc2:	1d3b      	adds	r3, r7, #4
 8000cc4:	2104      	movs	r1, #4
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f007 f968 	bl	8007f9c <HAL_RCC_ClockConfig>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000cd2:	f000 fc8d 	bl	80015f0 <Error_Handler>
  }
}
 8000cd6:	bf00      	nop
 8000cd8:	3750      	adds	r7, #80	@ 0x50
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
	...

08000ce0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08c      	sub	sp, #48	@ 0x30
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	2220      	movs	r2, #32
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f00d fa81 	bl	800e200 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cfe:	4b5e      	ldr	r3, [pc, #376]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d00:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d04:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d06:	4b5c      	ldr	r3, [pc, #368]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d08:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000d0c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d0e:	4b5a      	ldr	r3, [pc, #360]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d14:	4b58      	ldr	r3, [pc, #352]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000d1a:	4b57      	ldr	r3, [pc, #348]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d20:	4b55      	ldr	r3, [pc, #340]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d26:	4b54      	ldr	r3, [pc, #336]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d28:	2204      	movs	r2, #4
 8000d2a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d2c:	4b52      	ldr	r3, [pc, #328]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d32:	4b51      	ldr	r3, [pc, #324]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 7;
 8000d38:	4b4f      	ldr	r3, [pc, #316]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d3a:	2207      	movs	r2, #7
 8000d3c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d3e:	4b4e      	ldr	r3, [pc, #312]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d46:	4b4c      	ldr	r3, [pc, #304]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d4c:	4b4a      	ldr	r3, [pc, #296]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000d52:	4b49      	ldr	r3, [pc, #292]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d54:	2201      	movs	r2, #1
 8000d56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d5a:	4b47      	ldr	r3, [pc, #284]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000d60:	4b45      	ldr	r3, [pc, #276]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d68:	4843      	ldr	r0, [pc, #268]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d6a:	f001 fd1f 	bl	80027ac <HAL_ADC_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000d74:	f000 fc3c 	bl	80015f0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d80:	4619      	mov	r1, r3
 8000d82:	483d      	ldr	r0, [pc, #244]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000d84:	f002 fd7c 	bl	8003880 <HAL_ADCEx_MultiModeConfigChannel>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000d8e:	f000 fc2f 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d92:	4b3a      	ldr	r3, [pc, #232]	@ (8000e7c <MX_ADC1_Init+0x19c>)
 8000d94:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d96:	2306      	movs	r3, #6
 8000d98:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000d9a:	2306      	movs	r3, #6
 8000d9c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000d9e:	4b38      	ldr	r3, [pc, #224]	@ (8000e80 <MX_ADC1_Init+0x1a0>)
 8000da0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000da2:	2304      	movs	r3, #4
 8000da4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000daa:	1d3b      	adds	r3, r7, #4
 8000dac:	4619      	mov	r1, r3
 8000dae:	4832      	ldr	r0, [pc, #200]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000db0:	f001 ff48 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000dba:	f000 fc19 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000dbe:	4b31      	ldr	r3, [pc, #196]	@ (8000e84 <MX_ADC1_Init+0x1a4>)
 8000dc0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000dc2:	230c      	movs	r3, #12
 8000dc4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dc6:	237f      	movs	r3, #127	@ 0x7f
 8000dc8:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	4619      	mov	r1, r3
 8000dce:	482a      	ldr	r0, [pc, #168]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000dd0:	f001 ff38 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000dda:	f000 fc09 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000dde:	4b2a      	ldr	r3, [pc, #168]	@ (8000e88 <MX_ADC1_Init+0x1a8>)
 8000de0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000de2:	2312      	movs	r3, #18
 8000de4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	4619      	mov	r1, r3
 8000dea:	4823      	ldr	r0, [pc, #140]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000dec:	f001 ff2a 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000df6:	f000 fbfb 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000dfa:	4b24      	ldr	r3, [pc, #144]	@ (8000e8c <MX_ADC1_Init+0x1ac>)
 8000dfc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000dfe:	2318      	movs	r3, #24
 8000e00:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e02:	1d3b      	adds	r3, r7, #4
 8000e04:	4619      	mov	r1, r3
 8000e06:	481c      	ldr	r0, [pc, #112]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000e08:	f001 ff1c 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8000e12:	f000 fbed 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e16:	4b1e      	ldr	r3, [pc, #120]	@ (8000e90 <MX_ADC1_Init+0x1b0>)
 8000e18:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000e1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e1e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e20:	1d3b      	adds	r3, r7, #4
 8000e22:	4619      	mov	r1, r3
 8000e24:	4814      	ldr	r0, [pc, #80]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000e26:	f001 ff0d 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000e30:	f000 fbde 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8000e34:	4b17      	ldr	r3, [pc, #92]	@ (8000e94 <MX_ADC1_Init+0x1b4>)
 8000e36:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000e38:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000e3c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	4619      	mov	r1, r3
 8000e42:	480d      	ldr	r0, [pc, #52]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000e44:	f001 fefe 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8000e4e:	f000 fbcf 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000e52:	4b11      	ldr	r3, [pc, #68]	@ (8000e98 <MX_ADC1_Init+0x1b8>)
 8000e54:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000e56:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000e5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4805      	ldr	r0, [pc, #20]	@ (8000e78 <MX_ADC1_Init+0x198>)
 8000e62:	f001 feef 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_ADC1_Init+0x190>
  {
    Error_Handler();
 8000e6c:	f000 fbc0 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e70:	bf00      	nop
 8000e72:	3730      	adds	r7, #48	@ 0x30
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20000264 	.word	0x20000264
 8000e7c:	04300002 	.word	0x04300002
 8000e80:	407f0000 	.word	0x407f0000
 8000e84:	19200040 	.word	0x19200040
 8000e88:	1d500080 	.word	0x1d500080
 8000e8c:	21800100 	.word	0x21800100
 8000e90:	25b00200 	.word	0x25b00200
 8000e94:	c3210000 	.word	0xc3210000
 8000e98:	c7520000 	.word	0xc7520000

08000e9c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b088      	sub	sp, #32
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea2:	463b      	mov	r3, r7
 8000ea4:	2220      	movs	r2, #32
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f00d f9a9 	bl	800e200 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000eae:	4b4a      	ldr	r3, [pc, #296]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000eb0:	4a4a      	ldr	r2, [pc, #296]	@ (8000fdc <MX_ADC2_Init+0x140>)
 8000eb2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000eb4:	4b48      	ldr	r3, [pc, #288]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000eb6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000eba:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ebc:	4b46      	ldr	r3, [pc, #280]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ec2:	4b45      	ldr	r3, [pc, #276]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000ec8:	4b43      	ldr	r3, [pc, #268]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ece:	4b42      	ldr	r3, [pc, #264]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed4:	4b40      	ldr	r3, [pc, #256]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000ed6:	2204      	movs	r2, #4
 8000ed8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000eda:	4b3f      	ldr	r3, [pc, #252]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000ee0:	4b3d      	ldr	r3, [pc, #244]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 5;
 8000ee6:	4b3c      	ldr	r3, [pc, #240]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000ee8:	2205      	movs	r2, #5
 8000eea:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000eec:	4b3a      	ldr	r3, [pc, #232]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ef4:	4b38      	ldr	r3, [pc, #224]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000efa:	4b37      	ldr	r3, [pc, #220]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f00:	4b35      	ldr	r3, [pc, #212]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f08:	4b33      	ldr	r3, [pc, #204]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000f0e:	4b32      	ldr	r3, [pc, #200]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f16:	4830      	ldr	r0, [pc, #192]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000f18:	f001 fc48 	bl	80027ac <HAL_ADC_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000f22:	f000 fb65 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f26:	4b2e      	ldr	r3, [pc, #184]	@ (8000fe0 <MX_ADC2_Init+0x144>)
 8000f28:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f2a:	2306      	movs	r3, #6
 8000f2c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000f2e:	2306      	movs	r3, #6
 8000f30:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000f32:	4b2c      	ldr	r3, [pc, #176]	@ (8000fe4 <MX_ADC2_Init+0x148>)
 8000f34:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f36:	2304      	movs	r3, #4
 8000f38:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f3e:	463b      	mov	r3, r7
 8000f40:	4619      	mov	r1, r3
 8000f42:	4825      	ldr	r0, [pc, #148]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000f44:	f001 fe7e 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000f4e:	f000 fb4f 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f52:	4b25      	ldr	r3, [pc, #148]	@ (8000fe8 <MX_ADC2_Init+0x14c>)
 8000f54:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f56:	230c      	movs	r3, #12
 8000f58:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f5a:	237f      	movs	r3, #127	@ 0x7f
 8000f5c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4619      	mov	r1, r3
 8000f62:	481d      	ldr	r0, [pc, #116]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000f64:	f001 fe6e 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 8000f6e:	f000 fb3f 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f72:	4b1e      	ldr	r3, [pc, #120]	@ (8000fec <MX_ADC2_Init+0x150>)
 8000f74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000f76:	2312      	movs	r3, #18
 8000f78:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4816      	ldr	r0, [pc, #88]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000f80:	f001 fe60 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 8000f8a:	f000 fb31 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000f8e:	4b18      	ldr	r3, [pc, #96]	@ (8000ff0 <MX_ADC2_Init+0x154>)
 8000f90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000f92:	2318      	movs	r3, #24
 8000f94:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000f96:	4b13      	ldr	r3, [pc, #76]	@ (8000fe4 <MX_ADC2_Init+0x148>)
 8000f98:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	480e      	ldr	r0, [pc, #56]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000fa0:	f001 fe50 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_ADC2_Init+0x112>
  {
    Error_Handler();
 8000faa:	f000 fb21 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000fae:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <MX_ADC2_Init+0x158>)
 8000fb0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000fb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fb6:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fb8:	237f      	movs	r3, #127	@ 0x7f
 8000fba:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000fbc:	463b      	mov	r3, r7
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4805      	ldr	r0, [pc, #20]	@ (8000fd8 <MX_ADC2_Init+0x13c>)
 8000fc2:	f001 fe3f 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_ADC2_Init+0x134>
  {
    Error_Handler();
 8000fcc:	f000 fb10 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000fd0:	bf00      	nop
 8000fd2:	3720      	adds	r7, #32
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	200002d0 	.word	0x200002d0
 8000fdc:	50000100 	.word	0x50000100
 8000fe0:	10c00010 	.word	0x10c00010
 8000fe4:	407f0000 	.word	0x407f0000
 8000fe8:	2e300800 	.word	0x2e300800
 8000fec:	32601000 	.word	0x32601000
 8000ff0:	3ac04000 	.word	0x3ac04000
 8000ff4:	47520000 	.word	0x47520000

08000ff8 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <MX_COMP1_Init+0x44>)
 8000ffe:	4a10      	ldr	r2, [pc, #64]	@ (8001040 <MX_COMP1_Init+0x48>)
 8001000:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8001002:	4b0e      	ldr	r3, [pc, #56]	@ (800103c <MX_COMP1_Init+0x44>)
 8001004:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001008:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 800100a:	4b0c      	ldr	r3, [pc, #48]	@ (800103c <MX_COMP1_Init+0x44>)
 800100c:	2250      	movs	r2, #80	@ 0x50
 800100e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001010:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <MX_COMP1_Init+0x44>)
 8001012:	2200      	movs	r2, #0
 8001014:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001016:	4b09      	ldr	r3, [pc, #36]	@ (800103c <MX_COMP1_Init+0x44>)
 8001018:	2200      	movs	r2, #0
 800101a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800101c:	4b07      	ldr	r3, [pc, #28]	@ (800103c <MX_COMP1_Init+0x44>)
 800101e:	2200      	movs	r2, #0
 8001020:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001022:	4b06      	ldr	r3, [pc, #24]	@ (800103c <MX_COMP1_Init+0x44>)
 8001024:	2200      	movs	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001028:	4804      	ldr	r0, [pc, #16]	@ (800103c <MX_COMP1_Init+0x44>)
 800102a:	f002 fd75 	bl	8003b18 <HAL_COMP_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8001034:	f000 fadc 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001038:	bf00      	nop
 800103a:	bd80      	pop	{r7, pc}
 800103c:	200003fc 	.word	0x200003fc
 8001040:	40010200 	.word	0x40010200

08001044 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8001048:	4b0f      	ldr	r3, [pc, #60]	@ (8001088 <MX_COMP2_Init+0x44>)
 800104a:	4a10      	ldr	r2, [pc, #64]	@ (800108c <MX_COMP2_Init+0x48>)
 800104c:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800104e:	4b0e      	ldr	r3, [pc, #56]	@ (8001088 <MX_COMP2_Init+0x44>)
 8001050:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001054:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 8001056:	4b0c      	ldr	r3, [pc, #48]	@ (8001088 <MX_COMP2_Init+0x44>)
 8001058:	2250      	movs	r2, #80	@ 0x50
 800105a:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800105c:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <MX_COMP2_Init+0x44>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001062:	4b09      	ldr	r3, [pc, #36]	@ (8001088 <MX_COMP2_Init+0x44>)
 8001064:	2200      	movs	r2, #0
 8001066:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001068:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <MX_COMP2_Init+0x44>)
 800106a:	2200      	movs	r2, #0
 800106c:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800106e:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <MX_COMP2_Init+0x44>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8001074:	4804      	ldr	r0, [pc, #16]	@ (8001088 <MX_COMP2_Init+0x44>)
 8001076:	f002 fd4f 	bl	8003b18 <HAL_COMP_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 8001080:	f000 fab6 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000420 	.word	0x20000420
 800108c:	40010204 	.word	0x40010204

08001090 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8001094:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <MX_COMP4_Init+0x44>)
 8001096:	4a10      	ldr	r2, [pc, #64]	@ (80010d8 <MX_COMP4_Init+0x48>)
 8001098:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800109a:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <MX_COMP4_Init+0x44>)
 800109c:	2200      	movs	r2, #0
 800109e:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <MX_COMP4_Init+0x44>)
 80010a2:	2240      	movs	r2, #64	@ 0x40
 80010a4:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80010a6:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <MX_COMP4_Init+0x44>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80010ac:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <MX_COMP4_Init+0x44>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <MX_COMP4_Init+0x44>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <MX_COMP4_Init+0x44>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80010be:	4805      	ldr	r0, [pc, #20]	@ (80010d4 <MX_COMP4_Init+0x44>)
 80010c0:	f002 fd2a 	bl	8003b18 <HAL_COMP_Init>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 80010ca:	f000 fa91 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000444 	.word	0x20000444
 80010d8:	4001020c 	.word	0x4001020c

080010dc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80010e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001118 <MX_CRC_Init+0x3c>)
 80010e2:	4a0e      	ldr	r2, [pc, #56]	@ (800111c <MX_CRC_Init+0x40>)
 80010e4:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80010e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001118 <MX_CRC_Init+0x3c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80010ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001118 <MX_CRC_Init+0x3c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80010f2:	4b09      	ldr	r3, [pc, #36]	@ (8001118 <MX_CRC_Init+0x3c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80010f8:	4b07      	ldr	r3, [pc, #28]	@ (8001118 <MX_CRC_Init+0x3c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80010fe:	4b06      	ldr	r3, [pc, #24]	@ (8001118 <MX_CRC_Init+0x3c>)
 8001100:	2201      	movs	r2, #1
 8001102:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001104:	4804      	ldr	r0, [pc, #16]	@ (8001118 <MX_CRC_Init+0x3c>)
 8001106:	f002 fef3 	bl	8003ef0 <HAL_CRC_Init>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001110:	f000 fa6e 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000468 	.word	0x20000468
 800111c:	40023000 	.word	0x40023000

08001120 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b08c      	sub	sp, #48	@ 0x30
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001126:	463b      	mov	r3, r7
 8001128:	2230      	movs	r2, #48	@ 0x30
 800112a:	2100      	movs	r1, #0
 800112c:	4618      	mov	r0, r3
 800112e:	f00d f867 	bl	800e200 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001132:	4b1b      	ldr	r3, [pc, #108]	@ (80011a0 <MX_DAC1_Init+0x80>)
 8001134:	4a1b      	ldr	r2, [pc, #108]	@ (80011a4 <MX_DAC1_Init+0x84>)
 8001136:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001138:	4819      	ldr	r0, [pc, #100]	@ (80011a0 <MX_DAC1_Init+0x80>)
 800113a:	f002 ffcb 	bl	80040d4 <HAL_DAC_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001144:	f000 fa54 	bl	80015f0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001148:	2302      	movs	r3, #2
 800114a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800114c:	2300      	movs	r3, #0
 800114e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001150:	2300      	movs	r3, #0
 8001152:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001154:	2300      	movs	r3, #0
 8001156:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001158:	2300      	movs	r3, #0
 800115a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800115c:	2300      	movs	r3, #0
 800115e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001160:	2302      	movs	r3, #2
 8001162:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001164:	2302      	movs	r3, #2
 8001166:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001168:	2300      	movs	r3, #0
 800116a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	2200      	movs	r2, #0
 8001170:	4619      	mov	r1, r3
 8001172:	480b      	ldr	r0, [pc, #44]	@ (80011a0 <MX_DAC1_Init+0x80>)
 8001174:	f002 ffd0 	bl	8004118 <HAL_DAC_ConfigChannel>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800117e:	f000 fa37 	bl	80015f0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001182:	463b      	mov	r3, r7
 8001184:	2210      	movs	r2, #16
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	@ (80011a0 <MX_DAC1_Init+0x80>)
 800118a:	f002 ffc5 	bl	8004118 <HAL_DAC_ConfigChannel>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8001194:	f000 fa2c 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	3730      	adds	r7, #48	@ 0x30
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	2000048c 	.word	0x2000048c
 80011a4:	50000800 	.word	0x50000800

080011a8 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08c      	sub	sp, #48	@ 0x30
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011ae:	463b      	mov	r3, r7
 80011b0:	2230      	movs	r2, #48	@ 0x30
 80011b2:	2100      	movs	r1, #0
 80011b4:	4618      	mov	r0, r3
 80011b6:	f00d f823 	bl	800e200 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 80011ba:	4b16      	ldr	r3, [pc, #88]	@ (8001214 <MX_DAC3_Init+0x6c>)
 80011bc:	4a16      	ldr	r2, [pc, #88]	@ (8001218 <MX_DAC3_Init+0x70>)
 80011be:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 80011c0:	4814      	ldr	r0, [pc, #80]	@ (8001214 <MX_DAC3_Init+0x6c>)
 80011c2:	f002 ff87 	bl	80040d4 <HAL_DAC_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 80011cc:	f000 fa10 	bl	80015f0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80011d0:	2302      	movs	r3, #2
 80011d2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80011dc:	2300      	movs	r3, #0
 80011de:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80011e4:	2300      	movs	r3, #0
 80011e6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80011e8:	2302      	movs	r3, #2
 80011ea:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80011f4:	463b      	mov	r3, r7
 80011f6:	2210      	movs	r2, #16
 80011f8:	4619      	mov	r1, r3
 80011fa:	4806      	ldr	r0, [pc, #24]	@ (8001214 <MX_DAC3_Init+0x6c>)
 80011fc:	f002 ff8c 	bl	8004118 <HAL_DAC_ConfigChannel>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8001206:	f000 f9f3 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	3730      	adds	r7, #48	@ 0x30
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200004a0 	.word	0x200004a0
 8001218:	50001000 	.word	0x50001000

0800121c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001220:	4b1f      	ldr	r3, [pc, #124]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001222:	4a20      	ldr	r2, [pc, #128]	@ (80012a4 <MX_FDCAN1_Init+0x88>)
 8001224:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001226:	4b1e      	ldr	r3, [pc, #120]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001228:	2200      	movs	r2, #0
 800122a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800122c:	4b1c      	ldr	r3, [pc, #112]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001232:	4b1b      	ldr	r3, [pc, #108]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001234:	2200      	movs	r2, #0
 8001236:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001238:	4b19      	ldr	r3, [pc, #100]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 800123a:	2200      	movs	r2, #0
 800123c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800123e:	4b18      	ldr	r3, [pc, #96]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001240:	2200      	movs	r2, #0
 8001242:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001244:	4b16      	ldr	r3, [pc, #88]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001246:	2200      	movs	r2, #0
 8001248:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800124a:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 800124c:	2210      	movs	r2, #16
 800124e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001250:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001252:	2201      	movs	r2, #1
 8001254:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8001256:	4b12      	ldr	r3, [pc, #72]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001258:	2201      	movs	r2, #1
 800125a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 800125c:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 800125e:	2201      	movs	r2, #1
 8001260:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001262:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001264:	2201      	movs	r2, #1
 8001266:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001268:	4b0d      	ldr	r3, [pc, #52]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 800126a:	2201      	movs	r2, #1
 800126c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800126e:	4b0c      	ldr	r3, [pc, #48]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001270:	2201      	movs	r2, #1
 8001272:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001274:	4b0a      	ldr	r3, [pc, #40]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001276:	2201      	movs	r2, #1
 8001278:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800127a:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 800127c:	2200      	movs	r2, #0
 800127e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001280:	4b07      	ldr	r3, [pc, #28]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001282:	2200      	movs	r2, #0
 8001284:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001286:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 8001288:	2200      	movs	r2, #0
 800128a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800128c:	4804      	ldr	r0, [pc, #16]	@ (80012a0 <MX_FDCAN1_Init+0x84>)
 800128e:	f003 fbd7 	bl	8004a40 <HAL_FDCAN_Init>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001298:	f000 f9aa 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	200004b4 	.word	0x200004b4
 80012a4:	40006400 	.word	0x40006400

080012a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012ac:	4b1b      	ldr	r3, [pc, #108]	@ (800131c <MX_I2C2_Init+0x74>)
 80012ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001320 <MX_I2C2_Init+0x78>)
 80012b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40B285C2;
 80012b2:	4b1a      	ldr	r3, [pc, #104]	@ (800131c <MX_I2C2_Init+0x74>)
 80012b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001324 <MX_I2C2_Init+0x7c>)
 80012b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80012b8:	4b18      	ldr	r3, [pc, #96]	@ (800131c <MX_I2C2_Init+0x74>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012be:	4b17      	ldr	r3, [pc, #92]	@ (800131c <MX_I2C2_Init+0x74>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012c4:	4b15      	ldr	r3, [pc, #84]	@ (800131c <MX_I2C2_Init+0x74>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80012ca:	4b14      	ldr	r3, [pc, #80]	@ (800131c <MX_I2C2_Init+0x74>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <MX_I2C2_Init+0x74>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012d6:	4b11      	ldr	r3, [pc, #68]	@ (800131c <MX_I2C2_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012dc:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <MX_I2C2_Init+0x74>)
 80012de:	2200      	movs	r2, #0
 80012e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012e2:	480e      	ldr	r0, [pc, #56]	@ (800131c <MX_I2C2_Init+0x74>)
 80012e4:	f003 ff10 	bl	8005108 <HAL_I2C_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80012ee:	f000 f97f 	bl	80015f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012f2:	2100      	movs	r1, #0
 80012f4:	4809      	ldr	r0, [pc, #36]	@ (800131c <MX_I2C2_Init+0x74>)
 80012f6:	f004 fc93 	bl	8005c20 <HAL_I2CEx_ConfigAnalogFilter>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001300:	f000 f976 	bl	80015f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001304:	2100      	movs	r1, #0
 8001306:	4805      	ldr	r0, [pc, #20]	@ (800131c <MX_I2C2_Init+0x74>)
 8001308:	f004 fcd5 	bl	8005cb6 <HAL_I2CEx_ConfigDigitalFilter>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001312:	f000 f96d 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000518 	.word	0x20000518
 8001320:	40005800 	.word	0x40005800
 8001324:	40b285c2 	.word	0x40b285c2

08001328 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800132c:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <MX_IWDG_Init+0x34>)
 800132e:	4a0c      	ldr	r2, [pc, #48]	@ (8001360 <MX_IWDG_Init+0x38>)
 8001330:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8001332:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <MX_IWDG_Init+0x34>)
 8001334:	2203      	movs	r2, #3
 8001336:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001338:	4b08      	ldr	r3, [pc, #32]	@ (800135c <MX_IWDG_Init+0x34>)
 800133a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800133e:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2000;
 8001340:	4b06      	ldr	r3, [pc, #24]	@ (800135c <MX_IWDG_Init+0x34>)
 8001342:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001346:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <MX_IWDG_Init+0x34>)
 800134a:	f004 fd00 	bl	8005d4e <HAL_IWDG_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8001354:	f000 f94c 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	2000056c 	.word	0x2000056c
 8001360:	40003000 	.word	0x40003000

08001364 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001368:	4b22      	ldr	r3, [pc, #136]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 800136a:	4a23      	ldr	r2, [pc, #140]	@ (80013f8 <MX_USART1_UART_Init+0x94>)
 800136c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800136e:	4b21      	ldr	r3, [pc, #132]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 8001370:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001374:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001376:	4b1f      	ldr	r3, [pc, #124]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800137c:	4b1d      	ldr	r3, [pc, #116]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 800137e:	2200      	movs	r2, #0
 8001380:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001382:	4b1c      	ldr	r3, [pc, #112]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 8001384:	2200      	movs	r2, #0
 8001386:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001388:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 800138a:	220c      	movs	r2, #12
 800138c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800138e:	4b19      	ldr	r3, [pc, #100]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 8001390:	2200      	movs	r2, #0
 8001392:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001394:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800139a:	4b16      	ldr	r3, [pc, #88]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 800139c:	2200      	movs	r2, #0
 800139e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013a0:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013a6:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013ac:	4811      	ldr	r0, [pc, #68]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 80013ae:	f007 febf 	bl	8009130 <HAL_UART_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80013b8:	f000 f91a 	bl	80015f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013bc:	2100      	movs	r1, #0
 80013be:	480d      	ldr	r0, [pc, #52]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 80013c0:	f008 fcb8 	bl	8009d34 <HAL_UARTEx_SetTxFifoThreshold>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013ca:	f000 f911 	bl	80015f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ce:	2100      	movs	r1, #0
 80013d0:	4808      	ldr	r0, [pc, #32]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 80013d2:	f008 fced 	bl	8009db0 <HAL_UARTEx_SetRxFifoThreshold>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013dc:	f000 f908 	bl	80015f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80013e0:	4804      	ldr	r0, [pc, #16]	@ (80013f4 <MX_USART1_UART_Init+0x90>)
 80013e2:	f008 fc6e 	bl	8009cc2 <HAL_UARTEx_DisableFifoMode>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013ec:	f000 f900 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	2000057c 	.word	0x2000057c
 80013f8:	40013800 	.word	0x40013800

080013fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001402:	4b16      	ldr	r3, [pc, #88]	@ (800145c <MX_DMA_Init+0x60>)
 8001404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001406:	4a15      	ldr	r2, [pc, #84]	@ (800145c <MX_DMA_Init+0x60>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	6493      	str	r3, [r2, #72]	@ 0x48
 800140e:	4b13      	ldr	r3, [pc, #76]	@ (800145c <MX_DMA_Init+0x60>)
 8001410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800141a:	4b10      	ldr	r3, [pc, #64]	@ (800145c <MX_DMA_Init+0x60>)
 800141c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800141e:	4a0f      	ldr	r2, [pc, #60]	@ (800145c <MX_DMA_Init+0x60>)
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	6493      	str	r3, [r2, #72]	@ 0x48
 8001426:	4b0d      	ldr	r3, [pc, #52]	@ (800145c <MX_DMA_Init+0x60>)
 8001428:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	603b      	str	r3, [r7, #0]
 8001430:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001432:	2200      	movs	r2, #0
 8001434:	2100      	movs	r1, #0
 8001436:	200b      	movs	r0, #11
 8001438:	f002 fd25 	bl	8003e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800143c:	200b      	movs	r0, #11
 800143e:	f002 fd3c 	bl	8003eba <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001442:	2200      	movs	r2, #0
 8001444:	2100      	movs	r1, #0
 8001446:	200c      	movs	r0, #12
 8001448:	f002 fd1d 	bl	8003e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800144c:	200c      	movs	r0, #12
 800144e:	f002 fd34 	bl	8003eba <HAL_NVIC_EnableIRQ>

}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40021000 	.word	0x40021000

08001460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	@ 0x28
 8001464:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001476:	4b51      	ldr	r3, [pc, #324]	@ (80015bc <MX_GPIO_Init+0x15c>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147a:	4a50      	ldr	r2, [pc, #320]	@ (80015bc <MX_GPIO_Init+0x15c>)
 800147c:	f043 0304 	orr.w	r3, r3, #4
 8001480:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001482:	4b4e      	ldr	r3, [pc, #312]	@ (80015bc <MX_GPIO_Init+0x15c>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001486:	f003 0304 	and.w	r3, r3, #4
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800148e:	4b4b      	ldr	r3, [pc, #300]	@ (80015bc <MX_GPIO_Init+0x15c>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	4a4a      	ldr	r2, [pc, #296]	@ (80015bc <MX_GPIO_Init+0x15c>)
 8001494:	f043 0320 	orr.w	r3, r3, #32
 8001498:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149a:	4b48      	ldr	r3, [pc, #288]	@ (80015bc <MX_GPIO_Init+0x15c>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149e:	f003 0320 	and.w	r3, r3, #32
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a6:	4b45      	ldr	r3, [pc, #276]	@ (80015bc <MX_GPIO_Init+0x15c>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014aa:	4a44      	ldr	r2, [pc, #272]	@ (80015bc <MX_GPIO_Init+0x15c>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b2:	4b42      	ldr	r3, [pc, #264]	@ (80015bc <MX_GPIO_Init+0x15c>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	60bb      	str	r3, [r7, #8]
 80014bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014be:	4b3f      	ldr	r3, [pc, #252]	@ (80015bc <MX_GPIO_Init+0x15c>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c2:	4a3e      	ldr	r2, [pc, #248]	@ (80015bc <MX_GPIO_Init+0x15c>)
 80014c4:	f043 0302 	orr.w	r3, r3, #2
 80014c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ca:	4b3c      	ldr	r3, [pc, #240]	@ (80015bc <MX_GPIO_Init+0x15c>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	607b      	str	r3, [r7, #4]
 80014d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014d6:	4b39      	ldr	r3, [pc, #228]	@ (80015bc <MX_GPIO_Init+0x15c>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	4a38      	ldr	r2, [pc, #224]	@ (80015bc <MX_GPIO_Init+0x15c>)
 80014dc:	f043 0308 	orr.w	r3, r3, #8
 80014e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e2:	4b36      	ldr	r3, [pc, #216]	@ (80015bc <MX_GPIO_Init+0x15c>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e6:	f003 0308 	and.w	r3, r3, #8
 80014ea:	603b      	str	r3, [r7, #0]
 80014ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 80014ee:	2200      	movs	r2, #0
 80014f0:	f24c 51c0 	movw	r1, #50624	@ 0xc5c0
 80014f4:	4832      	ldr	r0, [pc, #200]	@ (80015c0 <MX_GPIO_Init+0x160>)
 80014f6:	f003 fdd5 	bl	80050a4 <HAL_GPIO_WritePin>
                          |R_PEN_Pin|RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B_PEN_Pin|GREEN_Pin, GPIO_PIN_RESET);
 80014fa:	2200      	movs	r2, #0
 80014fc:	f248 0120 	movw	r1, #32800	@ 0x8020
 8001500:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001504:	f003 fdce 	bl	80050a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin, GPIO_PIN_RESET);
 8001508:	2200      	movs	r2, #0
 800150a:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 800150e:	482d      	ldr	r0, [pc, #180]	@ (80015c4 <MX_GPIO_Init+0x164>)
 8001510:	f003 fdc8 	bl	80050a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001514:	2200      	movs	r2, #0
 8001516:	2104      	movs	r1, #4
 8001518:	482b      	ldr	r0, [pc, #172]	@ (80015c8 <MX_GPIO_Init+0x168>)
 800151a:	f003 fdc3 	bl	80050a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LICHTSC_C_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = LICHTSC_C_Pin|GYRO_INT_Pin;
 800151e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001524:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800152e:	f107 0314 	add.w	r3, r7, #20
 8001532:	4619      	mov	r1, r3
 8001534:	4822      	ldr	r0, [pc, #136]	@ (80015c0 <MX_GPIO_Init+0x160>)
 8001536:	f003 fc33 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_TH_CS_Pin B_DIV_CS_Pin R_TH_CS_Pin R_DIV_CS_Pin
                           R_PEN_Pin RED_Pin */
  GPIO_InitStruct.Pin = B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 800153a:	f24c 53c0 	movw	r3, #50624	@ 0xc5c0
 800153e:	617b      	str	r3, [r7, #20]
                          |R_PEN_Pin|RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001540:	2301      	movs	r3, #1
 8001542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	4619      	mov	r1, r3
 8001552:	481b      	ldr	r0, [pc, #108]	@ (80015c0 <MX_GPIO_Init+0x160>)
 8001554:	f003 fc24 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_PEN_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = B_PEN_Pin|GREEN_Pin;
 8001558:	f248 0320 	movw	r3, #32800	@ 0x8020
 800155c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155e:	2301      	movs	r3, #1
 8001560:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001562:	2300      	movs	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001566:	2300      	movs	r3, #0
 8001568:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001574:	f003 fc14 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : G_PEN_Pin G_TH_CS_Pin G_DIV_CS_Pin */
  GPIO_InitStruct.Pin = G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin;
 8001578:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 800157c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157e:	2301      	movs	r3, #1
 8001580:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001582:	2300      	movs	r3, #0
 8001584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001586:	2300      	movs	r3, #0
 8001588:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158a:	f107 0314 	add.w	r3, r7, #20
 800158e:	4619      	mov	r1, r3
 8001590:	480c      	ldr	r0, [pc, #48]	@ (80015c4 <MX_GPIO_Init+0x164>)
 8001592:	f003 fc05 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001596:	2304      	movs	r3, #4
 8001598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159a:	2301      	movs	r3, #1
 800159c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	4619      	mov	r1, r3
 80015ac:	4806      	ldr	r0, [pc, #24]	@ (80015c8 <MX_GPIO_Init+0x168>)
 80015ae:	f003 fbf7 	bl	8004da0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015b2:	bf00      	nop
 80015b4:	3728      	adds	r7, #40	@ 0x28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40021000 	.word	0x40021000
 80015c0:	48000800 	.word	0x48000800
 80015c4:	48000400 	.word	0x48000400
 80015c8:	48000c00 	.word	0x48000c00

080015cc <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&print_port, (uint8_t *)&ch, 1, 0xFFFF);
 80015d4:	1d39      	adds	r1, r7, #4
 80015d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015da:	2201      	movs	r2, #1
 80015dc:	4803      	ldr	r0, [pc, #12]	@ (80015ec <__io_putchar+0x20>)
 80015de:	f007 fdf7 	bl	80091d0 <HAL_UART_Transmit>

  return ch;
 80015e2:	687b      	ldr	r3, [r7, #4]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	2000057c 	.word	0x2000057c

080015f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015f4:	b672      	cpsid	i
}
 80015f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <Error_Handler+0x8>

080015fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001602:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <HAL_MspInit+0x54>)
 8001604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001606:	4a12      	ldr	r2, [pc, #72]	@ (8001650 <HAL_MspInit+0x54>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6613      	str	r3, [r2, #96]	@ 0x60
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <HAL_MspInit+0x54>)
 8001610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800161a:	4b0d      	ldr	r3, [pc, #52]	@ (8001650 <HAL_MspInit+0x54>)
 800161c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800161e:	4a0c      	ldr	r2, [pc, #48]	@ (8001650 <HAL_MspInit+0x54>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001624:	6593      	str	r3, [r2, #88]	@ 0x58
 8001626:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <HAL_MspInit+0x54>)
 8001628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8001632:	2000      	movs	r0, #0
 8001634:	f000 fe2a 	bl	800228c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8001638:	2000      	movs	r0, #0
 800163a:	f000 fe3b 	bl	80022b4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800163e:	f000 fe4d 	bl	80022dc <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001642:	f006 f989 	bl	8007958 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000

08001654 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b0a0      	sub	sp, #128	@ 0x80
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800166c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001670:	2244      	movs	r2, #68	@ 0x44
 8001672:	2100      	movs	r1, #0
 8001674:	4618      	mov	r0, r3
 8001676:	f00c fdc3 	bl	800e200 <memset>
  if(hadc->Instance==ADC1)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001682:	f040 8082 	bne.w	800178a <HAL_ADC_MspInit+0x136>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001686:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800168a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800168c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001690:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001692:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001696:	4618      	mov	r0, r3
 8001698:	f006 fe9c 	bl	80083d4 <HAL_RCCEx_PeriphCLKConfig>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80016a2:	f7ff ffa5 	bl	80015f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80016a6:	4b8b      	ldr	r3, [pc, #556]	@ (80018d4 <HAL_ADC_MspInit+0x280>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	3301      	adds	r3, #1
 80016ac:	4a89      	ldr	r2, [pc, #548]	@ (80018d4 <HAL_ADC_MspInit+0x280>)
 80016ae:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80016b0:	4b88      	ldr	r3, [pc, #544]	@ (80018d4 <HAL_ADC_MspInit+0x280>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d10b      	bne.n	80016d0 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80016b8:	4b87      	ldr	r3, [pc, #540]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80016ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016bc:	4a86      	ldr	r2, [pc, #536]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80016be:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c4:	4b84      	ldr	r3, [pc, #528]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80016c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80016ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d0:	4b81      	ldr	r3, [pc, #516]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d4:	4a80      	ldr	r2, [pc, #512]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80016d6:	f043 0304 	orr.w	r3, r3, #4
 80016da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016dc:	4b7e      	ldr	r3, [pc, #504]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80016de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e0:	f003 0304 	and.w	r3, r3, #4
 80016e4:	623b      	str	r3, [r7, #32]
 80016e6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e8:	4b7b      	ldr	r3, [pc, #492]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80016ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ec:	4a7a      	ldr	r2, [pc, #488]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80016ee:	f043 0301 	orr.w	r3, r3, #1
 80016f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016f4:	4b78      	ldr	r3, [pc, #480]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80016f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f8:	f003 0301 	and.w	r3, r3, #1
 80016fc:	61fb      	str	r3, [r7, #28]
 80016fe:	69fb      	ldr	r3, [r7, #28]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = MSV_ADC_Pin|R_ADC_Pin|G_ADC_Pin|B_ADC_Pin;
 8001700:	230f      	movs	r3, #15
 8001702:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001704:	2303      	movs	r3, #3
 8001706:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800170c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001710:	4619      	mov	r1, r3
 8001712:	4872      	ldr	r0, [pc, #456]	@ (80018dc <HAL_ADC_MspInit+0x288>)
 8001714:	f003 fb44 	bl	8004da0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B_SHT_P_Pin|B_SHT_N_Pin;
 8001718:	2303      	movs	r3, #3
 800171a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800171c:	2303      	movs	r3, #3
 800171e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001724:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001728:	4619      	mov	r1, r3
 800172a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800172e:	f003 fb37 	bl	8004da0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001732:	4b6b      	ldr	r3, [pc, #428]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 8001734:	4a6b      	ldr	r2, [pc, #428]	@ (80018e4 <HAL_ADC_MspInit+0x290>)
 8001736:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001738:	4b69      	ldr	r3, [pc, #420]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 800173a:	2205      	movs	r2, #5
 800173c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800173e:	4b68      	ldr	r3, [pc, #416]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 8001740:	2200      	movs	r2, #0
 8001742:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001744:	4b66      	ldr	r3, [pc, #408]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 8001746:	2200      	movs	r2, #0
 8001748:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800174a:	4b65      	ldr	r3, [pc, #404]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 800174c:	2280      	movs	r2, #128	@ 0x80
 800174e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001750:	4b63      	ldr	r3, [pc, #396]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 8001752:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001756:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001758:	4b61      	ldr	r3, [pc, #388]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 800175a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800175e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001760:	4b5f      	ldr	r3, [pc, #380]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 8001762:	2220      	movs	r2, #32
 8001764:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001766:	4b5e      	ldr	r3, [pc, #376]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 8001768:	2200      	movs	r2, #0
 800176a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800176c:	485c      	ldr	r0, [pc, #368]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 800176e:	f002 fe8d 	bl	800448c <HAL_DMA_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8001778:	f7ff ff3a 	bl	80015f0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a58      	ldr	r2, [pc, #352]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 8001780:	655a      	str	r2, [r3, #84]	@ 0x54
 8001782:	4a57      	ldr	r2, [pc, #348]	@ (80018e0 <HAL_ADC_MspInit+0x28c>)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001788:	e09f      	b.n	80018ca <HAL_ADC_MspInit+0x276>
  else if(hadc->Instance==ADC2)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a56      	ldr	r2, [pc, #344]	@ (80018e8 <HAL_ADC_MspInit+0x294>)
 8001790:	4293      	cmp	r3, r2
 8001792:	f040 809a 	bne.w	80018ca <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001796:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800179a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800179c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80017a0:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017a6:	4618      	mov	r0, r3
 80017a8:	f006 fe14 	bl	80083d4 <HAL_RCCEx_PeriphCLKConfig>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_ADC_MspInit+0x162>
      Error_Handler();
 80017b2:	f7ff ff1d 	bl	80015f0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80017b6:	4b47      	ldr	r3, [pc, #284]	@ (80018d4 <HAL_ADC_MspInit+0x280>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	3301      	adds	r3, #1
 80017bc:	4a45      	ldr	r2, [pc, #276]	@ (80018d4 <HAL_ADC_MspInit+0x280>)
 80017be:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80017c0:	4b44      	ldr	r3, [pc, #272]	@ (80018d4 <HAL_ADC_MspInit+0x280>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d10b      	bne.n	80017e0 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80017c8:	4b43      	ldr	r3, [pc, #268]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80017ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017cc:	4a42      	ldr	r2, [pc, #264]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80017ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80017d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017d4:	4b40      	ldr	r3, [pc, #256]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80017d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017dc:	61bb      	str	r3, [r7, #24]
 80017de:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e0:	4b3d      	ldr	r3, [pc, #244]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80017e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e4:	4a3c      	ldr	r2, [pc, #240]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80017e6:	f043 0301 	orr.w	r3, r3, #1
 80017ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ec:	4b3a      	ldr	r3, [pc, #232]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80017ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f8:	4b37      	ldr	r3, [pc, #220]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80017fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fc:	4a36      	ldr	r2, [pc, #216]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 80017fe:	f043 0304 	orr.w	r3, r3, #4
 8001802:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001804:	4b34      	ldr	r3, [pc, #208]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 8001806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001808:	f003 0304 	and.w	r3, r3, #4
 800180c:	613b      	str	r3, [r7, #16]
 800180e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001810:	4b31      	ldr	r3, [pc, #196]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 8001812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001814:	4a30      	ldr	r2, [pc, #192]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 8001816:	f043 0302 	orr.w	r3, r3, #2
 800181a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181c:	4b2e      	ldr	r3, [pc, #184]	@ (80018d8 <HAL_ADC_MspInit+0x284>)
 800181e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSV_ADC_Pin|G_SHT_P_Pin;
 8001828:	2390      	movs	r3, #144	@ 0x90
 800182a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800182c:	2303      	movs	r3, #3
 800182e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001830:	2300      	movs	r3, #0
 8001832:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001834:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001838:	4619      	mov	r1, r3
 800183a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800183e:	f003 faaf 	bl	8004da0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G_SHT_N_Pin|GSV_ADC_Pin;
 8001842:	2330      	movs	r3, #48	@ 0x30
 8001844:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001846:	2303      	movs	r3, #3
 8001848:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001852:	4619      	mov	r1, r3
 8001854:	4821      	ldr	r0, [pc, #132]	@ (80018dc <HAL_ADC_MspInit+0x288>)
 8001856:	f003 faa3 	bl	8004da0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RSV_ADC_Pin|R_SHT_P_Pin|R_SHT_N_Pin;
 800185a:	f648 0304 	movw	r3, #34820	@ 0x8804
 800185e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001860:	2303      	movs	r3, #3
 8001862:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001868:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800186c:	4619      	mov	r1, r3
 800186e:	481f      	ldr	r0, [pc, #124]	@ (80018ec <HAL_ADC_MspInit+0x298>)
 8001870:	f003 fa96 	bl	8004da0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8001874:	4b1e      	ldr	r3, [pc, #120]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 8001876:	4a1f      	ldr	r2, [pc, #124]	@ (80018f4 <HAL_ADC_MspInit+0x2a0>)
 8001878:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800187a:	4b1d      	ldr	r3, [pc, #116]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 800187c:	2224      	movs	r2, #36	@ 0x24
 800187e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001880:	4b1b      	ldr	r3, [pc, #108]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001886:	4b1a      	ldr	r3, [pc, #104]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 8001888:	2200      	movs	r2, #0
 800188a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800188c:	4b18      	ldr	r3, [pc, #96]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 800188e:	2280      	movs	r2, #128	@ 0x80
 8001890:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001892:	4b17      	ldr	r3, [pc, #92]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 8001894:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001898:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800189a:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 800189c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018a0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80018a2:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 80018a4:	2220      	movs	r2, #32
 80018a6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80018a8:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80018ae:	4810      	ldr	r0, [pc, #64]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 80018b0:	f002 fdec 	bl	800448c <HAL_DMA_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <HAL_ADC_MspInit+0x26a>
      Error_Handler();
 80018ba:	f7ff fe99 	bl	80015f0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a0b      	ldr	r2, [pc, #44]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 80018c2:	655a      	str	r2, [r3, #84]	@ 0x54
 80018c4:	4a0a      	ldr	r2, [pc, #40]	@ (80018f0 <HAL_ADC_MspInit+0x29c>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80018ca:	bf00      	nop
 80018cc:	3780      	adds	r7, #128	@ 0x80
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000610 	.word	0x20000610
 80018d8:	40021000 	.word	0x40021000
 80018dc:	48000800 	.word	0x48000800
 80018e0:	2000033c 	.word	0x2000033c
 80018e4:	40020008 	.word	0x40020008
 80018e8:	50000100 	.word	0x50000100
 80018ec:	48000400 	.word	0x48000400
 80018f0:	2000039c 	.word	0x2000039c
 80018f4:	4002001c 	.word	0x4002001c

080018f8 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b08c      	sub	sp, #48	@ 0x30
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001900:	f107 031c 	add.w	r3, r7, #28
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	605a      	str	r2, [r3, #4]
 800190a:	609a      	str	r2, [r3, #8]
 800190c:	60da      	str	r2, [r3, #12]
 800190e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a4d      	ldr	r2, [pc, #308]	@ (8001a4c <HAL_COMP_MspInit+0x154>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d135      	bne.n	8001986 <HAL_COMP_MspInit+0x8e>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	4b4d      	ldr	r3, [pc, #308]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 800191c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191e:	4a4c      	ldr	r2, [pc, #304]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001926:	4b4a      	ldr	r3, [pc, #296]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 8001928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	61bb      	str	r3, [r7, #24]
 8001930:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001932:	4b47      	ldr	r3, [pc, #284]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001936:	4a46      	ldr	r2, [pc, #280]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 8001938:	f043 0302 	orr.w	r3, r3, #2
 800193c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193e:	4b44      	ldr	r3, [pc, #272]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	617b      	str	r3, [r7, #20]
 8001948:	697b      	ldr	r3, [r7, #20]
    /**COMP1 GPIO Configuration
    PA6     ------> COMP1_OUT
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800194a:	2340      	movs	r3, #64	@ 0x40
 800194c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194e:	2302      	movs	r3, #2
 8001950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2300      	movs	r3, #0
 8001958:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 800195a:	2308      	movs	r3, #8
 800195c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195e:	f107 031c 	add.w	r3, r7, #28
 8001962:	4619      	mov	r1, r3
 8001964:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001968:	f003 fa1a 	bl	8004da0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800196c:	2302      	movs	r3, #2
 800196e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001970:	2303      	movs	r3, #3
 8001972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001978:	f107 031c 	add.w	r3, r7, #28
 800197c:	4619      	mov	r1, r3
 800197e:	4835      	ldr	r0, [pc, #212]	@ (8001a54 <HAL_COMP_MspInit+0x15c>)
 8001980:	f003 fa0e 	bl	8004da0 <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 8001984:	e05d      	b.n	8001a42 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP2)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a33      	ldr	r2, [pc, #204]	@ (8001a58 <HAL_COMP_MspInit+0x160>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d12a      	bne.n	80019e6 <HAL_COMP_MspInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001990:	4b2f      	ldr	r3, [pc, #188]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 8001992:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001994:	4a2e      	ldr	r2, [pc, #184]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 8001996:	f043 0301 	orr.w	r3, r3, #1
 800199a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800199c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 800199e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a0:	f003 0301 	and.w	r3, r3, #1
 80019a4:	613b      	str	r3, [r7, #16]
 80019a6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019a8:	2304      	movs	r3, #4
 80019aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ac:	2302      	movs	r3, #2
 80019ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	2300      	movs	r3, #0
 80019b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP2;
 80019b8:	2308      	movs	r3, #8
 80019ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019bc:	f107 031c 	add.w	r3, r7, #28
 80019c0:	4619      	mov	r1, r3
 80019c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019c6:	f003 f9eb 	bl	8004da0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019ca:	2308      	movs	r3, #8
 80019cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ce:	2303      	movs	r3, #3
 80019d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2300      	movs	r3, #0
 80019d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d6:	f107 031c 	add.w	r3, r7, #28
 80019da:	4619      	mov	r1, r3
 80019dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019e0:	f003 f9de 	bl	8004da0 <HAL_GPIO_Init>
}
 80019e4:	e02d      	b.n	8001a42 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP4)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a1c      	ldr	r2, [pc, #112]	@ (8001a5c <HAL_COMP_MspInit+0x164>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d128      	bne.n	8001a42 <HAL_COMP_MspInit+0x14a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f0:	4b17      	ldr	r3, [pc, #92]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 80019f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f4:	4a16      	ldr	r2, [pc, #88]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 80019f6:	f043 0302 	orr.w	r3, r3, #2
 80019fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019fc:	4b14      	ldr	r3, [pc, #80]	@ (8001a50 <HAL_COMP_MspInit+0x158>)
 80019fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a00:	f003 0302 	and.w	r3, r3, #2
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a14:	f107 031c 	add.w	r3, r7, #28
 8001a18:	4619      	mov	r1, r3
 8001a1a:	480e      	ldr	r0, [pc, #56]	@ (8001a54 <HAL_COMP_MspInit+0x15c>)
 8001a1c:	f003 f9c0 	bl	8004da0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001a20:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a26:	2302      	movs	r3, #2
 8001a28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP4;
 8001a32:	2308      	movs	r3, #8
 8001a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a36:	f107 031c 	add.w	r3, r7, #28
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4805      	ldr	r0, [pc, #20]	@ (8001a54 <HAL_COMP_MspInit+0x15c>)
 8001a3e:	f003 f9af 	bl	8004da0 <HAL_GPIO_Init>
}
 8001a42:	bf00      	nop
 8001a44:	3730      	adds	r7, #48	@ 0x30
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40010200 	.word	0x40010200
 8001a50:	40021000 	.word	0x40021000
 8001a54:	48000400 	.word	0x48000400
 8001a58:	40010204 	.word	0x40010204
 8001a5c:	4001020c 	.word	0x4001020c

08001a60 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <HAL_CRC_MspInit+0x38>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d10b      	bne.n	8001a8a <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001a72:	4b0a      	ldr	r3, [pc, #40]	@ (8001a9c <HAL_CRC_MspInit+0x3c>)
 8001a74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a76:	4a09      	ldr	r2, [pc, #36]	@ (8001a9c <HAL_CRC_MspInit+0x3c>)
 8001a78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001a7e:	4b07      	ldr	r3, [pc, #28]	@ (8001a9c <HAL_CRC_MspInit+0x3c>)
 8001a80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001a8a:	bf00      	nop
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	40023000 	.word	0x40023000
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a13      	ldr	r2, [pc, #76]	@ (8001afc <HAL_DAC_MspInit+0x5c>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d10c      	bne.n	8001acc <HAL_DAC_MspInit+0x2c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001ab2:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <HAL_DAC_MspInit+0x60>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab6:	4a12      	ldr	r2, [pc, #72]	@ (8001b00 <HAL_DAC_MspInit+0x60>)
 8001ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001abe:	4b10      	ldr	r3, [pc, #64]	@ (8001b00 <HAL_DAC_MspInit+0x60>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001aca:	e010      	b.n	8001aee <HAL_DAC_MspInit+0x4e>
  else if(hdac->Instance==DAC3)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a0c      	ldr	r2, [pc, #48]	@ (8001b04 <HAL_DAC_MspInit+0x64>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d10b      	bne.n	8001aee <HAL_DAC_MspInit+0x4e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b00 <HAL_DAC_MspInit+0x60>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ada:	4a09      	ldr	r2, [pc, #36]	@ (8001b00 <HAL_DAC_MspInit+0x60>)
 8001adc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ae0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ae2:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <HAL_DAC_MspInit+0x60>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	68bb      	ldr	r3, [r7, #8]
}
 8001aee:	bf00      	nop
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	50000800 	.word	0x50000800
 8001b00:	40021000 	.word	0x40021000
 8001b04:	50001000 	.word	0x50001000

08001b08 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b09a      	sub	sp, #104	@ 0x68
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b20:	f107 0310 	add.w	r3, r7, #16
 8001b24:	2244      	movs	r2, #68	@ 0x44
 8001b26:	2100      	movs	r1, #0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f00c fb69 	bl	800e200 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a20      	ldr	r2, [pc, #128]	@ (8001bb4 <HAL_FDCAN_MspInit+0xac>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d138      	bne.n	8001baa <HAL_FDCAN_MspInit+0xa2>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001b38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b3c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001b3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b42:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b44:	f107 0310 	add.w	r3, r7, #16
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f006 fc43 	bl	80083d4 <HAL_RCCEx_PeriphCLKConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001b54:	f7ff fd4c 	bl	80015f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001b58:	4b17      	ldr	r3, [pc, #92]	@ (8001bb8 <HAL_FDCAN_MspInit+0xb0>)
 8001b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5c:	4a16      	ldr	r2, [pc, #88]	@ (8001bb8 <HAL_FDCAN_MspInit+0xb0>)
 8001b5e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b62:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b64:	4b14      	ldr	r3, [pc, #80]	@ (8001bb8 <HAL_FDCAN_MspInit+0xb0>)
 8001b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b70:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <HAL_FDCAN_MspInit+0xb0>)
 8001b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b74:	4a10      	ldr	r2, [pc, #64]	@ (8001bb8 <HAL_FDCAN_MspInit+0xb0>)
 8001b76:	f043 0302 	orr.w	r3, r3, #2
 8001b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb8 <HAL_FDCAN_MspInit+0xb0>)
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b80:	f003 0302 	and.w	r3, r3, #2
 8001b84:	60bb      	str	r3, [r7, #8]
 8001b86:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b88:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b8c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b96:	2300      	movs	r3, #0
 8001b98:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001b9a:	2309      	movs	r3, #9
 8001b9c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b9e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4805      	ldr	r0, [pc, #20]	@ (8001bbc <HAL_FDCAN_MspInit+0xb4>)
 8001ba6:	f003 f8fb 	bl	8004da0 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001baa:	bf00      	nop
 8001bac:	3768      	adds	r7, #104	@ 0x68
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40006400 	.word	0x40006400
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	48000400 	.word	0x48000400

08001bc0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b09a      	sub	sp, #104	@ 0x68
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bd8:	f107 0310 	add.w	r3, r7, #16
 8001bdc:	2244      	movs	r2, #68	@ 0x44
 8001bde:	2100      	movs	r1, #0
 8001be0:	4618      	mov	r0, r3
 8001be2:	f00c fb0d 	bl	800e200 <memset>
  if(hi2c->Instance==I2C2)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a1f      	ldr	r2, [pc, #124]	@ (8001c68 <HAL_I2C_MspInit+0xa8>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d137      	bne.n	8001c60 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001bf0:	2380      	movs	r3, #128	@ 0x80
 8001bf2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bf8:	f107 0310 	add.w	r3, r7, #16
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f006 fbe9 	bl	80083d4 <HAL_RCCEx_PeriphCLKConfig>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c08:	f7ff fcf2 	bl	80015f0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0c:	4b17      	ldr	r3, [pc, #92]	@ (8001c6c <HAL_I2C_MspInit+0xac>)
 8001c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c10:	4a16      	ldr	r2, [pc, #88]	@ (8001c6c <HAL_I2C_MspInit+0xac>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c18:	4b14      	ldr	r3, [pc, #80]	@ (8001c6c <HAL_I2C_MspInit+0xac>)
 8001c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c24:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c28:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c2a:	2312      	movs	r3, #18
 8001c2c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c32:	2300      	movs	r3, #0
 8001c34:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c36:	2304      	movs	r3, #4
 8001c38:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c3e:	4619      	mov	r1, r3
 8001c40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c44:	f003 f8ac 	bl	8004da0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c48:	4b08      	ldr	r3, [pc, #32]	@ (8001c6c <HAL_I2C_MspInit+0xac>)
 8001c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c4c:	4a07      	ldr	r2, [pc, #28]	@ (8001c6c <HAL_I2C_MspInit+0xac>)
 8001c4e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c52:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c54:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <HAL_I2C_MspInit+0xac>)
 8001c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001c60:	bf00      	nop
 8001c62:	3768      	adds	r7, #104	@ 0x68
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40005800 	.word	0x40005800
 8001c6c:	40021000 	.word	0x40021000

08001c70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b09a      	sub	sp, #104	@ 0x68
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c78:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c88:	f107 0310 	add.w	r3, r7, #16
 8001c8c:	2244      	movs	r2, #68	@ 0x44
 8001c8e:	2100      	movs	r1, #0
 8001c90:	4618      	mov	r0, r3
 8001c92:	f00c fab5 	bl	800e200 <memset>
  if(huart->Instance==USART1)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001d14 <HAL_UART_MspInit+0xa4>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d135      	bne.n	8001d0c <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ca8:	f107 0310 	add.w	r3, r7, #16
 8001cac:	4618      	mov	r0, r3
 8001cae:	f006 fb91 	bl	80083d4 <HAL_RCCEx_PeriphCLKConfig>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001cb8:	f7ff fc9a 	bl	80015f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cbc:	4b16      	ldr	r3, [pc, #88]	@ (8001d18 <HAL_UART_MspInit+0xa8>)
 8001cbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cc0:	4a15      	ldr	r2, [pc, #84]	@ (8001d18 <HAL_UART_MspInit+0xa8>)
 8001cc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cc6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cc8:	4b13      	ldr	r3, [pc, #76]	@ (8001d18 <HAL_UART_MspInit+0xa8>)
 8001cca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ccc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cd0:	60fb      	str	r3, [r7, #12]
 8001cd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd4:	4b10      	ldr	r3, [pc, #64]	@ (8001d18 <HAL_UART_MspInit+0xa8>)
 8001cd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd8:	4a0f      	ldr	r2, [pc, #60]	@ (8001d18 <HAL_UART_MspInit+0xa8>)
 8001cda:	f043 0302 	orr.w	r3, r3, #2
 8001cde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8001d18 <HAL_UART_MspInit+0xa8>)
 8001ce2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce4:	f003 0302 	and.w	r3, r3, #2
 8001ce8:	60bb      	str	r3, [r7, #8]
 8001cea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cec:	23c0      	movs	r3, #192	@ 0xc0
 8001cee:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cfc:	2307      	movs	r3, #7
 8001cfe:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d00:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d04:	4619      	mov	r1, r3
 8001d06:	4805      	ldr	r0, [pc, #20]	@ (8001d1c <HAL_UART_MspInit+0xac>)
 8001d08:	f003 f84a 	bl	8004da0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001d0c:	bf00      	nop
 8001d0e:	3768      	adds	r7, #104	@ 0x68
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40013800 	.word	0x40013800
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	48000400 	.word	0x48000400

08001d20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d24:	bf00      	nop
 8001d26:	e7fd      	b.n	8001d24 <NMI_Handler+0x4>

08001d28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d2c:	bf00      	nop
 8001d2e:	e7fd      	b.n	8001d2c <HardFault_Handler+0x4>

08001d30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <MemManage_Handler+0x4>

08001d38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <BusFault_Handler+0x4>

08001d40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d44:	bf00      	nop
 8001d46:	e7fd      	b.n	8001d44 <UsageFault_Handler+0x4>

08001d48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d76:	f000 fa49 	bl	800220c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d84:	4802      	ldr	r0, [pc, #8]	@ (8001d90 <DMA1_Channel1_IRQHandler+0x10>)
 8001d86:	f002 fd0b 	bl	80047a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	2000033c 	.word	0x2000033c

08001d94 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001d98:	4802      	ldr	r0, [pc, #8]	@ (8001da4 <DMA1_Channel2_IRQHandler+0x10>)
 8001d9a:	f002 fd01 	bl	80047a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	2000039c 	.word	0x2000039c

08001da8 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001dac:	4802      	ldr	r0, [pc, #8]	@ (8001db8 <USB_LP_IRQHandler+0x10>)
 8001dae:	f004 f91d 	bl	8005fec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	2000138c 	.word	0x2000138c

08001dbc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001dc0:	4802      	ldr	r0, [pc, #8]	@ (8001dcc <SPI1_IRQHandler+0x10>)
 8001dc2:	f006 ff23 	bl	8008c0c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	200001fc 	.word	0x200001fc

08001dd0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	e00a      	b.n	8001df8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001de2:	f3af 8000 	nop.w
 8001de6:	4601      	mov	r1, r0
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	1c5a      	adds	r2, r3, #1
 8001dec:	60ba      	str	r2, [r7, #8]
 8001dee:	b2ca      	uxtb	r2, r1
 8001df0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	3301      	adds	r3, #1
 8001df6:	617b      	str	r3, [r7, #20]
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	dbf0      	blt.n	8001de2 <_read+0x12>
  }

  return len;
 8001e00:	687b      	ldr	r3, [r7, #4]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b086      	sub	sp, #24
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	60f8      	str	r0, [r7, #12]
 8001e12:	60b9      	str	r1, [r7, #8]
 8001e14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	e009      	b.n	8001e30 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	60ba      	str	r2, [r7, #8]
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff fbd1 	bl	80015cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	617b      	str	r3, [r7, #20]
 8001e30:	697a      	ldr	r2, [r7, #20]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	dbf1      	blt.n	8001e1c <_write+0x12>
  }
  return len;
 8001e38:	687b      	ldr	r3, [r7, #4]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3718      	adds	r7, #24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <_close>:

int _close(int file)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
 8001e62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e6a:	605a      	str	r2, [r3, #4]
  return 0;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <_isatty>:

int _isatty(int file)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e82:	2301      	movs	r3, #1
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb4:	4a14      	ldr	r2, [pc, #80]	@ (8001f08 <_sbrk+0x5c>)
 8001eb6:	4b15      	ldr	r3, [pc, #84]	@ (8001f0c <_sbrk+0x60>)
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ec0:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <_sbrk+0x64>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d102      	bne.n	8001ece <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ec8:	4b11      	ldr	r3, [pc, #68]	@ (8001f10 <_sbrk+0x64>)
 8001eca:	4a12      	ldr	r2, [pc, #72]	@ (8001f14 <_sbrk+0x68>)
 8001ecc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ece:	4b10      	ldr	r3, [pc, #64]	@ (8001f10 <_sbrk+0x64>)
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d207      	bcs.n	8001eec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001edc:	f00c f9de 	bl	800e29c <__errno>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	220c      	movs	r2, #12
 8001ee4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eea:	e009      	b.n	8001f00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eec:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <_sbrk+0x64>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ef2:	4b07      	ldr	r3, [pc, #28]	@ (8001f10 <_sbrk+0x64>)
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	4a05      	ldr	r2, [pc, #20]	@ (8001f10 <_sbrk+0x64>)
 8001efc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001efe:	68fb      	ldr	r3, [r7, #12]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20008000 	.word	0x20008000
 8001f0c:	00000400 	.word	0x00000400
 8001f10:	20000614 	.word	0x20000614
 8001f14:	200019d8 	.word	0x200019d8

08001f18 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f1c:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <SystemInit+0x20>)
 8001f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f22:	4a05      	ldr	r2, [pc, #20]	@ (8001f38 <SystemInit+0x20>)
 8001f24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000ed00 	.word	0xe000ed00

08001f3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f3c:	480d      	ldr	r0, [pc, #52]	@ (8001f74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f3e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f40:	f7ff ffea 	bl	8001f18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f44:	480c      	ldr	r0, [pc, #48]	@ (8001f78 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f46:	490d      	ldr	r1, [pc, #52]	@ (8001f7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f48:	4a0d      	ldr	r2, [pc, #52]	@ (8001f80 <LoopForever+0xe>)
  movs r3, #0
 8001f4a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001f4c:	e002      	b.n	8001f54 <LoopCopyDataInit>

08001f4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f52:	3304      	adds	r3, #4

08001f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f58:	d3f9      	bcc.n	8001f4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f5c:	4c0a      	ldr	r4, [pc, #40]	@ (8001f88 <LoopForever+0x16>)
  movs r3, #0
 8001f5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f60:	e001      	b.n	8001f66 <LoopFillZerobss>

08001f62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f64:	3204      	adds	r2, #4

08001f66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f68:	d3fb      	bcc.n	8001f62 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001f6a:	f00c f99d 	bl	800e2a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f6e:	f7fe fe35 	bl	8000bdc <main>

08001f72 <LoopForever>:

LoopForever:
    b LoopForever
 8001f72:	e7fe      	b.n	8001f72 <LoopForever>
  ldr   r0, =_estack
 8001f74:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f7c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001f80:	0800eeb8 	.word	0x0800eeb8
  ldr r2, =_sbss
 8001f84:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f88:	200019d4 	.word	0x200019d4

08001f8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f8c:	e7fe      	b.n	8001f8c <ADC1_2_IRQHandler>
	...

08001f90 <systemTask>:
uint32_t adc1_buf[7];
uint32_t adc2_buf[5];

bool config_saved = 0;

void systemTask(){
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8001f94:	4807      	ldr	r0, [pc, #28]	@ (8001fb4 <systemTask+0x24>)
 8001f96:	f003 ff29 	bl	8005dec <HAL_IWDG_Refresh>
	HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
 8001f9a:	2207      	movs	r2, #7
 8001f9c:	4906      	ldr	r1, [pc, #24]	@ (8001fb8 <systemTask+0x28>)
 8001f9e:	4807      	ldr	r0, [pc, #28]	@ (8001fbc <systemTask+0x2c>)
 8001fa0:	f000 fd88 	bl	8002ab4 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
 8001fa4:	2205      	movs	r2, #5
 8001fa6:	4906      	ldr	r1, [pc, #24]	@ (8001fc0 <systemTask+0x30>)
 8001fa8:	4806      	ldr	r0, [pc, #24]	@ (8001fc4 <systemTask+0x34>)
 8001faa:	f000 fd83 	bl	8002ab4 <HAL_ADC_Start_DMA>
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	2000056c 	.word	0x2000056c
 8001fb8:	20000684 	.word	0x20000684
 8001fbc:	20000264 	.word	0x20000264
 8001fc0:	200006a0 	.word	0x200006a0
 8001fc4:	200002d0 	.word	0x200002d0

08001fc8 <systemInit>:

void systemInit(){
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af02      	add	r7, sp, #8

	EE_Init_State ee = eepromInit(&eeprom, &hi2c2, 0xA0, 4096, I2C_MEMADD_SIZE_16BIT, EE_PAGE_SIZE);//ee = EE_ERROR;
 8001fce:	2320      	movs	r3, #32
 8001fd0:	9301      	str	r3, [sp, #4]
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fda:	22a0      	movs	r2, #160	@ 0xa0
 8001fdc:	4944      	ldr	r1, [pc, #272]	@ (80020f0 <systemInit+0x128>)
 8001fde:	4845      	ldr	r0, [pc, #276]	@ (80020f4 <systemInit+0x12c>)
 8001fe0:	f7fe fc16 	bl	8000810 <eepromInit>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	71fb      	strb	r3, [r7, #7]
	if(ee != EE_OK){
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d02e      	beq.n	800204c <systemInit+0x84>
		if(ee == EE_ERROR){
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d10b      	bne.n	800200c <systemInit+0x44>
			printf("EEPROM error, initialization process stopped.\n");
 8001ff4:	4840      	ldr	r0, [pc, #256]	@ (80020f8 <systemInit+0x130>)
 8001ff6:	f00c f823 	bl	800e040 <puts>
			HAL_IWDG_Refresh(&hiwdg);
 8001ffa:	4840      	ldr	r0, [pc, #256]	@ (80020fc <systemInit+0x134>)
 8001ffc:	f003 fef6 	bl	8005dec <HAL_IWDG_Refresh>
			HAL_Delay(1000);
 8002000:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002004:	f000 f920 	bl	8002248 <HAL_Delay>
			Error_Handler();
 8002008:	f7ff faf2 	bl	80015f0 <Error_Handler>
		}
		if(ee == EE_NOT_FORMATTED){
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	2b02      	cmp	r3, #2
 8002010:	d11f      	bne.n	8002052 <systemInit+0x8a>
			printf("Formatting EEPROM\n");
 8002012:	483b      	ldr	r0, [pc, #236]	@ (8002100 <systemInit+0x138>)
 8002014:	f00c f814 	bl	800e040 <puts>
			HAL_Delay(100);
 8002018:	2064      	movs	r0, #100	@ 0x64
 800201a:	f000 f915 	bl	8002248 <HAL_Delay>
			if(eepromFormat(&eeprom) != HAL_OK){
 800201e:	4835      	ldr	r0, [pc, #212]	@ (80020f4 <systemInit+0x12c>)
 8002020:	f7fe fcb4 	bl	800098c <eepromFormat>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00c      	beq.n	8002044 <systemInit+0x7c>
				printf("Error formatting EEPROM, initialization process stopped.\n");
 800202a:	4836      	ldr	r0, [pc, #216]	@ (8002104 <systemInit+0x13c>)
 800202c:	f00c f808 	bl	800e040 <puts>
				HAL_IWDG_Refresh(&hiwdg);
 8002030:	4832      	ldr	r0, [pc, #200]	@ (80020fc <systemInit+0x134>)
 8002032:	f003 fedb 	bl	8005dec <HAL_IWDG_Refresh>
				HAL_Delay(1000);
 8002036:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800203a:	f000 f905 	bl	8002248 <HAL_Delay>
				Error_Handler();
 800203e:	f7ff fad7 	bl	80015f0 <Error_Handler>
 8002042:	e006      	b.n	8002052 <systemInit+0x8a>
			}
			else printf("EEPROM formatted\n");
 8002044:	4830      	ldr	r0, [pc, #192]	@ (8002108 <systemInit+0x140>)
 8002046:	f00b fffb 	bl	800e040 <puts>
 800204a:	e002      	b.n	8002052 <systemInit+0x8a>
		}

	}else printf("EEPROM initialization successful\n");
 800204c:	482f      	ldr	r0, [pc, #188]	@ (800210c <systemInit+0x144>)
 800204e:	f00b fff7 	bl	800e040 <puts>

	uint32_t res = BSP_SPI1_Init();
 8002052:	f7fe fcf5 	bl	8000a40 <BSP_SPI1_Init>
 8002056:	4603      	mov	r3, r0
 8002058:	603b      	str	r3, [r7, #0]
	printf("BSP_SPI1_Init = %lu\n", res);
 800205a:	6839      	ldr	r1, [r7, #0]
 800205c:	482c      	ldr	r0, [pc, #176]	@ (8002110 <systemInit+0x148>)
 800205e:	f00b ff87 	bl	800df70 <iprintf>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8002062:	217f      	movs	r1, #127	@ 0x7f
 8002064:	482b      	ldr	r0, [pc, #172]	@ (8002114 <systemInit+0x14c>)
 8002066:	f001 fba9 	bl	80037bc <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800206a:	217f      	movs	r1, #127	@ 0x7f
 800206c:	482a      	ldr	r0, [pc, #168]	@ (8002118 <systemInit+0x150>)
 800206e:	f001 fba5 	bl	80037bc <HAL_ADCEx_Calibration_Start>
	HAL_IWDG_Refresh(&hiwdg);
 8002072:	4822      	ldr	r0, [pc, #136]	@ (80020fc <systemInit+0x134>)
 8002074:	f003 feba 	bl	8005dec <HAL_IWDG_Refresh>

	//Initialization of Laser drivers
	AD5160_Init(&hadR, &hspi1, R_TH_CS_GPIO_Port, R_TH_CS_Pin);
 8002078:	2340      	movs	r3, #64	@ 0x40
 800207a:	4a28      	ldr	r2, [pc, #160]	@ (800211c <systemInit+0x154>)
 800207c:	4928      	ldr	r1, [pc, #160]	@ (8002120 <systemInit+0x158>)
 800207e:	4829      	ldr	r0, [pc, #164]	@ (8002124 <systemInit+0x15c>)
 8002080:	f7fe fab4 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadG, &hspi1, G_TH_CS_GPIO_Port, G_TH_CS_Pin);
 8002084:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002088:	4a27      	ldr	r2, [pc, #156]	@ (8002128 <systemInit+0x160>)
 800208a:	4925      	ldr	r1, [pc, #148]	@ (8002120 <systemInit+0x158>)
 800208c:	4827      	ldr	r0, [pc, #156]	@ (800212c <systemInit+0x164>)
 800208e:	f7fe faad 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadB, &hspi1, B_TH_CS_GPIO_Port, B_TH_CS_Pin);
 8002092:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002096:	4a21      	ldr	r2, [pc, #132]	@ (800211c <systemInit+0x154>)
 8002098:	4921      	ldr	r1, [pc, #132]	@ (8002120 <systemInit+0x158>)
 800209a:	4825      	ldr	r0, [pc, #148]	@ (8002130 <systemInit+0x168>)
 800209c:	f7fe faa6 	bl	80005ec <AD5160_Init>
	DAC8551_Init(&hdacR, &hspi1, R_DIV_CS_GPIO_Port, R_DIV_CS_Pin, 5);
 80020a0:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80020a4:	2380      	movs	r3, #128	@ 0x80
 80020a6:	4a1d      	ldr	r2, [pc, #116]	@ (800211c <systemInit+0x154>)
 80020a8:	491d      	ldr	r1, [pc, #116]	@ (8002120 <systemInit+0x158>)
 80020aa:	4822      	ldr	r0, [pc, #136]	@ (8002134 <systemInit+0x16c>)
 80020ac:	f7fe fac0 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacG, &hspi1, G_DIV_CS_GPIO_Port, G_DIV_CS_Pin, 5);
 80020b0:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80020b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002128 <systemInit+0x160>)
 80020ba:	4919      	ldr	r1, [pc, #100]	@ (8002120 <systemInit+0x158>)
 80020bc:	481e      	ldr	r0, [pc, #120]	@ (8002138 <systemInit+0x170>)
 80020be:	f7fe fab7 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacB, &hspi1, B_DIV_CS_GPIO_Port, B_DIV_CS_Pin, 5);
 80020c2:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80020c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020ca:	4a14      	ldr	r2, [pc, #80]	@ (800211c <systemInit+0x154>)
 80020cc:	4914      	ldr	r1, [pc, #80]	@ (8002120 <systemInit+0x158>)
 80020ce:	481b      	ldr	r0, [pc, #108]	@ (800213c <systemInit+0x174>)
 80020d0:	f7fe faae 	bl	8000630 <DAC8551_Init>
//	RGB_Init(&drvR, 1150, &hadR, &hdacR, &hdac4, DAC_CHANNEL_1, &hcomp7, &htim2, TIM_CHANNEL_4, &hadc2, &adc2_buf[1], 200, &ts3, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM);
//	RGB_Init(&drvG, 2200, &hadG, &hdacG, &hdac1, DAC_CHANNEL_2, &hcomp5, &htim2, TIM_CHANNEL_3, &hadc2, &adc2_buf[2], 100, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 1);
//	RGB_Init(&drvB, 3600, &hadB, &hdacB, &hdac3, DAC_CHANNEL_2, &hcomp4, &htim2, TIM_CHANNEL_1, &hadc2, &adc2_buf[3], 50, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 2);
	HAL_IWDG_Refresh(&hiwdg);
 80020d4:	4809      	ldr	r0, [pc, #36]	@ (80020fc <systemInit+0x134>)
 80020d6:	f003 fe89 	bl	8005dec <HAL_IWDG_Refresh>

	HAL_Delay(500);
 80020da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020de:	f000 f8b3 	bl	8002248 <HAL_Delay>
	HAL_IWDG_Refresh(&hiwdg);
 80020e2:	4806      	ldr	r0, [pc, #24]	@ (80020fc <systemInit+0x134>)
 80020e4:	f003 fe82 	bl	8005dec <HAL_IWDG_Refresh>
}
 80020e8:	bf00      	nop
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20000518 	.word	0x20000518
 80020f4:	20000618 	.word	0x20000618
 80020f8:	0800ed1c 	.word	0x0800ed1c
 80020fc:	2000056c 	.word	0x2000056c
 8002100:	0800ed4c 	.word	0x0800ed4c
 8002104:	0800ed60 	.word	0x0800ed60
 8002108:	0800ed9c 	.word	0x0800ed9c
 800210c:	0800edb0 	.word	0x0800edb0
 8002110:	0800edd4 	.word	0x0800edd4
 8002114:	20000264 	.word	0x20000264
 8002118:	200002d0 	.word	0x200002d0
 800211c:	48000800 	.word	0x48000800
 8002120:	200001fc 	.word	0x200001fc
 8002124:	20000624 	.word	0x20000624
 8002128:	48000400 	.word	0x48000400
 800212c:	20000630 	.word	0x20000630
 8002130:	2000063c 	.word	0x2000063c
 8002134:	20000648 	.word	0x20000648
 8002138:	2000065c 	.word	0x2000065c
 800213c:	20000670 	.word	0x20000670

08002140 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1) HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a06      	ldr	r2, [pc, #24]	@ (8002164 <HAL_ADC_ConvCpltCallback+0x24>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d105      	bne.n	800215c <HAL_ADC_ConvCpltCallback+0x1c>
 8002150:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002154:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002158:	f002 ffbc 	bl	80050d4 <HAL_GPIO_TogglePin>
}
 800215c:	bf00      	nop
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20000264 	.word	0x20000264

08002168 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800216e:	2300      	movs	r3, #0
 8002170:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002172:	2003      	movs	r0, #3
 8002174:	f001 fe7c 	bl	8003e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002178:	200f      	movs	r0, #15
 800217a:	f000 f80d 	bl	8002198 <HAL_InitTick>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d002      	beq.n	800218a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	71fb      	strb	r3, [r7, #7]
 8002188:	e001      	b.n	800218e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800218a:	f7ff fa37 	bl	80015fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800218e:	79fb      	ldrb	r3, [r7, #7]

}
 8002190:	4618      	mov	r0, r3
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80021a4:	4b16      	ldr	r3, [pc, #88]	@ (8002200 <HAL_InitTick+0x68>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d022      	beq.n	80021f2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80021ac:	4b15      	ldr	r3, [pc, #84]	@ (8002204 <HAL_InitTick+0x6c>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <HAL_InitTick+0x68>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80021bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c0:	4618      	mov	r0, r3
 80021c2:	f001 fe88 	bl	8003ed6 <HAL_SYSTICK_Config>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d10f      	bne.n	80021ec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b0f      	cmp	r3, #15
 80021d0:	d809      	bhi.n	80021e6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021d2:	2200      	movs	r2, #0
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	f04f 30ff 	mov.w	r0, #4294967295
 80021da:	f001 fe54 	bl	8003e86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021de:	4a0a      	ldr	r2, [pc, #40]	@ (8002208 <HAL_InitTick+0x70>)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6013      	str	r3, [r2, #0]
 80021e4:	e007      	b.n	80021f6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	73fb      	strb	r3, [r7, #15]
 80021ea:	e004      	b.n	80021f6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	73fb      	strb	r3, [r7, #15]
 80021f0:	e001      	b.n	80021f6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20000008 	.word	0x20000008
 8002204:	20000000 	.word	0x20000000
 8002208:	20000004 	.word	0x20000004

0800220c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002210:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <HAL_IncTick+0x1c>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	4b05      	ldr	r3, [pc, #20]	@ (800222c <HAL_IncTick+0x20>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4413      	add	r3, r2
 800221a:	4a03      	ldr	r2, [pc, #12]	@ (8002228 <HAL_IncTick+0x1c>)
 800221c:	6013      	str	r3, [r2, #0]
}
 800221e:	bf00      	nop
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	200006b4 	.word	0x200006b4
 800222c:	20000008 	.word	0x20000008

08002230 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return uwTick;
 8002234:	4b03      	ldr	r3, [pc, #12]	@ (8002244 <HAL_GetTick+0x14>)
 8002236:	681b      	ldr	r3, [r3, #0]
}
 8002238:	4618      	mov	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	200006b4 	.word	0x200006b4

08002248 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002250:	f7ff ffee 	bl	8002230 <HAL_GetTick>
 8002254:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002260:	d004      	beq.n	800226c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002262:	4b09      	ldr	r3, [pc, #36]	@ (8002288 <HAL_Delay+0x40>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	4413      	add	r3, r2
 800226a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800226c:	bf00      	nop
 800226e:	f7ff ffdf 	bl	8002230 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	429a      	cmp	r2, r3
 800227c:	d8f7      	bhi.n	800226e <HAL_Delay+0x26>
  {
  }
}
 800227e:	bf00      	nop
 8002280:	bf00      	nop
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20000008 	.word	0x20000008

0800228c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800229c:	4904      	ldr	r1, [pc, #16]	@ (80022b0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	600b      	str	r3, [r1, #0]
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	40010030 	.word	0x40010030

080022b4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80022bc:	4b06      	ldr	r3, [pc, #24]	@ (80022d8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f023 0202 	bic.w	r2, r3, #2
 80022c4:	4904      	ldr	r1, [pc, #16]	@ (80022d8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	600b      	str	r3, [r1, #0]
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	40010030 	.word	0x40010030

080022dc <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80022e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002320 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002320 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80022e8:	f043 0301 	orr.w	r3, r3, #1
 80022ec:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80022ee:	f7ff ff9f 	bl	8002230 <HAL_GetTick>
 80022f2:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 80022f4:	e008      	b.n	8002308 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 80022f6:	f7ff ff9b 	bl	8002230 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	2b0a      	cmp	r3, #10
 8002302:	d901      	bls.n	8002308 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e006      	b.n	8002316 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002308:	4b05      	ldr	r3, [pc, #20]	@ (8002320 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b00      	cmp	r3, #0
 8002312:	d0f0      	beq.n	80022f6 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40010030 	.word	0x40010030

08002324 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	431a      	orrs	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	609a      	str	r2, [r3, #8]
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800234a:	b480      	push	{r7}
 800234c:	b083      	sub	sp, #12
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
 8002352:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	431a      	orrs	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	609a      	str	r2, [r3, #8]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002380:	4618      	mov	r0, r3
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800238c:	b480      	push	{r7}
 800238e:	b087      	sub	sp, #28
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
 8002398:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	3360      	adds	r3, #96	@ 0x60
 800239e:	461a      	mov	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	4413      	add	r3, r2
 80023a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	4b08      	ldr	r3, [pc, #32]	@ (80023d0 <LL_ADC_SetOffset+0x44>)
 80023ae:	4013      	ands	r3, r2
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80023b6:	683a      	ldr	r2, [r7, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	4313      	orrs	r3, r2
 80023bc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80023c4:	bf00      	nop
 80023c6:	371c      	adds	r7, #28
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	03fff000 	.word	0x03fff000

080023d4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3360      	adds	r3, #96	@ 0x60
 80023e2:	461a      	mov	r2, r3
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002400:	b480      	push	{r7}
 8002402:	b087      	sub	sp, #28
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	3360      	adds	r3, #96	@ 0x60
 8002410:	461a      	mov	r2, r3
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	4413      	add	r3, r2
 8002418:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	431a      	orrs	r2, r3
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800242a:	bf00      	nop
 800242c:	371c      	adds	r7, #28
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr

08002436 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002436:	b480      	push	{r7}
 8002438:	b087      	sub	sp, #28
 800243a:	af00      	add	r7, sp, #0
 800243c:	60f8      	str	r0, [r7, #12]
 800243e:	60b9      	str	r1, [r7, #8]
 8002440:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	3360      	adds	r3, #96	@ 0x60
 8002446:	461a      	mov	r2, r3
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4413      	add	r3, r2
 800244e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	431a      	orrs	r2, r3
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002460:	bf00      	nop
 8002462:	371c      	adds	r7, #28
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800246c:	b480      	push	{r7}
 800246e:	b087      	sub	sp, #28
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	3360      	adds	r3, #96	@ 0x60
 800247c:	461a      	mov	r2, r3
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	431a      	orrs	r2, r3
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002496:	bf00      	nop
 8002498:	371c      	adds	r7, #28
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr

080024a2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80024a2:	b480      	push	{r7}
 80024a4:	b083      	sub	sp, #12
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
 80024aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	695b      	ldr	r3, [r3, #20]
 80024b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	615a      	str	r2, [r3, #20]
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d101      	bne.n	80024e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr

080024ee <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b087      	sub	sp, #28
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	60f8      	str	r0, [r7, #12]
 80024f6:	60b9      	str	r1, [r7, #8]
 80024f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	3330      	adds	r3, #48	@ 0x30
 80024fe:	461a      	mov	r2, r3
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	0a1b      	lsrs	r3, r3, #8
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	f003 030c 	and.w	r3, r3, #12
 800250a:	4413      	add	r3, r2
 800250c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f003 031f 	and.w	r3, r3, #31
 8002518:	211f      	movs	r1, #31
 800251a:	fa01 f303 	lsl.w	r3, r1, r3
 800251e:	43db      	mvns	r3, r3
 8002520:	401a      	ands	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	0e9b      	lsrs	r3, r3, #26
 8002526:	f003 011f 	and.w	r1, r3, #31
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	f003 031f 	and.w	r3, r3, #31
 8002530:	fa01 f303 	lsl.w	r3, r1, r3
 8002534:	431a      	orrs	r2, r3
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800253a:	bf00      	nop
 800253c:	371c      	adds	r7, #28
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr

08002546 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002546:	b480      	push	{r7}
 8002548:	b087      	sub	sp, #28
 800254a:	af00      	add	r7, sp, #0
 800254c:	60f8      	str	r0, [r7, #12]
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	3314      	adds	r3, #20
 8002556:	461a      	mov	r2, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	0e5b      	lsrs	r3, r3, #25
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	4413      	add	r3, r2
 8002564:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	0d1b      	lsrs	r3, r3, #20
 800256e:	f003 031f 	and.w	r3, r3, #31
 8002572:	2107      	movs	r1, #7
 8002574:	fa01 f303 	lsl.w	r3, r1, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	401a      	ands	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	0d1b      	lsrs	r3, r3, #20
 8002580:	f003 031f 	and.w	r3, r3, #31
 8002584:	6879      	ldr	r1, [r7, #4]
 8002586:	fa01 f303 	lsl.w	r3, r1, r3
 800258a:	431a      	orrs	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002590:	bf00      	nop
 8002592:	371c      	adds	r7, #28
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b4:	43db      	mvns	r3, r3
 80025b6:	401a      	ands	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f003 0318 	and.w	r3, r3, #24
 80025be:	4908      	ldr	r1, [pc, #32]	@ (80025e0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80025c0:	40d9      	lsrs	r1, r3
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	400b      	ands	r3, r1
 80025c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ca:	431a      	orrs	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80025d2:	bf00      	nop
 80025d4:	3714      	adds	r7, #20
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	0007ffff 	.word	0x0007ffff

080025e4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f003 031f 	and.w	r3, r3, #31
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002610:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6093      	str	r3, [r2, #8]
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002634:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002638:	d101      	bne.n	800263e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800263a:	2301      	movs	r3, #1
 800263c:	e000      	b.n	8002640 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800265c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002660:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002684:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002688:	d101      	bne.n	800268e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026b0:	f043 0201 	orr.w	r2, r3, #1
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026d8:	f043 0202 	orr.w	r2, r3, #2
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d101      	bne.n	8002704 <LL_ADC_IsEnabled+0x18>
 8002700:	2301      	movs	r3, #1
 8002702:	e000      	b.n	8002706 <LL_ADC_IsEnabled+0x1a>
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b02      	cmp	r3, #2
 8002724:	d101      	bne.n	800272a <LL_ADC_IsDisableOngoing+0x18>
 8002726:	2301      	movs	r3, #1
 8002728:	e000      	b.n	800272c <LL_ADC_IsDisableOngoing+0x1a>
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002748:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800274c:	f043 0204 	orr.w	r2, r3, #4
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 0304 	and.w	r3, r3, #4
 8002770:	2b04      	cmp	r3, #4
 8002772:	d101      	bne.n	8002778 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002774:	2301      	movs	r3, #1
 8002776:	e000      	b.n	800277a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	2b08      	cmp	r3, #8
 8002798:	d101      	bne.n	800279e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027ac:	b590      	push	{r4, r7, lr}
 80027ae:	b089      	sub	sp, #36	@ 0x24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027b4:	2300      	movs	r3, #0
 80027b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80027b8:	2300      	movs	r3, #0
 80027ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e167      	b.n	8002a96 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d109      	bne.n	80027e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7fe ff3d 	bl	8001654 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff ff19 	bl	8002624 <LL_ADC_IsDeepPowerDownEnabled>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d004      	beq.n	8002802 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff feff 	bl	8002600 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff ff34 	bl	8002674 <LL_ADC_IsInternalRegulatorEnabled>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d115      	bne.n	800283e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f7ff ff18 	bl	800264c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800281c:	4ba0      	ldr	r3, [pc, #640]	@ (8002aa0 <HAL_ADC_Init+0x2f4>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	099b      	lsrs	r3, r3, #6
 8002822:	4aa0      	ldr	r2, [pc, #640]	@ (8002aa4 <HAL_ADC_Init+0x2f8>)
 8002824:	fba2 2303 	umull	r2, r3, r2, r3
 8002828:	099b      	lsrs	r3, r3, #6
 800282a:	3301      	adds	r3, #1
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002830:	e002      	b.n	8002838 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	3b01      	subs	r3, #1
 8002836:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1f9      	bne.n	8002832 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff ff16 	bl	8002674 <LL_ADC_IsInternalRegulatorEnabled>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10d      	bne.n	800286a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002852:	f043 0210 	orr.w	r2, r3, #16
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800285e:	f043 0201 	orr.w	r2, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff ff76 	bl	8002760 <LL_ADC_REG_IsConversionOngoing>
 8002874:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287a:	f003 0310 	and.w	r3, r3, #16
 800287e:	2b00      	cmp	r3, #0
 8002880:	f040 8100 	bne.w	8002a84 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	2b00      	cmp	r3, #0
 8002888:	f040 80fc 	bne.w	8002a84 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002894:	f043 0202 	orr.w	r2, r3, #2
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff ff23 	bl	80026ec <LL_ADC_IsEnabled>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d111      	bne.n	80028d0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028ac:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80028b0:	f7ff ff1c 	bl	80026ec <LL_ADC_IsEnabled>
 80028b4:	4604      	mov	r4, r0
 80028b6:	487c      	ldr	r0, [pc, #496]	@ (8002aa8 <HAL_ADC_Init+0x2fc>)
 80028b8:	f7ff ff18 	bl	80026ec <LL_ADC_IsEnabled>
 80028bc:	4603      	mov	r3, r0
 80028be:	4323      	orrs	r3, r4
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d105      	bne.n	80028d0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	4619      	mov	r1, r3
 80028ca:	4878      	ldr	r0, [pc, #480]	@ (8002aac <HAL_ADC_Init+0x300>)
 80028cc:	f7ff fd2a 	bl	8002324 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	7f5b      	ldrb	r3, [r3, #29]
 80028d4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028da:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80028e0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80028e6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028ee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d106      	bne.n	800290c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002902:	3b01      	subs	r3, #1
 8002904:	045b      	lsls	r3, r3, #17
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4313      	orrs	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002910:	2b00      	cmp	r3, #0
 8002912:	d009      	beq.n	8002928 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002918:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002920:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4313      	orrs	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	4b60      	ldr	r3, [pc, #384]	@ (8002ab0 <HAL_ADC_Init+0x304>)
 8002930:	4013      	ands	r3, r2
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	6812      	ldr	r2, [r2, #0]
 8002936:	69b9      	ldr	r1, [r7, #24]
 8002938:	430b      	orrs	r3, r1
 800293a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff ff15 	bl	8002786 <LL_ADC_INJ_IsConversionOngoing>
 800295c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d16d      	bne.n	8002a40 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d16a      	bne.n	8002a40 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800296e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002976:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002978:	4313      	orrs	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002986:	f023 0302 	bic.w	r3, r3, #2
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	6812      	ldr	r2, [r2, #0]
 800298e:	69b9      	ldr	r1, [r7, #24]
 8002990:	430b      	orrs	r3, r1
 8002992:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d017      	beq.n	80029cc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	691a      	ldr	r2, [r3, #16]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80029aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80029b4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6911      	ldr	r1, [r2, #16]
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	430b      	orrs	r3, r1
 80029c6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80029ca:	e013      	b.n	80029f4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	691a      	ldr	r2, [r3, #16]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80029da:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029f0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d118      	bne.n	8002a30 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002a08:	f023 0304 	bic.w	r3, r3, #4
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a14:	4311      	orrs	r1, r2
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002a1a:	4311      	orrs	r1, r2
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a20:	430a      	orrs	r2, r1
 8002a22:	431a      	orrs	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f042 0201 	orr.w	r2, r2, #1
 8002a2c:	611a      	str	r2, [r3, #16]
 8002a2e:	e007      	b.n	8002a40 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	691a      	ldr	r2, [r3, #16]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0201 	bic.w	r2, r2, #1
 8002a3e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d10c      	bne.n	8002a62 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4e:	f023 010f 	bic.w	r1, r3, #15
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	1e5a      	subs	r2, r3, #1
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a60:	e007      	b.n	8002a72 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 020f 	bic.w	r2, r2, #15
 8002a70:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a76:	f023 0303 	bic.w	r3, r3, #3
 8002a7a:	f043 0201 	orr.w	r2, r3, #1
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a82:	e007      	b.n	8002a94 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a88:	f043 0210 	orr.w	r2, r3, #16
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a94:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3724      	adds	r7, #36	@ 0x24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd90      	pop	{r4, r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000000 	.word	0x20000000
 8002aa4:	053e2d63 	.word	0x053e2d63
 8002aa8:	50000100 	.word	0x50000100
 8002aac:	50000300 	.word	0x50000300
 8002ab0:	fff04007 	.word	0xfff04007

08002ab4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ac0:	4851      	ldr	r0, [pc, #324]	@ (8002c08 <HAL_ADC_Start_DMA+0x154>)
 8002ac2:	f7ff fd8f 	bl	80025e4 <LL_ADC_GetMultimode>
 8002ac6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff fe47 	bl	8002760 <LL_ADC_REG_IsConversionOngoing>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f040 808f 	bne.w	8002bf8 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d101      	bne.n	8002ae8 <HAL_ADC_Start_DMA+0x34>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	e08a      	b.n	8002bfe <HAL_ADC_Start_DMA+0x14a>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d005      	beq.n	8002b02 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	2b05      	cmp	r3, #5
 8002afa:	d002      	beq.n	8002b02 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	2b09      	cmp	r3, #9
 8002b00:	d173      	bne.n	8002bea <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 fc8e 	bl	8003424 <ADC_Enable>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002b0c:	7dfb      	ldrb	r3, [r7, #23]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d166      	bne.n	8002be0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b16:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002b1a:	f023 0301 	bic.w	r3, r3, #1
 8002b1e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a38      	ldr	r2, [pc, #224]	@ (8002c0c <HAL_ADC_Start_DMA+0x158>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d002      	beq.n	8002b36 <HAL_ADC_Start_DMA+0x82>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	e001      	b.n	8002b3a <HAL_ADC_Start_DMA+0x86>
 8002b36:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	6812      	ldr	r2, [r2, #0]
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d002      	beq.n	8002b48 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d105      	bne.n	8002b54 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d006      	beq.n	8002b6e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b64:	f023 0206 	bic.w	r2, r3, #6
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	661a      	str	r2, [r3, #96]	@ 0x60
 8002b6c:	e002      	b.n	8002b74 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b78:	4a25      	ldr	r2, [pc, #148]	@ (8002c10 <HAL_ADC_Start_DMA+0x15c>)
 8002b7a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b80:	4a24      	ldr	r2, [pc, #144]	@ (8002c14 <HAL_ADC_Start_DMA+0x160>)
 8002b82:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b88:	4a23      	ldr	r2, [pc, #140]	@ (8002c18 <HAL_ADC_Start_DMA+0x164>)
 8002b8a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	221c      	movs	r2, #28
 8002b92:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f042 0210 	orr.w	r2, r2, #16
 8002baa:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68da      	ldr	r2, [r3, #12]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f042 0201 	orr.w	r2, r2, #1
 8002bba:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	3340      	adds	r3, #64	@ 0x40
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f001 fd06 	bl	80045dc <HAL_DMA_Start_IT>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff fdad 	bl	8002738 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002bde:	e00d      	b.n	8002bfc <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002be8:	e008      	b.n	8002bfc <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002bf6:	e001      	b.n	8002bfc <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002bfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3718      	adds	r7, #24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	50000300 	.word	0x50000300
 8002c0c:	50000100 	.word	0x50000100
 8002c10:	080035ef 	.word	0x080035ef
 8002c14:	080036c7 	.word	0x080036c7
 8002c18:	080036e3 	.word	0x080036e3

08002c1c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b0b6      	sub	sp, #216	@ 0xd8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002c54:	2300      	movs	r3, #0
 8002c56:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d101      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x22>
 8002c62:	2302      	movs	r3, #2
 8002c64:	e3c8      	b.n	80033f8 <HAL_ADC_ConfigChannel+0x7b4>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fd74 	bl	8002760 <LL_ADC_REG_IsConversionOngoing>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f040 83ad 	bne.w	80033da <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6818      	ldr	r0, [r3, #0]
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	6859      	ldr	r1, [r3, #4]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	f7ff fc2e 	bl	80024ee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff fd62 	bl	8002760 <LL_ADC_REG_IsConversionOngoing>
 8002c9c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff fd6e 	bl	8002786 <LL_ADC_INJ_IsConversionOngoing>
 8002caa:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f040 81d9 	bne.w	800306a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cb8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f040 81d4 	bne.w	800306a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cca:	d10f      	bne.n	8002cec <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6818      	ldr	r0, [r3, #0]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	f7ff fc35 	bl	8002546 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff fbdc 	bl	80024a2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002cea:	e00e      	b.n	8002d0a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6818      	ldr	r0, [r3, #0]
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	6819      	ldr	r1, [r3, #0]
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	f7ff fc24 	bl	8002546 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2100      	movs	r1, #0
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff fbcc 	bl	80024a2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	695a      	ldr	r2, [r3, #20]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	08db      	lsrs	r3, r3, #3
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	2b04      	cmp	r3, #4
 8002d2a:	d022      	beq.n	8002d72 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6818      	ldr	r0, [r3, #0]
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	6919      	ldr	r1, [r3, #16]
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d3c:	f7ff fb26 	bl	800238c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6818      	ldr	r0, [r3, #0]
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	6919      	ldr	r1, [r3, #16]
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	f7ff fb72 	bl	8002436 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6818      	ldr	r0, [r3, #0]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d102      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x124>
 8002d62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d66:	e000      	b.n	8002d6a <HAL_ADC_ConfigChannel+0x126>
 8002d68:	2300      	movs	r3, #0
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	f7ff fb7e 	bl	800246c <LL_ADC_SetOffsetSaturation>
 8002d70:	e17b      	b.n	800306a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2100      	movs	r1, #0
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fb2b 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d10a      	bne.n	8002d9e <HAL_ADC_ConfigChannel+0x15a>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fb20 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002d94:	4603      	mov	r3, r0
 8002d96:	0e9b      	lsrs	r3, r3, #26
 8002d98:	f003 021f 	and.w	r2, r3, #31
 8002d9c:	e01e      	b.n	8002ddc <HAL_ADC_ConfigChannel+0x198>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fb15 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002daa:	4603      	mov	r3, r0
 8002dac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002db4:	fa93 f3a3 	rbit	r3, r3
 8002db8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002dbc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002dc4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002dcc:	2320      	movs	r3, #32
 8002dce:	e004      	b.n	8002dda <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002dd0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002dd4:	fab3 f383 	clz	r3, r3
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d105      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x1b0>
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	0e9b      	lsrs	r3, r3, #26
 8002dee:	f003 031f 	and.w	r3, r3, #31
 8002df2:	e018      	b.n	8002e26 <HAL_ADC_ConfigChannel+0x1e2>
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e00:	fa93 f3a3 	rbit	r3, r3
 8002e04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002e08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002e10:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002e18:	2320      	movs	r3, #32
 8002e1a:	e004      	b.n	8002e26 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002e1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e20:	fab3 f383 	clz	r3, r3
 8002e24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d106      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2100      	movs	r1, #0
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff fae4 	bl	8002400 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff fac8 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002e44:	4603      	mov	r3, r0
 8002e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10a      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x220>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2101      	movs	r1, #1
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fabd 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	0e9b      	lsrs	r3, r3, #26
 8002e5e:	f003 021f 	and.w	r2, r3, #31
 8002e62:	e01e      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x25e>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2101      	movs	r1, #1
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff fab2 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002e82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002e8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002e92:	2320      	movs	r3, #32
 8002e94:	e004      	b.n	8002ea0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002e96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e9a:	fab3 f383 	clz	r3, r3
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d105      	bne.n	8002eba <HAL_ADC_ConfigChannel+0x276>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	0e9b      	lsrs	r3, r3, #26
 8002eb4:	f003 031f 	and.w	r3, r3, #31
 8002eb8:	e018      	b.n	8002eec <HAL_ADC_ConfigChannel+0x2a8>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ec6:	fa93 f3a3 	rbit	r3, r3
 8002eca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002ece:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ed2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002ed6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002ede:	2320      	movs	r3, #32
 8002ee0:	e004      	b.n	8002eec <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002ee2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ee6:	fab3 f383 	clz	r3, r3
 8002eea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d106      	bne.n	8002efe <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7ff fa81 	bl	8002400 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2102      	movs	r1, #2
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff fa65 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10a      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x2e6>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2102      	movs	r1, #2
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7ff fa5a 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002f20:	4603      	mov	r3, r0
 8002f22:	0e9b      	lsrs	r3, r3, #26
 8002f24:	f003 021f 	and.w	r2, r3, #31
 8002f28:	e01e      	b.n	8002f68 <HAL_ADC_ConfigChannel+0x324>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2102      	movs	r1, #2
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff fa4f 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f40:	fa93 f3a3 	rbit	r3, r3
 8002f44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002f48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002f50:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002f58:	2320      	movs	r3, #32
 8002f5a:	e004      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002f5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f60:	fab3 f383 	clz	r3, r3
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d105      	bne.n	8002f80 <HAL_ADC_ConfigChannel+0x33c>
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	0e9b      	lsrs	r3, r3, #26
 8002f7a:	f003 031f 	and.w	r3, r3, #31
 8002f7e:	e016      	b.n	8002fae <HAL_ADC_ConfigChannel+0x36a>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f8c:	fa93 f3a3 	rbit	r3, r3
 8002f90:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002f92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002f98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002fa0:	2320      	movs	r3, #32
 8002fa2:	e004      	b.n	8002fae <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002fa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fa8:	fab3 f383 	clz	r3, r3
 8002fac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d106      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	2102      	movs	r1, #2
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff fa20 	bl	8002400 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2103      	movs	r1, #3
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7ff fa04 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10a      	bne.n	8002fec <HAL_ADC_ConfigChannel+0x3a8>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2103      	movs	r1, #3
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff f9f9 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	0e9b      	lsrs	r3, r3, #26
 8002fe6:	f003 021f 	and.w	r2, r3, #31
 8002fea:	e017      	b.n	800301c <HAL_ADC_ConfigChannel+0x3d8>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2103      	movs	r1, #3
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff f9ee 	bl	80023d4 <LL_ADC_GetOffsetChannel>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ffe:	fa93 f3a3 	rbit	r3, r3
 8003002:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003004:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003006:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003008:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800300e:	2320      	movs	r3, #32
 8003010:	e003      	b.n	800301a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003012:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003014:	fab3 f383 	clz	r3, r3
 8003018:	b2db      	uxtb	r3, r3
 800301a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003024:	2b00      	cmp	r3, #0
 8003026:	d105      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x3f0>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	0e9b      	lsrs	r3, r3, #26
 800302e:	f003 031f 	and.w	r3, r3, #31
 8003032:	e011      	b.n	8003058 <HAL_ADC_ConfigChannel+0x414>
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800303c:	fa93 f3a3 	rbit	r3, r3
 8003040:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003042:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003044:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003046:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003048:	2b00      	cmp	r3, #0
 800304a:	d101      	bne.n	8003050 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800304c:	2320      	movs	r3, #32
 800304e:	e003      	b.n	8003058 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003050:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003052:	fab3 f383 	clz	r3, r3
 8003056:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003058:	429a      	cmp	r2, r3
 800305a:	d106      	bne.n	800306a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2200      	movs	r2, #0
 8003062:	2103      	movs	r1, #3
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff f9cb 	bl	8002400 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff fb3c 	bl	80026ec <LL_ADC_IsEnabled>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	f040 8140 	bne.w	80032fc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6818      	ldr	r0, [r3, #0]
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	6819      	ldr	r1, [r3, #0]
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	461a      	mov	r2, r3
 800308a:	f7ff fa87 	bl	800259c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	4a8f      	ldr	r2, [pc, #572]	@ (80032d0 <HAL_ADC_ConfigChannel+0x68c>)
 8003094:	4293      	cmp	r3, r2
 8003096:	f040 8131 	bne.w	80032fc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d10b      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x47e>
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	0e9b      	lsrs	r3, r3, #26
 80030b0:	3301      	adds	r3, #1
 80030b2:	f003 031f 	and.w	r3, r3, #31
 80030b6:	2b09      	cmp	r3, #9
 80030b8:	bf94      	ite	ls
 80030ba:	2301      	movls	r3, #1
 80030bc:	2300      	movhi	r3, #0
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	e019      	b.n	80030f6 <HAL_ADC_ConfigChannel+0x4b2>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030ca:	fa93 f3a3 	rbit	r3, r3
 80030ce:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80030d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030d2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80030d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80030da:	2320      	movs	r3, #32
 80030dc:	e003      	b.n	80030e6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80030de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030e0:	fab3 f383 	clz	r3, r3
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	3301      	adds	r3, #1
 80030e8:	f003 031f 	and.w	r3, r3, #31
 80030ec:	2b09      	cmp	r3, #9
 80030ee:	bf94      	ite	ls
 80030f0:	2301      	movls	r3, #1
 80030f2:	2300      	movhi	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d079      	beq.n	80031ee <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003102:	2b00      	cmp	r3, #0
 8003104:	d107      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x4d2>
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	0e9b      	lsrs	r3, r3, #26
 800310c:	3301      	adds	r3, #1
 800310e:	069b      	lsls	r3, r3, #26
 8003110:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003114:	e015      	b.n	8003142 <HAL_ADC_ConfigChannel+0x4fe>
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800311e:	fa93 f3a3 	rbit	r3, r3
 8003122:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003126:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800312e:	2320      	movs	r3, #32
 8003130:	e003      	b.n	800313a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003132:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003134:	fab3 f383 	clz	r3, r3
 8003138:	b2db      	uxtb	r3, r3
 800313a:	3301      	adds	r3, #1
 800313c:	069b      	lsls	r3, r3, #26
 800313e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800314a:	2b00      	cmp	r3, #0
 800314c:	d109      	bne.n	8003162 <HAL_ADC_ConfigChannel+0x51e>
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	0e9b      	lsrs	r3, r3, #26
 8003154:	3301      	adds	r3, #1
 8003156:	f003 031f 	and.w	r3, r3, #31
 800315a:	2101      	movs	r1, #1
 800315c:	fa01 f303 	lsl.w	r3, r1, r3
 8003160:	e017      	b.n	8003192 <HAL_ADC_ConfigChannel+0x54e>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800316a:	fa93 f3a3 	rbit	r3, r3
 800316e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003172:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003174:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800317a:	2320      	movs	r3, #32
 800317c:	e003      	b.n	8003186 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800317e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003180:	fab3 f383 	clz	r3, r3
 8003184:	b2db      	uxtb	r3, r3
 8003186:	3301      	adds	r3, #1
 8003188:	f003 031f 	and.w	r3, r3, #31
 800318c:	2101      	movs	r1, #1
 800318e:	fa01 f303 	lsl.w	r3, r1, r3
 8003192:	ea42 0103 	orr.w	r1, r2, r3
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10a      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x574>
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	0e9b      	lsrs	r3, r3, #26
 80031a8:	3301      	adds	r3, #1
 80031aa:	f003 021f 	and.w	r2, r3, #31
 80031ae:	4613      	mov	r3, r2
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	4413      	add	r3, r2
 80031b4:	051b      	lsls	r3, r3, #20
 80031b6:	e018      	b.n	80031ea <HAL_ADC_ConfigChannel+0x5a6>
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031c0:	fa93 f3a3 	rbit	r3, r3
 80031c4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80031c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80031ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d101      	bne.n	80031d4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80031d0:	2320      	movs	r3, #32
 80031d2:	e003      	b.n	80031dc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80031d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031d6:	fab3 f383 	clz	r3, r3
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	3301      	adds	r3, #1
 80031de:	f003 021f 	and.w	r2, r3, #31
 80031e2:	4613      	mov	r3, r2
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	4413      	add	r3, r2
 80031e8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031ea:	430b      	orrs	r3, r1
 80031ec:	e081      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d107      	bne.n	800320a <HAL_ADC_ConfigChannel+0x5c6>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	0e9b      	lsrs	r3, r3, #26
 8003200:	3301      	adds	r3, #1
 8003202:	069b      	lsls	r3, r3, #26
 8003204:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003208:	e015      	b.n	8003236 <HAL_ADC_ConfigChannel+0x5f2>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003212:	fa93 f3a3 	rbit	r3, r3
 8003216:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800321a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800321c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003222:	2320      	movs	r3, #32
 8003224:	e003      	b.n	800322e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003228:	fab3 f383 	clz	r3, r3
 800322c:	b2db      	uxtb	r3, r3
 800322e:	3301      	adds	r3, #1
 8003230:	069b      	lsls	r3, r3, #26
 8003232:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800323e:	2b00      	cmp	r3, #0
 8003240:	d109      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x612>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	0e9b      	lsrs	r3, r3, #26
 8003248:	3301      	adds	r3, #1
 800324a:	f003 031f 	and.w	r3, r3, #31
 800324e:	2101      	movs	r1, #1
 8003250:	fa01 f303 	lsl.w	r3, r1, r3
 8003254:	e017      	b.n	8003286 <HAL_ADC_ConfigChannel+0x642>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	fa93 f3a3 	rbit	r3, r3
 8003262:	61fb      	str	r3, [r7, #28]
  return result;
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800326e:	2320      	movs	r3, #32
 8003270:	e003      	b.n	800327a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003274:	fab3 f383 	clz	r3, r3
 8003278:	b2db      	uxtb	r3, r3
 800327a:	3301      	adds	r3, #1
 800327c:	f003 031f 	and.w	r3, r3, #31
 8003280:	2101      	movs	r1, #1
 8003282:	fa01 f303 	lsl.w	r3, r1, r3
 8003286:	ea42 0103 	orr.w	r1, r2, r3
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10d      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x66e>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	0e9b      	lsrs	r3, r3, #26
 800329c:	3301      	adds	r3, #1
 800329e:	f003 021f 	and.w	r2, r3, #31
 80032a2:	4613      	mov	r3, r2
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	4413      	add	r3, r2
 80032a8:	3b1e      	subs	r3, #30
 80032aa:	051b      	lsls	r3, r3, #20
 80032ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80032b0:	e01e      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x6ac>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	fa93 f3a3 	rbit	r3, r3
 80032be:	613b      	str	r3, [r7, #16]
  return result;
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d104      	bne.n	80032d4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80032ca:	2320      	movs	r3, #32
 80032cc:	e006      	b.n	80032dc <HAL_ADC_ConfigChannel+0x698>
 80032ce:	bf00      	nop
 80032d0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	fab3 f383 	clz	r3, r3
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	3301      	adds	r3, #1
 80032de:	f003 021f 	and.w	r2, r3, #31
 80032e2:	4613      	mov	r3, r2
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	4413      	add	r3, r2
 80032e8:	3b1e      	subs	r3, #30
 80032ea:	051b      	lsls	r3, r3, #20
 80032ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032f0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032f6:	4619      	mov	r1, r3
 80032f8:	f7ff f925 	bl	8002546 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	4b3f      	ldr	r3, [pc, #252]	@ (8003400 <HAL_ADC_ConfigChannel+0x7bc>)
 8003302:	4013      	ands	r3, r2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d071      	beq.n	80033ec <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003308:	483e      	ldr	r0, [pc, #248]	@ (8003404 <HAL_ADC_ConfigChannel+0x7c0>)
 800330a:	f7ff f831 	bl	8002370 <LL_ADC_GetCommonPathInternalCh>
 800330e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a3c      	ldr	r2, [pc, #240]	@ (8003408 <HAL_ADC_ConfigChannel+0x7c4>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d004      	beq.n	8003326 <HAL_ADC_ConfigChannel+0x6e2>
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a3a      	ldr	r2, [pc, #232]	@ (800340c <HAL_ADC_ConfigChannel+0x7c8>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d127      	bne.n	8003376 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003326:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800332a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d121      	bne.n	8003376 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800333a:	d157      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800333c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003340:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003344:	4619      	mov	r1, r3
 8003346:	482f      	ldr	r0, [pc, #188]	@ (8003404 <HAL_ADC_ConfigChannel+0x7c0>)
 8003348:	f7fe ffff 	bl	800234a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800334c:	4b30      	ldr	r3, [pc, #192]	@ (8003410 <HAL_ADC_ConfigChannel+0x7cc>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	099b      	lsrs	r3, r3, #6
 8003352:	4a30      	ldr	r2, [pc, #192]	@ (8003414 <HAL_ADC_ConfigChannel+0x7d0>)
 8003354:	fba2 2303 	umull	r2, r3, r2, r3
 8003358:	099b      	lsrs	r3, r3, #6
 800335a:	1c5a      	adds	r2, r3, #1
 800335c:	4613      	mov	r3, r2
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	4413      	add	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003366:	e002      	b.n	800336e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	3b01      	subs	r3, #1
 800336c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1f9      	bne.n	8003368 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003374:	e03a      	b.n	80033ec <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a27      	ldr	r2, [pc, #156]	@ (8003418 <HAL_ADC_ConfigChannel+0x7d4>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d113      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003380:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003384:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10d      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a22      	ldr	r2, [pc, #136]	@ (800341c <HAL_ADC_ConfigChannel+0x7d8>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d02a      	beq.n	80033ec <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003396:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800339a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800339e:	4619      	mov	r1, r3
 80033a0:	4818      	ldr	r0, [pc, #96]	@ (8003404 <HAL_ADC_ConfigChannel+0x7c0>)
 80033a2:	f7fe ffd2 	bl	800234a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033a6:	e021      	b.n	80033ec <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a1c      	ldr	r2, [pc, #112]	@ (8003420 <HAL_ADC_ConfigChannel+0x7dc>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d11c      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80033b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d116      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a16      	ldr	r2, [pc, #88]	@ (800341c <HAL_ADC_ConfigChannel+0x7d8>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d011      	beq.n	80033ec <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80033d0:	4619      	mov	r1, r3
 80033d2:	480c      	ldr	r0, [pc, #48]	@ (8003404 <HAL_ADC_ConfigChannel+0x7c0>)
 80033d4:	f7fe ffb9 	bl	800234a <LL_ADC_SetCommonPathInternalCh>
 80033d8:	e008      	b.n	80033ec <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033de:	f043 0220 	orr.w	r2, r3, #32
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80033f4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	37d8      	adds	r7, #216	@ 0xd8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	80080000 	.word	0x80080000
 8003404:	50000300 	.word	0x50000300
 8003408:	c3210000 	.word	0xc3210000
 800340c:	90c00010 	.word	0x90c00010
 8003410:	20000000 	.word	0x20000000
 8003414:	053e2d63 	.word	0x053e2d63
 8003418:	c7520000 	.word	0xc7520000
 800341c:	50000100 	.word	0x50000100
 8003420:	cb840000 	.word	0xcb840000

08003424 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800342c:	2300      	movs	r3, #0
 800342e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff f959 	bl	80026ec <LL_ADC_IsEnabled>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d169      	bne.n	8003514 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	689a      	ldr	r2, [r3, #8]
 8003446:	4b36      	ldr	r3, [pc, #216]	@ (8003520 <ADC_Enable+0xfc>)
 8003448:	4013      	ands	r3, r2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00d      	beq.n	800346a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003452:	f043 0210 	orr.w	r2, r3, #16
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800345e:	f043 0201 	orr.w	r2, r3, #1
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e055      	b.n	8003516 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff f914 	bl	800269c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003474:	482b      	ldr	r0, [pc, #172]	@ (8003524 <ADC_Enable+0x100>)
 8003476:	f7fe ff7b 	bl	8002370 <LL_ADC_GetCommonPathInternalCh>
 800347a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800347c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003480:	2b00      	cmp	r3, #0
 8003482:	d013      	beq.n	80034ac <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003484:	4b28      	ldr	r3, [pc, #160]	@ (8003528 <ADC_Enable+0x104>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	099b      	lsrs	r3, r3, #6
 800348a:	4a28      	ldr	r2, [pc, #160]	@ (800352c <ADC_Enable+0x108>)
 800348c:	fba2 2303 	umull	r2, r3, r2, r3
 8003490:	099b      	lsrs	r3, r3, #6
 8003492:	1c5a      	adds	r2, r3, #1
 8003494:	4613      	mov	r3, r2
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	4413      	add	r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800349e:	e002      	b.n	80034a6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	3b01      	subs	r3, #1
 80034a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1f9      	bne.n	80034a0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80034ac:	f7fe fec0 	bl	8002230 <HAL_GetTick>
 80034b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034b2:	e028      	b.n	8003506 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff f917 	bl	80026ec <LL_ADC_IsEnabled>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d104      	bne.n	80034ce <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff f8e7 	bl	800269c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034ce:	f7fe feaf 	bl	8002230 <HAL_GetTick>
 80034d2:	4602      	mov	r2, r0
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d914      	bls.n	8003506 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d00d      	beq.n	8003506 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ee:	f043 0210 	orr.w	r2, r3, #16
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034fa:	f043 0201 	orr.w	r2, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e007      	b.n	8003516 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b01      	cmp	r3, #1
 8003512:	d1cf      	bne.n	80034b4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	8000003f 	.word	0x8000003f
 8003524:	50000300 	.word	0x50000300
 8003528:	20000000 	.word	0x20000000
 800352c:	053e2d63 	.word	0x053e2d63

08003530 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff f8e8 	bl	8002712 <LL_ADC_IsDisableOngoing>
 8003542:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff f8cf 	bl	80026ec <LL_ADC_IsEnabled>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d047      	beq.n	80035e4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d144      	bne.n	80035e4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 030d 	and.w	r3, r3, #13
 8003564:	2b01      	cmp	r3, #1
 8003566:	d10c      	bne.n	8003582 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4618      	mov	r0, r3
 800356e:	f7ff f8a9 	bl	80026c4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2203      	movs	r2, #3
 8003578:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800357a:	f7fe fe59 	bl	8002230 <HAL_GetTick>
 800357e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003580:	e029      	b.n	80035d6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003586:	f043 0210 	orr.w	r2, r3, #16
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003592:	f043 0201 	orr.w	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e023      	b.n	80035e6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800359e:	f7fe fe47 	bl	8002230 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d914      	bls.n	80035d6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00d      	beq.n	80035d6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035be:	f043 0210 	orr.w	r2, r3, #16
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ca:	f043 0201 	orr.w	r2, r3, #1
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e007      	b.n	80035e6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1dc      	bne.n	800359e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b084      	sub	sp, #16
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003600:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003604:	2b00      	cmp	r3, #0
 8003606:	d14b      	bne.n	80036a0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b00      	cmp	r3, #0
 8003620:	d021      	beq.n	8003666 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fe ff4e 	bl	80024c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d032      	beq.n	8003698 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d12b      	bne.n	8003698 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003644:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003650:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d11f      	bne.n	8003698 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800365c:	f043 0201 	orr.w	r2, r3, #1
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003664:	e018      	b.n	8003698 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d111      	bne.n	8003698 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003678:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003684:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d105      	bne.n	8003698 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003690:	f043 0201 	orr.w	r2, r3, #1
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f7fe fd51 	bl	8002140 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800369e:	e00e      	b.n	80036be <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a4:	f003 0310 	and.w	r3, r3, #16
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f7ff fabf 	bl	8002c30 <HAL_ADC_ErrorCallback>
}
 80036b2:	e004      	b.n	80036be <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	4798      	blx	r3
}
 80036be:	bf00      	nop
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b084      	sub	sp, #16
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f7ff faa1 	bl	8002c1c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036da:	bf00      	nop
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b084      	sub	sp, #16
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ee:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003700:	f043 0204 	orr.w	r2, r3, #4
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f7ff fa91 	bl	8002c30 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800370e:	bf00      	nop
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <LL_ADC_IsEnabled>:
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <LL_ADC_IsEnabled+0x18>
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <LL_ADC_IsEnabled+0x1a>
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <LL_ADC_StartCalibration>:
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800374e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003758:	4313      	orrs	r3, r2
 800375a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	609a      	str	r2, [r3, #8]
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <LL_ADC_IsCalibrationOnGoing>:
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800377e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003782:	d101      	bne.n	8003788 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003784:	2301      	movs	r3, #1
 8003786:	e000      	b.n	800378a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <LL_ADC_REG_IsConversionOngoing>:
{
 8003796:	b480      	push	{r7}
 8003798:	b083      	sub	sp, #12
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f003 0304 	and.w	r3, r3, #4
 80037a6:	2b04      	cmp	r3, #4
 80037a8:	d101      	bne.n	80037ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80037aa:	2301      	movs	r3, #1
 80037ac:	e000      	b.n	80037b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80037c6:	2300      	movs	r3, #0
 80037c8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d101      	bne.n	80037d8 <HAL_ADCEx_Calibration_Start+0x1c>
 80037d4:	2302      	movs	r3, #2
 80037d6:	e04d      	b.n	8003874 <HAL_ADCEx_Calibration_Start+0xb8>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f7ff fea5 	bl	8003530 <ADC_Disable>
 80037e6:	4603      	mov	r3, r0
 80037e8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80037ea:	7bfb      	ldrb	r3, [r7, #15]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d136      	bne.n	800385e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80037f8:	f023 0302 	bic.w	r3, r3, #2
 80037fc:	f043 0202 	orr.w	r2, r3, #2
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6839      	ldr	r1, [r7, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff ff96 	bl	800373c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003810:	e014      	b.n	800383c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	3301      	adds	r3, #1
 8003816:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	4a18      	ldr	r2, [pc, #96]	@ (800387c <HAL_ADCEx_Calibration_Start+0xc0>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d90d      	bls.n	800383c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003824:	f023 0312 	bic.w	r3, r3, #18
 8003828:	f043 0210 	orr.w	r2, r3, #16
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e01b      	b.n	8003874 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff ff94 	bl	800376e <LL_ADC_IsCalibrationOnGoing>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1e2      	bne.n	8003812 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003850:	f023 0303 	bic.w	r3, r3, #3
 8003854:	f043 0201 	orr.w	r2, r3, #1
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800385c:	e005      	b.n	800386a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003862:	f043 0210 	orr.w	r2, r3, #16
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003872:	7bfb      	ldrb	r3, [r7, #15]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3710      	adds	r7, #16
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	0004de01 	.word	0x0004de01

08003880 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003880:	b590      	push	{r4, r7, lr}
 8003882:	b0a1      	sub	sp, #132	@ 0x84
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800388a:	2300      	movs	r3, #0
 800388c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003896:	2b01      	cmp	r3, #1
 8003898:	d101      	bne.n	800389e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800389a:	2302      	movs	r3, #2
 800389c:	e08b      	b.n	80039b6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80038a6:	2300      	movs	r3, #0
 80038a8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80038aa:	2300      	movs	r3, #0
 80038ac:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038b6:	d102      	bne.n	80038be <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80038b8:	4b41      	ldr	r3, [pc, #260]	@ (80039c0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80038ba:	60bb      	str	r3, [r7, #8]
 80038bc:	e001      	b.n	80038c2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80038be:	2300      	movs	r3, #0
 80038c0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10b      	bne.n	80038e0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038cc:	f043 0220 	orr.w	r2, r3, #32
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e06a      	b.n	80039b6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff ff57 	bl	8003796 <LL_ADC_REG_IsConversionOngoing>
 80038e8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7ff ff51 	bl	8003796 <LL_ADC_REG_IsConversionOngoing>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d14c      	bne.n	8003994 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80038fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d149      	bne.n	8003994 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003900:	4b30      	ldr	r3, [pc, #192]	@ (80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003902:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d028      	beq.n	800395e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800390c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	6859      	ldr	r1, [r3, #4]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800391e:	035b      	lsls	r3, r3, #13
 8003920:	430b      	orrs	r3, r1
 8003922:	431a      	orrs	r2, r3
 8003924:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003926:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003928:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800392c:	f7ff fef3 	bl	8003716 <LL_ADC_IsEnabled>
 8003930:	4604      	mov	r4, r0
 8003932:	4823      	ldr	r0, [pc, #140]	@ (80039c0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003934:	f7ff feef 	bl	8003716 <LL_ADC_IsEnabled>
 8003938:	4603      	mov	r3, r0
 800393a:	4323      	orrs	r3, r4
 800393c:	2b00      	cmp	r3, #0
 800393e:	d133      	bne.n	80039a8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003940:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003948:	f023 030f 	bic.w	r3, r3, #15
 800394c:	683a      	ldr	r2, [r7, #0]
 800394e:	6811      	ldr	r1, [r2, #0]
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	6892      	ldr	r2, [r2, #8]
 8003954:	430a      	orrs	r2, r1
 8003956:	431a      	orrs	r2, r3
 8003958:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800395a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800395c:	e024      	b.n	80039a8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800395e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003966:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003968:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800396a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800396e:	f7ff fed2 	bl	8003716 <LL_ADC_IsEnabled>
 8003972:	4604      	mov	r4, r0
 8003974:	4812      	ldr	r0, [pc, #72]	@ (80039c0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003976:	f7ff fece 	bl	8003716 <LL_ADC_IsEnabled>
 800397a:	4603      	mov	r3, r0
 800397c:	4323      	orrs	r3, r4
 800397e:	2b00      	cmp	r3, #0
 8003980:	d112      	bne.n	80039a8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003982:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800398a:	f023 030f 	bic.w	r3, r3, #15
 800398e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003990:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003992:	e009      	b.n	80039a8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003998:	f043 0220 	orr.w	r2, r3, #32
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80039a6:	e000      	b.n	80039aa <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039b2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3784      	adds	r7, #132	@ 0x84
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd90      	pop	{r4, r7, pc}
 80039be:	bf00      	nop
 80039c0:	50000100 	.word	0x50000100
 80039c4:	50000300 	.word	0x50000300

080039c8 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80039d0:	4b05      	ldr	r3, [pc, #20]	@ (80039e8 <LL_EXTI_EnableIT_0_31+0x20>)
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	4904      	ldr	r1, [pc, #16]	@ (80039e8 <LL_EXTI_EnableIT_0_31+0x20>)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4313      	orrs	r3, r2
 80039da:	600b      	str	r3, [r1, #0]
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	40010400 	.word	0x40010400

080039ec <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80039f4:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <LL_EXTI_DisableIT_0_31+0x24>)
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	43db      	mvns	r3, r3
 80039fc:	4904      	ldr	r1, [pc, #16]	@ (8003a10 <LL_EXTI_DisableIT_0_31+0x24>)
 80039fe:	4013      	ands	r3, r2
 8003a00:	600b      	str	r3, [r1, #0]
}
 8003a02:	bf00      	nop
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	40010400 	.word	0x40010400

08003a14 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003a1c:	4b05      	ldr	r3, [pc, #20]	@ (8003a34 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	4904      	ldr	r1, [pc, #16]	@ (8003a34 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	604b      	str	r3, [r1, #4]

}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	40010400 	.word	0x40010400

08003a38 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003a40:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <LL_EXTI_DisableEvent_0_31+0x24>)
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	43db      	mvns	r3, r3
 8003a48:	4904      	ldr	r1, [pc, #16]	@ (8003a5c <LL_EXTI_DisableEvent_0_31+0x24>)
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	604b      	str	r3, [r1, #4]
}
 8003a4e:	bf00      	nop
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	40010400 	.word	0x40010400

08003a60 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003a68:	4b05      	ldr	r3, [pc, #20]	@ (8003a80 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003a6a:	689a      	ldr	r2, [r3, #8]
 8003a6c:	4904      	ldr	r1, [pc, #16]	@ (8003a80 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	608b      	str	r3, [r1, #8]

}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	40010400 	.word	0x40010400

08003a84 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003a8c:	4b06      	ldr	r3, [pc, #24]	@ (8003aa8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	43db      	mvns	r3, r3
 8003a94:	4904      	ldr	r1, [pc, #16]	@ (8003aa8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003a96:	4013      	ands	r3, r2
 8003a98:	608b      	str	r3, [r1, #8]

}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40010400 	.word	0x40010400

08003aac <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003ab4:	4b05      	ldr	r3, [pc, #20]	@ (8003acc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	4904      	ldr	r1, [pc, #16]	@ (8003acc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	60cb      	str	r3, [r1, #12]
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	40010400 	.word	0x40010400

08003ad0 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003ad8:	4b06      	ldr	r3, [pc, #24]	@ (8003af4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003ada:	68da      	ldr	r2, [r3, #12]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	43db      	mvns	r3, r3
 8003ae0:	4904      	ldr	r1, [pc, #16]	@ (8003af4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	60cb      	str	r3, [r1, #12]
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	40010400 	.word	0x40010400

08003af8 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003b00:	4a04      	ldr	r2, [pc, #16]	@ (8003b14 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6153      	str	r3, [r2, #20]
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	40010400 	.word	0x40010400

08003b18 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b088      	sub	sp, #32
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003b20:	2300      	movs	r3, #0
 8003b22:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d102      	bne.n	8003b34 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	77fb      	strb	r3, [r7, #31]
 8003b32:	e0bc      	b.n	8003cae <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b42:	d102      	bne.n	8003b4a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	77fb      	strb	r3, [r7, #31]
 8003b48:	e0b1      	b.n	8003cae <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	7f5b      	ldrb	r3, [r3, #29]
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d108      	bne.n	8003b66 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f7fd fec9 	bl	80018f8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b70:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	4b48      	ldr	r3, [pc, #288]	@ (8003cb8 <HAL_COMP_Init+0x1a0>)
 8003b98:	4013      	ands	r3, r2
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6812      	ldr	r2, [r2, #0]
 8003b9e:	6979      	ldr	r1, [r7, #20]
 8003ba0:	430b      	orrs	r3, r1
 8003ba2:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d016      	beq.n	8003be0 <HAL_COMP_Init+0xc8>
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d113      	bne.n	8003be0 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bb8:	4b40      	ldr	r3, [pc, #256]	@ (8003cbc <HAL_COMP_Init+0x1a4>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	099b      	lsrs	r3, r3, #6
 8003bbe:	4a40      	ldr	r2, [pc, #256]	@ (8003cc0 <HAL_COMP_Init+0x1a8>)
 8003bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc4:	099b      	lsrs	r3, r3, #6
 8003bc6:	1c5a      	adds	r2, r3, #1
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003bd2:	e002      	b.n	8003bda <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1f9      	bne.n	8003bd4 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a37      	ldr	r2, [pc, #220]	@ (8003cc4 <HAL_COMP_Init+0x1ac>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d012      	beq.n	8003c10 <HAL_COMP_Init+0xf8>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a36      	ldr	r2, [pc, #216]	@ (8003cc8 <HAL_COMP_Init+0x1b0>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d00a      	beq.n	8003c0a <HAL_COMP_Init+0xf2>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a34      	ldr	r2, [pc, #208]	@ (8003ccc <HAL_COMP_Init+0x1b4>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d102      	bne.n	8003c04 <HAL_COMP_Init+0xec>
 8003bfe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003c02:	e007      	b.n	8003c14 <HAL_COMP_Init+0xfc>
 8003c04:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003c08:	e004      	b.n	8003c14 <HAL_COMP_Init+0xfc>
 8003c0a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003c0e:	e001      	b.n	8003c14 <HAL_COMP_Init+0xfc>
 8003c10:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003c14:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d037      	beq.n	8003c92 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	f003 0310 	and.w	r3, r3, #16
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d003      	beq.n	8003c36 <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003c2e:	6938      	ldr	r0, [r7, #16]
 8003c30:	f7ff ff16 	bl	8003a60 <LL_EXTI_EnableRisingTrig_0_31>
 8003c34:	e002      	b.n	8003c3c <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003c36:	6938      	ldr	r0, [r7, #16]
 8003c38:	f7ff ff24 	bl	8003a84 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	f003 0320 	and.w	r3, r3, #32
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d003      	beq.n	8003c50 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003c48:	6938      	ldr	r0, [r7, #16]
 8003c4a:	f7ff ff2f 	bl	8003aac <LL_EXTI_EnableFallingTrig_0_31>
 8003c4e:	e002      	b.n	8003c56 <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003c50:	6938      	ldr	r0, [r7, #16]
 8003c52:	f7ff ff3d 	bl	8003ad0 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8003c56:	6938      	ldr	r0, [r7, #16]
 8003c58:	f7ff ff4e 	bl	8003af8 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003c68:	6938      	ldr	r0, [r7, #16]
 8003c6a:	f7ff fed3 	bl	8003a14 <LL_EXTI_EnableEvent_0_31>
 8003c6e:	e002      	b.n	8003c76 <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003c70:	6938      	ldr	r0, [r7, #16]
 8003c72:	f7ff fee1 	bl	8003a38 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d003      	beq.n	8003c8a <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8003c82:	6938      	ldr	r0, [r7, #16]
 8003c84:	f7ff fea0 	bl	80039c8 <LL_EXTI_EnableIT_0_31>
 8003c88:	e009      	b.n	8003c9e <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 8003c8a:	6938      	ldr	r0, [r7, #16]
 8003c8c:	f7ff feae 	bl	80039ec <LL_EXTI_DisableIT_0_31>
 8003c90:	e005      	b.n	8003c9e <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 8003c92:	6938      	ldr	r0, [r7, #16]
 8003c94:	f7ff fed0 	bl	8003a38 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 8003c98:	6938      	ldr	r0, [r7, #16]
 8003c9a:	f7ff fea7 	bl	80039ec <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	7f5b      	ldrb	r3, [r3, #29]
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d102      	bne.n	8003cae <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8003cae:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3720      	adds	r7, #32
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	ff007e0f 	.word	0xff007e0f
 8003cbc:	20000000 	.word	0x20000000
 8003cc0:	053e2d63 	.word	0x053e2d63
 8003cc4:	40010200 	.word	0x40010200
 8003cc8:	40010204 	.word	0x40010204
 8003ccc:	40010208 	.word	0x40010208

08003cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d14 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cec:	4013      	ands	r3, r2
 8003cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d02:	4a04      	ldr	r2, [pc, #16]	@ (8003d14 <__NVIC_SetPriorityGrouping+0x44>)
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	60d3      	str	r3, [r2, #12]
}
 8003d08:	bf00      	nop
 8003d0a:	3714      	adds	r7, #20
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	e000ed00 	.word	0xe000ed00

08003d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d1c:	4b04      	ldr	r3, [pc, #16]	@ (8003d30 <__NVIC_GetPriorityGrouping+0x18>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	0a1b      	lsrs	r3, r3, #8
 8003d22:	f003 0307 	and.w	r3, r3, #7
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	e000ed00 	.word	0xe000ed00

08003d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	db0b      	blt.n	8003d5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d46:	79fb      	ldrb	r3, [r7, #7]
 8003d48:	f003 021f 	and.w	r2, r3, #31
 8003d4c:	4907      	ldr	r1, [pc, #28]	@ (8003d6c <__NVIC_EnableIRQ+0x38>)
 8003d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d52:	095b      	lsrs	r3, r3, #5
 8003d54:	2001      	movs	r0, #1
 8003d56:	fa00 f202 	lsl.w	r2, r0, r2
 8003d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	e000e100 	.word	0xe000e100

08003d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	4603      	mov	r3, r0
 8003d78:	6039      	str	r1, [r7, #0]
 8003d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	db0a      	blt.n	8003d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	490c      	ldr	r1, [pc, #48]	@ (8003dbc <__NVIC_SetPriority+0x4c>)
 8003d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8e:	0112      	lsls	r2, r2, #4
 8003d90:	b2d2      	uxtb	r2, r2
 8003d92:	440b      	add	r3, r1
 8003d94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d98:	e00a      	b.n	8003db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	b2da      	uxtb	r2, r3
 8003d9e:	4908      	ldr	r1, [pc, #32]	@ (8003dc0 <__NVIC_SetPriority+0x50>)
 8003da0:	79fb      	ldrb	r3, [r7, #7]
 8003da2:	f003 030f 	and.w	r3, r3, #15
 8003da6:	3b04      	subs	r3, #4
 8003da8:	0112      	lsls	r2, r2, #4
 8003daa:	b2d2      	uxtb	r2, r2
 8003dac:	440b      	add	r3, r1
 8003dae:	761a      	strb	r2, [r3, #24]
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	e000e100 	.word	0xe000e100
 8003dc0:	e000ed00 	.word	0xe000ed00

08003dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b089      	sub	sp, #36	@ 0x24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f003 0307 	and.w	r3, r3, #7
 8003dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	f1c3 0307 	rsb	r3, r3, #7
 8003dde:	2b04      	cmp	r3, #4
 8003de0:	bf28      	it	cs
 8003de2:	2304      	movcs	r3, #4
 8003de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	3304      	adds	r3, #4
 8003dea:	2b06      	cmp	r3, #6
 8003dec:	d902      	bls.n	8003df4 <NVIC_EncodePriority+0x30>
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	3b03      	subs	r3, #3
 8003df2:	e000      	b.n	8003df6 <NVIC_EncodePriority+0x32>
 8003df4:	2300      	movs	r3, #0
 8003df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003df8:	f04f 32ff 	mov.w	r2, #4294967295
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	43da      	mvns	r2, r3
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	401a      	ands	r2, r3
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	fa01 f303 	lsl.w	r3, r1, r3
 8003e16:	43d9      	mvns	r1, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e1c:	4313      	orrs	r3, r2
         );
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3724      	adds	r7, #36	@ 0x24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
	...

08003e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	3b01      	subs	r3, #1
 8003e38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e3c:	d301      	bcc.n	8003e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e00f      	b.n	8003e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e42:	4a0a      	ldr	r2, [pc, #40]	@ (8003e6c <SysTick_Config+0x40>)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e4a:	210f      	movs	r1, #15
 8003e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e50:	f7ff ff8e 	bl	8003d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e54:	4b05      	ldr	r3, [pc, #20]	@ (8003e6c <SysTick_Config+0x40>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e5a:	4b04      	ldr	r3, [pc, #16]	@ (8003e6c <SysTick_Config+0x40>)
 8003e5c:	2207      	movs	r2, #7
 8003e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3708      	adds	r7, #8
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	e000e010 	.word	0xe000e010

08003e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7ff ff29 	bl	8003cd0 <__NVIC_SetPriorityGrouping>
}
 8003e7e:	bf00      	nop
 8003e80:	3708      	adds	r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b086      	sub	sp, #24
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	60b9      	str	r1, [r7, #8]
 8003e90:	607a      	str	r2, [r7, #4]
 8003e92:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e94:	f7ff ff40 	bl	8003d18 <__NVIC_GetPriorityGrouping>
 8003e98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	68b9      	ldr	r1, [r7, #8]
 8003e9e:	6978      	ldr	r0, [r7, #20]
 8003ea0:	f7ff ff90 	bl	8003dc4 <NVIC_EncodePriority>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eaa:	4611      	mov	r1, r2
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7ff ff5f 	bl	8003d70 <__NVIC_SetPriority>
}
 8003eb2:	bf00      	nop
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b082      	sub	sp, #8
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7ff ff33 	bl	8003d34 <__NVIC_EnableIRQ>
}
 8003ece:	bf00      	nop
 8003ed0:	3708      	adds	r7, #8
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b082      	sub	sp, #8
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f7ff ffa4 	bl	8003e2c <SysTick_Config>
 8003ee4:	4603      	mov	r3, r0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3708      	adds	r7, #8
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
	...

08003ef0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e054      	b.n	8003fac <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	7f5b      	ldrb	r3, [r3, #29]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d105      	bne.n	8003f18 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7fd fda4 	bl	8001a60 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	791b      	ldrb	r3, [r3, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10c      	bne.n	8003f40 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a22      	ldr	r2, [pc, #136]	@ (8003fb4 <HAL_CRC_Init+0xc4>)
 8003f2c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	689a      	ldr	r2, [r3, #8]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0218 	bic.w	r2, r2, #24
 8003f3c:	609a      	str	r2, [r3, #8]
 8003f3e:	e00c      	b.n	8003f5a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6899      	ldr	r1, [r3, #8]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	461a      	mov	r2, r3
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 f834 	bl	8003fb8 <HAL_CRCEx_Polynomial_Set>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e028      	b.n	8003fac <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	795b      	ldrb	r3, [r3, #5]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d105      	bne.n	8003f6e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f04f 32ff 	mov.w	r2, #4294967295
 8003f6a:	611a      	str	r2, [r3, #16]
 8003f6c:	e004      	b.n	8003f78 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	6912      	ldr	r2, [r2, #16]
 8003f76:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	695a      	ldr	r2, [r3, #20]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699a      	ldr	r2, [r3, #24]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3708      	adds	r7, #8
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	04c11db7 	.word	0x04c11db7

08003fb8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003fc8:	231f      	movs	r3, #31
 8003fca:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d102      	bne.n	8003fdc <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	75fb      	strb	r3, [r7, #23]
 8003fda:	e063      	b.n	80040a4 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003fdc:	bf00      	nop
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1e5a      	subs	r2, r3, #1
 8003fe2:	613a      	str	r2, [r7, #16]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d009      	beq.n	8003ffc <HAL_CRCEx_Polynomial_Set+0x44>
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	f003 031f 	and.w	r3, r3, #31
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ff4:	f003 0301 	and.w	r3, r3, #1
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d0f0      	beq.n	8003fde <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b18      	cmp	r3, #24
 8004000:	d846      	bhi.n	8004090 <HAL_CRCEx_Polynomial_Set+0xd8>
 8004002:	a201      	add	r2, pc, #4	@ (adr r2, 8004008 <HAL_CRCEx_Polynomial_Set+0x50>)
 8004004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004008:	08004097 	.word	0x08004097
 800400c:	08004091 	.word	0x08004091
 8004010:	08004091 	.word	0x08004091
 8004014:	08004091 	.word	0x08004091
 8004018:	08004091 	.word	0x08004091
 800401c:	08004091 	.word	0x08004091
 8004020:	08004091 	.word	0x08004091
 8004024:	08004091 	.word	0x08004091
 8004028:	08004085 	.word	0x08004085
 800402c:	08004091 	.word	0x08004091
 8004030:	08004091 	.word	0x08004091
 8004034:	08004091 	.word	0x08004091
 8004038:	08004091 	.word	0x08004091
 800403c:	08004091 	.word	0x08004091
 8004040:	08004091 	.word	0x08004091
 8004044:	08004091 	.word	0x08004091
 8004048:	08004079 	.word	0x08004079
 800404c:	08004091 	.word	0x08004091
 8004050:	08004091 	.word	0x08004091
 8004054:	08004091 	.word	0x08004091
 8004058:	08004091 	.word	0x08004091
 800405c:	08004091 	.word	0x08004091
 8004060:	08004091 	.word	0x08004091
 8004064:	08004091 	.word	0x08004091
 8004068:	0800406d 	.word	0x0800406d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	2b06      	cmp	r3, #6
 8004070:	d913      	bls.n	800409a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004076:	e010      	b.n	800409a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	2b07      	cmp	r3, #7
 800407c:	d90f      	bls.n	800409e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004082:	e00c      	b.n	800409e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	2b0f      	cmp	r3, #15
 8004088:	d90b      	bls.n	80040a2 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800408e:	e008      	b.n	80040a2 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	75fb      	strb	r3, [r7, #23]
        break;
 8004094:	e006      	b.n	80040a4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004096:	bf00      	nop
 8004098:	e004      	b.n	80040a4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800409a:	bf00      	nop
 800409c:	e002      	b.n	80040a4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800409e:	bf00      	nop
 80040a0:	e000      	b.n	80040a4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80040a2:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80040a4:	7dfb      	ldrb	r3, [r7, #23]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10d      	bne.n	80040c6 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f023 0118 	bic.w	r1, r3, #24
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	430a      	orrs	r2, r1
 80040c4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80040c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	371c      	adds	r7, #28
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d101      	bne.n	80040e6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e014      	b.n	8004110 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	791b      	ldrb	r3, [r3, #4]
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d105      	bne.n	80040fc <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f7fd fcd2 	bl	8001aa0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2202      	movs	r2, #2
 8004100:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b08a      	sub	sp, #40	@ 0x28
 800411c:	af00      	add	r7, sp, #0
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004124:	2300      	movs	r3, #0
 8004126:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <HAL_DAC_ConfigChannel+0x1c>
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e1a1      	b.n	800447c <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	795b      	ldrb	r3, [r3, #5]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d101      	bne.n	800414a <HAL_DAC_ConfigChannel+0x32>
 8004146:	2302      	movs	r3, #2
 8004148:	e198      	b.n	800447c <HAL_DAC_ConfigChannel+0x364>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2201      	movs	r2, #1
 800414e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2202      	movs	r2, #2
 8004154:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	2b04      	cmp	r3, #4
 800415c:	d17a      	bne.n	8004254 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800415e:	f7fe f867 	bl	8002230 <HAL_GetTick>
 8004162:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d13d      	bne.n	80041e6 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800416a:	e018      	b.n	800419e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800416c:	f7fe f860 	bl	8002230 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b01      	cmp	r3, #1
 8004178:	d911      	bls.n	800419e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004180:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00a      	beq.n	800419e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	f043 0208 	orr.w	r2, r3, #8
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2203      	movs	r2, #3
 8004198:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e16e      	b.n	800447c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1df      	bne.n	800416c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68ba      	ldr	r2, [r7, #8]
 80041b2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80041b6:	e020      	b.n	80041fa <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80041b8:	f7fe f83a 	bl	8002230 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d90f      	bls.n	80041e6 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	da0a      	bge.n	80041e6 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	691b      	ldr	r3, [r3, #16]
 80041d4:	f043 0208 	orr.w	r2, r3, #8
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2203      	movs	r2, #3
 80041e0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e14a      	b.n	800447c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	dbe3      	blt.n	80041b8 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68ba      	ldr	r2, [r7, #8]
 80041f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f003 0310 	and.w	r3, r3, #16
 8004206:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800420a:	fa01 f303 	lsl.w	r3, r1, r3
 800420e:	43db      	mvns	r3, r3
 8004210:	ea02 0103 	and.w	r1, r2, r3
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f003 0310 	and.w	r3, r3, #16
 800421e:	409a      	lsls	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f003 0310 	and.w	r3, r3, #16
 8004234:	21ff      	movs	r1, #255	@ 0xff
 8004236:	fa01 f303 	lsl.w	r3, r1, r3
 800423a:	43db      	mvns	r3, r3
 800423c:	ea02 0103 	and.w	r1, r2, r3
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f003 0310 	and.w	r3, r3, #16
 800424a:	409a      	lsls	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	69db      	ldr	r3, [r3, #28]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d11d      	bne.n	8004298 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004262:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f003 0310 	and.w	r3, r3, #16
 800426a:	221f      	movs	r2, #31
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	43db      	mvns	r3, r3
 8004272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004274:	4013      	ands	r3, r2
 8004276:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f003 0310 	and.w	r3, r3, #16
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	fa02 f303 	lsl.w	r3, r2, r3
 800428a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800428c:	4313      	orrs	r3, r2
 800428e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004296:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f003 0310 	and.w	r3, r3, #16
 80042a6:	2207      	movs	r2, #7
 80042a8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ac:	43db      	mvns	r3, r3
 80042ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042b0:	4013      	ands	r3, r2
 80042b2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d102      	bne.n	80042c2 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80042bc:	2300      	movs	r3, #0
 80042be:	623b      	str	r3, [r7, #32]
 80042c0:	e00f      	b.n	80042e2 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d102      	bne.n	80042d0 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80042ca:	2301      	movs	r3, #1
 80042cc:	623b      	str	r3, [r7, #32]
 80042ce:	e008      	b.n	80042e2 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d102      	bne.n	80042de <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80042d8:	2301      	movs	r3, #1
 80042da:	623b      	str	r3, [r7, #32]
 80042dc:	e001      	b.n	80042e2 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80042de:	2300      	movs	r3, #0
 80042e0:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	689a      	ldr	r2, [r3, #8]
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	6a3a      	ldr	r2, [r7, #32]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f003 0310 	and.w	r3, r3, #16
 80042f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004300:	43db      	mvns	r3, r3
 8004302:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004304:	4013      	ands	r3, r2
 8004306:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	791b      	ldrb	r3, [r3, #4]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d102      	bne.n	8004316 <HAL_DAC_ConfigChannel+0x1fe>
 8004310:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004314:	e000      	b.n	8004318 <HAL_DAC_ConfigChannel+0x200>
 8004316:	2300      	movs	r3, #0
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	4313      	orrs	r3, r2
 800431c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f003 0310 	and.w	r3, r3, #16
 8004324:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004328:	fa02 f303 	lsl.w	r3, r2, r3
 800432c:	43db      	mvns	r3, r3
 800432e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004330:	4013      	ands	r3, r2
 8004332:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	795b      	ldrb	r3, [r3, #5]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d102      	bne.n	8004342 <HAL_DAC_ConfigChannel+0x22a>
 800433c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004340:	e000      	b.n	8004344 <HAL_DAC_ConfigChannel+0x22c>
 8004342:	2300      	movs	r3, #0
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	4313      	orrs	r3, r2
 8004348:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800434a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004350:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2b02      	cmp	r3, #2
 8004358:	d114      	bne.n	8004384 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800435a:	f003 ffbd 	bl	80082d8 <HAL_RCC_GetHCLKFreq>
 800435e:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	4a48      	ldr	r2, [pc, #288]	@ (8004484 <HAL_DAC_ConfigChannel+0x36c>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d904      	bls.n	8004372 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800436e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004370:	e00f      	b.n	8004392 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	4a44      	ldr	r2, [pc, #272]	@ (8004488 <HAL_DAC_ConfigChannel+0x370>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d90a      	bls.n	8004390 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004380:	627b      	str	r3, [r7, #36]	@ 0x24
 8004382:	e006      	b.n	8004392 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800438a:	4313      	orrs	r3, r2
 800438c:	627b      	str	r3, [r7, #36]	@ 0x24
 800438e:	e000      	b.n	8004392 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004390:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f003 0310 	and.w	r3, r3, #16
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043a0:	4313      	orrs	r3, r2
 80043a2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043aa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6819      	ldr	r1, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f003 0310 	and.w	r3, r3, #16
 80043b8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	43da      	mvns	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	400a      	ands	r2, r1
 80043c8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f003 0310 	and.w	r3, r3, #16
 80043d8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	43db      	mvns	r3, r3
 80043e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043e4:	4013      	ands	r3, r2
 80043e6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f003 0310 	and.w	r3, r3, #16
 80043f4:	697a      	ldr	r2, [r7, #20]
 80043f6:	fa02 f303 	lsl.w	r3, r2, r3
 80043fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fc:	4313      	orrs	r3, r2
 80043fe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004406:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	6819      	ldr	r1, [r3, #0]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f003 0310 	and.w	r3, r3, #16
 8004414:	22c0      	movs	r2, #192	@ 0xc0
 8004416:	fa02 f303 	lsl.w	r3, r2, r3
 800441a:	43da      	mvns	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	400a      	ands	r2, r1
 8004422:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	089b      	lsrs	r3, r3, #2
 800442a:	f003 030f 	and.w	r3, r3, #15
 800442e:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	691b      	ldr	r3, [r3, #16]
 8004434:	089b      	lsrs	r3, r3, #2
 8004436:	021b      	lsls	r3, r3, #8
 8004438:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	4313      	orrs	r3, r2
 8004440:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f003 0310 	and.w	r3, r3, #16
 800444e:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8004452:	fa01 f303 	lsl.w	r3, r1, r3
 8004456:	43db      	mvns	r3, r3
 8004458:	ea02 0103 	and.w	r1, r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f003 0310 	and.w	r3, r3, #16
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	409a      	lsls	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2201      	movs	r2, #1
 8004472:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800447a:	7ffb      	ldrb	r3, [r7, #31]
}
 800447c:	4618      	mov	r0, r3
 800447e:	3728      	adds	r7, #40	@ 0x28
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	09896800 	.word	0x09896800
 8004488:	04c4b400 	.word	0x04c4b400

0800448c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e08d      	b.n	80045ba <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	461a      	mov	r2, r3
 80044a4:	4b47      	ldr	r3, [pc, #284]	@ (80045c4 <HAL_DMA_Init+0x138>)
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d80f      	bhi.n	80044ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	461a      	mov	r2, r3
 80044b0:	4b45      	ldr	r3, [pc, #276]	@ (80045c8 <HAL_DMA_Init+0x13c>)
 80044b2:	4413      	add	r3, r2
 80044b4:	4a45      	ldr	r2, [pc, #276]	@ (80045cc <HAL_DMA_Init+0x140>)
 80044b6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ba:	091b      	lsrs	r3, r3, #4
 80044bc:	009a      	lsls	r2, r3, #2
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a42      	ldr	r2, [pc, #264]	@ (80045d0 <HAL_DMA_Init+0x144>)
 80044c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80044c8:	e00e      	b.n	80044e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	461a      	mov	r2, r3
 80044d0:	4b40      	ldr	r3, [pc, #256]	@ (80045d4 <HAL_DMA_Init+0x148>)
 80044d2:	4413      	add	r3, r2
 80044d4:	4a3d      	ldr	r2, [pc, #244]	@ (80045cc <HAL_DMA_Init+0x140>)
 80044d6:	fba2 2303 	umull	r2, r3, r2, r3
 80044da:	091b      	lsrs	r3, r3, #4
 80044dc:	009a      	lsls	r2, r3, #2
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a3c      	ldr	r2, [pc, #240]	@ (80045d8 <HAL_DMA_Init+0x14c>)
 80044e6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2202      	movs	r2, #2
 80044ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80044fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004502:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800450c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004518:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004524:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	4313      	orrs	r3, r2
 8004530:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 fa1e 	bl	800497c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004548:	d102      	bne.n	8004550 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685a      	ldr	r2, [r3, #4]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004558:	b2d2      	uxtb	r2, r2
 800455a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004564:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d010      	beq.n	8004590 <HAL_DMA_Init+0x104>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	2b04      	cmp	r3, #4
 8004574:	d80c      	bhi.n	8004590 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fa3e 	bl	80049f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004580:	2200      	movs	r2, #0
 8004582:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800458c:	605a      	str	r2, [r3, #4]
 800458e:	e008      	b.n	80045a2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	40020407 	.word	0x40020407
 80045c8:	bffdfff8 	.word	0xbffdfff8
 80045cc:	cccccccd 	.word	0xcccccccd
 80045d0:	40020000 	.word	0x40020000
 80045d4:	bffdfbf8 	.word	0xbffdfbf8
 80045d8:	40020400 	.word	0x40020400

080045dc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b086      	sub	sp, #24
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
 80045e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d101      	bne.n	80045fc <HAL_DMA_Start_IT+0x20>
 80045f8:	2302      	movs	r3, #2
 80045fa:	e066      	b.n	80046ca <HAL_DMA_Start_IT+0xee>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b01      	cmp	r3, #1
 800460e:	d155      	bne.n	80046bc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 0201 	bic.w	r2, r2, #1
 800462c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	68b9      	ldr	r1, [r7, #8]
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 f962 	bl	80048fe <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463e:	2b00      	cmp	r3, #0
 8004640:	d008      	beq.n	8004654 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f042 020e 	orr.w	r2, r2, #14
 8004650:	601a      	str	r2, [r3, #0]
 8004652:	e00f      	b.n	8004674 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f022 0204 	bic.w	r2, r2, #4
 8004662:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 020a 	orr.w	r2, r2, #10
 8004672:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d007      	beq.n	8004692 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800468c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004690:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004696:	2b00      	cmp	r3, #0
 8004698:	d007      	beq.n	80046aa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046a8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f042 0201 	orr.w	r2, r2, #1
 80046b8:	601a      	str	r2, [r3, #0]
 80046ba:	e005      	b.n	80046c8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80046c4:	2302      	movs	r3, #2
 80046c6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80046c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3718      	adds	r7, #24
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046d2:	b580      	push	{r7, lr}
 80046d4:	b084      	sub	sp, #16
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046da:	2300      	movs	r3, #0
 80046dc:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d00d      	beq.n	8004706 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2204      	movs	r2, #4
 80046ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	73fb      	strb	r3, [r7, #15]
 8004704:	e047      	b.n	8004796 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f022 020e 	bic.w	r2, r2, #14
 8004714:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f022 0201 	bic.w	r2, r2, #1
 8004724:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004730:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004734:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800473a:	f003 021f 	and.w	r2, r3, #31
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004742:	2101      	movs	r1, #1
 8004744:	fa01 f202 	lsl.w	r2, r1, r2
 8004748:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004752:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00c      	beq.n	8004776 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004766:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800476a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004774:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800478a:	2b00      	cmp	r3, #0
 800478c:	d003      	beq.n	8004796 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	4798      	blx	r3
    }
  }
  return status;
 8004796:	7bfb      	ldrb	r3, [r7, #15]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047bc:	f003 031f 	and.w	r3, r3, #31
 80047c0:	2204      	movs	r2, #4
 80047c2:	409a      	lsls	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	4013      	ands	r3, r2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d026      	beq.n	800481a <HAL_DMA_IRQHandler+0x7a>
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	f003 0304 	and.w	r3, r3, #4
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d021      	beq.n	800481a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0320 	and.w	r3, r3, #32
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d107      	bne.n	80047f4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 0204 	bic.w	r2, r2, #4
 80047f2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f8:	f003 021f 	and.w	r2, r3, #31
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004800:	2104      	movs	r1, #4
 8004802:	fa01 f202 	lsl.w	r2, r1, r2
 8004806:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800480c:	2b00      	cmp	r3, #0
 800480e:	d071      	beq.n	80048f4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004818:	e06c      	b.n	80048f4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800481e:	f003 031f 	and.w	r3, r3, #31
 8004822:	2202      	movs	r2, #2
 8004824:	409a      	lsls	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	4013      	ands	r3, r2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d02e      	beq.n	800488c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d029      	beq.n	800488c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0320 	and.w	r3, r3, #32
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10b      	bne.n	800485e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 020a 	bic.w	r2, r2, #10
 8004854:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004862:	f003 021f 	and.w	r2, r3, #31
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486a:	2102      	movs	r1, #2
 800486c:	fa01 f202 	lsl.w	r2, r1, r2
 8004870:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800487e:	2b00      	cmp	r3, #0
 8004880:	d038      	beq.n	80048f4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800488a:	e033      	b.n	80048f4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004890:	f003 031f 	and.w	r3, r3, #31
 8004894:	2208      	movs	r2, #8
 8004896:	409a      	lsls	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4013      	ands	r3, r2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d02a      	beq.n	80048f6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	f003 0308 	and.w	r3, r3, #8
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d025      	beq.n	80048f6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 020e 	bic.w	r2, r2, #14
 80048b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048be:	f003 021f 	and.w	r2, r3, #31
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c6:	2101      	movs	r1, #1
 80048c8:	fa01 f202 	lsl.w	r2, r1, r2
 80048cc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d004      	beq.n	80048f6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80048f4:	bf00      	nop
 80048f6:	bf00      	nop
}
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}

080048fe <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048fe:	b480      	push	{r7}
 8004900:	b085      	sub	sp, #20
 8004902:	af00      	add	r7, sp, #0
 8004904:	60f8      	str	r0, [r7, #12]
 8004906:	60b9      	str	r1, [r7, #8]
 8004908:	607a      	str	r2, [r7, #4]
 800490a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004914:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800491a:	2b00      	cmp	r3, #0
 800491c:	d004      	beq.n	8004928 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004926:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492c:	f003 021f 	and.w	r2, r3, #31
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004934:	2101      	movs	r1, #1
 8004936:	fa01 f202 	lsl.w	r2, r1, r2
 800493a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	683a      	ldr	r2, [r7, #0]
 8004942:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	2b10      	cmp	r3, #16
 800494a:	d108      	bne.n	800495e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68ba      	ldr	r2, [r7, #8]
 800495a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800495c:	e007      	b.n	800496e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68ba      	ldr	r2, [r7, #8]
 8004964:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	60da      	str	r2, [r3, #12]
}
 800496e:	bf00      	nop
 8004970:	3714      	adds	r7, #20
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
	...

0800497c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800497c:	b480      	push	{r7}
 800497e:	b087      	sub	sp, #28
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	461a      	mov	r2, r3
 800498a:	4b16      	ldr	r3, [pc, #88]	@ (80049e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800498c:	429a      	cmp	r2, r3
 800498e:	d802      	bhi.n	8004996 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004990:	4b15      	ldr	r3, [pc, #84]	@ (80049e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004992:	617b      	str	r3, [r7, #20]
 8004994:	e001      	b.n	800499a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004996:	4b15      	ldr	r3, [pc, #84]	@ (80049ec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004998:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	3b08      	subs	r3, #8
 80049a6:	4a12      	ldr	r2, [pc, #72]	@ (80049f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80049a8:	fba2 2303 	umull	r2, r3, r2, r3
 80049ac:	091b      	lsrs	r3, r3, #4
 80049ae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b4:	089b      	lsrs	r3, r3, #2
 80049b6:	009a      	lsls	r2, r3, #2
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	4413      	add	r3, r2
 80049bc:	461a      	mov	r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a0b      	ldr	r2, [pc, #44]	@ (80049f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80049c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f003 031f 	and.w	r3, r3, #31
 80049ce:	2201      	movs	r2, #1
 80049d0:	409a      	lsls	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80049d6:	bf00      	nop
 80049d8:	371c      	adds	r7, #28
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	40020407 	.word	0x40020407
 80049e8:	40020800 	.word	0x40020800
 80049ec:	40020820 	.word	0x40020820
 80049f0:	cccccccd 	.word	0xcccccccd
 80049f4:	40020880 	.word	0x40020880

080049f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8004a38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004a0c:	4413      	add	r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	461a      	mov	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a08      	ldr	r2, [pc, #32]	@ (8004a3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004a1a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	f003 031f 	and.w	r3, r3, #31
 8004a24:	2201      	movs	r2, #1
 8004a26:	409a      	lsls	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004a2c:	bf00      	nop
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	1000823f 	.word	0x1000823f
 8004a3c:	40020940 	.word	0x40020940

08004a40 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e147      	b.n	8004ce2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d106      	bne.n	8004a6c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7fd f84e 	bl	8001b08 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	699a      	ldr	r2, [r3, #24]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0210 	bic.w	r2, r2, #16
 8004a7a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a7c:	f7fd fbd8 	bl	8002230 <HAL_GetTick>
 8004a80:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004a82:	e012      	b.n	8004aaa <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004a84:	f7fd fbd4 	bl	8002230 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b0a      	cmp	r3, #10
 8004a90:	d90b      	bls.n	8004aaa <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a96:	f043 0201 	orr.w	r2, r3, #1
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2203      	movs	r2, #3
 8004aa2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e11b      	b.n	8004ce2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	f003 0308 	and.w	r3, r3, #8
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	d0e5      	beq.n	8004a84 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	699a      	ldr	r2, [r3, #24]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 0201 	orr.w	r2, r2, #1
 8004ac6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ac8:	f7fd fbb2 	bl	8002230 <HAL_GetTick>
 8004acc:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004ace:	e012      	b.n	8004af6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004ad0:	f7fd fbae 	bl	8002230 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b0a      	cmp	r3, #10
 8004adc:	d90b      	bls.n	8004af6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ae2:	f043 0201 	orr.w	r2, r3, #1
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2203      	movs	r2, #3
 8004aee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e0f5      	b.n	8004ce2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d0e5      	beq.n	8004ad0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	699a      	ldr	r2, [r3, #24]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0202 	orr.w	r2, r2, #2
 8004b12:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a74      	ldr	r2, [pc, #464]	@ (8004cec <HAL_FDCAN_Init+0x2ac>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d103      	bne.n	8004b26 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004b1e:	4a74      	ldr	r2, [pc, #464]	@ (8004cf0 <HAL_FDCAN_Init+0x2b0>)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	7c1b      	ldrb	r3, [r3, #16]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d108      	bne.n	8004b40 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	699a      	ldr	r2, [r3, #24]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b3c:	619a      	str	r2, [r3, #24]
 8004b3e:	e007      	b.n	8004b50 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	699a      	ldr	r2, [r3, #24]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b4e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	7c5b      	ldrb	r3, [r3, #17]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d108      	bne.n	8004b6a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	699a      	ldr	r2, [r3, #24]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b66:	619a      	str	r2, [r3, #24]
 8004b68:	e007      	b.n	8004b7a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	699a      	ldr	r2, [r3, #24]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004b78:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	7c9b      	ldrb	r3, [r3, #18]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d108      	bne.n	8004b94 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	699a      	ldr	r2, [r3, #24]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b90:	619a      	str	r2, [r3, #24]
 8004b92:	e007      	b.n	8004ba4 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	699a      	ldr	r2, [r3, #24]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ba2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	689a      	ldr	r2, [r3, #8]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	699a      	ldr	r2, [r3, #24]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004bc8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	691a      	ldr	r2, [r3, #16]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 0210 	bic.w	r2, r2, #16
 8004bd8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d108      	bne.n	8004bf4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	699a      	ldr	r2, [r3, #24]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f042 0204 	orr.w	r2, r2, #4
 8004bf0:	619a      	str	r2, [r3, #24]
 8004bf2:	e02c      	b.n	8004c4e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d028      	beq.n	8004c4e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d01c      	beq.n	8004c3e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699a      	ldr	r2, [r3, #24]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004c12:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	691a      	ldr	r2, [r3, #16]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f042 0210 	orr.w	r2, r2, #16
 8004c22:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	2b03      	cmp	r3, #3
 8004c2a:	d110      	bne.n	8004c4e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699a      	ldr	r2, [r3, #24]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f042 0220 	orr.w	r2, r2, #32
 8004c3a:	619a      	str	r2, [r3, #24]
 8004c3c:	e007      	b.n	8004c4e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	699a      	ldr	r2, [r3, #24]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f042 0220 	orr.w	r2, r2, #32
 8004c4c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	699b      	ldr	r3, [r3, #24]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	69db      	ldr	r3, [r3, #28]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004c5e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a1b      	ldr	r3, [r3, #32]
 8004c64:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004c66:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004c76:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004c78:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c82:	d115      	bne.n	8004cb0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c88:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004c92:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004c9c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004cac:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004cae:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 f814 	bl	8004cf4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3710      	adds	r7, #16
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	40006400 	.word	0x40006400
 8004cf0:	40006500 	.word	0x40006500

08004cf4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004cfc:	4b27      	ldr	r3, [pc, #156]	@ (8004d9c <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8004cfe:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d0e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d16:	041a      	lsls	r2, r3, #16
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d34:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d3c:	061a      	lsls	r2, r3, #24
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	60fb      	str	r3, [r7, #12]
 8004d74:	e005      	b.n	8004d82 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	3304      	adds	r3, #4
 8004d80:	60fb      	str	r3, [r7, #12]
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d3f3      	bcc.n	8004d76 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8004d8e:	bf00      	nop
 8004d90:	bf00      	nop
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr
 8004d9c:	4000a400 	.word	0x4000a400

08004da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b087      	sub	sp, #28
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004daa:	2300      	movs	r3, #0
 8004dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004dae:	e15a      	b.n	8005066 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	2101      	movs	r1, #1
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	f000 814c 	beq.w	8005060 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f003 0303 	and.w	r3, r3, #3
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d005      	beq.n	8004de0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d130      	bne.n	8004e42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	2203      	movs	r2, #3
 8004dec:	fa02 f303 	lsl.w	r3, r2, r3
 8004df0:	43db      	mvns	r3, r3
 8004df2:	693a      	ldr	r2, [r7, #16]
 8004df4:	4013      	ands	r3, r2
 8004df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	68da      	ldr	r2, [r3, #12]
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	005b      	lsls	r3, r3, #1
 8004e00:	fa02 f303 	lsl.w	r3, r2, r3
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e16:	2201      	movs	r2, #1
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1e:	43db      	mvns	r3, r3
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	4013      	ands	r3, r2
 8004e24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	091b      	lsrs	r3, r3, #4
 8004e2c:	f003 0201 	and.w	r2, r3, #1
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	fa02 f303 	lsl.w	r3, r2, r3
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	2b03      	cmp	r3, #3
 8004e4c:	d017      	beq.n	8004e7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	2203      	movs	r2, #3
 8004e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5e:	43db      	mvns	r3, r3
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	4013      	ands	r3, r2
 8004e64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	689a      	ldr	r2, [r3, #8]
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	693a      	ldr	r2, [r7, #16]
 8004e7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d123      	bne.n	8004ed2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	08da      	lsrs	r2, r3, #3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	3208      	adds	r2, #8
 8004e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	f003 0307 	and.w	r3, r3, #7
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	220f      	movs	r2, #15
 8004ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea6:	43db      	mvns	r3, r3
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4013      	ands	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	691a      	ldr	r2, [r3, #16]
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f003 0307 	and.w	r3, r3, #7
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	08da      	lsrs	r2, r3, #3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	3208      	adds	r2, #8
 8004ecc:	6939      	ldr	r1, [r7, #16]
 8004ece:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	005b      	lsls	r3, r3, #1
 8004edc:	2203      	movs	r2, #3
 8004ede:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee2:	43db      	mvns	r3, r3
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f003 0203 	and.w	r2, r3, #3
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	005b      	lsls	r3, r3, #1
 8004ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f000 80a6 	beq.w	8005060 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f14:	4b5b      	ldr	r3, [pc, #364]	@ (8005084 <HAL_GPIO_Init+0x2e4>)
 8004f16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f18:	4a5a      	ldr	r2, [pc, #360]	@ (8005084 <HAL_GPIO_Init+0x2e4>)
 8004f1a:	f043 0301 	orr.w	r3, r3, #1
 8004f1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f20:	4b58      	ldr	r3, [pc, #352]	@ (8005084 <HAL_GPIO_Init+0x2e4>)
 8004f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	60bb      	str	r3, [r7, #8]
 8004f2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f2c:	4a56      	ldr	r2, [pc, #344]	@ (8005088 <HAL_GPIO_Init+0x2e8>)
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	089b      	lsrs	r3, r3, #2
 8004f32:	3302      	adds	r3, #2
 8004f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f003 0303 	and.w	r3, r3, #3
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	220f      	movs	r2, #15
 8004f44:	fa02 f303 	lsl.w	r3, r2, r3
 8004f48:	43db      	mvns	r3, r3
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004f56:	d01f      	beq.n	8004f98 <HAL_GPIO_Init+0x1f8>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a4c      	ldr	r2, [pc, #304]	@ (800508c <HAL_GPIO_Init+0x2ec>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d019      	beq.n	8004f94 <HAL_GPIO_Init+0x1f4>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a4b      	ldr	r2, [pc, #300]	@ (8005090 <HAL_GPIO_Init+0x2f0>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d013      	beq.n	8004f90 <HAL_GPIO_Init+0x1f0>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a4a      	ldr	r2, [pc, #296]	@ (8005094 <HAL_GPIO_Init+0x2f4>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d00d      	beq.n	8004f8c <HAL_GPIO_Init+0x1ec>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a49      	ldr	r2, [pc, #292]	@ (8005098 <HAL_GPIO_Init+0x2f8>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d007      	beq.n	8004f88 <HAL_GPIO_Init+0x1e8>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a48      	ldr	r2, [pc, #288]	@ (800509c <HAL_GPIO_Init+0x2fc>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d101      	bne.n	8004f84 <HAL_GPIO_Init+0x1e4>
 8004f80:	2305      	movs	r3, #5
 8004f82:	e00a      	b.n	8004f9a <HAL_GPIO_Init+0x1fa>
 8004f84:	2306      	movs	r3, #6
 8004f86:	e008      	b.n	8004f9a <HAL_GPIO_Init+0x1fa>
 8004f88:	2304      	movs	r3, #4
 8004f8a:	e006      	b.n	8004f9a <HAL_GPIO_Init+0x1fa>
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	e004      	b.n	8004f9a <HAL_GPIO_Init+0x1fa>
 8004f90:	2302      	movs	r3, #2
 8004f92:	e002      	b.n	8004f9a <HAL_GPIO_Init+0x1fa>
 8004f94:	2301      	movs	r3, #1
 8004f96:	e000      	b.n	8004f9a <HAL_GPIO_Init+0x1fa>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	f002 0203 	and.w	r2, r2, #3
 8004fa0:	0092      	lsls	r2, r2, #2
 8004fa2:	4093      	lsls	r3, r2
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004faa:	4937      	ldr	r1, [pc, #220]	@ (8005088 <HAL_GPIO_Init+0x2e8>)
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	089b      	lsrs	r3, r3, #2
 8004fb0:	3302      	adds	r3, #2
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004fb8:	4b39      	ldr	r3, [pc, #228]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	43db      	mvns	r3, r3
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004fdc:	4a30      	ldr	r2, [pc, #192]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	43db      	mvns	r3, r3
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d003      	beq.n	8005006 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	4313      	orrs	r3, r2
 8005004:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005006:	4a26      	ldr	r2, [pc, #152]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800500c:	4b24      	ldr	r3, [pc, #144]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	43db      	mvns	r3, r3
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	4013      	ands	r3, r2
 800501a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d003      	beq.n	8005030 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005028:	693a      	ldr	r2, [r7, #16]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	4313      	orrs	r3, r2
 800502e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005030:	4a1b      	ldr	r2, [pc, #108]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005036:	4b1a      	ldr	r3, [pc, #104]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	43db      	mvns	r3, r3
 8005040:	693a      	ldr	r2, [r7, #16]
 8005042:	4013      	ands	r3, r2
 8005044:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4313      	orrs	r3, r2
 8005058:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800505a:	4a11      	ldr	r2, [pc, #68]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	3301      	adds	r3, #1
 8005064:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	fa22 f303 	lsr.w	r3, r2, r3
 8005070:	2b00      	cmp	r3, #0
 8005072:	f47f ae9d 	bne.w	8004db0 <HAL_GPIO_Init+0x10>
  }
}
 8005076:	bf00      	nop
 8005078:	bf00      	nop
 800507a:	371c      	adds	r7, #28
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr
 8005084:	40021000 	.word	0x40021000
 8005088:	40010000 	.word	0x40010000
 800508c:	48000400 	.word	0x48000400
 8005090:	48000800 	.word	0x48000800
 8005094:	48000c00 	.word	0x48000c00
 8005098:	48001000 	.word	0x48001000
 800509c:	48001400 	.word	0x48001400
 80050a0:	40010400 	.word	0x40010400

080050a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	460b      	mov	r3, r1
 80050ae:	807b      	strh	r3, [r7, #2]
 80050b0:	4613      	mov	r3, r2
 80050b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050b4:	787b      	ldrb	r3, [r7, #1]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d003      	beq.n	80050c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80050ba:	887a      	ldrh	r2, [r7, #2]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80050c0:	e002      	b.n	80050c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80050c2:	887a      	ldrh	r2, [r7, #2]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	460b      	mov	r3, r1
 80050de:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80050e6:	887a      	ldrh	r2, [r7, #2]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	4013      	ands	r3, r2
 80050ec:	041a      	lsls	r2, r3, #16
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	43d9      	mvns	r1, r3
 80050f2:	887b      	ldrh	r3, [r7, #2]
 80050f4:	400b      	ands	r3, r1
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	619a      	str	r2, [r3, #24]
}
 80050fc:	bf00      	nop
 80050fe:	3714      	adds	r7, #20
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d101      	bne.n	800511a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e08d      	b.n	8005236 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d106      	bne.n	8005134 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f7fc fd46 	bl	8001bc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2224      	movs	r2, #36	@ 0x24
 8005138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 0201 	bic.w	r2, r2, #1
 800514a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005158:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	689a      	ldr	r2, [r3, #8]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005168:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d107      	bne.n	8005182 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	689a      	ldr	r2, [r3, #8]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800517e:	609a      	str	r2, [r3, #8]
 8005180:	e006      	b.n	8005190 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	689a      	ldr	r2, [r3, #8]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800518e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	2b02      	cmp	r3, #2
 8005196:	d108      	bne.n	80051aa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	685a      	ldr	r2, [r3, #4]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051a6:	605a      	str	r2, [r3, #4]
 80051a8:	e007      	b.n	80051ba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685a      	ldr	r2, [r3, #4]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051b8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	6812      	ldr	r2, [r2, #0]
 80051c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80051c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051cc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68da      	ldr	r2, [r3, #12]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80051dc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	691a      	ldr	r2, [r3, #16]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	430a      	orrs	r2, r1
 80051f6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	69d9      	ldr	r1, [r3, #28]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a1a      	ldr	r2, [r3, #32]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f042 0201 	orr.w	r2, r2, #1
 8005216:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2220      	movs	r2, #32
 8005222:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af02      	add	r7, sp, #8
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	4608      	mov	r0, r1
 800524a:	4611      	mov	r1, r2
 800524c:	461a      	mov	r2, r3
 800524e:	4603      	mov	r3, r0
 8005250:	817b      	strh	r3, [r7, #10]
 8005252:	460b      	mov	r3, r1
 8005254:	813b      	strh	r3, [r7, #8]
 8005256:	4613      	mov	r3, r2
 8005258:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b20      	cmp	r3, #32
 8005264:	f040 80f9 	bne.w	800545a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d002      	beq.n	8005274 <HAL_I2C_Mem_Write+0x34>
 800526e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005270:	2b00      	cmp	r3, #0
 8005272:	d105      	bne.n	8005280 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800527a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e0ed      	b.n	800545c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005286:	2b01      	cmp	r3, #1
 8005288:	d101      	bne.n	800528e <HAL_I2C_Mem_Write+0x4e>
 800528a:	2302      	movs	r3, #2
 800528c:	e0e6      	b.n	800545c <HAL_I2C_Mem_Write+0x21c>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005296:	f7fc ffcb 	bl	8002230 <HAL_GetTick>
 800529a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	2319      	movs	r3, #25
 80052a2:	2201      	movs	r2, #1
 80052a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052a8:	68f8      	ldr	r0, [r7, #12]
 80052aa:	f000 fac3 	bl	8005834 <I2C_WaitOnFlagUntilTimeout>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d001      	beq.n	80052b8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e0d1      	b.n	800545c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2221      	movs	r2, #33	@ 0x21
 80052bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2240      	movs	r2, #64	@ 0x40
 80052c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6a3a      	ldr	r2, [r7, #32]
 80052d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80052d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052e0:	88f8      	ldrh	r0, [r7, #6]
 80052e2:	893a      	ldrh	r2, [r7, #8]
 80052e4:	8979      	ldrh	r1, [r7, #10]
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	9301      	str	r3, [sp, #4]
 80052ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ec:	9300      	str	r3, [sp, #0]
 80052ee:	4603      	mov	r3, r0
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 f9d3 	bl	800569c <I2C_RequestMemoryWrite>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d005      	beq.n	8005308 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e0a9      	b.n	800545c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800530c:	b29b      	uxth	r3, r3
 800530e:	2bff      	cmp	r3, #255	@ 0xff
 8005310:	d90e      	bls.n	8005330 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	22ff      	movs	r2, #255	@ 0xff
 8005316:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800531c:	b2da      	uxtb	r2, r3
 800531e:	8979      	ldrh	r1, [r7, #10]
 8005320:	2300      	movs	r3, #0
 8005322:	9300      	str	r3, [sp, #0]
 8005324:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f000 fc47 	bl	8005bbc <I2C_TransferConfig>
 800532e:	e00f      	b.n	8005350 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005334:	b29a      	uxth	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800533e:	b2da      	uxtb	r2, r3
 8005340:	8979      	ldrh	r1, [r7, #10]
 8005342:	2300      	movs	r3, #0
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800534a:	68f8      	ldr	r0, [r7, #12]
 800534c:	f000 fc36 	bl	8005bbc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005354:	68f8      	ldr	r0, [r7, #12]
 8005356:	f000 fac6 	bl	80058e6 <I2C_WaitOnTXISFlagUntilTimeout>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d001      	beq.n	8005364 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e07b      	b.n	800545c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	781a      	ldrb	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800537e:	b29b      	uxth	r3, r3
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800538c:	3b01      	subs	r3, #1
 800538e:	b29a      	uxth	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005398:	b29b      	uxth	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d034      	beq.n	8005408 <HAL_I2C_Mem_Write+0x1c8>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d130      	bne.n	8005408 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ac:	2200      	movs	r2, #0
 80053ae:	2180      	movs	r1, #128	@ 0x80
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f000 fa3f 	bl	8005834 <I2C_WaitOnFlagUntilTimeout>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d001      	beq.n	80053c0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e04d      	b.n	800545c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	2bff      	cmp	r3, #255	@ 0xff
 80053c8:	d90e      	bls.n	80053e8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	22ff      	movs	r2, #255	@ 0xff
 80053ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053d4:	b2da      	uxtb	r2, r3
 80053d6:	8979      	ldrh	r1, [r7, #10]
 80053d8:	2300      	movs	r3, #0
 80053da:	9300      	str	r3, [sp, #0]
 80053dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80053e0:	68f8      	ldr	r0, [r7, #12]
 80053e2:	f000 fbeb 	bl	8005bbc <I2C_TransferConfig>
 80053e6:	e00f      	b.n	8005408 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053f6:	b2da      	uxtb	r2, r3
 80053f8:	8979      	ldrh	r1, [r7, #10]
 80053fa:	2300      	movs	r3, #0
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f000 fbda 	bl	8005bbc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d19e      	bne.n	8005350 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005412:	697a      	ldr	r2, [r7, #20]
 8005414:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005416:	68f8      	ldr	r0, [r7, #12]
 8005418:	f000 faac 	bl	8005974 <I2C_WaitOnSTOPFlagUntilTimeout>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e01a      	b.n	800545c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2220      	movs	r2, #32
 800542c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	6859      	ldr	r1, [r3, #4]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	4b0a      	ldr	r3, [pc, #40]	@ (8005464 <HAL_I2C_Mem_Write+0x224>)
 800543a:	400b      	ands	r3, r1
 800543c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2220      	movs	r2, #32
 8005442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005456:	2300      	movs	r3, #0
 8005458:	e000      	b.n	800545c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800545a:	2302      	movs	r3, #2
  }
}
 800545c:	4618      	mov	r0, r3
 800545e:	3718      	adds	r7, #24
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	fe00e800 	.word	0xfe00e800

08005468 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b088      	sub	sp, #32
 800546c:	af02      	add	r7, sp, #8
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	4608      	mov	r0, r1
 8005472:	4611      	mov	r1, r2
 8005474:	461a      	mov	r2, r3
 8005476:	4603      	mov	r3, r0
 8005478:	817b      	strh	r3, [r7, #10]
 800547a:	460b      	mov	r3, r1
 800547c:	813b      	strh	r3, [r7, #8]
 800547e:	4613      	mov	r3, r2
 8005480:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005488:	b2db      	uxtb	r3, r3
 800548a:	2b20      	cmp	r3, #32
 800548c:	f040 80fd 	bne.w	800568a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005490:	6a3b      	ldr	r3, [r7, #32]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d002      	beq.n	800549c <HAL_I2C_Mem_Read+0x34>
 8005496:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005498:	2b00      	cmp	r3, #0
 800549a:	d105      	bne.n	80054a8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054a2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e0f1      	b.n	800568c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d101      	bne.n	80054b6 <HAL_I2C_Mem_Read+0x4e>
 80054b2:	2302      	movs	r3, #2
 80054b4:	e0ea      	b.n	800568c <HAL_I2C_Mem_Read+0x224>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80054be:	f7fc feb7 	bl	8002230 <HAL_GetTick>
 80054c2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	2319      	movs	r3, #25
 80054ca:	2201      	movs	r2, #1
 80054cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 f9af 	bl	8005834 <I2C_WaitOnFlagUntilTimeout>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e0d5      	b.n	800568c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2222      	movs	r2, #34	@ 0x22
 80054e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2240      	movs	r2, #64	@ 0x40
 80054ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a3a      	ldr	r2, [r7, #32]
 80054fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005500:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005508:	88f8      	ldrh	r0, [r7, #6]
 800550a:	893a      	ldrh	r2, [r7, #8]
 800550c:	8979      	ldrh	r1, [r7, #10]
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	9301      	str	r3, [sp, #4]
 8005512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005514:	9300      	str	r3, [sp, #0]
 8005516:	4603      	mov	r3, r0
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 f913 	bl	8005744 <I2C_RequestMemoryRead>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d005      	beq.n	8005530 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e0ad      	b.n	800568c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005534:	b29b      	uxth	r3, r3
 8005536:	2bff      	cmp	r3, #255	@ 0xff
 8005538:	d90e      	bls.n	8005558 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	22ff      	movs	r2, #255	@ 0xff
 800553e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005544:	b2da      	uxtb	r2, r3
 8005546:	8979      	ldrh	r1, [r7, #10]
 8005548:	4b52      	ldr	r3, [pc, #328]	@ (8005694 <HAL_I2C_Mem_Read+0x22c>)
 800554a:	9300      	str	r3, [sp, #0]
 800554c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005550:	68f8      	ldr	r0, [r7, #12]
 8005552:	f000 fb33 	bl	8005bbc <I2C_TransferConfig>
 8005556:	e00f      	b.n	8005578 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800555c:	b29a      	uxth	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005566:	b2da      	uxtb	r2, r3
 8005568:	8979      	ldrh	r1, [r7, #10]
 800556a:	4b4a      	ldr	r3, [pc, #296]	@ (8005694 <HAL_I2C_Mem_Read+0x22c>)
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f000 fb22 	bl	8005bbc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557e:	2200      	movs	r2, #0
 8005580:	2104      	movs	r1, #4
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f000 f956 	bl	8005834 <I2C_WaitOnFlagUntilTimeout>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e07c      	b.n	800568c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559c:	b2d2      	uxtb	r2, r2
 800559e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a4:	1c5a      	adds	r2, r3, #1
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ae:	3b01      	subs	r3, #1
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	3b01      	subs	r3, #1
 80055be:	b29a      	uxth	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d034      	beq.n	8005638 <HAL_I2C_Mem_Read+0x1d0>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d130      	bne.n	8005638 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055dc:	2200      	movs	r2, #0
 80055de:	2180      	movs	r1, #128	@ 0x80
 80055e0:	68f8      	ldr	r0, [r7, #12]
 80055e2:	f000 f927 	bl	8005834 <I2C_WaitOnFlagUntilTimeout>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d001      	beq.n	80055f0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e04d      	b.n	800568c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	2bff      	cmp	r3, #255	@ 0xff
 80055f8:	d90e      	bls.n	8005618 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	22ff      	movs	r2, #255	@ 0xff
 80055fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005604:	b2da      	uxtb	r2, r3
 8005606:	8979      	ldrh	r1, [r7, #10]
 8005608:	2300      	movs	r3, #0
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f000 fad3 	bl	8005bbc <I2C_TransferConfig>
 8005616:	e00f      	b.n	8005638 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800561c:	b29a      	uxth	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005626:	b2da      	uxtb	r2, r3
 8005628:	8979      	ldrh	r1, [r7, #10]
 800562a:	2300      	movs	r3, #0
 800562c:	9300      	str	r3, [sp, #0]
 800562e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f000 fac2 	bl	8005bbc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800563c:	b29b      	uxth	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d19a      	bne.n	8005578 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005646:	68f8      	ldr	r0, [r7, #12]
 8005648:	f000 f994 	bl	8005974 <I2C_WaitOnSTOPFlagUntilTimeout>
 800564c:	4603      	mov	r3, r0
 800564e:	2b00      	cmp	r3, #0
 8005650:	d001      	beq.n	8005656 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e01a      	b.n	800568c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2220      	movs	r2, #32
 800565c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6859      	ldr	r1, [r3, #4]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	4b0b      	ldr	r3, [pc, #44]	@ (8005698 <HAL_I2C_Mem_Read+0x230>)
 800566a:	400b      	ands	r3, r1
 800566c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2220      	movs	r2, #32
 8005672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005686:	2300      	movs	r3, #0
 8005688:	e000      	b.n	800568c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800568a:	2302      	movs	r3, #2
  }
}
 800568c:	4618      	mov	r0, r3
 800568e:	3718      	adds	r7, #24
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	80002400 	.word	0x80002400
 8005698:	fe00e800 	.word	0xfe00e800

0800569c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af02      	add	r7, sp, #8
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	4608      	mov	r0, r1
 80056a6:	4611      	mov	r1, r2
 80056a8:	461a      	mov	r2, r3
 80056aa:	4603      	mov	r3, r0
 80056ac:	817b      	strh	r3, [r7, #10]
 80056ae:	460b      	mov	r3, r1
 80056b0:	813b      	strh	r3, [r7, #8]
 80056b2:	4613      	mov	r3, r2
 80056b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80056b6:	88fb      	ldrh	r3, [r7, #6]
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	8979      	ldrh	r1, [r7, #10]
 80056bc:	4b20      	ldr	r3, [pc, #128]	@ (8005740 <I2C_RequestMemoryWrite+0xa4>)
 80056be:	9300      	str	r3, [sp, #0]
 80056c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f000 fa79 	bl	8005bbc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056ca:	69fa      	ldr	r2, [r7, #28]
 80056cc:	69b9      	ldr	r1, [r7, #24]
 80056ce:	68f8      	ldr	r0, [r7, #12]
 80056d0:	f000 f909 	bl	80058e6 <I2C_WaitOnTXISFlagUntilTimeout>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e02c      	b.n	8005738 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80056de:	88fb      	ldrh	r3, [r7, #6]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d105      	bne.n	80056f0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80056e4:	893b      	ldrh	r3, [r7, #8]
 80056e6:	b2da      	uxtb	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80056ee:	e015      	b.n	800571c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80056f0:	893b      	ldrh	r3, [r7, #8]
 80056f2:	0a1b      	lsrs	r3, r3, #8
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	b2da      	uxtb	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056fe:	69fa      	ldr	r2, [r7, #28]
 8005700:	69b9      	ldr	r1, [r7, #24]
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	f000 f8ef 	bl	80058e6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e012      	b.n	8005738 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005712:	893b      	ldrh	r3, [r7, #8]
 8005714:	b2da      	uxtb	r2, r3
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	9300      	str	r3, [sp, #0]
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	2200      	movs	r2, #0
 8005724:	2180      	movs	r1, #128	@ 0x80
 8005726:	68f8      	ldr	r0, [r7, #12]
 8005728:	f000 f884 	bl	8005834 <I2C_WaitOnFlagUntilTimeout>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e000      	b.n	8005738 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3710      	adds	r7, #16
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}
 8005740:	80002000 	.word	0x80002000

08005744 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af02      	add	r7, sp, #8
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	4608      	mov	r0, r1
 800574e:	4611      	mov	r1, r2
 8005750:	461a      	mov	r2, r3
 8005752:	4603      	mov	r3, r0
 8005754:	817b      	strh	r3, [r7, #10]
 8005756:	460b      	mov	r3, r1
 8005758:	813b      	strh	r3, [r7, #8]
 800575a:	4613      	mov	r3, r2
 800575c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800575e:	88fb      	ldrh	r3, [r7, #6]
 8005760:	b2da      	uxtb	r2, r3
 8005762:	8979      	ldrh	r1, [r7, #10]
 8005764:	4b20      	ldr	r3, [pc, #128]	@ (80057e8 <I2C_RequestMemoryRead+0xa4>)
 8005766:	9300      	str	r3, [sp, #0]
 8005768:	2300      	movs	r3, #0
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f000 fa26 	bl	8005bbc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005770:	69fa      	ldr	r2, [r7, #28]
 8005772:	69b9      	ldr	r1, [r7, #24]
 8005774:	68f8      	ldr	r0, [r7, #12]
 8005776:	f000 f8b6 	bl	80058e6 <I2C_WaitOnTXISFlagUntilTimeout>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d001      	beq.n	8005784 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e02c      	b.n	80057de <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005784:	88fb      	ldrh	r3, [r7, #6]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d105      	bne.n	8005796 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800578a:	893b      	ldrh	r3, [r7, #8]
 800578c:	b2da      	uxtb	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	629a      	str	r2, [r3, #40]	@ 0x28
 8005794:	e015      	b.n	80057c2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005796:	893b      	ldrh	r3, [r7, #8]
 8005798:	0a1b      	lsrs	r3, r3, #8
 800579a:	b29b      	uxth	r3, r3
 800579c:	b2da      	uxtb	r2, r3
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057a4:	69fa      	ldr	r2, [r7, #28]
 80057a6:	69b9      	ldr	r1, [r7, #24]
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f000 f89c 	bl	80058e6 <I2C_WaitOnTXISFlagUntilTimeout>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d001      	beq.n	80057b8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e012      	b.n	80057de <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057b8:	893b      	ldrh	r3, [r7, #8]
 80057ba:	b2da      	uxtb	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	9300      	str	r3, [sp, #0]
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	2200      	movs	r2, #0
 80057ca:	2140      	movs	r1, #64	@ 0x40
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f000 f831 	bl	8005834 <I2C_WaitOnFlagUntilTimeout>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d001      	beq.n	80057dc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	e000      	b.n	80057de <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3710      	adds	r7, #16
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	80002000 	.word	0x80002000

080057ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d103      	bne.n	800580a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2200      	movs	r2, #0
 8005808:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b01      	cmp	r3, #1
 8005816:	d007      	beq.n	8005828 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	699a      	ldr	r2, [r3, #24]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f042 0201 	orr.w	r2, r2, #1
 8005826:	619a      	str	r2, [r3, #24]
  }
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	603b      	str	r3, [r7, #0]
 8005840:	4613      	mov	r3, r2
 8005842:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005844:	e03b      	b.n	80058be <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005846:	69ba      	ldr	r2, [r7, #24]
 8005848:	6839      	ldr	r1, [r7, #0]
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 f8d6 	bl	80059fc <I2C_IsErrorOccurred>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e041      	b.n	80058de <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005860:	d02d      	beq.n	80058be <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005862:	f7fc fce5 	bl	8002230 <HAL_GetTick>
 8005866:	4602      	mov	r2, r0
 8005868:	69bb      	ldr	r3, [r7, #24]
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	683a      	ldr	r2, [r7, #0]
 800586e:	429a      	cmp	r2, r3
 8005870:	d302      	bcc.n	8005878 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d122      	bne.n	80058be <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	699a      	ldr	r2, [r3, #24]
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	4013      	ands	r3, r2
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	429a      	cmp	r2, r3
 8005886:	bf0c      	ite	eq
 8005888:	2301      	moveq	r3, #1
 800588a:	2300      	movne	r3, #0
 800588c:	b2db      	uxtb	r3, r3
 800588e:	461a      	mov	r2, r3
 8005890:	79fb      	ldrb	r3, [r7, #7]
 8005892:	429a      	cmp	r2, r3
 8005894:	d113      	bne.n	80058be <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800589a:	f043 0220 	orr.w	r2, r3, #32
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e00f      	b.n	80058de <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	699a      	ldr	r2, [r3, #24]
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	4013      	ands	r3, r2
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	bf0c      	ite	eq
 80058ce:	2301      	moveq	r3, #1
 80058d0:	2300      	movne	r3, #0
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	461a      	mov	r2, r3
 80058d6:	79fb      	ldrb	r3, [r7, #7]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d0b4      	beq.n	8005846 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}

080058e6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	b084      	sub	sp, #16
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	60f8      	str	r0, [r7, #12]
 80058ee:	60b9      	str	r1, [r7, #8]
 80058f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80058f2:	e033      	b.n	800595c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	68b9      	ldr	r1, [r7, #8]
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 f87f 	bl	80059fc <I2C_IsErrorOccurred>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d001      	beq.n	8005908 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e031      	b.n	800596c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800590e:	d025      	beq.n	800595c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005910:	f7fc fc8e 	bl	8002230 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	68ba      	ldr	r2, [r7, #8]
 800591c:	429a      	cmp	r2, r3
 800591e:	d302      	bcc.n	8005926 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d11a      	bne.n	800595c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	f003 0302 	and.w	r3, r3, #2
 8005930:	2b02      	cmp	r3, #2
 8005932:	d013      	beq.n	800595c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005938:	f043 0220 	orr.w	r2, r3, #32
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2220      	movs	r2, #32
 8005944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e007      	b.n	800596c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	f003 0302 	and.w	r3, r3, #2
 8005966:	2b02      	cmp	r3, #2
 8005968:	d1c4      	bne.n	80058f4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3710      	adds	r7, #16
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005980:	e02f      	b.n	80059e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	68b9      	ldr	r1, [r7, #8]
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f000 f838 	bl	80059fc <I2C_IsErrorOccurred>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d001      	beq.n	8005996 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e02d      	b.n	80059f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005996:	f7fc fc4b 	bl	8002230 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d302      	bcc.n	80059ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d11a      	bne.n	80059e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	f003 0320 	and.w	r3, r3, #32
 80059b6:	2b20      	cmp	r3, #32
 80059b8:	d013      	beq.n	80059e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059be:	f043 0220 	orr.w	r2, r3, #32
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2220      	movs	r2, #32
 80059ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e007      	b.n	80059f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	699b      	ldr	r3, [r3, #24]
 80059e8:	f003 0320 	and.w	r3, r3, #32
 80059ec:	2b20      	cmp	r3, #32
 80059ee:	d1c8      	bne.n	8005982 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3710      	adds	r7, #16
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
	...

080059fc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b08a      	sub	sp, #40	@ 0x28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005a16:	2300      	movs	r3, #0
 8005a18:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	f003 0310 	and.w	r3, r3, #16
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d068      	beq.n	8005afa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2210      	movs	r2, #16
 8005a2e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a30:	e049      	b.n	8005ac6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a38:	d045      	beq.n	8005ac6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005a3a:	f7fc fbf9 	bl	8002230 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	68ba      	ldr	r2, [r7, #8]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d302      	bcc.n	8005a50 <I2C_IsErrorOccurred+0x54>
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d13a      	bne.n	8005ac6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a5a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a62:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699b      	ldr	r3, [r3, #24]
 8005a6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a72:	d121      	bne.n	8005ab8 <I2C_IsErrorOccurred+0xbc>
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a7a:	d01d      	beq.n	8005ab8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005a7c:	7cfb      	ldrb	r3, [r7, #19]
 8005a7e:	2b20      	cmp	r3, #32
 8005a80:	d01a      	beq.n	8005ab8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a90:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005a92:	f7fc fbcd 	bl	8002230 <HAL_GetTick>
 8005a96:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a98:	e00e      	b.n	8005ab8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005a9a:	f7fc fbc9 	bl	8002230 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	2b19      	cmp	r3, #25
 8005aa6:	d907      	bls.n	8005ab8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	f043 0320 	orr.w	r3, r3, #32
 8005aae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005ab6:	e006      	b.n	8005ac6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	f003 0320 	and.w	r3, r3, #32
 8005ac2:	2b20      	cmp	r3, #32
 8005ac4:	d1e9      	bne.n	8005a9a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	f003 0320 	and.w	r3, r3, #32
 8005ad0:	2b20      	cmp	r3, #32
 8005ad2:	d003      	beq.n	8005adc <I2C_IsErrorOccurred+0xe0>
 8005ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d0aa      	beq.n	8005a32 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005adc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d103      	bne.n	8005aec <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2220      	movs	r2, #32
 8005aea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005aec:	6a3b      	ldr	r3, [r7, #32]
 8005aee:	f043 0304 	orr.w	r3, r3, #4
 8005af2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d00b      	beq.n	8005b24 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005b0c:	6a3b      	ldr	r3, [r7, #32]
 8005b0e:	f043 0301 	orr.w	r3, r3, #1
 8005b12:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b1c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00b      	beq.n	8005b46 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005b2e:	6a3b      	ldr	r3, [r7, #32]
 8005b30:	f043 0308 	orr.w	r3, r3, #8
 8005b34:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b3e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d00b      	beq.n	8005b68 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	f043 0302 	orr.w	r3, r3, #2
 8005b56:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005b68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d01c      	beq.n	8005baa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f7ff fe3b 	bl	80057ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6859      	ldr	r1, [r3, #4]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	4b0d      	ldr	r3, [pc, #52]	@ (8005bb8 <I2C_IsErrorOccurred+0x1bc>)
 8005b82:	400b      	ands	r3, r1
 8005b84:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	431a      	orrs	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2220      	movs	r2, #32
 8005b96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005baa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3728      	adds	r7, #40	@ 0x28
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	fe00e800 	.word	0xfe00e800

08005bbc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b087      	sub	sp, #28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	607b      	str	r3, [r7, #4]
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	817b      	strh	r3, [r7, #10]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005bce:	897b      	ldrh	r3, [r7, #10]
 8005bd0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005bd4:	7a7b      	ldrb	r3, [r7, #9]
 8005bd6:	041b      	lsls	r3, r3, #16
 8005bd8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005bdc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005be2:	6a3b      	ldr	r3, [r7, #32]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005bea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685a      	ldr	r2, [r3, #4]
 8005bf2:	6a3b      	ldr	r3, [r7, #32]
 8005bf4:	0d5b      	lsrs	r3, r3, #21
 8005bf6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005bfa:	4b08      	ldr	r3, [pc, #32]	@ (8005c1c <I2C_TransferConfig+0x60>)
 8005bfc:	430b      	orrs	r3, r1
 8005bfe:	43db      	mvns	r3, r3
 8005c00:	ea02 0103 	and.w	r1, r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005c0e:	bf00      	nop
 8005c10:	371c      	adds	r7, #28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	03ff63ff 	.word	0x03ff63ff

08005c20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b20      	cmp	r3, #32
 8005c34:	d138      	bne.n	8005ca8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d101      	bne.n	8005c44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c40:	2302      	movs	r3, #2
 8005c42:	e032      	b.n	8005caa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2224      	movs	r2, #36	@ 0x24
 8005c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f022 0201 	bic.w	r2, r2, #1
 8005c62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	6819      	ldr	r1, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	683a      	ldr	r2, [r7, #0]
 8005c80:	430a      	orrs	r2, r1
 8005c82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f042 0201 	orr.w	r2, r2, #1
 8005c92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2220      	movs	r2, #32
 8005c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	e000      	b.n	8005caa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005ca8:	2302      	movs	r3, #2
  }
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	370c      	adds	r7, #12
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb4:	4770      	bx	lr

08005cb6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005cb6:	b480      	push	{r7}
 8005cb8:	b085      	sub	sp, #20
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6078      	str	r0, [r7, #4]
 8005cbe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	2b20      	cmp	r3, #32
 8005cca:	d139      	bne.n	8005d40 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d101      	bne.n	8005cda <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	e033      	b.n	8005d42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2224      	movs	r2, #36	@ 0x24
 8005ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0201 	bic.w	r2, r2, #1
 8005cf8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005d08:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	021b      	lsls	r3, r3, #8
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0201 	orr.w	r2, r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2220      	movs	r2, #32
 8005d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	e000      	b.n	8005d42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d40:	2302      	movs	r3, #2
  }
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr

08005d4e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005d4e:	b580      	push	{r7, lr}
 8005d50:	b084      	sub	sp, #16
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d101      	bne.n	8005d60 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e041      	b.n	8005de4 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8005d68:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f245 5255 	movw	r2, #21845	@ 0x5555
 8005d72:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	6852      	ldr	r2, [r2, #4]
 8005d7c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6892      	ldr	r2, [r2, #8]
 8005d86:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8005d88:	f7fc fa52 	bl	8002230 <HAL_GetTick>
 8005d8c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005d8e:	e00f      	b.n	8005db0 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005d90:	f7fc fa4e 	bl	8002230 <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	2b31      	cmp	r3, #49	@ 0x31
 8005d9c:	d908      	bls.n	8005db0 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f003 0307 	and.w	r3, r3, #7
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d001      	beq.n	8005db0 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8005dac:	2303      	movs	r3, #3
 8005dae:	e019      	b.n	8005de4 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	f003 0307 	and.w	r3, r3, #7
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1e8      	bne.n	8005d90 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	691a      	ldr	r2, [r3, #16]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d005      	beq.n	8005dd8 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	68d2      	ldr	r2, [r2, #12]
 8005dd4:	611a      	str	r2, [r3, #16]
 8005dd6:	e004      	b.n	8005de2 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8005de0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3710      	adds	r7, #16
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8005dfc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005dfe:	2300      	movs	r3, #0
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d101      	bne.n	8005e1e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e0c0      	b.n	8005fa0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d106      	bne.n	8005e38 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f007 fcd6 	bl	800d7e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2203      	movs	r2, #3
 8005e3c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4618      	mov	r0, r3
 8005e46:	f004 f856 	bl	8009ef6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	73fb      	strb	r3, [r7, #15]
 8005e4e:	e03e      	b.n	8005ece <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005e50:	7bfa      	ldrb	r2, [r7, #15]
 8005e52:	6879      	ldr	r1, [r7, #4]
 8005e54:	4613      	mov	r3, r2
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	4413      	add	r3, r2
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	440b      	add	r3, r1
 8005e5e:	3311      	adds	r3, #17
 8005e60:	2201      	movs	r2, #1
 8005e62:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005e64:	7bfa      	ldrb	r2, [r7, #15]
 8005e66:	6879      	ldr	r1, [r7, #4]
 8005e68:	4613      	mov	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4413      	add	r3, r2
 8005e6e:	00db      	lsls	r3, r3, #3
 8005e70:	440b      	add	r3, r1
 8005e72:	3310      	adds	r3, #16
 8005e74:	7bfa      	ldrb	r2, [r7, #15]
 8005e76:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005e78:	7bfa      	ldrb	r2, [r7, #15]
 8005e7a:	6879      	ldr	r1, [r7, #4]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4413      	add	r3, r2
 8005e82:	00db      	lsls	r3, r3, #3
 8005e84:	440b      	add	r3, r1
 8005e86:	3313      	adds	r3, #19
 8005e88:	2200      	movs	r2, #0
 8005e8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005e8c:	7bfa      	ldrb	r2, [r7, #15]
 8005e8e:	6879      	ldr	r1, [r7, #4]
 8005e90:	4613      	mov	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	4413      	add	r3, r2
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	440b      	add	r3, r1
 8005e9a:	3320      	adds	r3, #32
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005ea0:	7bfa      	ldrb	r2, [r7, #15]
 8005ea2:	6879      	ldr	r1, [r7, #4]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	4413      	add	r3, r2
 8005eaa:	00db      	lsls	r3, r3, #3
 8005eac:	440b      	add	r3, r1
 8005eae:	3324      	adds	r3, #36	@ 0x24
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005eb4:	7bfb      	ldrb	r3, [r7, #15]
 8005eb6:	6879      	ldr	r1, [r7, #4]
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	4613      	mov	r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	00db      	lsls	r3, r3, #3
 8005ec2:	440b      	add	r3, r1
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ec8:	7bfb      	ldrb	r3, [r7, #15]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	73fb      	strb	r3, [r7, #15]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	791b      	ldrb	r3, [r3, #4]
 8005ed2:	7bfa      	ldrb	r2, [r7, #15]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d3bb      	bcc.n	8005e50 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ed8:	2300      	movs	r3, #0
 8005eda:	73fb      	strb	r3, [r7, #15]
 8005edc:	e044      	b.n	8005f68 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005ede:	7bfa      	ldrb	r2, [r7, #15]
 8005ee0:	6879      	ldr	r1, [r7, #4]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	440b      	add	r3, r1
 8005eec:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005ef4:	7bfa      	ldrb	r2, [r7, #15]
 8005ef6:	6879      	ldr	r1, [r7, #4]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	4413      	add	r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	440b      	add	r3, r1
 8005f02:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005f06:	7bfa      	ldrb	r2, [r7, #15]
 8005f08:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005f0a:	7bfa      	ldrb	r2, [r7, #15]
 8005f0c:	6879      	ldr	r1, [r7, #4]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	4413      	add	r3, r2
 8005f14:	00db      	lsls	r3, r3, #3
 8005f16:	440b      	add	r3, r1
 8005f18:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005f20:	7bfa      	ldrb	r2, [r7, #15]
 8005f22:	6879      	ldr	r1, [r7, #4]
 8005f24:	4613      	mov	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	4413      	add	r3, r2
 8005f2a:	00db      	lsls	r3, r3, #3
 8005f2c:	440b      	add	r3, r1
 8005f2e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8005f32:	2200      	movs	r2, #0
 8005f34:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005f36:	7bfa      	ldrb	r2, [r7, #15]
 8005f38:	6879      	ldr	r1, [r7, #4]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	4413      	add	r3, r2
 8005f40:	00db      	lsls	r3, r3, #3
 8005f42:	440b      	add	r3, r1
 8005f44:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005f48:	2200      	movs	r2, #0
 8005f4a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005f4c:	7bfa      	ldrb	r2, [r7, #15]
 8005f4e:	6879      	ldr	r1, [r7, #4]
 8005f50:	4613      	mov	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	00db      	lsls	r3, r3, #3
 8005f58:	440b      	add	r3, r1
 8005f5a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8005f5e:	2200      	movs	r2, #0
 8005f60:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f62:	7bfb      	ldrb	r3, [r7, #15]
 8005f64:	3301      	adds	r3, #1
 8005f66:	73fb      	strb	r3, [r7, #15]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	791b      	ldrb	r3, [r3, #4]
 8005f6c:	7bfa      	ldrb	r2, [r7, #15]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d3b5      	bcc.n	8005ede <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6818      	ldr	r0, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	3304      	adds	r3, #4
 8005f7a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8005f7e:	f003 ffd5 	bl	8009f2c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	7a9b      	ldrb	r3, [r3, #10]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d102      	bne.n	8005f9e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f001 fc0e 	bl	80077ba <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d101      	bne.n	8005fbe <HAL_PCD_Start+0x16>
 8005fba:	2302      	movs	r3, #2
 8005fbc:	e012      	b.n	8005fe4 <HAL_PCD_Start+0x3c>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f003 ff7c 	bl	8009ec8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f005 fd59 	bl	800ba8c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3708      	adds	r7, #8
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f005 fd5e 	bl	800baba <USB_ReadInterrupts>
 8005ffe:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d003      	beq.n	8006012 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 fb06 	bl	800661c <PCD_EP_ISR_Handler>

    return;
 8006010:	e110      	b.n	8006234 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006018:	2b00      	cmp	r3, #0
 800601a:	d013      	beq.n	8006044 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006024:	b29a      	uxth	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800602e:	b292      	uxth	r2, r2
 8006030:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f007 fc66 	bl	800d906 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800603a:	2100      	movs	r1, #0
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 f8fc 	bl	800623a <HAL_PCD_SetAddress>

    return;
 8006042:	e0f7      	b.n	8006234 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d00c      	beq.n	8006068 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006056:	b29a      	uxth	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006060:	b292      	uxth	r2, r2
 8006062:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006066:	e0e5      	b.n	8006234 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00c      	beq.n	800608c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800607a:	b29a      	uxth	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006084:	b292      	uxth	r2, r2
 8006086:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800608a:	e0d3      	b.n	8006234 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d034      	beq.n	8006100 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800609e:	b29a      	uxth	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f022 0204 	bic.w	r2, r2, #4
 80060a8:	b292      	uxth	r2, r2
 80060aa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f022 0208 	bic.w	r2, r2, #8
 80060c0:	b292      	uxth	r2, r2
 80060c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d107      	bne.n	80060e0 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80060d8:	2100      	movs	r1, #0
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f007 fe06 	bl	800dcec <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f007 fc49 	bl	800d978 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80060f8:	b292      	uxth	r2, r2
 80060fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80060fe:	e099      	b.n	8006234 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006106:	2b00      	cmp	r3, #0
 8006108:	d027      	beq.n	800615a <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006112:	b29a      	uxth	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f042 0208 	orr.w	r2, r2, #8
 800611c:	b292      	uxth	r2, r2
 800611e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800612a:	b29a      	uxth	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006134:	b292      	uxth	r2, r2
 8006136:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006142:	b29a      	uxth	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f042 0204 	orr.w	r2, r2, #4
 800614c:	b292      	uxth	r2, r2
 800614e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f007 fbf6 	bl	800d944 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006158:	e06c      	b.n	8006234 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006160:	2b00      	cmp	r3, #0
 8006162:	d040      	beq.n	80061e6 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800616c:	b29a      	uxth	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006176:	b292      	uxth	r2, r2
 8006178:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006182:	2b00      	cmp	r3, #0
 8006184:	d12b      	bne.n	80061de <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800618e:	b29a      	uxth	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f042 0204 	orr.w	r2, r2, #4
 8006198:	b292      	uxth	r2, r2
 800619a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f042 0208 	orr.w	r2, r2, #8
 80061b0:	b292      	uxth	r2, r2
 80061b2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80061c6:	b29b      	uxth	r3, r3
 80061c8:	089b      	lsrs	r3, r3, #2
 80061ca:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80061d4:	2101      	movs	r1, #1
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f007 fd88 	bl	800dcec <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80061dc:	e02a      	b.n	8006234 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f007 fbb0 	bl	800d944 <HAL_PCD_SuspendCallback>
    return;
 80061e4:	e026      	b.n	8006234 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00f      	beq.n	8006210 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80061f8:	b29a      	uxth	r2, r3
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006202:	b292      	uxth	r2, r2
 8006204:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f007 fb6e 	bl	800d8ea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800620e:	e011      	b.n	8006234 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00c      	beq.n	8006234 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006222:	b29a      	uxth	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800622c:	b292      	uxth	r2, r2
 800622e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006232:	bf00      	nop
  }
}
 8006234:	3710      	adds	r7, #16
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}

0800623a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800623a:	b580      	push	{r7, lr}
 800623c:	b082      	sub	sp, #8
 800623e:	af00      	add	r7, sp, #0
 8006240:	6078      	str	r0, [r7, #4]
 8006242:	460b      	mov	r3, r1
 8006244:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800624c:	2b01      	cmp	r3, #1
 800624e:	d101      	bne.n	8006254 <HAL_PCD_SetAddress+0x1a>
 8006250:	2302      	movs	r3, #2
 8006252:	e012      	b.n	800627a <HAL_PCD_SetAddress+0x40>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	78fa      	ldrb	r2, [r7, #3]
 8006260:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	78fa      	ldrb	r2, [r7, #3]
 8006268:	4611      	mov	r1, r2
 800626a:	4618      	mov	r0, r3
 800626c:	f005 fbfa 	bl	800ba64 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006278:	2300      	movs	r3, #0
}
 800627a:	4618      	mov	r0, r3
 800627c:	3708      	adds	r7, #8
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006282:	b580      	push	{r7, lr}
 8006284:	b084      	sub	sp, #16
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
 800628a:	4608      	mov	r0, r1
 800628c:	4611      	mov	r1, r2
 800628e:	461a      	mov	r2, r3
 8006290:	4603      	mov	r3, r0
 8006292:	70fb      	strb	r3, [r7, #3]
 8006294:	460b      	mov	r3, r1
 8006296:	803b      	strh	r3, [r7, #0]
 8006298:	4613      	mov	r3, r2
 800629a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800629c:	2300      	movs	r3, #0
 800629e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80062a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	da0e      	bge.n	80062c6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062a8:	78fb      	ldrb	r3, [r7, #3]
 80062aa:	f003 0207 	and.w	r2, r3, #7
 80062ae:	4613      	mov	r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	4413      	add	r3, r2
 80062b4:	00db      	lsls	r3, r3, #3
 80062b6:	3310      	adds	r3, #16
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	4413      	add	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2201      	movs	r2, #1
 80062c2:	705a      	strb	r2, [r3, #1]
 80062c4:	e00e      	b.n	80062e4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062c6:	78fb      	ldrb	r3, [r7, #3]
 80062c8:	f003 0207 	and.w	r2, r3, #7
 80062cc:	4613      	mov	r3, r2
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	4413      	add	r3, r2
 80062d2:	00db      	lsls	r3, r3, #3
 80062d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	4413      	add	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2200      	movs	r2, #0
 80062e2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80062e4:	78fb      	ldrb	r3, [r7, #3]
 80062e6:	f003 0307 	and.w	r3, r3, #7
 80062ea:	b2da      	uxtb	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80062f0:	883b      	ldrh	r3, [r7, #0]
 80062f2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	78ba      	ldrb	r2, [r7, #2]
 80062fe:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006300:	78bb      	ldrb	r3, [r7, #2]
 8006302:	2b02      	cmp	r3, #2
 8006304:	d102      	bne.n	800630c <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006312:	2b01      	cmp	r3, #1
 8006314:	d101      	bne.n	800631a <HAL_PCD_EP_Open+0x98>
 8006316:	2302      	movs	r3, #2
 8006318:	e00e      	b.n	8006338 <HAL_PCD_EP_Open+0xb6>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68f9      	ldr	r1, [r7, #12]
 8006328:	4618      	mov	r0, r3
 800632a:	f003 fe1d 	bl	8009f68 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8006336:	7afb      	ldrb	r3, [r7, #11]
}
 8006338:	4618      	mov	r0, r3
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	460b      	mov	r3, r1
 800634a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800634c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006350:	2b00      	cmp	r3, #0
 8006352:	da0e      	bge.n	8006372 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006354:	78fb      	ldrb	r3, [r7, #3]
 8006356:	f003 0207 	and.w	r2, r3, #7
 800635a:	4613      	mov	r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	4413      	add	r3, r2
 8006360:	00db      	lsls	r3, r3, #3
 8006362:	3310      	adds	r3, #16
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	4413      	add	r3, r2
 8006368:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2201      	movs	r2, #1
 800636e:	705a      	strb	r2, [r3, #1]
 8006370:	e00e      	b.n	8006390 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006372:	78fb      	ldrb	r3, [r7, #3]
 8006374:	f003 0207 	and.w	r2, r3, #7
 8006378:	4613      	mov	r3, r2
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	4413      	add	r3, r2
 800637e:	00db      	lsls	r3, r3, #3
 8006380:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	4413      	add	r3, r2
 8006388:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006390:	78fb      	ldrb	r3, [r7, #3]
 8006392:	f003 0307 	and.w	r3, r3, #7
 8006396:	b2da      	uxtb	r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d101      	bne.n	80063aa <HAL_PCD_EP_Close+0x6a>
 80063a6:	2302      	movs	r3, #2
 80063a8:	e00e      	b.n	80063c8 <HAL_PCD_EP_Close+0x88>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68f9      	ldr	r1, [r7, #12]
 80063b8:	4618      	mov	r0, r3
 80063ba:	f004 fabd 	bl	800a938 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80063c6:	2300      	movs	r3, #0
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3710      	adds	r7, #16
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b086      	sub	sp, #24
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	607a      	str	r2, [r7, #4]
 80063da:	603b      	str	r3, [r7, #0]
 80063dc:	460b      	mov	r3, r1
 80063de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063e0:	7afb      	ldrb	r3, [r7, #11]
 80063e2:	f003 0207 	and.w	r2, r3, #7
 80063e6:	4613      	mov	r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	4413      	add	r3, r2
 80063ec:	00db      	lsls	r3, r3, #3
 80063ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	4413      	add	r3, r2
 80063f6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	683a      	ldr	r2, [r7, #0]
 8006402:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2200      	movs	r2, #0
 8006408:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	2200      	movs	r2, #0
 800640e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006410:	7afb      	ldrb	r3, [r7, #11]
 8006412:	f003 0307 	and.w	r3, r3, #7
 8006416:	b2da      	uxtb	r2, r3
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	6979      	ldr	r1, [r7, #20]
 8006422:	4618      	mov	r0, r3
 8006424:	f004 fc75 	bl	800ad12 <USB_EPStartXfer>

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3718      	adds	r7, #24
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}

08006432 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006432:	b480      	push	{r7}
 8006434:	b083      	sub	sp, #12
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]
 800643a:	460b      	mov	r3, r1
 800643c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800643e:	78fb      	ldrb	r3, [r7, #3]
 8006440:	f003 0207 	and.w	r2, r3, #7
 8006444:	6879      	ldr	r1, [r7, #4]
 8006446:	4613      	mov	r3, r2
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	4413      	add	r3, r2
 800644c:	00db      	lsls	r3, r3, #3
 800644e:	440b      	add	r3, r1
 8006450:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8006454:	681b      	ldr	r3, [r3, #0]
}
 8006456:	4618      	mov	r0, r3
 8006458:	370c      	adds	r7, #12
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr

08006462 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b086      	sub	sp, #24
 8006466:	af00      	add	r7, sp, #0
 8006468:	60f8      	str	r0, [r7, #12]
 800646a:	607a      	str	r2, [r7, #4]
 800646c:	603b      	str	r3, [r7, #0]
 800646e:	460b      	mov	r3, r1
 8006470:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006472:	7afb      	ldrb	r3, [r7, #11]
 8006474:	f003 0207 	and.w	r2, r3, #7
 8006478:	4613      	mov	r3, r2
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	4413      	add	r3, r2
 800647e:	00db      	lsls	r3, r3, #3
 8006480:	3310      	adds	r3, #16
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	4413      	add	r3, r2
 8006486:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	683a      	ldr	r2, [r7, #0]
 8006492:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	2200      	movs	r2, #0
 80064a6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	2201      	movs	r2, #1
 80064ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80064ae:	7afb      	ldrb	r3, [r7, #11]
 80064b0:	f003 0307 	and.w	r3, r3, #7
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	6979      	ldr	r1, [r7, #20]
 80064c0:	4618      	mov	r0, r3
 80064c2:	f004 fc26 	bl	800ad12 <USB_EPStartXfer>

  return HAL_OK;
 80064c6:	2300      	movs	r3, #0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3718      	adds	r7, #24
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	460b      	mov	r3, r1
 80064da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80064dc:	78fb      	ldrb	r3, [r7, #3]
 80064de:	f003 0307 	and.w	r3, r3, #7
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	7912      	ldrb	r2, [r2, #4]
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d901      	bls.n	80064ee <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e03e      	b.n	800656c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80064ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	da0e      	bge.n	8006514 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064f6:	78fb      	ldrb	r3, [r7, #3]
 80064f8:	f003 0207 	and.w	r2, r3, #7
 80064fc:	4613      	mov	r3, r2
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	4413      	add	r3, r2
 8006502:	00db      	lsls	r3, r3, #3
 8006504:	3310      	adds	r3, #16
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	4413      	add	r3, r2
 800650a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2201      	movs	r2, #1
 8006510:	705a      	strb	r2, [r3, #1]
 8006512:	e00c      	b.n	800652e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006514:	78fa      	ldrb	r2, [r7, #3]
 8006516:	4613      	mov	r3, r2
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	4413      	add	r3, r2
 800651c:	00db      	lsls	r3, r3, #3
 800651e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	4413      	add	r3, r2
 8006526:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2201      	movs	r2, #1
 8006532:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006534:	78fb      	ldrb	r3, [r7, #3]
 8006536:	f003 0307 	and.w	r3, r3, #7
 800653a:	b2da      	uxtb	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006546:	2b01      	cmp	r3, #1
 8006548:	d101      	bne.n	800654e <HAL_PCD_EP_SetStall+0x7e>
 800654a:	2302      	movs	r3, #2
 800654c:	e00e      	b.n	800656c <HAL_PCD_EP_SetStall+0x9c>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2201      	movs	r2, #1
 8006552:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68f9      	ldr	r1, [r7, #12]
 800655c:	4618      	mov	r0, r3
 800655e:	f005 f987 	bl	800b870 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800656a:	2300      	movs	r3, #0
}
 800656c:	4618      	mov	r0, r3
 800656e:	3710      	adds	r7, #16
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	460b      	mov	r3, r1
 800657e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006580:	78fb      	ldrb	r3, [r7, #3]
 8006582:	f003 030f 	and.w	r3, r3, #15
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	7912      	ldrb	r2, [r2, #4]
 800658a:	4293      	cmp	r3, r2
 800658c:	d901      	bls.n	8006592 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e040      	b.n	8006614 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006592:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006596:	2b00      	cmp	r3, #0
 8006598:	da0e      	bge.n	80065b8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800659a:	78fb      	ldrb	r3, [r7, #3]
 800659c:	f003 0207 	and.w	r2, r3, #7
 80065a0:	4613      	mov	r3, r2
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	4413      	add	r3, r2
 80065a6:	00db      	lsls	r3, r3, #3
 80065a8:	3310      	adds	r3, #16
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	4413      	add	r3, r2
 80065ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2201      	movs	r2, #1
 80065b4:	705a      	strb	r2, [r3, #1]
 80065b6:	e00e      	b.n	80065d6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80065b8:	78fb      	ldrb	r3, [r7, #3]
 80065ba:	f003 0207 	and.w	r2, r3, #7
 80065be:	4613      	mov	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4413      	add	r3, r2
 80065c4:	00db      	lsls	r3, r3, #3
 80065c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	4413      	add	r3, r2
 80065ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80065dc:	78fb      	ldrb	r3, [r7, #3]
 80065de:	f003 0307 	and.w	r3, r3, #7
 80065e2:	b2da      	uxtb	r2, r3
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d101      	bne.n	80065f6 <HAL_PCD_EP_ClrStall+0x82>
 80065f2:	2302      	movs	r3, #2
 80065f4:	e00e      	b.n	8006614 <HAL_PCD_EP_ClrStall+0xa0>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	68f9      	ldr	r1, [r7, #12]
 8006604:	4618      	mov	r0, r3
 8006606:	f005 f984 	bl	800b912 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006612:	2300      	movs	r3, #0
}
 8006614:	4618      	mov	r0, r3
 8006616:	3710      	adds	r7, #16
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b092      	sub	sp, #72	@ 0x48
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006624:	e333      	b.n	8006c8e <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800662e:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006630:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006632:	b2db      	uxtb	r3, r3
 8006634:	f003 030f 	and.w	r3, r3, #15
 8006638:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800663c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006640:	2b00      	cmp	r3, #0
 8006642:	f040 8108 	bne.w	8006856 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006646:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006648:	f003 0310 	and.w	r3, r3, #16
 800664c:	2b00      	cmp	r3, #0
 800664e:	d14c      	bne.n	80066ea <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	881b      	ldrh	r3, [r3, #0]
 8006656:	b29b      	uxth	r3, r3
 8006658:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800665c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006660:	813b      	strh	r3, [r7, #8]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	893b      	ldrh	r3, [r7, #8]
 8006668:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800666c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006670:	b29b      	uxth	r3, r3
 8006672:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	3310      	adds	r3, #16
 8006678:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006682:	b29b      	uxth	r3, r3
 8006684:	461a      	mov	r2, r3
 8006686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	00db      	lsls	r3, r3, #3
 800668c:	4413      	add	r3, r2
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	6812      	ldr	r2, [r2, #0]
 8006692:	4413      	add	r3, r2
 8006694:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006698:	881b      	ldrh	r3, [r3, #0]
 800669a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800669e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066a0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80066a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066a4:	695a      	ldr	r2, [r3, #20]
 80066a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066a8:	69db      	ldr	r3, [r3, #28]
 80066aa:	441a      	add	r2, r3
 80066ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066ae:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80066b0:	2100      	movs	r1, #0
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f007 f8ff 	bl	800d8b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	7b1b      	ldrb	r3, [r3, #12]
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f000 82e5 	beq.w	8006c8e <PCD_EP_ISR_Handler+0x672>
 80066c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f040 82e0 	bne.w	8006c8e <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	7b1b      	ldrb	r3, [r3, #12]
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80066d8:	b2da      	uxtb	r2, r3
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	731a      	strb	r2, [r3, #12]
 80066e8:	e2d1      	b.n	8006c8e <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80066f0:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	881b      	ldrh	r3, [r3, #0]
 80066f8:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80066fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80066fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006700:	2b00      	cmp	r3, #0
 8006702:	d032      	beq.n	800676a <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800670c:	b29b      	uxth	r3, r3
 800670e:	461a      	mov	r2, r3
 8006710:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	00db      	lsls	r3, r3, #3
 8006716:	4413      	add	r3, r2
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	6812      	ldr	r2, [r2, #0]
 800671c:	4413      	add	r3, r2
 800671e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006722:	881b      	ldrh	r3, [r3, #0]
 8006724:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800672a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6818      	ldr	r0, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8006736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006738:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800673a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800673c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800673e:	b29b      	uxth	r3, r3
 8006740:	f005 fa0e 	bl	800bb60 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	b29a      	uxth	r2, r3
 800674c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006750:	4013      	ands	r3, r2
 8006752:	817b      	strh	r3, [r7, #10]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	897a      	ldrh	r2, [r7, #10]
 800675a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800675e:	b292      	uxth	r2, r2
 8006760:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f007 f87a 	bl	800d85c <HAL_PCD_SetupStageCallback>
 8006768:	e291      	b.n	8006c8e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800676a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800676e:	2b00      	cmp	r3, #0
 8006770:	f280 828d 	bge.w	8006c8e <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	881b      	ldrh	r3, [r3, #0]
 800677a:	b29a      	uxth	r2, r3
 800677c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006780:	4013      	ands	r3, r2
 8006782:	81fb      	strh	r3, [r7, #14]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	89fa      	ldrh	r2, [r7, #14]
 800678a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800678e:	b292      	uxth	r2, r2
 8006790:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800679a:	b29b      	uxth	r3, r3
 800679c:	461a      	mov	r2, r3
 800679e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	00db      	lsls	r3, r3, #3
 80067a4:	4413      	add	r3, r2
 80067a6:	687a      	ldr	r2, [r7, #4]
 80067a8:	6812      	ldr	r2, [r2, #0]
 80067aa:	4413      	add	r3, r2
 80067ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80067b0:	881b      	ldrh	r3, [r3, #0]
 80067b2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80067b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067b8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80067ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067bc:	69db      	ldr	r3, [r3, #28]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d019      	beq.n	80067f6 <PCD_EP_ISR_Handler+0x1da>
 80067c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067c4:	695b      	ldr	r3, [r3, #20]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d015      	beq.n	80067f6 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6818      	ldr	r0, [r3, #0]
 80067ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d0:	6959      	ldr	r1, [r3, #20]
 80067d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80067d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80067da:	b29b      	uxth	r3, r3
 80067dc:	f005 f9c0 	bl	800bb60 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80067e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067e2:	695a      	ldr	r2, [r3, #20]
 80067e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067e6:	69db      	ldr	r3, [r3, #28]
 80067e8:	441a      	add	r2, r3
 80067ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ec:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80067ee:	2100      	movs	r1, #0
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f007 f845 	bl	800d880 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	881b      	ldrh	r3, [r3, #0]
 80067fc:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80067fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006800:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006804:	2b00      	cmp	r3, #0
 8006806:	f040 8242 	bne.w	8006c8e <PCD_EP_ISR_Handler+0x672>
 800680a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800680c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006810:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006814:	f000 823b 	beq.w	8006c8e <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	881b      	ldrh	r3, [r3, #0]
 800681e:	b29b      	uxth	r3, r3
 8006820:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006824:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006828:	81bb      	strh	r3, [r7, #12]
 800682a:	89bb      	ldrh	r3, [r7, #12]
 800682c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006830:	81bb      	strh	r3, [r7, #12]
 8006832:	89bb      	ldrh	r3, [r7, #12]
 8006834:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006838:	81bb      	strh	r3, [r7, #12]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	89bb      	ldrh	r3, [r7, #12]
 8006840:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006844:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006848:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800684c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006850:	b29b      	uxth	r3, r3
 8006852:	8013      	strh	r3, [r2, #0]
 8006854:	e21b      	b.n	8006c8e <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	461a      	mov	r2, r3
 800685c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	4413      	add	r3, r2
 8006864:	881b      	ldrh	r3, [r3, #0]
 8006866:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006868:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800686c:	2b00      	cmp	r3, #0
 800686e:	f280 80f1 	bge.w	8006a54 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	461a      	mov	r2, r3
 8006878:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4413      	add	r3, r2
 8006880:	881b      	ldrh	r3, [r3, #0]
 8006882:	b29a      	uxth	r2, r3
 8006884:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006888:	4013      	ands	r3, r2
 800688a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	461a      	mov	r2, r3
 8006892:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	4413      	add	r3, r2
 800689a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800689c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80068a0:	b292      	uxth	r2, r2
 80068a2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80068a4:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80068a8:	4613      	mov	r3, r2
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	4413      	add	r3, r2
 80068ae:	00db      	lsls	r3, r3, #3
 80068b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	4413      	add	r3, r2
 80068b8:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80068ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068bc:	7b1b      	ldrb	r3, [r3, #12]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d123      	bne.n	800690a <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	461a      	mov	r2, r3
 80068ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	00db      	lsls	r3, r3, #3
 80068d4:	4413      	add	r3, r2
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	6812      	ldr	r2, [r2, #0]
 80068da:	4413      	add	r3, r2
 80068dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80068e0:	881b      	ldrh	r3, [r3, #0]
 80068e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068e6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80068ea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f000 808b 	beq.w	8006a0a <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6818      	ldr	r0, [r3, #0]
 80068f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068fa:	6959      	ldr	r1, [r3, #20]
 80068fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068fe:	88da      	ldrh	r2, [r3, #6]
 8006900:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006904:	f005 f92c 	bl	800bb60 <USB_ReadPMA>
 8006908:	e07f      	b.n	8006a0a <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800690a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800690c:	78db      	ldrb	r3, [r3, #3]
 800690e:	2b02      	cmp	r3, #2
 8006910:	d109      	bne.n	8006926 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006912:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006914:	461a      	mov	r2, r3
 8006916:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 f9c6 	bl	8006caa <HAL_PCD_EP_DB_Receive>
 800691e:	4603      	mov	r3, r0
 8006920:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006924:	e071      	b.n	8006a0a <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	461a      	mov	r2, r3
 800692c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4413      	add	r3, r2
 8006934:	881b      	ldrh	r3, [r3, #0]
 8006936:	b29b      	uxth	r3, r3
 8006938:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800693c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006940:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	461a      	mov	r2, r3
 8006948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	441a      	add	r2, r3
 8006950:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006952:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006956:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800695a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800695e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006962:	b29b      	uxth	r3, r3
 8006964:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	461a      	mov	r2, r3
 800696c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	4413      	add	r3, r2
 8006974:	881b      	ldrh	r3, [r3, #0]
 8006976:	b29b      	uxth	r3, r3
 8006978:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800697c:	2b00      	cmp	r3, #0
 800697e:	d022      	beq.n	80069c6 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006988:	b29b      	uxth	r3, r3
 800698a:	461a      	mov	r2, r3
 800698c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	00db      	lsls	r3, r3, #3
 8006992:	4413      	add	r3, r2
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	6812      	ldr	r2, [r2, #0]
 8006998:	4413      	add	r3, r2
 800699a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800699e:	881b      	ldrh	r3, [r3, #0]
 80069a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069a4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80069a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d02c      	beq.n	8006a0a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069b6:	6959      	ldr	r1, [r3, #20]
 80069b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069ba:	891a      	ldrh	r2, [r3, #8]
 80069bc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80069c0:	f005 f8ce 	bl	800bb60 <USB_ReadPMA>
 80069c4:	e021      	b.n	8006a0a <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	461a      	mov	r2, r3
 80069d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	00db      	lsls	r3, r3, #3
 80069d8:	4413      	add	r3, r2
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	6812      	ldr	r2, [r2, #0]
 80069de:	4413      	add	r3, r2
 80069e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80069e4:	881b      	ldrh	r3, [r3, #0]
 80069e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069ea:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80069ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d009      	beq.n	8006a0a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6818      	ldr	r0, [r3, #0]
 80069fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069fc:	6959      	ldr	r1, [r3, #20]
 80069fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a00:	895a      	ldrh	r2, [r3, #10]
 8006a02:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006a06:	f005 f8ab 	bl	800bb60 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006a0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a0c:	69da      	ldr	r2, [r3, #28]
 8006a0e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006a12:	441a      	add	r2, r3
 8006a14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a16:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006a18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a1a:	695a      	ldr	r2, [r3, #20]
 8006a1c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006a20:	441a      	add	r2, r3
 8006a22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a24:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006a26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a28:	699b      	ldr	r3, [r3, #24]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d005      	beq.n	8006a3a <PCD_EP_ISR_Handler+0x41e>
 8006a2e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006a32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d206      	bcs.n	8006a48 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	4619      	mov	r1, r3
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f006 ff1d 	bl	800d880 <HAL_PCD_DataOutStageCallback>
 8006a46:	e005      	b.n	8006a54 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f004 f95f 	bl	800ad12 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006a54:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 8117 	beq.w	8006c8e <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8006a60:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006a64:	4613      	mov	r3, r2
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	4413      	add	r3, r2
 8006a6a:	00db      	lsls	r3, r3, #3
 8006a6c:	3310      	adds	r3, #16
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	4413      	add	r3, r2
 8006a72:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	461a      	mov	r2, r3
 8006a7a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006a7e:	009b      	lsls	r3, r3, #2
 8006a80:	4413      	add	r3, r2
 8006a82:	881b      	ldrh	r3, [r3, #0]
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006a8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a8e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	461a      	mov	r2, r3
 8006a96:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	441a      	add	r2, r3
 8006a9e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006aa0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006aa4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006aac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aae:	78db      	ldrb	r3, [r3, #3]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	f040 80a1 	bne.w	8006bf8 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006ab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ab8:	2200      	movs	r2, #0
 8006aba:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006abe:	7b1b      	ldrb	r3, [r3, #12]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f000 8092 	beq.w	8006bea <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006ac6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d046      	beq.n	8006b5e <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006ad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ad2:	785b      	ldrb	r3, [r3, #1]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d126      	bne.n	8006b26 <PCD_EP_ISR_Handler+0x50a>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	617b      	str	r3, [r7, #20]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	461a      	mov	r2, r3
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	4413      	add	r3, r2
 8006aee:	617b      	str	r3, [r7, #20]
 8006af0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	00da      	lsls	r2, r3, #3
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	4413      	add	r3, r2
 8006afa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006afe:	613b      	str	r3, [r7, #16]
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	881b      	ldrh	r3, [r3, #0]
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b0a:	b29a      	uxth	r2, r3
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	801a      	strh	r2, [r3, #0]
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	881b      	ldrh	r3, [r3, #0]
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b1e:	b29a      	uxth	r2, r3
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	801a      	strh	r2, [r3, #0]
 8006b24:	e061      	b.n	8006bea <PCD_EP_ISR_Handler+0x5ce>
 8006b26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b28:	785b      	ldrb	r3, [r3, #1]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d15d      	bne.n	8006bea <PCD_EP_ISR_Handler+0x5ce>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	61fb      	str	r3, [r7, #28]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	461a      	mov	r2, r3
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	4413      	add	r3, r2
 8006b44:	61fb      	str	r3, [r7, #28]
 8006b46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	00da      	lsls	r2, r3, #3
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006b54:	61bb      	str	r3, [r7, #24]
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	801a      	strh	r2, [r3, #0]
 8006b5c:	e045      	b.n	8006bea <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b66:	785b      	ldrb	r3, [r3, #1]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d126      	bne.n	8006bba <PCD_EP_ISR_Handler+0x59e>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b80:	4413      	add	r3, r2
 8006b82:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	00da      	lsls	r2, r3, #3
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	4413      	add	r3, r2
 8006b8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b92:	623b      	str	r3, [r7, #32]
 8006b94:	6a3b      	ldr	r3, [r7, #32]
 8006b96:	881b      	ldrh	r3, [r3, #0]
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b9e:	b29a      	uxth	r2, r3
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	801a      	strh	r2, [r3, #0]
 8006ba4:	6a3b      	ldr	r3, [r7, #32]
 8006ba6:	881b      	ldrh	r3, [r3, #0]
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	6a3b      	ldr	r3, [r7, #32]
 8006bb6:	801a      	strh	r2, [r3, #0]
 8006bb8:	e017      	b.n	8006bea <PCD_EP_ISR_Handler+0x5ce>
 8006bba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bbc:	785b      	ldrb	r3, [r3, #1]
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d113      	bne.n	8006bea <PCD_EP_ISR_Handler+0x5ce>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	461a      	mov	r2, r3
 8006bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd0:	4413      	add	r3, r2
 8006bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	00da      	lsls	r2, r3, #3
 8006bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bdc:	4413      	add	r3, r2
 8006bde:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006be2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be6:	2200      	movs	r2, #0
 8006be8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006bea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	4619      	mov	r1, r3
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f006 fe60 	bl	800d8b6 <HAL_PCD_DataInStageCallback>
 8006bf6:	e04a      	b.n	8006c8e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006bf8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d13f      	bne.n	8006c82 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	00db      	lsls	r3, r3, #3
 8006c14:	4413      	add	r3, r2
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	6812      	ldr	r2, [r2, #0]
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c20:	881b      	ldrh	r3, [r3, #0]
 8006c22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c26:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8006c28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c2a:	699a      	ldr	r2, [r3, #24]
 8006c2c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d906      	bls.n	8006c40 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006c32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c34:	699a      	ldr	r2, [r3, #24]
 8006c36:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006c38:	1ad2      	subs	r2, r2, r3
 8006c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c3c:	619a      	str	r2, [r3, #24]
 8006c3e:	e002      	b.n	8006c46 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8006c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c42:	2200      	movs	r2, #0
 8006c44:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c48:	699b      	ldr	r3, [r3, #24]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d106      	bne.n	8006c5c <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	4619      	mov	r1, r3
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f006 fe2e 	bl	800d8b6 <HAL_PCD_DataInStageCallback>
 8006c5a:	e018      	b.n	8006c8e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006c5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c5e:	695a      	ldr	r2, [r3, #20]
 8006c60:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006c62:	441a      	add	r2, r3
 8006c64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c66:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006c68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c6a:	69da      	ldr	r2, [r3, #28]
 8006c6c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006c6e:	441a      	add	r2, r3
 8006c70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c72:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f004 f849 	bl	800ad12 <USB_EPStartXfer>
 8006c80:	e005      	b.n	8006c8e <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006c82:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006c84:	461a      	mov	r2, r3
 8006c86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 f917 	bl	8006ebc <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	b21b      	sxth	r3, r3
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f6ff acc3 	blt.w	8006626 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3748      	adds	r7, #72	@ 0x48
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}

08006caa <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006caa:	b580      	push	{r7, lr}
 8006cac:	b088      	sub	sp, #32
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	60f8      	str	r0, [r7, #12]
 8006cb2:	60b9      	str	r1, [r7, #8]
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006cb8:	88fb      	ldrh	r3, [r7, #6]
 8006cba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d07c      	beq.n	8006dbc <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	461a      	mov	r2, r3
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	00db      	lsls	r3, r3, #3
 8006cd4:	4413      	add	r3, r2
 8006cd6:	68fa      	ldr	r2, [r7, #12]
 8006cd8:	6812      	ldr	r2, [r2, #0]
 8006cda:	4413      	add	r3, r2
 8006cdc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ce0:	881b      	ldrh	r3, [r3, #0]
 8006ce2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ce6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	699a      	ldr	r2, [r3, #24]
 8006cec:	8b7b      	ldrh	r3, [r7, #26]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d306      	bcc.n	8006d00 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	699a      	ldr	r2, [r3, #24]
 8006cf6:	8b7b      	ldrh	r3, [r7, #26]
 8006cf8:	1ad2      	subs	r2, r2, r3
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	619a      	str	r2, [r3, #24]
 8006cfe:	e002      	b.n	8006d06 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	2200      	movs	r2, #0
 8006d04:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	699b      	ldr	r3, [r3, #24]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d123      	bne.n	8006d56 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	461a      	mov	r2, r3
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	781b      	ldrb	r3, [r3, #0]
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	4413      	add	r3, r2
 8006d1c:	881b      	ldrh	r3, [r3, #0]
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d28:	833b      	strh	r3, [r7, #24]
 8006d2a:	8b3b      	ldrh	r3, [r7, #24]
 8006d2c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006d30:	833b      	strh	r3, [r7, #24]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	461a      	mov	r2, r3
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	781b      	ldrb	r3, [r3, #0]
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	441a      	add	r2, r3
 8006d40:	8b3b      	ldrh	r3, [r7, #24]
 8006d42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006d56:	88fb      	ldrh	r3, [r7, #6]
 8006d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d01f      	beq.n	8006da0 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	461a      	mov	r2, r3
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	4413      	add	r3, r2
 8006d6e:	881b      	ldrh	r3, [r3, #0]
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d7a:	82fb      	strh	r3, [r7, #22]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	461a      	mov	r2, r3
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	781b      	ldrb	r3, [r3, #0]
 8006d86:	009b      	lsls	r3, r3, #2
 8006d88:	441a      	add	r2, r3
 8006d8a:	8afb      	ldrh	r3, [r7, #22]
 8006d8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d98:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006da0:	8b7b      	ldrh	r3, [r7, #26]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	f000 8085 	beq.w	8006eb2 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6818      	ldr	r0, [r3, #0]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	6959      	ldr	r1, [r3, #20]
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	891a      	ldrh	r2, [r3, #8]
 8006db4:	8b7b      	ldrh	r3, [r7, #26]
 8006db6:	f004 fed3 	bl	800bb60 <USB_ReadPMA>
 8006dba:	e07a      	b.n	8006eb2 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	00db      	lsls	r3, r3, #3
 8006dce:	4413      	add	r3, r2
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	6812      	ldr	r2, [r2, #0]
 8006dd4:	4413      	add	r3, r2
 8006dd6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006dda:	881b      	ldrh	r3, [r3, #0]
 8006ddc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006de0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	699a      	ldr	r2, [r3, #24]
 8006de6:	8b7b      	ldrh	r3, [r7, #26]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d306      	bcc.n	8006dfa <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	699a      	ldr	r2, [r3, #24]
 8006df0:	8b7b      	ldrh	r3, [r7, #26]
 8006df2:	1ad2      	subs	r2, r2, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	619a      	str	r2, [r3, #24]
 8006df8:	e002      	b.n	8006e00 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d123      	bne.n	8006e50 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	4413      	add	r3, r2
 8006e16:	881b      	ldrh	r3, [r3, #0]
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e22:	83fb      	strh	r3, [r7, #30]
 8006e24:	8bfb      	ldrh	r3, [r7, #30]
 8006e26:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006e2a:	83fb      	strh	r3, [r7, #30]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	461a      	mov	r2, r3
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	441a      	add	r2, r3
 8006e3a:	8bfb      	ldrh	r3, [r7, #30]
 8006e3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006e50:	88fb      	ldrh	r3, [r7, #6]
 8006e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d11f      	bne.n	8006e9a <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	461a      	mov	r2, r3
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	4413      	add	r3, r2
 8006e68:	881b      	ldrh	r3, [r3, #0]
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e74:	83bb      	strh	r3, [r7, #28]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	441a      	add	r2, r3
 8006e84:	8bbb      	ldrh	r3, [r7, #28]
 8006e86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e92:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006e9a:	8b7b      	ldrh	r3, [r7, #26]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d008      	beq.n	8006eb2 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6818      	ldr	r0, [r3, #0]
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	6959      	ldr	r1, [r3, #20]
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	895a      	ldrh	r2, [r3, #10]
 8006eac:	8b7b      	ldrh	r3, [r7, #26]
 8006eae:	f004 fe57 	bl	800bb60 <USB_ReadPMA>
    }
  }

  return count;
 8006eb2:	8b7b      	ldrh	r3, [r7, #26]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3720      	adds	r7, #32
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b0a6      	sub	sp, #152	@ 0x98
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	60b9      	str	r1, [r7, #8]
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006eca:	88fb      	ldrh	r3, [r7, #6]
 8006ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f000 81f7 	beq.w	80072c4 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	00db      	lsls	r3, r3, #3
 8006ee8:	4413      	add	r3, r2
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	6812      	ldr	r2, [r2, #0]
 8006eee:	4413      	add	r3, r2
 8006ef0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ef4:	881b      	ldrh	r3, [r3, #0]
 8006ef6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006efa:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	699a      	ldr	r2, [r3, #24]
 8006f02:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d907      	bls.n	8006f1a <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	699a      	ldr	r2, [r3, #24]
 8006f0e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006f12:	1ad2      	subs	r2, r2, r3
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	619a      	str	r2, [r3, #24]
 8006f18:	e002      	b.n	8006f20 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	699b      	ldr	r3, [r3, #24]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	f040 80e1 	bne.w	80070ec <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	785b      	ldrb	r3, [r3, #1]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d126      	bne.n	8006f80 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	461a      	mov	r2, r3
 8006f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f46:	4413      	add	r3, r2
 8006f48:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	00da      	lsls	r2, r3, #3
 8006f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f52:	4413      	add	r3, r2
 8006f54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f5c:	881b      	ldrh	r3, [r3, #0]
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f64:	b29a      	uxth	r2, r3
 8006f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f68:	801a      	strh	r2, [r3, #0]
 8006f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f7c:	801a      	strh	r2, [r3, #0]
 8006f7e:	e01a      	b.n	8006fb6 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	785b      	ldrb	r3, [r3, #1]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d116      	bne.n	8006fb6 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	461a      	mov	r2, r3
 8006f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f9c:	4413      	add	r3, r2
 8006f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	00da      	lsls	r2, r3, #3
 8006fa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa8:	4413      	add	r3, r2
 8006faa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006fae:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	785b      	ldrb	r3, [r3, #1]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d126      	bne.n	8007012 <HAL_PCD_EP_DB_Transmit+0x156>
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	623b      	str	r3, [r7, #32]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	6a3b      	ldr	r3, [r7, #32]
 8006fd8:	4413      	add	r3, r2
 8006fda:	623b      	str	r3, [r7, #32]
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	00da      	lsls	r2, r3, #3
 8006fe2:	6a3b      	ldr	r3, [r7, #32]
 8006fe4:	4413      	add	r3, r2
 8006fe6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006fea:	61fb      	str	r3, [r7, #28]
 8006fec:	69fb      	ldr	r3, [r7, #28]
 8006fee:	881b      	ldrh	r3, [r3, #0]
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ff6:	b29a      	uxth	r2, r3
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	801a      	strh	r2, [r3, #0]
 8006ffc:	69fb      	ldr	r3, [r7, #28]
 8006ffe:	881b      	ldrh	r3, [r3, #0]
 8007000:	b29b      	uxth	r3, r3
 8007002:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007006:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800700a:	b29a      	uxth	r2, r3
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	801a      	strh	r2, [r3, #0]
 8007010:	e017      	b.n	8007042 <HAL_PCD_EP_DB_Transmit+0x186>
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	785b      	ldrb	r3, [r3, #1]
 8007016:	2b01      	cmp	r3, #1
 8007018:	d113      	bne.n	8007042 <HAL_PCD_EP_DB_Transmit+0x186>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007022:	b29b      	uxth	r3, r3
 8007024:	461a      	mov	r2, r3
 8007026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007028:	4413      	add	r3, r2
 800702a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	00da      	lsls	r2, r3, #3
 8007032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007034:	4413      	add	r3, r2
 8007036:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800703a:	627b      	str	r3, [r7, #36]	@ 0x24
 800703c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703e:	2200      	movs	r2, #0
 8007040:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	78db      	ldrb	r3, [r3, #3]
 8007046:	2b02      	cmp	r3, #2
 8007048:	d123      	bne.n	8007092 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	461a      	mov	r2, r3
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	4413      	add	r3, r2
 8007058:	881b      	ldrh	r3, [r3, #0]
 800705a:	b29b      	uxth	r3, r3
 800705c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007060:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007064:	837b      	strh	r3, [r7, #26]
 8007066:	8b7b      	ldrh	r3, [r7, #26]
 8007068:	f083 0320 	eor.w	r3, r3, #32
 800706c:	837b      	strh	r3, [r7, #26]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	461a      	mov	r2, r3
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	441a      	add	r2, r3
 800707c:	8b7b      	ldrh	r3, [r7, #26]
 800707e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007082:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800708a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800708e:	b29b      	uxth	r3, r3
 8007090:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	4619      	mov	r1, r3
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f006 fc0c 	bl	800d8b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800709e:	88fb      	ldrh	r3, [r7, #6]
 80070a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d01f      	beq.n	80070e8 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	461a      	mov	r2, r3
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	4413      	add	r3, r2
 80070b6:	881b      	ldrh	r3, [r3, #0]
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070c2:	833b      	strh	r3, [r7, #24]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	461a      	mov	r2, r3
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	441a      	add	r2, r3
 80070d2:	8b3b      	ldrh	r3, [r7, #24]
 80070d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80070e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80070e8:	2300      	movs	r3, #0
 80070ea:	e31f      	b.n	800772c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80070ec:	88fb      	ldrh	r3, [r7, #6]
 80070ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d021      	beq.n	800713a <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	461a      	mov	r2, r3
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	4413      	add	r3, r2
 8007104:	881b      	ldrh	r3, [r3, #0]
 8007106:	b29b      	uxth	r3, r3
 8007108:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800710c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007110:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	461a      	mov	r2, r3
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	441a      	add	r2, r3
 8007122:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007126:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800712a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800712e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007136:	b29b      	uxth	r3, r3
 8007138:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007140:	2b01      	cmp	r3, #1
 8007142:	f040 82ca 	bne.w	80076da <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	695a      	ldr	r2, [r3, #20]
 800714a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800714e:	441a      	add	r2, r3
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	69da      	ldr	r2, [r3, #28]
 8007158:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800715c:	441a      	add	r2, r3
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	6a1a      	ldr	r2, [r3, #32]
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	429a      	cmp	r2, r3
 800716c:	d309      	bcc.n	8007182 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	6a1a      	ldr	r2, [r3, #32]
 8007178:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800717a:	1ad2      	subs	r2, r2, r3
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	621a      	str	r2, [r3, #32]
 8007180:	e015      	b.n	80071ae <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	6a1b      	ldr	r3, [r3, #32]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d107      	bne.n	800719a <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800718a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800718e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007198:	e009      	b.n	80071ae <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	2200      	movs	r2, #0
 800719e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	2200      	movs	r2, #0
 80071ac:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	785b      	ldrb	r3, [r3, #1]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d15f      	bne.n	8007276 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	461a      	mov	r2, r3
 80071c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071ca:	4413      	add	r3, r2
 80071cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	00da      	lsls	r2, r3, #3
 80071d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071d6:	4413      	add	r3, r2
 80071d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80071dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071e0:	881b      	ldrh	r3, [r3, #0]
 80071e2:	b29b      	uxth	r3, r3
 80071e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071e8:	b29a      	uxth	r2, r3
 80071ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071ec:	801a      	strh	r2, [r3, #0]
 80071ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d10a      	bne.n	800720a <HAL_PCD_EP_DB_Transmit+0x34e>
 80071f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071f6:	881b      	ldrh	r3, [r3, #0]
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007202:	b29a      	uxth	r2, r3
 8007204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007206:	801a      	strh	r2, [r3, #0]
 8007208:	e051      	b.n	80072ae <HAL_PCD_EP_DB_Transmit+0x3f2>
 800720a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800720c:	2b3e      	cmp	r3, #62	@ 0x3e
 800720e:	d816      	bhi.n	800723e <HAL_PCD_EP_DB_Transmit+0x382>
 8007210:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007212:	085b      	lsrs	r3, r3, #1
 8007214:	653b      	str	r3, [r7, #80]	@ 0x50
 8007216:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007218:	f003 0301 	and.w	r3, r3, #1
 800721c:	2b00      	cmp	r3, #0
 800721e:	d002      	beq.n	8007226 <HAL_PCD_EP_DB_Transmit+0x36a>
 8007220:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007222:	3301      	adds	r3, #1
 8007224:	653b      	str	r3, [r7, #80]	@ 0x50
 8007226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007228:	881b      	ldrh	r3, [r3, #0]
 800722a:	b29a      	uxth	r2, r3
 800722c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800722e:	b29b      	uxth	r3, r3
 8007230:	029b      	lsls	r3, r3, #10
 8007232:	b29b      	uxth	r3, r3
 8007234:	4313      	orrs	r3, r2
 8007236:	b29a      	uxth	r2, r3
 8007238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800723a:	801a      	strh	r2, [r3, #0]
 800723c:	e037      	b.n	80072ae <HAL_PCD_EP_DB_Transmit+0x3f2>
 800723e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007240:	095b      	lsrs	r3, r3, #5
 8007242:	653b      	str	r3, [r7, #80]	@ 0x50
 8007244:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007246:	f003 031f 	and.w	r3, r3, #31
 800724a:	2b00      	cmp	r3, #0
 800724c:	d102      	bne.n	8007254 <HAL_PCD_EP_DB_Transmit+0x398>
 800724e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007250:	3b01      	subs	r3, #1
 8007252:	653b      	str	r3, [r7, #80]	@ 0x50
 8007254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007256:	881b      	ldrh	r3, [r3, #0]
 8007258:	b29a      	uxth	r2, r3
 800725a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800725c:	b29b      	uxth	r3, r3
 800725e:	029b      	lsls	r3, r3, #10
 8007260:	b29b      	uxth	r3, r3
 8007262:	4313      	orrs	r3, r2
 8007264:	b29b      	uxth	r3, r3
 8007266:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800726a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800726e:	b29a      	uxth	r2, r3
 8007270:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007272:	801a      	strh	r2, [r3, #0]
 8007274:	e01b      	b.n	80072ae <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	785b      	ldrb	r3, [r3, #1]
 800727a:	2b01      	cmp	r3, #1
 800727c:	d117      	bne.n	80072ae <HAL_PCD_EP_DB_Transmit+0x3f2>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800728c:	b29b      	uxth	r3, r3
 800728e:	461a      	mov	r2, r3
 8007290:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007292:	4413      	add	r3, r2
 8007294:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	00da      	lsls	r2, r3, #3
 800729c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800729e:	4413      	add	r3, r2
 80072a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80072a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80072a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ac:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6818      	ldr	r0, [r3, #0]
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	6959      	ldr	r1, [r3, #20]
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	891a      	ldrh	r2, [r3, #8]
 80072ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072bc:	b29b      	uxth	r3, r3
 80072be:	f004 fc0c 	bl	800bada <USB_WritePMA>
 80072c2:	e20a      	b.n	80076da <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	461a      	mov	r2, r3
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	00db      	lsls	r3, r3, #3
 80072d6:	4413      	add	r3, r2
 80072d8:	68fa      	ldr	r2, [r7, #12]
 80072da:	6812      	ldr	r2, [r2, #0]
 80072dc:	4413      	add	r3, r2
 80072de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80072e2:	881b      	ldrh	r3, [r3, #0]
 80072e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072e8:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	699a      	ldr	r2, [r3, #24]
 80072f0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d307      	bcc.n	8007308 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	699a      	ldr	r2, [r3, #24]
 80072fc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007300:	1ad2      	subs	r2, r2, r3
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	619a      	str	r2, [r3, #24]
 8007306:	e002      	b.n	800730e <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	2200      	movs	r2, #0
 800730c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	2b00      	cmp	r3, #0
 8007314:	f040 80f6 	bne.w	8007504 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	785b      	ldrb	r3, [r3, #1]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d126      	bne.n	800736e <HAL_PCD_EP_DB_Transmit+0x4b2>
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	677b      	str	r3, [r7, #116]	@ 0x74
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800732e:	b29b      	uxth	r3, r3
 8007330:	461a      	mov	r2, r3
 8007332:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007334:	4413      	add	r3, r2
 8007336:	677b      	str	r3, [r7, #116]	@ 0x74
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	00da      	lsls	r2, r3, #3
 800733e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007340:	4413      	add	r3, r2
 8007342:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007346:	673b      	str	r3, [r7, #112]	@ 0x70
 8007348:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800734a:	881b      	ldrh	r3, [r3, #0]
 800734c:	b29b      	uxth	r3, r3
 800734e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007352:	b29a      	uxth	r2, r3
 8007354:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007356:	801a      	strh	r2, [r3, #0]
 8007358:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800735a:	881b      	ldrh	r3, [r3, #0]
 800735c:	b29b      	uxth	r3, r3
 800735e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007362:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007366:	b29a      	uxth	r2, r3
 8007368:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800736a:	801a      	strh	r2, [r3, #0]
 800736c:	e01a      	b.n	80073a4 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	785b      	ldrb	r3, [r3, #1]
 8007372:	2b01      	cmp	r3, #1
 8007374:	d116      	bne.n	80073a4 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007384:	b29b      	uxth	r3, r3
 8007386:	461a      	mov	r2, r3
 8007388:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800738a:	4413      	add	r3, r2
 800738c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	00da      	lsls	r2, r3, #3
 8007394:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007396:	4413      	add	r3, r2
 8007398:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800739c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800739e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80073a0:	2200      	movs	r2, #0
 80073a2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	785b      	ldrb	r3, [r3, #1]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d12f      	bne.n	8007414 <HAL_PCD_EP_DB_Transmit+0x558>
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	461a      	mov	r2, r3
 80073c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80073cc:	4413      	add	r3, r2
 80073ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	00da      	lsls	r2, r3, #3
 80073d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80073dc:	4413      	add	r3, r2
 80073de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80073e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80073e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80073ea:	881b      	ldrh	r3, [r3, #0]
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073f2:	b29a      	uxth	r2, r3
 80073f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80073f8:	801a      	strh	r2, [r3, #0]
 80073fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80073fe:	881b      	ldrh	r3, [r3, #0]
 8007400:	b29b      	uxth	r3, r3
 8007402:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007406:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800740a:	b29a      	uxth	r2, r3
 800740c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007410:	801a      	strh	r2, [r3, #0]
 8007412:	e01c      	b.n	800744e <HAL_PCD_EP_DB_Transmit+0x592>
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	785b      	ldrb	r3, [r3, #1]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d118      	bne.n	800744e <HAL_PCD_EP_DB_Transmit+0x592>
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007424:	b29b      	uxth	r3, r3
 8007426:	461a      	mov	r2, r3
 8007428:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800742c:	4413      	add	r3, r2
 800742e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	00da      	lsls	r2, r3, #3
 8007438:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800743c:	4413      	add	r3, r2
 800743e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007442:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007446:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800744a:	2200      	movs	r2, #0
 800744c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	78db      	ldrb	r3, [r3, #3]
 8007452:	2b02      	cmp	r3, #2
 8007454:	d127      	bne.n	80074a6 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	461a      	mov	r2, r3
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	4413      	add	r3, r2
 8007464:	881b      	ldrh	r3, [r3, #0]
 8007466:	b29b      	uxth	r3, r3
 8007468:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800746c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007470:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007474:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007478:	f083 0320 	eor.w	r3, r3, #32
 800747c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	461a      	mov	r2, r3
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	441a      	add	r2, r3
 800748e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007492:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007496:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800749a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800749e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	4619      	mov	r1, r3
 80074ac:	68f8      	ldr	r0, [r7, #12]
 80074ae:	f006 fa02 	bl	800d8b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80074b2:	88fb      	ldrh	r3, [r7, #6]
 80074b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d121      	bne.n	8007500 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	461a      	mov	r2, r3
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	4413      	add	r3, r2
 80074ca:	881b      	ldrh	r3, [r3, #0]
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074d6:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	441a      	add	r2, r3
 80074e8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80074ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80074f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007500:	2300      	movs	r3, #0
 8007502:	e113      	b.n	800772c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007504:	88fb      	ldrh	r3, [r7, #6]
 8007506:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d121      	bne.n	8007552 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	461a      	mov	r2, r3
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	781b      	ldrb	r3, [r3, #0]
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	4413      	add	r3, r2
 800751c:	881b      	ldrh	r3, [r3, #0]
 800751e:	b29b      	uxth	r3, r3
 8007520:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007524:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007528:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	461a      	mov	r2, r3
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	781b      	ldrb	r3, [r3, #0]
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	441a      	add	r2, r3
 800753a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800753e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007542:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007546:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800754a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800754e:	b29b      	uxth	r3, r3
 8007550:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007558:	2b01      	cmp	r3, #1
 800755a:	f040 80be 	bne.w	80076da <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	695a      	ldr	r2, [r3, #20]
 8007562:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007566:	441a      	add	r2, r3
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	69da      	ldr	r2, [r3, #28]
 8007570:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007574:	441a      	add	r2, r3
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	6a1a      	ldr	r2, [r3, #32]
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	691b      	ldr	r3, [r3, #16]
 8007582:	429a      	cmp	r2, r3
 8007584:	d309      	bcc.n	800759a <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	6a1a      	ldr	r2, [r3, #32]
 8007590:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007592:	1ad2      	subs	r2, r2, r3
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	621a      	str	r2, [r3, #32]
 8007598:	e015      	b.n	80075c6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	6a1b      	ldr	r3, [r3, #32]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d107      	bne.n	80075b2 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80075a2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80075a6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80075b0:	e009      	b.n	80075c6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
 80075b6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	2200      	movs	r2, #0
 80075bc:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	2200      	movs	r2, #0
 80075c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	785b      	ldrb	r3, [r3, #1]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d15f      	bne.n	8007694 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	461a      	mov	r2, r3
 80075e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075e8:	4413      	add	r3, r2
 80075ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	00da      	lsls	r2, r3, #3
 80075f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075f4:	4413      	add	r3, r2
 80075f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80075fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80075fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075fe:	881b      	ldrh	r3, [r3, #0]
 8007600:	b29b      	uxth	r3, r3
 8007602:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007606:	b29a      	uxth	r2, r3
 8007608:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800760a:	801a      	strh	r2, [r3, #0]
 800760c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800760e:	2b00      	cmp	r3, #0
 8007610:	d10a      	bne.n	8007628 <HAL_PCD_EP_DB_Transmit+0x76c>
 8007612:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007614:	881b      	ldrh	r3, [r3, #0]
 8007616:	b29b      	uxth	r3, r3
 8007618:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800761c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007620:	b29a      	uxth	r2, r3
 8007622:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007624:	801a      	strh	r2, [r3, #0]
 8007626:	e04e      	b.n	80076c6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007628:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800762a:	2b3e      	cmp	r3, #62	@ 0x3e
 800762c:	d816      	bhi.n	800765c <HAL_PCD_EP_DB_Transmit+0x7a0>
 800762e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007630:	085b      	lsrs	r3, r3, #1
 8007632:	663b      	str	r3, [r7, #96]	@ 0x60
 8007634:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007636:	f003 0301 	and.w	r3, r3, #1
 800763a:	2b00      	cmp	r3, #0
 800763c:	d002      	beq.n	8007644 <HAL_PCD_EP_DB_Transmit+0x788>
 800763e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007640:	3301      	adds	r3, #1
 8007642:	663b      	str	r3, [r7, #96]	@ 0x60
 8007644:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007646:	881b      	ldrh	r3, [r3, #0]
 8007648:	b29a      	uxth	r2, r3
 800764a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800764c:	b29b      	uxth	r3, r3
 800764e:	029b      	lsls	r3, r3, #10
 8007650:	b29b      	uxth	r3, r3
 8007652:	4313      	orrs	r3, r2
 8007654:	b29a      	uxth	r2, r3
 8007656:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007658:	801a      	strh	r2, [r3, #0]
 800765a:	e034      	b.n	80076c6 <HAL_PCD_EP_DB_Transmit+0x80a>
 800765c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800765e:	095b      	lsrs	r3, r3, #5
 8007660:	663b      	str	r3, [r7, #96]	@ 0x60
 8007662:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007664:	f003 031f 	and.w	r3, r3, #31
 8007668:	2b00      	cmp	r3, #0
 800766a:	d102      	bne.n	8007672 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800766c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800766e:	3b01      	subs	r3, #1
 8007670:	663b      	str	r3, [r7, #96]	@ 0x60
 8007672:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007674:	881b      	ldrh	r3, [r3, #0]
 8007676:	b29a      	uxth	r2, r3
 8007678:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800767a:	b29b      	uxth	r3, r3
 800767c:	029b      	lsls	r3, r3, #10
 800767e:	b29b      	uxth	r3, r3
 8007680:	4313      	orrs	r3, r2
 8007682:	b29b      	uxth	r3, r3
 8007684:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007688:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800768c:	b29a      	uxth	r2, r3
 800768e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007690:	801a      	strh	r2, [r3, #0]
 8007692:	e018      	b.n	80076c6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	785b      	ldrb	r3, [r3, #1]
 8007698:	2b01      	cmp	r3, #1
 800769a:	d114      	bne.n	80076c6 <HAL_PCD_EP_DB_Transmit+0x80a>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	461a      	mov	r2, r3
 80076a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076aa:	4413      	add	r3, r2
 80076ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	00da      	lsls	r2, r3, #3
 80076b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076b6:	4413      	add	r3, r2
 80076b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80076bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80076be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076c4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6818      	ldr	r0, [r3, #0]
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	6959      	ldr	r1, [r3, #20]
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	895a      	ldrh	r2, [r3, #10]
 80076d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	f004 fa00 	bl	800bada <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	461a      	mov	r2, r3
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	781b      	ldrb	r3, [r3, #0]
 80076e4:	009b      	lsls	r3, r3, #2
 80076e6:	4413      	add	r3, r2
 80076e8:	881b      	ldrh	r3, [r3, #0]
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076f4:	82fb      	strh	r3, [r7, #22]
 80076f6:	8afb      	ldrh	r3, [r7, #22]
 80076f8:	f083 0310 	eor.w	r3, r3, #16
 80076fc:	82fb      	strh	r3, [r7, #22]
 80076fe:	8afb      	ldrh	r3, [r7, #22]
 8007700:	f083 0320 	eor.w	r3, r3, #32
 8007704:	82fb      	strh	r3, [r7, #22]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	461a      	mov	r2, r3
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	441a      	add	r2, r3
 8007714:	8afb      	ldrh	r3, [r7, #22]
 8007716:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800771a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800771e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007726:	b29b      	uxth	r3, r3
 8007728:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800772a:	2300      	movs	r3, #0
}
 800772c:	4618      	mov	r0, r3
 800772e:	3798      	adds	r7, #152	@ 0x98
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007734:	b480      	push	{r7}
 8007736:	b087      	sub	sp, #28
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	607b      	str	r3, [r7, #4]
 800773e:	460b      	mov	r3, r1
 8007740:	817b      	strh	r3, [r7, #10]
 8007742:	4613      	mov	r3, r2
 8007744:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007746:	897b      	ldrh	r3, [r7, #10]
 8007748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800774c:	b29b      	uxth	r3, r3
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00b      	beq.n	800776a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007752:	897b      	ldrh	r3, [r7, #10]
 8007754:	f003 0207 	and.w	r2, r3, #7
 8007758:	4613      	mov	r3, r2
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	4413      	add	r3, r2
 800775e:	00db      	lsls	r3, r3, #3
 8007760:	3310      	adds	r3, #16
 8007762:	68fa      	ldr	r2, [r7, #12]
 8007764:	4413      	add	r3, r2
 8007766:	617b      	str	r3, [r7, #20]
 8007768:	e009      	b.n	800777e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800776a:	897a      	ldrh	r2, [r7, #10]
 800776c:	4613      	mov	r3, r2
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	4413      	add	r3, r2
 8007772:	00db      	lsls	r3, r3, #3
 8007774:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	4413      	add	r3, r2
 800777c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800777e:	893b      	ldrh	r3, [r7, #8]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d107      	bne.n	8007794 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	2200      	movs	r2, #0
 8007788:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	b29a      	uxth	r2, r3
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	80da      	strh	r2, [r3, #6]
 8007792:	e00b      	b.n	80077ac <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	2201      	movs	r2, #1
 8007798:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	b29a      	uxth	r2, r3
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	0c1b      	lsrs	r3, r3, #16
 80077a6:	b29a      	uxth	r2, r3
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	371c      	adds	r7, #28
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80077ba:	b480      	push	{r7}
 80077bc:	b085      	sub	sp, #20
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80077de:	b29b      	uxth	r3, r3
 80077e0:	f043 0301 	orr.w	r3, r3, #1
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	f043 0302 	orr.w	r3, r3, #2
 80077f8:	b29a      	uxth	r2, r3
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007800:	2300      	movs	r3, #0
}
 8007802:	4618      	mov	r0, r3
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
	...

08007810 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007810:	b480      	push	{r7}
 8007812:	b085      	sub	sp, #20
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d141      	bne.n	80078a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800781e:	4b4b      	ldr	r3, [pc, #300]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800782a:	d131      	bne.n	8007890 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800782c:	4b47      	ldr	r3, [pc, #284]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800782e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007832:	4a46      	ldr	r2, [pc, #280]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007838:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800783c:	4b43      	ldr	r3, [pc, #268]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007844:	4a41      	ldr	r2, [pc, #260]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007846:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800784a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800784c:	4b40      	ldr	r3, [pc, #256]	@ (8007950 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2232      	movs	r2, #50	@ 0x32
 8007852:	fb02 f303 	mul.w	r3, r2, r3
 8007856:	4a3f      	ldr	r2, [pc, #252]	@ (8007954 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007858:	fba2 2303 	umull	r2, r3, r2, r3
 800785c:	0c9b      	lsrs	r3, r3, #18
 800785e:	3301      	adds	r3, #1
 8007860:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007862:	e002      	b.n	800786a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	3b01      	subs	r3, #1
 8007868:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800786a:	4b38      	ldr	r3, [pc, #224]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800786c:	695b      	ldr	r3, [r3, #20]
 800786e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007876:	d102      	bne.n	800787e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d1f2      	bne.n	8007864 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800787e:	4b33      	ldr	r3, [pc, #204]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800788a:	d158      	bne.n	800793e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800788c:	2303      	movs	r3, #3
 800788e:	e057      	b.n	8007940 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007890:	4b2e      	ldr	r3, [pc, #184]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007896:	4a2d      	ldr	r2, [pc, #180]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007898:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800789c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80078a0:	e04d      	b.n	800793e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078a8:	d141      	bne.n	800792e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80078aa:	4b28      	ldr	r3, [pc, #160]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80078b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078b6:	d131      	bne.n	800791c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80078b8:	4b24      	ldr	r3, [pc, #144]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078be:	4a23      	ldr	r2, [pc, #140]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80078c8:	4b20      	ldr	r3, [pc, #128]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80078d0:	4a1e      	ldr	r2, [pc, #120]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80078d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80078d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007950 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2232      	movs	r2, #50	@ 0x32
 80078de:	fb02 f303 	mul.w	r3, r2, r3
 80078e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007954 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80078e4:	fba2 2303 	umull	r2, r3, r2, r3
 80078e8:	0c9b      	lsrs	r3, r3, #18
 80078ea:	3301      	adds	r3, #1
 80078ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80078ee:	e002      	b.n	80078f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	3b01      	subs	r3, #1
 80078f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80078f6:	4b15      	ldr	r3, [pc, #84]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007902:	d102      	bne.n	800790a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1f2      	bne.n	80078f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800790a:	4b10      	ldr	r3, [pc, #64]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800790c:	695b      	ldr	r3, [r3, #20]
 800790e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007912:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007916:	d112      	bne.n	800793e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007918:	2303      	movs	r3, #3
 800791a:	e011      	b.n	8007940 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800791c:	4b0b      	ldr	r3, [pc, #44]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800791e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007922:	4a0a      	ldr	r2, [pc, #40]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007924:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007928:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800792c:	e007      	b.n	800793e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800792e:	4b07      	ldr	r3, [pc, #28]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007936:	4a05      	ldr	r2, [pc, #20]	@ (800794c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007938:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800793c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800793e:	2300      	movs	r3, #0
}
 8007940:	4618      	mov	r0, r3
 8007942:	3714      	adds	r7, #20
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr
 800794c:	40007000 	.word	0x40007000
 8007950:	20000000 	.word	0x20000000
 8007954:	431bde83 	.word	0x431bde83

08007958 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007958:	b480      	push	{r7}
 800795a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800795c:	4b05      	ldr	r3, [pc, #20]	@ (8007974 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	4a04      	ldr	r2, [pc, #16]	@ (8007974 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007962:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007966:	6093      	str	r3, [r2, #8]
}
 8007968:	bf00      	nop
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	40007000 	.word	0x40007000

08007978 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b088      	sub	sp, #32
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d101      	bne.n	800798a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e2fe      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	2b00      	cmp	r3, #0
 8007994:	d075      	beq.n	8007a82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007996:	4b97      	ldr	r3, [pc, #604]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f003 030c 	and.w	r3, r3, #12
 800799e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80079a0:	4b94      	ldr	r3, [pc, #592]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	f003 0303 	and.w	r3, r3, #3
 80079a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80079aa:	69bb      	ldr	r3, [r7, #24]
 80079ac:	2b0c      	cmp	r3, #12
 80079ae:	d102      	bne.n	80079b6 <HAL_RCC_OscConfig+0x3e>
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	2b03      	cmp	r3, #3
 80079b4:	d002      	beq.n	80079bc <HAL_RCC_OscConfig+0x44>
 80079b6:	69bb      	ldr	r3, [r7, #24]
 80079b8:	2b08      	cmp	r3, #8
 80079ba:	d10b      	bne.n	80079d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079bc:	4b8d      	ldr	r3, [pc, #564]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d05b      	beq.n	8007a80 <HAL_RCC_OscConfig+0x108>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d157      	bne.n	8007a80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	e2d9      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079dc:	d106      	bne.n	80079ec <HAL_RCC_OscConfig+0x74>
 80079de:	4b85      	ldr	r3, [pc, #532]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a84      	ldr	r2, [pc, #528]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 80079e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079e8:	6013      	str	r3, [r2, #0]
 80079ea:	e01d      	b.n	8007a28 <HAL_RCC_OscConfig+0xb0>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80079f4:	d10c      	bne.n	8007a10 <HAL_RCC_OscConfig+0x98>
 80079f6:	4b7f      	ldr	r3, [pc, #508]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a7e      	ldr	r2, [pc, #504]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 80079fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007a00:	6013      	str	r3, [r2, #0]
 8007a02:	4b7c      	ldr	r3, [pc, #496]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a7b      	ldr	r2, [pc, #492]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a0c:	6013      	str	r3, [r2, #0]
 8007a0e:	e00b      	b.n	8007a28 <HAL_RCC_OscConfig+0xb0>
 8007a10:	4b78      	ldr	r3, [pc, #480]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a77      	ldr	r2, [pc, #476]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a1a:	6013      	str	r3, [r2, #0]
 8007a1c:	4b75      	ldr	r3, [pc, #468]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a74      	ldr	r2, [pc, #464]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007a26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d013      	beq.n	8007a58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a30:	f7fa fbfe 	bl	8002230 <HAL_GetTick>
 8007a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a36:	e008      	b.n	8007a4a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a38:	f7fa fbfa 	bl	8002230 <HAL_GetTick>
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	1ad3      	subs	r3, r2, r3
 8007a42:	2b64      	cmp	r3, #100	@ 0x64
 8007a44:	d901      	bls.n	8007a4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007a46:	2303      	movs	r3, #3
 8007a48:	e29e      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a4a:	4b6a      	ldr	r3, [pc, #424]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d0f0      	beq.n	8007a38 <HAL_RCC_OscConfig+0xc0>
 8007a56:	e014      	b.n	8007a82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a58:	f7fa fbea 	bl	8002230 <HAL_GetTick>
 8007a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007a5e:	e008      	b.n	8007a72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a60:	f7fa fbe6 	bl	8002230 <HAL_GetTick>
 8007a64:	4602      	mov	r2, r0
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	1ad3      	subs	r3, r2, r3
 8007a6a:	2b64      	cmp	r3, #100	@ 0x64
 8007a6c:	d901      	bls.n	8007a72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007a6e:	2303      	movs	r3, #3
 8007a70:	e28a      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007a72:	4b60      	ldr	r3, [pc, #384]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d1f0      	bne.n	8007a60 <HAL_RCC_OscConfig+0xe8>
 8007a7e:	e000      	b.n	8007a82 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f003 0302 	and.w	r3, r3, #2
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d075      	beq.n	8007b7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a8e:	4b59      	ldr	r3, [pc, #356]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	f003 030c 	and.w	r3, r3, #12
 8007a96:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a98:	4b56      	ldr	r3, [pc, #344]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	f003 0303 	and.w	r3, r3, #3
 8007aa0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	2b0c      	cmp	r3, #12
 8007aa6:	d102      	bne.n	8007aae <HAL_RCC_OscConfig+0x136>
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	2b02      	cmp	r3, #2
 8007aac:	d002      	beq.n	8007ab4 <HAL_RCC_OscConfig+0x13c>
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	2b04      	cmp	r3, #4
 8007ab2:	d11f      	bne.n	8007af4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007ab4:	4b4f      	ldr	r3, [pc, #316]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d005      	beq.n	8007acc <HAL_RCC_OscConfig+0x154>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	68db      	ldr	r3, [r3, #12]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d101      	bne.n	8007acc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e25d      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007acc:	4b49      	ldr	r3, [pc, #292]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	691b      	ldr	r3, [r3, #16]
 8007ad8:	061b      	lsls	r3, r3, #24
 8007ada:	4946      	ldr	r1, [pc, #280]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007adc:	4313      	orrs	r3, r2
 8007ade:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007ae0:	4b45      	ldr	r3, [pc, #276]	@ (8007bf8 <HAL_RCC_OscConfig+0x280>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f7fa fb57 	bl	8002198 <HAL_InitTick>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d043      	beq.n	8007b78 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e249      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d023      	beq.n	8007b44 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007afc:	4b3d      	ldr	r3, [pc, #244]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a3c      	ldr	r2, [pc, #240]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007b02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b08:	f7fa fb92 	bl	8002230 <HAL_GetTick>
 8007b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b0e:	e008      	b.n	8007b22 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b10:	f7fa fb8e 	bl	8002230 <HAL_GetTick>
 8007b14:	4602      	mov	r2, r0
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	1ad3      	subs	r3, r2, r3
 8007b1a:	2b02      	cmp	r3, #2
 8007b1c:	d901      	bls.n	8007b22 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	e232      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b22:	4b34      	ldr	r3, [pc, #208]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d0f0      	beq.n	8007b10 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b2e:	4b31      	ldr	r3, [pc, #196]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	061b      	lsls	r3, r3, #24
 8007b3c:	492d      	ldr	r1, [pc, #180]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	604b      	str	r3, [r1, #4]
 8007b42:	e01a      	b.n	8007b7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b44:	4b2b      	ldr	r3, [pc, #172]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a2a      	ldr	r2, [pc, #168]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007b4a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b50:	f7fa fb6e 	bl	8002230 <HAL_GetTick>
 8007b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007b56:	e008      	b.n	8007b6a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b58:	f7fa fb6a 	bl	8002230 <HAL_GetTick>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	1ad3      	subs	r3, r2, r3
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d901      	bls.n	8007b6a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007b66:	2303      	movs	r3, #3
 8007b68:	e20e      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007b6a:	4b22      	ldr	r3, [pc, #136]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1f0      	bne.n	8007b58 <HAL_RCC_OscConfig+0x1e0>
 8007b76:	e000      	b.n	8007b7a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007b78:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f003 0308 	and.w	r3, r3, #8
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d041      	beq.n	8007c0a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	695b      	ldr	r3, [r3, #20]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d01c      	beq.n	8007bc8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007b8e:	4b19      	ldr	r3, [pc, #100]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007b90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b94:	4a17      	ldr	r2, [pc, #92]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007b96:	f043 0301 	orr.w	r3, r3, #1
 8007b9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b9e:	f7fa fb47 	bl	8002230 <HAL_GetTick>
 8007ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007ba4:	e008      	b.n	8007bb8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ba6:	f7fa fb43 	bl	8002230 <HAL_GetTick>
 8007baa:	4602      	mov	r2, r0
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	1ad3      	subs	r3, r2, r3
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d901      	bls.n	8007bb8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007bb4:	2303      	movs	r3, #3
 8007bb6:	e1e7      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007bba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007bbe:	f003 0302 	and.w	r3, r3, #2
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d0ef      	beq.n	8007ba6 <HAL_RCC_OscConfig+0x22e>
 8007bc6:	e020      	b.n	8007c0a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007bca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007bce:	4a09      	ldr	r2, [pc, #36]	@ (8007bf4 <HAL_RCC_OscConfig+0x27c>)
 8007bd0:	f023 0301 	bic.w	r3, r3, #1
 8007bd4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bd8:	f7fa fb2a 	bl	8002230 <HAL_GetTick>
 8007bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007bde:	e00d      	b.n	8007bfc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007be0:	f7fa fb26 	bl	8002230 <HAL_GetTick>
 8007be4:	4602      	mov	r2, r0
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	1ad3      	subs	r3, r2, r3
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d906      	bls.n	8007bfc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e1ca      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
 8007bf2:	bf00      	nop
 8007bf4:	40021000 	.word	0x40021000
 8007bf8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007bfc:	4b8c      	ldr	r3, [pc, #560]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007bfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1ea      	bne.n	8007be0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 0304 	and.w	r3, r3, #4
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	f000 80a6 	beq.w	8007d64 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007c1c:	4b84      	ldr	r3, [pc, #528]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d101      	bne.n	8007c2c <HAL_RCC_OscConfig+0x2b4>
 8007c28:	2301      	movs	r3, #1
 8007c2a:	e000      	b.n	8007c2e <HAL_RCC_OscConfig+0x2b6>
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00d      	beq.n	8007c4e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c32:	4b7f      	ldr	r3, [pc, #508]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c36:	4a7e      	ldr	r2, [pc, #504]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007c38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c3e:	4b7c      	ldr	r3, [pc, #496]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c46:	60fb      	str	r3, [r7, #12]
 8007c48:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c4e:	4b79      	ldr	r3, [pc, #484]	@ (8007e34 <HAL_RCC_OscConfig+0x4bc>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d118      	bne.n	8007c8c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c5a:	4b76      	ldr	r3, [pc, #472]	@ (8007e34 <HAL_RCC_OscConfig+0x4bc>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a75      	ldr	r2, [pc, #468]	@ (8007e34 <HAL_RCC_OscConfig+0x4bc>)
 8007c60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c66:	f7fa fae3 	bl	8002230 <HAL_GetTick>
 8007c6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c6c:	e008      	b.n	8007c80 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c6e:	f7fa fadf 	bl	8002230 <HAL_GetTick>
 8007c72:	4602      	mov	r2, r0
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	1ad3      	subs	r3, r2, r3
 8007c78:	2b02      	cmp	r3, #2
 8007c7a:	d901      	bls.n	8007c80 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	e183      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c80:	4b6c      	ldr	r3, [pc, #432]	@ (8007e34 <HAL_RCC_OscConfig+0x4bc>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d0f0      	beq.n	8007c6e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d108      	bne.n	8007ca6 <HAL_RCC_OscConfig+0x32e>
 8007c94:	4b66      	ldr	r3, [pc, #408]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c9a:	4a65      	ldr	r2, [pc, #404]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007c9c:	f043 0301 	orr.w	r3, r3, #1
 8007ca0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007ca4:	e024      	b.n	8007cf0 <HAL_RCC_OscConfig+0x378>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	2b05      	cmp	r3, #5
 8007cac:	d110      	bne.n	8007cd0 <HAL_RCC_OscConfig+0x358>
 8007cae:	4b60      	ldr	r3, [pc, #384]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cb4:	4a5e      	ldr	r2, [pc, #376]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007cb6:	f043 0304 	orr.w	r3, r3, #4
 8007cba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007cbe:	4b5c      	ldr	r3, [pc, #368]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cc4:	4a5a      	ldr	r2, [pc, #360]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007cc6:	f043 0301 	orr.w	r3, r3, #1
 8007cca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007cce:	e00f      	b.n	8007cf0 <HAL_RCC_OscConfig+0x378>
 8007cd0:	4b57      	ldr	r3, [pc, #348]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cd6:	4a56      	ldr	r2, [pc, #344]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007cd8:	f023 0301 	bic.w	r3, r3, #1
 8007cdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007ce0:	4b53      	ldr	r3, [pc, #332]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ce6:	4a52      	ldr	r2, [pc, #328]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007ce8:	f023 0304 	bic.w	r3, r3, #4
 8007cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d016      	beq.n	8007d26 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cf8:	f7fa fa9a 	bl	8002230 <HAL_GetTick>
 8007cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cfe:	e00a      	b.n	8007d16 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d00:	f7fa fa96 	bl	8002230 <HAL_GetTick>
 8007d04:	4602      	mov	r2, r0
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	1ad3      	subs	r3, r2, r3
 8007d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d901      	bls.n	8007d16 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e138      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d16:	4b46      	ldr	r3, [pc, #280]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d1c:	f003 0302 	and.w	r3, r3, #2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d0ed      	beq.n	8007d00 <HAL_RCC_OscConfig+0x388>
 8007d24:	e015      	b.n	8007d52 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d26:	f7fa fa83 	bl	8002230 <HAL_GetTick>
 8007d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007d2c:	e00a      	b.n	8007d44 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d2e:	f7fa fa7f 	bl	8002230 <HAL_GetTick>
 8007d32:	4602      	mov	r2, r0
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	1ad3      	subs	r3, r2, r3
 8007d38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d901      	bls.n	8007d44 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007d40:	2303      	movs	r3, #3
 8007d42:	e121      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007d44:	4b3a      	ldr	r3, [pc, #232]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d4a:	f003 0302 	and.w	r3, r3, #2
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1ed      	bne.n	8007d2e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007d52:	7ffb      	ldrb	r3, [r7, #31]
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d105      	bne.n	8007d64 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d58:	4b35      	ldr	r3, [pc, #212]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d5c:	4a34      	ldr	r2, [pc, #208]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d62:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f003 0320 	and.w	r3, r3, #32
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d03c      	beq.n	8007dea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	699b      	ldr	r3, [r3, #24]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d01c      	beq.n	8007db2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007d78:	4b2d      	ldr	r3, [pc, #180]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007d7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d7e:	4a2c      	ldr	r2, [pc, #176]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007d80:	f043 0301 	orr.w	r3, r3, #1
 8007d84:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d88:	f7fa fa52 	bl	8002230 <HAL_GetTick>
 8007d8c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007d8e:	e008      	b.n	8007da2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007d90:	f7fa fa4e 	bl	8002230 <HAL_GetTick>
 8007d94:	4602      	mov	r2, r0
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	1ad3      	subs	r3, r2, r3
 8007d9a:	2b02      	cmp	r3, #2
 8007d9c:	d901      	bls.n	8007da2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007d9e:	2303      	movs	r3, #3
 8007da0:	e0f2      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007da2:	4b23      	ldr	r3, [pc, #140]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007da4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007da8:	f003 0302 	and.w	r3, r3, #2
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d0ef      	beq.n	8007d90 <HAL_RCC_OscConfig+0x418>
 8007db0:	e01b      	b.n	8007dea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007db2:	4b1f      	ldr	r3, [pc, #124]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007db4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007db8:	4a1d      	ldr	r2, [pc, #116]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007dba:	f023 0301 	bic.w	r3, r3, #1
 8007dbe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dc2:	f7fa fa35 	bl	8002230 <HAL_GetTick>
 8007dc6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007dc8:	e008      	b.n	8007ddc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007dca:	f7fa fa31 	bl	8002230 <HAL_GetTick>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	1ad3      	subs	r3, r2, r3
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	d901      	bls.n	8007ddc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007dd8:	2303      	movs	r3, #3
 8007dda:	e0d5      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007ddc:	4b14      	ldr	r3, [pc, #80]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007dde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1ef      	bne.n	8007dca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	69db      	ldr	r3, [r3, #28]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	f000 80c9 	beq.w	8007f86 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007df4:	4b0e      	ldr	r3, [pc, #56]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	f003 030c 	and.w	r3, r3, #12
 8007dfc:	2b0c      	cmp	r3, #12
 8007dfe:	f000 8083 	beq.w	8007f08 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	69db      	ldr	r3, [r3, #28]
 8007e06:	2b02      	cmp	r3, #2
 8007e08:	d15e      	bne.n	8007ec8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e0a:	4b09      	ldr	r3, [pc, #36]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a08      	ldr	r2, [pc, #32]	@ (8007e30 <HAL_RCC_OscConfig+0x4b8>)
 8007e10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e16:	f7fa fa0b 	bl	8002230 <HAL_GetTick>
 8007e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e1c:	e00c      	b.n	8007e38 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e1e:	f7fa fa07 	bl	8002230 <HAL_GetTick>
 8007e22:	4602      	mov	r2, r0
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	1ad3      	subs	r3, r2, r3
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	d905      	bls.n	8007e38 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007e2c:	2303      	movs	r3, #3
 8007e2e:	e0ab      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
 8007e30:	40021000 	.word	0x40021000
 8007e34:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e38:	4b55      	ldr	r3, [pc, #340]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1ec      	bne.n	8007e1e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007e44:	4b52      	ldr	r3, [pc, #328]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007e46:	68da      	ldr	r2, [r3, #12]
 8007e48:	4b52      	ldr	r3, [pc, #328]	@ (8007f94 <HAL_RCC_OscConfig+0x61c>)
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	6a11      	ldr	r1, [r2, #32]
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007e54:	3a01      	subs	r2, #1
 8007e56:	0112      	lsls	r2, r2, #4
 8007e58:	4311      	orrs	r1, r2
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007e5e:	0212      	lsls	r2, r2, #8
 8007e60:	4311      	orrs	r1, r2
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007e66:	0852      	lsrs	r2, r2, #1
 8007e68:	3a01      	subs	r2, #1
 8007e6a:	0552      	lsls	r2, r2, #21
 8007e6c:	4311      	orrs	r1, r2
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007e72:	0852      	lsrs	r2, r2, #1
 8007e74:	3a01      	subs	r2, #1
 8007e76:	0652      	lsls	r2, r2, #25
 8007e78:	4311      	orrs	r1, r2
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007e7e:	06d2      	lsls	r2, r2, #27
 8007e80:	430a      	orrs	r2, r1
 8007e82:	4943      	ldr	r1, [pc, #268]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007e84:	4313      	orrs	r3, r2
 8007e86:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e88:	4b41      	ldr	r3, [pc, #260]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a40      	ldr	r2, [pc, #256]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007e8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e92:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007e94:	4b3e      	ldr	r3, [pc, #248]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	4a3d      	ldr	r2, [pc, #244]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007e9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ea0:	f7fa f9c6 	bl	8002230 <HAL_GetTick>
 8007ea4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ea6:	e008      	b.n	8007eba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ea8:	f7fa f9c2 	bl	8002230 <HAL_GetTick>
 8007eac:	4602      	mov	r2, r0
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	1ad3      	subs	r3, r2, r3
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	d901      	bls.n	8007eba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007eb6:	2303      	movs	r3, #3
 8007eb8:	e066      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007eba:	4b35      	ldr	r3, [pc, #212]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d0f0      	beq.n	8007ea8 <HAL_RCC_OscConfig+0x530>
 8007ec6:	e05e      	b.n	8007f86 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ec8:	4b31      	ldr	r3, [pc, #196]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a30      	ldr	r2, [pc, #192]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007ece:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007ed2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ed4:	f7fa f9ac 	bl	8002230 <HAL_GetTick>
 8007ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007eda:	e008      	b.n	8007eee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007edc:	f7fa f9a8 	bl	8002230 <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	2b02      	cmp	r3, #2
 8007ee8:	d901      	bls.n	8007eee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007eea:	2303      	movs	r3, #3
 8007eec:	e04c      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007eee:	4b28      	ldr	r3, [pc, #160]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d1f0      	bne.n	8007edc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007efa:	4b25      	ldr	r3, [pc, #148]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007efc:	68da      	ldr	r2, [r3, #12]
 8007efe:	4924      	ldr	r1, [pc, #144]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007f00:	4b25      	ldr	r3, [pc, #148]	@ (8007f98 <HAL_RCC_OscConfig+0x620>)
 8007f02:	4013      	ands	r3, r2
 8007f04:	60cb      	str	r3, [r1, #12]
 8007f06:	e03e      	b.n	8007f86 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	69db      	ldr	r3, [r3, #28]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d101      	bne.n	8007f14 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e039      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007f14:	4b1e      	ldr	r3, [pc, #120]	@ (8007f90 <HAL_RCC_OscConfig+0x618>)
 8007f16:	68db      	ldr	r3, [r3, #12]
 8007f18:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	f003 0203 	and.w	r2, r3, #3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a1b      	ldr	r3, [r3, #32]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d12c      	bne.n	8007f82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f32:	3b01      	subs	r3, #1
 8007f34:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d123      	bne.n	8007f82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f44:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d11b      	bne.n	8007f82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f54:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d113      	bne.n	8007f82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f64:	085b      	lsrs	r3, r3, #1
 8007f66:	3b01      	subs	r3, #1
 8007f68:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	d109      	bne.n	8007f82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f78:	085b      	lsrs	r3, r3, #1
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d001      	beq.n	8007f86 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	e000      	b.n	8007f88 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007f86:	2300      	movs	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3720      	adds	r7, #32
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	40021000 	.word	0x40021000
 8007f94:	019f800c 	.word	0x019f800c
 8007f98:	feeefffc 	.word	0xfeeefffc

08007f9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b086      	sub	sp, #24
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d101      	bne.n	8007fb4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e11e      	b.n	80081f2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007fb4:	4b91      	ldr	r3, [pc, #580]	@ (80081fc <HAL_RCC_ClockConfig+0x260>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f003 030f 	and.w	r3, r3, #15
 8007fbc:	683a      	ldr	r2, [r7, #0]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d910      	bls.n	8007fe4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fc2:	4b8e      	ldr	r3, [pc, #568]	@ (80081fc <HAL_RCC_ClockConfig+0x260>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f023 020f 	bic.w	r2, r3, #15
 8007fca:	498c      	ldr	r1, [pc, #560]	@ (80081fc <HAL_RCC_ClockConfig+0x260>)
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fd2:	4b8a      	ldr	r3, [pc, #552]	@ (80081fc <HAL_RCC_ClockConfig+0x260>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 030f 	and.w	r3, r3, #15
 8007fda:	683a      	ldr	r2, [r7, #0]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d001      	beq.n	8007fe4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e106      	b.n	80081f2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f003 0301 	and.w	r3, r3, #1
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d073      	beq.n	80080d8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	2b03      	cmp	r3, #3
 8007ff6:	d129      	bne.n	800804c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ff8:	4b81      	ldr	r3, [pc, #516]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008000:	2b00      	cmp	r3, #0
 8008002:	d101      	bne.n	8008008 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	e0f4      	b.n	80081f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008008:	f000 f99e 	bl	8008348 <RCC_GetSysClockFreqFromPLLSource>
 800800c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	4a7c      	ldr	r2, [pc, #496]	@ (8008204 <HAL_RCC_ClockConfig+0x268>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d93f      	bls.n	8008096 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008016:	4b7a      	ldr	r3, [pc, #488]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d009      	beq.n	8008036 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800802a:	2b00      	cmp	r3, #0
 800802c:	d033      	beq.n	8008096 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008032:	2b00      	cmp	r3, #0
 8008034:	d12f      	bne.n	8008096 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008036:	4b72      	ldr	r3, [pc, #456]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800803e:	4a70      	ldr	r2, [pc, #448]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008044:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008046:	2380      	movs	r3, #128	@ 0x80
 8008048:	617b      	str	r3, [r7, #20]
 800804a:	e024      	b.n	8008096 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	2b02      	cmp	r3, #2
 8008052:	d107      	bne.n	8008064 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008054:	4b6a      	ldr	r3, [pc, #424]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800805c:	2b00      	cmp	r3, #0
 800805e:	d109      	bne.n	8008074 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e0c6      	b.n	80081f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008064:	4b66      	ldr	r3, [pc, #408]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800806c:	2b00      	cmp	r3, #0
 800806e:	d101      	bne.n	8008074 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e0be      	b.n	80081f2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008074:	f000 f8ce 	bl	8008214 <HAL_RCC_GetSysClockFreq>
 8008078:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	4a61      	ldr	r2, [pc, #388]	@ (8008204 <HAL_RCC_ClockConfig+0x268>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d909      	bls.n	8008096 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008082:	4b5f      	ldr	r3, [pc, #380]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800808a:	4a5d      	ldr	r2, [pc, #372]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 800808c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008090:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008092:	2380      	movs	r3, #128	@ 0x80
 8008094:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008096:	4b5a      	ldr	r3, [pc, #360]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	f023 0203 	bic.w	r2, r3, #3
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	4957      	ldr	r1, [pc, #348]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 80080a4:	4313      	orrs	r3, r2
 80080a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080a8:	f7fa f8c2 	bl	8002230 <HAL_GetTick>
 80080ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080ae:	e00a      	b.n	80080c6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080b0:	f7fa f8be 	bl	8002230 <HAL_GetTick>
 80080b4:	4602      	mov	r2, r0
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	1ad3      	subs	r3, r2, r3
 80080ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080be:	4293      	cmp	r3, r2
 80080c0:	d901      	bls.n	80080c6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80080c2:	2303      	movs	r3, #3
 80080c4:	e095      	b.n	80081f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080c6:	4b4e      	ldr	r3, [pc, #312]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	f003 020c 	and.w	r2, r3, #12
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	009b      	lsls	r3, r3, #2
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d1eb      	bne.n	80080b0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f003 0302 	and.w	r3, r3, #2
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d023      	beq.n	800812c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f003 0304 	and.w	r3, r3, #4
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d005      	beq.n	80080fc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80080f0:	4b43      	ldr	r3, [pc, #268]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	4a42      	ldr	r2, [pc, #264]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 80080f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80080fa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f003 0308 	and.w	r3, r3, #8
 8008104:	2b00      	cmp	r3, #0
 8008106:	d007      	beq.n	8008118 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008108:	4b3d      	ldr	r3, [pc, #244]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008110:	4a3b      	ldr	r2, [pc, #236]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008112:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008116:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008118:	4b39      	ldr	r3, [pc, #228]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	4936      	ldr	r1, [pc, #216]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008126:	4313      	orrs	r3, r2
 8008128:	608b      	str	r3, [r1, #8]
 800812a:	e008      	b.n	800813e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	2b80      	cmp	r3, #128	@ 0x80
 8008130:	d105      	bne.n	800813e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008132:	4b33      	ldr	r3, [pc, #204]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	4a32      	ldr	r2, [pc, #200]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008138:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800813c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800813e:	4b2f      	ldr	r3, [pc, #188]	@ (80081fc <HAL_RCC_ClockConfig+0x260>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 030f 	and.w	r3, r3, #15
 8008146:	683a      	ldr	r2, [r7, #0]
 8008148:	429a      	cmp	r2, r3
 800814a:	d21d      	bcs.n	8008188 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800814c:	4b2b      	ldr	r3, [pc, #172]	@ (80081fc <HAL_RCC_ClockConfig+0x260>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f023 020f 	bic.w	r2, r3, #15
 8008154:	4929      	ldr	r1, [pc, #164]	@ (80081fc <HAL_RCC_ClockConfig+0x260>)
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	4313      	orrs	r3, r2
 800815a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800815c:	f7fa f868 	bl	8002230 <HAL_GetTick>
 8008160:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008162:	e00a      	b.n	800817a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008164:	f7fa f864 	bl	8002230 <HAL_GetTick>
 8008168:	4602      	mov	r2, r0
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008172:	4293      	cmp	r3, r2
 8008174:	d901      	bls.n	800817a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008176:	2303      	movs	r3, #3
 8008178:	e03b      	b.n	80081f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800817a:	4b20      	ldr	r3, [pc, #128]	@ (80081fc <HAL_RCC_ClockConfig+0x260>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f003 030f 	and.w	r3, r3, #15
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	429a      	cmp	r2, r3
 8008186:	d1ed      	bne.n	8008164 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 0304 	and.w	r3, r3, #4
 8008190:	2b00      	cmp	r3, #0
 8008192:	d008      	beq.n	80081a6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008194:	4b1a      	ldr	r3, [pc, #104]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	4917      	ldr	r1, [pc, #92]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 0308 	and.w	r3, r3, #8
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d009      	beq.n	80081c6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80081b2:	4b13      	ldr	r3, [pc, #76]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	691b      	ldr	r3, [r3, #16]
 80081be:	00db      	lsls	r3, r3, #3
 80081c0:	490f      	ldr	r1, [pc, #60]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 80081c2:	4313      	orrs	r3, r2
 80081c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80081c6:	f000 f825 	bl	8008214 <HAL_RCC_GetSysClockFreq>
 80081ca:	4602      	mov	r2, r0
 80081cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008200 <HAL_RCC_ClockConfig+0x264>)
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	091b      	lsrs	r3, r3, #4
 80081d2:	f003 030f 	and.w	r3, r3, #15
 80081d6:	490c      	ldr	r1, [pc, #48]	@ (8008208 <HAL_RCC_ClockConfig+0x26c>)
 80081d8:	5ccb      	ldrb	r3, [r1, r3]
 80081da:	f003 031f 	and.w	r3, r3, #31
 80081de:	fa22 f303 	lsr.w	r3, r2, r3
 80081e2:	4a0a      	ldr	r2, [pc, #40]	@ (800820c <HAL_RCC_ClockConfig+0x270>)
 80081e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80081e6:	4b0a      	ldr	r3, [pc, #40]	@ (8008210 <HAL_RCC_ClockConfig+0x274>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4618      	mov	r0, r3
 80081ec:	f7f9 ffd4 	bl	8002198 <HAL_InitTick>
 80081f0:	4603      	mov	r3, r0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3718      	adds	r7, #24
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
 80081fa:	bf00      	nop
 80081fc:	40022000 	.word	0x40022000
 8008200:	40021000 	.word	0x40021000
 8008204:	04c4b400 	.word	0x04c4b400
 8008208:	0800ee34 	.word	0x0800ee34
 800820c:	20000000 	.word	0x20000000
 8008210:	20000004 	.word	0x20000004

08008214 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008214:	b480      	push	{r7}
 8008216:	b087      	sub	sp, #28
 8008218:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800821a:	4b2c      	ldr	r3, [pc, #176]	@ (80082cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	f003 030c 	and.w	r3, r3, #12
 8008222:	2b04      	cmp	r3, #4
 8008224:	d102      	bne.n	800822c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008226:	4b2a      	ldr	r3, [pc, #168]	@ (80082d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008228:	613b      	str	r3, [r7, #16]
 800822a:	e047      	b.n	80082bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800822c:	4b27      	ldr	r3, [pc, #156]	@ (80082cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800822e:	689b      	ldr	r3, [r3, #8]
 8008230:	f003 030c 	and.w	r3, r3, #12
 8008234:	2b08      	cmp	r3, #8
 8008236:	d102      	bne.n	800823e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008238:	4b26      	ldr	r3, [pc, #152]	@ (80082d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800823a:	613b      	str	r3, [r7, #16]
 800823c:	e03e      	b.n	80082bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800823e:	4b23      	ldr	r3, [pc, #140]	@ (80082cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	f003 030c 	and.w	r3, r3, #12
 8008246:	2b0c      	cmp	r3, #12
 8008248:	d136      	bne.n	80082b8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800824a:	4b20      	ldr	r3, [pc, #128]	@ (80082cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800824c:	68db      	ldr	r3, [r3, #12]
 800824e:	f003 0303 	and.w	r3, r3, #3
 8008252:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008254:	4b1d      	ldr	r3, [pc, #116]	@ (80082cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	091b      	lsrs	r3, r3, #4
 800825a:	f003 030f 	and.w	r3, r3, #15
 800825e:	3301      	adds	r3, #1
 8008260:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	2b03      	cmp	r3, #3
 8008266:	d10c      	bne.n	8008282 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008268:	4a1a      	ldr	r2, [pc, #104]	@ (80082d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008270:	4a16      	ldr	r2, [pc, #88]	@ (80082cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008272:	68d2      	ldr	r2, [r2, #12]
 8008274:	0a12      	lsrs	r2, r2, #8
 8008276:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800827a:	fb02 f303 	mul.w	r3, r2, r3
 800827e:	617b      	str	r3, [r7, #20]
      break;
 8008280:	e00c      	b.n	800829c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008282:	4a13      	ldr	r2, [pc, #76]	@ (80082d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	fbb2 f3f3 	udiv	r3, r2, r3
 800828a:	4a10      	ldr	r2, [pc, #64]	@ (80082cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800828c:	68d2      	ldr	r2, [r2, #12]
 800828e:	0a12      	lsrs	r2, r2, #8
 8008290:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008294:	fb02 f303 	mul.w	r3, r2, r3
 8008298:	617b      	str	r3, [r7, #20]
      break;
 800829a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800829c:	4b0b      	ldr	r3, [pc, #44]	@ (80082cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	0e5b      	lsrs	r3, r3, #25
 80082a2:	f003 0303 	and.w	r3, r3, #3
 80082a6:	3301      	adds	r3, #1
 80082a8:	005b      	lsls	r3, r3, #1
 80082aa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80082ac:	697a      	ldr	r2, [r7, #20]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80082b4:	613b      	str	r3, [r7, #16]
 80082b6:	e001      	b.n	80082bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80082b8:	2300      	movs	r3, #0
 80082ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80082bc:	693b      	ldr	r3, [r7, #16]
}
 80082be:	4618      	mov	r0, r3
 80082c0:	371c      	adds	r7, #28
 80082c2:	46bd      	mov	sp, r7
 80082c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c8:	4770      	bx	lr
 80082ca:	bf00      	nop
 80082cc:	40021000 	.word	0x40021000
 80082d0:	00f42400 	.word	0x00f42400
 80082d4:	007a1200 	.word	0x007a1200

080082d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082d8:	b480      	push	{r7}
 80082da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80082dc:	4b03      	ldr	r3, [pc, #12]	@ (80082ec <HAL_RCC_GetHCLKFreq+0x14>)
 80082de:	681b      	ldr	r3, [r3, #0]
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	20000000 	.word	0x20000000

080082f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80082f4:	f7ff fff0 	bl	80082d8 <HAL_RCC_GetHCLKFreq>
 80082f8:	4602      	mov	r2, r0
 80082fa:	4b06      	ldr	r3, [pc, #24]	@ (8008314 <HAL_RCC_GetPCLK1Freq+0x24>)
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	0a1b      	lsrs	r3, r3, #8
 8008300:	f003 0307 	and.w	r3, r3, #7
 8008304:	4904      	ldr	r1, [pc, #16]	@ (8008318 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008306:	5ccb      	ldrb	r3, [r1, r3]
 8008308:	f003 031f 	and.w	r3, r3, #31
 800830c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008310:	4618      	mov	r0, r3
 8008312:	bd80      	pop	{r7, pc}
 8008314:	40021000 	.word	0x40021000
 8008318:	0800ee44 	.word	0x0800ee44

0800831c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008320:	f7ff ffda 	bl	80082d8 <HAL_RCC_GetHCLKFreq>
 8008324:	4602      	mov	r2, r0
 8008326:	4b06      	ldr	r3, [pc, #24]	@ (8008340 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	0adb      	lsrs	r3, r3, #11
 800832c:	f003 0307 	and.w	r3, r3, #7
 8008330:	4904      	ldr	r1, [pc, #16]	@ (8008344 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008332:	5ccb      	ldrb	r3, [r1, r3]
 8008334:	f003 031f 	and.w	r3, r3, #31
 8008338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800833c:	4618      	mov	r0, r3
 800833e:	bd80      	pop	{r7, pc}
 8008340:	40021000 	.word	0x40021000
 8008344:	0800ee44 	.word	0x0800ee44

08008348 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008348:	b480      	push	{r7}
 800834a:	b087      	sub	sp, #28
 800834c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800834e:	4b1e      	ldr	r3, [pc, #120]	@ (80083c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	f003 0303 	and.w	r3, r3, #3
 8008356:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008358:	4b1b      	ldr	r3, [pc, #108]	@ (80083c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	091b      	lsrs	r3, r3, #4
 800835e:	f003 030f 	and.w	r3, r3, #15
 8008362:	3301      	adds	r3, #1
 8008364:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	2b03      	cmp	r3, #3
 800836a:	d10c      	bne.n	8008386 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800836c:	4a17      	ldr	r2, [pc, #92]	@ (80083cc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	fbb2 f3f3 	udiv	r3, r2, r3
 8008374:	4a14      	ldr	r2, [pc, #80]	@ (80083c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008376:	68d2      	ldr	r2, [r2, #12]
 8008378:	0a12      	lsrs	r2, r2, #8
 800837a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800837e:	fb02 f303 	mul.w	r3, r2, r3
 8008382:	617b      	str	r3, [r7, #20]
    break;
 8008384:	e00c      	b.n	80083a0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008386:	4a12      	ldr	r2, [pc, #72]	@ (80083d0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	fbb2 f3f3 	udiv	r3, r2, r3
 800838e:	4a0e      	ldr	r2, [pc, #56]	@ (80083c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008390:	68d2      	ldr	r2, [r2, #12]
 8008392:	0a12      	lsrs	r2, r2, #8
 8008394:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008398:	fb02 f303 	mul.w	r3, r2, r3
 800839c:	617b      	str	r3, [r7, #20]
    break;
 800839e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80083a0:	4b09      	ldr	r3, [pc, #36]	@ (80083c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80083a2:	68db      	ldr	r3, [r3, #12]
 80083a4:	0e5b      	lsrs	r3, r3, #25
 80083a6:	f003 0303 	and.w	r3, r3, #3
 80083aa:	3301      	adds	r3, #1
 80083ac:	005b      	lsls	r3, r3, #1
 80083ae:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80083b0:	697a      	ldr	r2, [r7, #20]
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80083b8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80083ba:	687b      	ldr	r3, [r7, #4]
}
 80083bc:	4618      	mov	r0, r3
 80083be:	371c      	adds	r7, #28
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr
 80083c8:	40021000 	.word	0x40021000
 80083cc:	007a1200 	.word	0x007a1200
 80083d0:	00f42400 	.word	0x00f42400

080083d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b086      	sub	sp, #24
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80083dc:	2300      	movs	r3, #0
 80083de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80083e0:	2300      	movs	r3, #0
 80083e2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f000 8098 	beq.w	8008522 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80083f2:	2300      	movs	r3, #0
 80083f4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80083f6:	4b43      	ldr	r3, [pc, #268]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80083f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d10d      	bne.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008402:	4b40      	ldr	r3, [pc, #256]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008406:	4a3f      	ldr	r2, [pc, #252]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008408:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800840c:	6593      	str	r3, [r2, #88]	@ 0x58
 800840e:	4b3d      	ldr	r3, [pc, #244]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008416:	60bb      	str	r3, [r7, #8]
 8008418:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800841a:	2301      	movs	r3, #1
 800841c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800841e:	4b3a      	ldr	r3, [pc, #232]	@ (8008508 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a39      	ldr	r2, [pc, #228]	@ (8008508 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008424:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008428:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800842a:	f7f9 ff01 	bl	8002230 <HAL_GetTick>
 800842e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008430:	e009      	b.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008432:	f7f9 fefd 	bl	8002230 <HAL_GetTick>
 8008436:	4602      	mov	r2, r0
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	1ad3      	subs	r3, r2, r3
 800843c:	2b02      	cmp	r3, #2
 800843e:	d902      	bls.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008440:	2303      	movs	r3, #3
 8008442:	74fb      	strb	r3, [r7, #19]
        break;
 8008444:	e005      	b.n	8008452 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008446:	4b30      	ldr	r3, [pc, #192]	@ (8008508 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800844e:	2b00      	cmp	r3, #0
 8008450:	d0ef      	beq.n	8008432 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008452:	7cfb      	ldrb	r3, [r7, #19]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d159      	bne.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008458:	4b2a      	ldr	r3, [pc, #168]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800845a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800845e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008462:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d01e      	beq.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	429a      	cmp	r2, r3
 8008472:	d019      	beq.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008474:	4b23      	ldr	r3, [pc, #140]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800847a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800847e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008480:	4b20      	ldr	r3, [pc, #128]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008486:	4a1f      	ldr	r2, [pc, #124]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800848c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008490:	4b1c      	ldr	r3, [pc, #112]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008496:	4a1b      	ldr	r2, [pc, #108]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008498:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800849c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80084a0:	4a18      	ldr	r2, [pc, #96]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	f003 0301 	and.w	r3, r3, #1
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d016      	beq.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084b2:	f7f9 febd 	bl	8002230 <HAL_GetTick>
 80084b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084b8:	e00b      	b.n	80084d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084ba:	f7f9 feb9 	bl	8002230 <HAL_GetTick>
 80084be:	4602      	mov	r2, r0
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	1ad3      	subs	r3, r2, r3
 80084c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d902      	bls.n	80084d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80084cc:	2303      	movs	r3, #3
 80084ce:	74fb      	strb	r3, [r7, #19]
            break;
 80084d0:	e006      	b.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084d2:	4b0c      	ldr	r3, [pc, #48]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084d8:	f003 0302 	and.w	r3, r3, #2
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d0ec      	beq.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80084e0:	7cfb      	ldrb	r3, [r7, #19]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d10b      	bne.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80084e6:	4b07      	ldr	r3, [pc, #28]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f4:	4903      	ldr	r1, [pc, #12]	@ (8008504 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084f6:	4313      	orrs	r3, r2
 80084f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80084fc:	e008      	b.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80084fe:	7cfb      	ldrb	r3, [r7, #19]
 8008500:	74bb      	strb	r3, [r7, #18]
 8008502:	e005      	b.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008504:	40021000 	.word	0x40021000
 8008508:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800850c:	7cfb      	ldrb	r3, [r7, #19]
 800850e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008510:	7c7b      	ldrb	r3, [r7, #17]
 8008512:	2b01      	cmp	r3, #1
 8008514:	d105      	bne.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008516:	4ba6      	ldr	r3, [pc, #664]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800851a:	4aa5      	ldr	r2, [pc, #660]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800851c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008520:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 0301 	and.w	r3, r3, #1
 800852a:	2b00      	cmp	r3, #0
 800852c:	d00a      	beq.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800852e:	4ba0      	ldr	r3, [pc, #640]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008534:	f023 0203 	bic.w	r2, r3, #3
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	499c      	ldr	r1, [pc, #624]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800853e:	4313      	orrs	r3, r2
 8008540:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0302 	and.w	r3, r3, #2
 800854c:	2b00      	cmp	r3, #0
 800854e:	d00a      	beq.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008550:	4b97      	ldr	r3, [pc, #604]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008556:	f023 020c 	bic.w	r2, r3, #12
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	4994      	ldr	r1, [pc, #592]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008560:	4313      	orrs	r3, r2
 8008562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f003 0304 	and.w	r3, r3, #4
 800856e:	2b00      	cmp	r3, #0
 8008570:	d00a      	beq.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008572:	4b8f      	ldr	r3, [pc, #572]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008578:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	68db      	ldr	r3, [r3, #12]
 8008580:	498b      	ldr	r1, [pc, #556]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008582:	4313      	orrs	r3, r2
 8008584:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f003 0308 	and.w	r3, r3, #8
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00a      	beq.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008594:	4b86      	ldr	r3, [pc, #536]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800859a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	4983      	ldr	r1, [pc, #524]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085a4:	4313      	orrs	r3, r2
 80085a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f003 0320 	and.w	r3, r3, #32
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00a      	beq.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80085b6:	4b7e      	ldr	r3, [pc, #504]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085bc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	695b      	ldr	r3, [r3, #20]
 80085c4:	497a      	ldr	r1, [pc, #488]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085c6:	4313      	orrs	r3, r2
 80085c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00a      	beq.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80085d8:	4b75      	ldr	r3, [pc, #468]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085de:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	699b      	ldr	r3, [r3, #24]
 80085e6:	4972      	ldr	r1, [pc, #456]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085e8:	4313      	orrs	r3, r2
 80085ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00a      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80085fa:	4b6d      	ldr	r3, [pc, #436]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008600:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	69db      	ldr	r3, [r3, #28]
 8008608:	4969      	ldr	r1, [pc, #420]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800860a:	4313      	orrs	r3, r2
 800860c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008618:	2b00      	cmp	r3, #0
 800861a:	d00a      	beq.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800861c:	4b64      	ldr	r3, [pc, #400]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800861e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008622:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6a1b      	ldr	r3, [r3, #32]
 800862a:	4961      	ldr	r1, [pc, #388]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800862c:	4313      	orrs	r3, r2
 800862e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00a      	beq.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800863e:	4b5c      	ldr	r3, [pc, #368]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008644:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800864c:	4958      	ldr	r1, [pc, #352]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800864e:	4313      	orrs	r3, r2
 8008650:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800865c:	2b00      	cmp	r3, #0
 800865e:	d015      	beq.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008660:	4b53      	ldr	r3, [pc, #332]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008666:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800866e:	4950      	ldr	r1, [pc, #320]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008670:	4313      	orrs	r3, r2
 8008672:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800867a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800867e:	d105      	bne.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008680:	4b4b      	ldr	r3, [pc, #300]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008682:	68db      	ldr	r3, [r3, #12]
 8008684:	4a4a      	ldr	r2, [pc, #296]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008686:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800868a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008694:	2b00      	cmp	r3, #0
 8008696:	d015      	beq.n	80086c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008698:	4b45      	ldr	r3, [pc, #276]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800869a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800869e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086a6:	4942      	ldr	r1, [pc, #264]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086a8:	4313      	orrs	r3, r2
 80086aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086b6:	d105      	bne.n	80086c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086b8:	4b3d      	ldr	r3, [pc, #244]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	4a3c      	ldr	r2, [pc, #240]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086c2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d015      	beq.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80086d0:	4b37      	ldr	r3, [pc, #220]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086de:	4934      	ldr	r1, [pc, #208]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086e0:	4313      	orrs	r3, r2
 80086e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086ee:	d105      	bne.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086f0:	4b2f      	ldr	r3, [pc, #188]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	4a2e      	ldr	r2, [pc, #184]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086fa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008704:	2b00      	cmp	r3, #0
 8008706:	d015      	beq.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008708:	4b29      	ldr	r3, [pc, #164]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800870a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800870e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008716:	4926      	ldr	r1, [pc, #152]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008718:	4313      	orrs	r3, r2
 800871a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008722:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008726:	d105      	bne.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008728:	4b21      	ldr	r3, [pc, #132]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800872a:	68db      	ldr	r3, [r3, #12]
 800872c:	4a20      	ldr	r2, [pc, #128]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800872e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008732:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d015      	beq.n	800876c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008740:	4b1b      	ldr	r3, [pc, #108]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008746:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800874e:	4918      	ldr	r1, [pc, #96]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008750:	4313      	orrs	r3, r2
 8008752:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800875a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800875e:	d105      	bne.n	800876c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008760:	4b13      	ldr	r3, [pc, #76]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008762:	68db      	ldr	r3, [r3, #12]
 8008764:	4a12      	ldr	r2, [pc, #72]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008766:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800876a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008774:	2b00      	cmp	r3, #0
 8008776:	d015      	beq.n	80087a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008778:	4b0d      	ldr	r3, [pc, #52]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800877a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800877e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008786:	490a      	ldr	r1, [pc, #40]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008788:	4313      	orrs	r3, r2
 800878a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008792:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008796:	d105      	bne.n	80087a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008798:	4b05      	ldr	r3, [pc, #20]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800879a:	68db      	ldr	r3, [r3, #12]
 800879c:	4a04      	ldr	r2, [pc, #16]	@ (80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800879e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80087a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3718      	adds	r7, #24
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	40021000 	.word	0x40021000

080087b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d101      	bne.n	80087c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80087c2:	2301      	movs	r3, #1
 80087c4:	e09d      	b.n	8008902 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d108      	bne.n	80087e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087d6:	d009      	beq.n	80087ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2200      	movs	r2, #0
 80087dc:	61da      	str	r2, [r3, #28]
 80087de:	e005      	b.n	80087ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d106      	bne.n	800880c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 f87f 	bl	800890a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2202      	movs	r2, #2
 8008810:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	681a      	ldr	r2, [r3, #0]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008822:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800882c:	d902      	bls.n	8008834 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800882e:	2300      	movs	r3, #0
 8008830:	60fb      	str	r3, [r7, #12]
 8008832:	e002      	b.n	800883a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008834:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008838:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	68db      	ldr	r3, [r3, #12]
 800883e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008842:	d007      	beq.n	8008854 <HAL_SPI_Init+0xa0>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	68db      	ldr	r3, [r3, #12]
 8008848:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800884c:	d002      	beq.n	8008854 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008864:	431a      	orrs	r2, r3
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	691b      	ldr	r3, [r3, #16]
 800886a:	f003 0302 	and.w	r3, r3, #2
 800886e:	431a      	orrs	r2, r3
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	695b      	ldr	r3, [r3, #20]
 8008874:	f003 0301 	and.w	r3, r3, #1
 8008878:	431a      	orrs	r2, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	699b      	ldr	r3, [r3, #24]
 800887e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008882:	431a      	orrs	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	69db      	ldr	r3, [r3, #28]
 8008888:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800888c:	431a      	orrs	r2, r3
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008896:	ea42 0103 	orr.w	r1, r2, r3
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800889e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	430a      	orrs	r2, r1
 80088a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	699b      	ldr	r3, [r3, #24]
 80088ae:	0c1b      	lsrs	r3, r3, #16
 80088b0:	f003 0204 	and.w	r2, r3, #4
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088b8:	f003 0310 	and.w	r3, r3, #16
 80088bc:	431a      	orrs	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088c2:	f003 0308 	and.w	r3, r3, #8
 80088c6:	431a      	orrs	r2, r3
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80088d0:	ea42 0103 	orr.w	r1, r2, r3
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	430a      	orrs	r2, r1
 80088e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	69da      	ldr	r2, [r3, #28]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80088f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	3710      	adds	r7, #16
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}

0800890a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800890a:	b480      	push	{r7}
 800890c:	b083      	sub	sp, #12
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8008912:	bf00      	nop
 8008914:	370c      	adds	r7, #12
 8008916:	46bd      	mov	sp, r7
 8008918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891c:	4770      	bx	lr

0800891e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800891e:	b580      	push	{r7, lr}
 8008920:	b088      	sub	sp, #32
 8008922:	af00      	add	r7, sp, #0
 8008924:	60f8      	str	r0, [r7, #12]
 8008926:	60b9      	str	r1, [r7, #8]
 8008928:	603b      	str	r3, [r7, #0]
 800892a:	4613      	mov	r3, r2
 800892c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800892e:	f7f9 fc7f 	bl	8002230 <HAL_GetTick>
 8008932:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008934:	88fb      	ldrh	r3, [r7, #6]
 8008936:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800893e:	b2db      	uxtb	r3, r3
 8008940:	2b01      	cmp	r3, #1
 8008942:	d001      	beq.n	8008948 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008944:	2302      	movs	r3, #2
 8008946:	e15c      	b.n	8008c02 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d002      	beq.n	8008954 <HAL_SPI_Transmit+0x36>
 800894e:	88fb      	ldrh	r3, [r7, #6]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d101      	bne.n	8008958 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008954:	2301      	movs	r3, #1
 8008956:	e154      	b.n	8008c02 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800895e:	2b01      	cmp	r3, #1
 8008960:	d101      	bne.n	8008966 <HAL_SPI_Transmit+0x48>
 8008962:	2302      	movs	r3, #2
 8008964:	e14d      	b.n	8008c02 <HAL_SPI_Transmit+0x2e4>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2201      	movs	r2, #1
 800896a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2203      	movs	r2, #3
 8008972:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2200      	movs	r2, #0
 800897a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	68ba      	ldr	r2, [r7, #8]
 8008980:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	88fa      	ldrh	r2, [r7, #6]
 8008986:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	88fa      	ldrh	r2, [r7, #6]
 800898c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2200      	movs	r2, #0
 8008992:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2200      	movs	r2, #0
 8008998:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2200      	movs	r2, #0
 80089a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2200      	movs	r2, #0
 80089a8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2200      	movs	r2, #0
 80089ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089b8:	d10f      	bne.n	80089da <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	681a      	ldr	r2, [r3, #0]
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	681a      	ldr	r2, [r3, #0]
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80089d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089e4:	2b40      	cmp	r3, #64	@ 0x40
 80089e6:	d007      	beq.n	80089f8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a00:	d952      	bls.n	8008aa8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d002      	beq.n	8008a10 <HAL_SPI_Transmit+0xf2>
 8008a0a:	8b7b      	ldrh	r3, [r7, #26]
 8008a0c:	2b01      	cmp	r3, #1
 8008a0e:	d145      	bne.n	8008a9c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a14:	881a      	ldrh	r2, [r3, #0]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a20:	1c9a      	adds	r2, r3, #2
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	3b01      	subs	r3, #1
 8008a2e:	b29a      	uxth	r2, r3
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008a34:	e032      	b.n	8008a9c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	f003 0302 	and.w	r3, r3, #2
 8008a40:	2b02      	cmp	r3, #2
 8008a42:	d112      	bne.n	8008a6a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a48:	881a      	ldrh	r2, [r3, #0]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a54:	1c9a      	adds	r2, r3, #2
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	3b01      	subs	r3, #1
 8008a62:	b29a      	uxth	r2, r3
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008a68:	e018      	b.n	8008a9c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a6a:	f7f9 fbe1 	bl	8002230 <HAL_GetTick>
 8008a6e:	4602      	mov	r2, r0
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	1ad3      	subs	r3, r2, r3
 8008a74:	683a      	ldr	r2, [r7, #0]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d803      	bhi.n	8008a82 <HAL_SPI_Transmit+0x164>
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a80:	d102      	bne.n	8008a88 <HAL_SPI_Transmit+0x16a>
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d109      	bne.n	8008a9c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008a98:	2303      	movs	r3, #3
 8008a9a:	e0b2      	b.n	8008c02 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1c7      	bne.n	8008a36 <HAL_SPI_Transmit+0x118>
 8008aa6:	e083      	b.n	8008bb0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d002      	beq.n	8008ab6 <HAL_SPI_Transmit+0x198>
 8008ab0:	8b7b      	ldrh	r3, [r7, #26]
 8008ab2:	2b01      	cmp	r3, #1
 8008ab4:	d177      	bne.n	8008ba6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008aba:	b29b      	uxth	r3, r3
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	d912      	bls.n	8008ae6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac4:	881a      	ldrh	r2, [r3, #0]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ad0:	1c9a      	adds	r2, r3, #2
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	3b02      	subs	r3, #2
 8008ade:	b29a      	uxth	r2, r3
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008ae4:	e05f      	b.n	8008ba6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	330c      	adds	r3, #12
 8008af0:	7812      	ldrb	r2, [r2, #0]
 8008af2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008af8:	1c5a      	adds	r2, r3, #1
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	3b01      	subs	r3, #1
 8008b06:	b29a      	uxth	r2, r3
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008b0c:	e04b      	b.n	8008ba6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	f003 0302 	and.w	r3, r3, #2
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	d12b      	bne.n	8008b74 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b20:	b29b      	uxth	r3, r3
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d912      	bls.n	8008b4c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b2a:	881a      	ldrh	r2, [r3, #0]
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b36:	1c9a      	adds	r2, r3, #2
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	3b02      	subs	r3, #2
 8008b44:	b29a      	uxth	r2, r3
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b4a:	e02c      	b.n	8008ba6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	330c      	adds	r3, #12
 8008b56:	7812      	ldrb	r2, [r2, #0]
 8008b58:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b5e:	1c5a      	adds	r2, r3, #1
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	3b01      	subs	r3, #1
 8008b6c:	b29a      	uxth	r2, r3
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b72:	e018      	b.n	8008ba6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b74:	f7f9 fb5c 	bl	8002230 <HAL_GetTick>
 8008b78:	4602      	mov	r2, r0
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	1ad3      	subs	r3, r2, r3
 8008b7e:	683a      	ldr	r2, [r7, #0]
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d803      	bhi.n	8008b8c <HAL_SPI_Transmit+0x26e>
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b8a:	d102      	bne.n	8008b92 <HAL_SPI_Transmit+0x274>
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d109      	bne.n	8008ba6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2201      	movs	r2, #1
 8008b96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008ba2:	2303      	movs	r3, #3
 8008ba4:	e02d      	b.n	8008c02 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1ae      	bne.n	8008b0e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008bb0:	69fa      	ldr	r2, [r7, #28]
 8008bb2:	6839      	ldr	r1, [r7, #0]
 8008bb4:	68f8      	ldr	r0, [r7, #12]
 8008bb6:	f000 fa75 	bl	80090a4 <SPI_EndRxTxTransaction>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d002      	beq.n	8008bc6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2220      	movs	r2, #32
 8008bc4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10a      	bne.n	8008be4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008bce:	2300      	movs	r3, #0
 8008bd0:	617b      	str	r3, [r7, #20]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	617b      	str	r3, [r7, #20]
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	617b      	str	r3, [r7, #20]
 8008be2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2201      	movs	r2, #1
 8008be8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d001      	beq.n	8008c00 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e000      	b.n	8008c02 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8008c00:	2300      	movs	r3, #0
  }
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3720      	adds	r7, #32
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
	...

08008c0c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b088      	sub	sp, #32
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008c24:	69bb      	ldr	r3, [r7, #24]
 8008c26:	099b      	lsrs	r3, r3, #6
 8008c28:	f003 0301 	and.w	r3, r3, #1
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d10f      	bne.n	8008c50 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008c30:	69bb      	ldr	r3, [r7, #24]
 8008c32:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00a      	beq.n	8008c50 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	099b      	lsrs	r3, r3, #6
 8008c3e:	f003 0301 	and.w	r3, r3, #1
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d004      	beq.n	8008c50 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	4798      	blx	r3
    return;
 8008c4e:	e0d7      	b.n	8008e00 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	085b      	lsrs	r3, r3, #1
 8008c54:	f003 0301 	and.w	r3, r3, #1
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d00a      	beq.n	8008c72 <HAL_SPI_IRQHandler+0x66>
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	09db      	lsrs	r3, r3, #7
 8008c60:	f003 0301 	and.w	r3, r3, #1
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d004      	beq.n	8008c72 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	4798      	blx	r3
    return;
 8008c70:	e0c6      	b.n	8008e00 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	095b      	lsrs	r3, r3, #5
 8008c76:	f003 0301 	and.w	r3, r3, #1
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d10c      	bne.n	8008c98 <HAL_SPI_IRQHandler+0x8c>
 8008c7e:	69bb      	ldr	r3, [r7, #24]
 8008c80:	099b      	lsrs	r3, r3, #6
 8008c82:	f003 0301 	and.w	r3, r3, #1
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d106      	bne.n	8008c98 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008c8a:	69bb      	ldr	r3, [r7, #24]
 8008c8c:	0a1b      	lsrs	r3, r3, #8
 8008c8e:	f003 0301 	and.w	r3, r3, #1
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f000 80b4 	beq.w	8008e00 <HAL_SPI_IRQHandler+0x1f4>
 8008c98:	69fb      	ldr	r3, [r7, #28]
 8008c9a:	095b      	lsrs	r3, r3, #5
 8008c9c:	f003 0301 	and.w	r3, r3, #1
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	f000 80ad 	beq.w	8008e00 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	099b      	lsrs	r3, r3, #6
 8008caa:	f003 0301 	and.w	r3, r3, #1
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d023      	beq.n	8008cfa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008cb8:	b2db      	uxtb	r3, r3
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	d011      	beq.n	8008ce2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cc2:	f043 0204 	orr.w	r2, r3, #4
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008cca:	2300      	movs	r3, #0
 8008ccc:	617b      	str	r3, [r7, #20]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	617b      	str	r3, [r7, #20]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	617b      	str	r3, [r7, #20]
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	e00b      	b.n	8008cfa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	613b      	str	r3, [r7, #16]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	68db      	ldr	r3, [r3, #12]
 8008cec:	613b      	str	r3, [r7, #16]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	613b      	str	r3, [r7, #16]
 8008cf6:	693b      	ldr	r3, [r7, #16]
        return;
 8008cf8:	e082      	b.n	8008e00 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008cfa:	69bb      	ldr	r3, [r7, #24]
 8008cfc:	095b      	lsrs	r3, r3, #5
 8008cfe:	f003 0301 	and.w	r3, r3, #1
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d014      	beq.n	8008d30 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d0a:	f043 0201 	orr.w	r2, r3, #1
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008d12:	2300      	movs	r3, #0
 8008d14:	60fb      	str	r3, [r7, #12]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	689b      	ldr	r3, [r3, #8]
 8008d1c:	60fb      	str	r3, [r7, #12]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008d2c:	601a      	str	r2, [r3, #0]
 8008d2e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	0a1b      	lsrs	r3, r3, #8
 8008d34:	f003 0301 	and.w	r3, r3, #1
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d00c      	beq.n	8008d56 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d40:	f043 0208 	orr.w	r2, r3, #8
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008d48:	2300      	movs	r3, #0
 8008d4a:	60bb      	str	r3, [r7, #8]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	60bb      	str	r3, [r7, #8]
 8008d54:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d04f      	beq.n	8008dfe <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	685a      	ldr	r2, [r3, #4]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008d6c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2201      	movs	r2, #1
 8008d72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008d76:	69fb      	ldr	r3, [r7, #28]
 8008d78:	f003 0302 	and.w	r3, r3, #2
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d104      	bne.n	8008d8a <HAL_SPI_IRQHandler+0x17e>
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	f003 0301 	and.w	r3, r3, #1
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d034      	beq.n	8008df4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	685a      	ldr	r2, [r3, #4]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f022 0203 	bic.w	r2, r2, #3
 8008d98:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d011      	beq.n	8008dc6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008da6:	4a18      	ldr	r2, [pc, #96]	@ (8008e08 <HAL_SPI_IRQHandler+0x1fc>)
 8008da8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7fb fc8f 	bl	80046d2 <HAL_DMA_Abort_IT>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d005      	beq.n	8008dc6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008dbe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d016      	beq.n	8008dfc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8008e08 <HAL_SPI_IRQHandler+0x1fc>)
 8008dd4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f7fb fc79 	bl	80046d2 <HAL_DMA_Abort_IT>
 8008de0:	4603      	mov	r3, r0
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d00a      	beq.n	8008dfc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008dea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008df2:	e003      	b.n	8008dfc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 f809 	bl	8008e0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008dfa:	e000      	b.n	8008dfe <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008dfc:	bf00      	nop
    return;
 8008dfe:	bf00      	nop
  }
}
 8008e00:	3720      	adds	r7, #32
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	08008e3d 	.word	0x08008e3d

08008e0c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008e14:	bf00      	nop
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008e2e:	b2db      	uxtb	r3, r3
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	370c      	adds	r7, #12
 8008e34:	46bd      	mov	sp, r7
 8008e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3a:	4770      	bx	lr

08008e3c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e48:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2200      	movs	r2, #0
 8008e56:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008e58:	68f8      	ldr	r0, [r7, #12]
 8008e5a:	f7ff ffd7 	bl	8008e0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008e5e:	bf00      	nop
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
	...

08008e68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b088      	sub	sp, #32
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	603b      	str	r3, [r7, #0]
 8008e74:	4613      	mov	r3, r2
 8008e76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008e78:	f7f9 f9da 	bl	8002230 <HAL_GetTick>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e80:	1a9b      	subs	r3, r3, r2
 8008e82:	683a      	ldr	r2, [r7, #0]
 8008e84:	4413      	add	r3, r2
 8008e86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008e88:	f7f9 f9d2 	bl	8002230 <HAL_GetTick>
 8008e8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008e8e:	4b39      	ldr	r3, [pc, #228]	@ (8008f74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	015b      	lsls	r3, r3, #5
 8008e94:	0d1b      	lsrs	r3, r3, #20
 8008e96:	69fa      	ldr	r2, [r7, #28]
 8008e98:	fb02 f303 	mul.w	r3, r2, r3
 8008e9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008e9e:	e054      	b.n	8008f4a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea6:	d050      	beq.n	8008f4a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008ea8:	f7f9 f9c2 	bl	8002230 <HAL_GetTick>
 8008eac:	4602      	mov	r2, r0
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	1ad3      	subs	r3, r2, r3
 8008eb2:	69fa      	ldr	r2, [r7, #28]
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d902      	bls.n	8008ebe <SPI_WaitFlagStateUntilTimeout+0x56>
 8008eb8:	69fb      	ldr	r3, [r7, #28]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d13d      	bne.n	8008f3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	685a      	ldr	r2, [r3, #4]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008ecc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ed6:	d111      	bne.n	8008efc <SPI_WaitFlagStateUntilTimeout+0x94>
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	689b      	ldr	r3, [r3, #8]
 8008edc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ee0:	d004      	beq.n	8008eec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008eea:	d107      	bne.n	8008efc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	681a      	ldr	r2, [r3, #0]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008efa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f04:	d10f      	bne.n	8008f26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f14:	601a      	str	r2, [r3, #0]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008f36:	2303      	movs	r3, #3
 8008f38:	e017      	b.n	8008f6a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d101      	bne.n	8008f44 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008f40:	2300      	movs	r3, #0
 8008f42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	3b01      	subs	r3, #1
 8008f48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	689a      	ldr	r2, [r3, #8]
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	4013      	ands	r3, r2
 8008f54:	68ba      	ldr	r2, [r7, #8]
 8008f56:	429a      	cmp	r2, r3
 8008f58:	bf0c      	ite	eq
 8008f5a:	2301      	moveq	r3, #1
 8008f5c:	2300      	movne	r3, #0
 8008f5e:	b2db      	uxtb	r3, r3
 8008f60:	461a      	mov	r2, r3
 8008f62:	79fb      	ldrb	r3, [r7, #7]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d19b      	bne.n	8008ea0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008f68:	2300      	movs	r3, #0
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3720      	adds	r7, #32
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	20000000 	.word	0x20000000

08008f78 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b08a      	sub	sp, #40	@ 0x28
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	60b9      	str	r1, [r7, #8]
 8008f82:	607a      	str	r2, [r7, #4]
 8008f84:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008f86:	2300      	movs	r3, #0
 8008f88:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008f8a:	f7f9 f951 	bl	8002230 <HAL_GetTick>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f92:	1a9b      	subs	r3, r3, r2
 8008f94:	683a      	ldr	r2, [r7, #0]
 8008f96:	4413      	add	r3, r2
 8008f98:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008f9a:	f7f9 f949 	bl	8002230 <HAL_GetTick>
 8008f9e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	330c      	adds	r3, #12
 8008fa6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008fa8:	4b3d      	ldr	r3, [pc, #244]	@ (80090a0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	4613      	mov	r3, r2
 8008fae:	009b      	lsls	r3, r3, #2
 8008fb0:	4413      	add	r3, r2
 8008fb2:	00da      	lsls	r2, r3, #3
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	0d1b      	lsrs	r3, r3, #20
 8008fb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fba:	fb02 f303 	mul.w	r3, r2, r3
 8008fbe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008fc0:	e060      	b.n	8009084 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008fc8:	d107      	bne.n	8008fda <SPI_WaitFifoStateUntilTimeout+0x62>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d104      	bne.n	8008fda <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008fd8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fe0:	d050      	beq.n	8009084 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008fe2:	f7f9 f925 	bl	8002230 <HAL_GetTick>
 8008fe6:	4602      	mov	r2, r0
 8008fe8:	6a3b      	ldr	r3, [r7, #32]
 8008fea:	1ad3      	subs	r3, r2, r3
 8008fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d902      	bls.n	8008ff8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d13d      	bne.n	8009074 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	685a      	ldr	r2, [r3, #4]
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009006:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009010:	d111      	bne.n	8009036 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800901a:	d004      	beq.n	8009026 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009024:	d107      	bne.n	8009036 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	681a      	ldr	r2, [r3, #0]
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009034:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800903a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800903e:	d10f      	bne.n	8009060 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800904e:	601a      	str	r2, [r3, #0]
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800905e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2200      	movs	r2, #0
 800906c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009070:	2303      	movs	r3, #3
 8009072:	e010      	b.n	8009096 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009074:	69bb      	ldr	r3, [r7, #24]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d101      	bne.n	800907e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800907a:	2300      	movs	r3, #0
 800907c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	3b01      	subs	r3, #1
 8009082:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	689a      	ldr	r2, [r3, #8]
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	4013      	ands	r3, r2
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	429a      	cmp	r2, r3
 8009092:	d196      	bne.n	8008fc2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3728      	adds	r7, #40	@ 0x28
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	20000000 	.word	0x20000000

080090a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af02      	add	r7, sp, #8
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	60b9      	str	r1, [r7, #8]
 80090ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	9300      	str	r3, [sp, #0]
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80090bc:	68f8      	ldr	r0, [r7, #12]
 80090be:	f7ff ff5b 	bl	8008f78 <SPI_WaitFifoStateUntilTimeout>
 80090c2:	4603      	mov	r3, r0
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d007      	beq.n	80090d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090cc:	f043 0220 	orr.w	r2, r3, #32
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80090d4:	2303      	movs	r3, #3
 80090d6:	e027      	b.n	8009128 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	9300      	str	r3, [sp, #0]
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	2200      	movs	r2, #0
 80090e0:	2180      	movs	r1, #128	@ 0x80
 80090e2:	68f8      	ldr	r0, [r7, #12]
 80090e4:	f7ff fec0 	bl	8008e68 <SPI_WaitFlagStateUntilTimeout>
 80090e8:	4603      	mov	r3, r0
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d007      	beq.n	80090fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090f2:	f043 0220 	orr.w	r2, r3, #32
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80090fa:	2303      	movs	r3, #3
 80090fc:	e014      	b.n	8009128 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	9300      	str	r3, [sp, #0]
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	2200      	movs	r2, #0
 8009106:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800910a:	68f8      	ldr	r0, [r7, #12]
 800910c:	f7ff ff34 	bl	8008f78 <SPI_WaitFifoStateUntilTimeout>
 8009110:	4603      	mov	r3, r0
 8009112:	2b00      	cmp	r3, #0
 8009114:	d007      	beq.n	8009126 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800911a:	f043 0220 	orr.w	r2, r3, #32
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009122:	2303      	movs	r3, #3
 8009124:	e000      	b.n	8009128 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009126:	2300      	movs	r3, #0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3710      	adds	r7, #16
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b082      	sub	sp, #8
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d101      	bne.n	8009142 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e042      	b.n	80091c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009148:	2b00      	cmp	r3, #0
 800914a:	d106      	bne.n	800915a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f7f8 fd8b 	bl	8001c70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2224      	movs	r2, #36	@ 0x24
 800915e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f022 0201 	bic.w	r2, r2, #1
 8009170:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009176:	2b00      	cmp	r3, #0
 8009178:	d002      	beq.n	8009180 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f000 fb82 	bl	8009884 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f000 f8b3 	bl	80092ec <UART_SetConfig>
 8009186:	4603      	mov	r3, r0
 8009188:	2b01      	cmp	r3, #1
 800918a:	d101      	bne.n	8009190 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800918c:	2301      	movs	r3, #1
 800918e:	e01b      	b.n	80091c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	685a      	ldr	r2, [r3, #4]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800919e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	689a      	ldr	r2, [r3, #8]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80091ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	681a      	ldr	r2, [r3, #0]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f042 0201 	orr.w	r2, r2, #1
 80091be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 fc01 	bl	80099c8 <UART_CheckIdleState>
 80091c6:	4603      	mov	r3, r0
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3708      	adds	r7, #8
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b08a      	sub	sp, #40	@ 0x28
 80091d4:	af02      	add	r7, sp, #8
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	60b9      	str	r1, [r7, #8]
 80091da:	603b      	str	r3, [r7, #0]
 80091dc:	4613      	mov	r3, r2
 80091de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091e6:	2b20      	cmp	r3, #32
 80091e8:	d17b      	bne.n	80092e2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d002      	beq.n	80091f6 <HAL_UART_Transmit+0x26>
 80091f0:	88fb      	ldrh	r3, [r7, #6]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d101      	bne.n	80091fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80091f6:	2301      	movs	r3, #1
 80091f8:	e074      	b.n	80092e4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2200      	movs	r2, #0
 80091fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2221      	movs	r2, #33	@ 0x21
 8009206:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800920a:	f7f9 f811 	bl	8002230 <HAL_GetTick>
 800920e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	88fa      	ldrh	r2, [r7, #6]
 8009214:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	88fa      	ldrh	r2, [r7, #6]
 800921c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009228:	d108      	bne.n	800923c <HAL_UART_Transmit+0x6c>
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	691b      	ldr	r3, [r3, #16]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d104      	bne.n	800923c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009232:	2300      	movs	r3, #0
 8009234:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	61bb      	str	r3, [r7, #24]
 800923a:	e003      	b.n	8009244 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009240:	2300      	movs	r3, #0
 8009242:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009244:	e030      	b.n	80092a8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	9300      	str	r3, [sp, #0]
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	2200      	movs	r2, #0
 800924e:	2180      	movs	r1, #128	@ 0x80
 8009250:	68f8      	ldr	r0, [r7, #12]
 8009252:	f000 fc63 	bl	8009b1c <UART_WaitOnFlagUntilTimeout>
 8009256:	4603      	mov	r3, r0
 8009258:	2b00      	cmp	r3, #0
 800925a:	d005      	beq.n	8009268 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2220      	movs	r2, #32
 8009260:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009264:	2303      	movs	r3, #3
 8009266:	e03d      	b.n	80092e4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d10b      	bne.n	8009286 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800926e:	69bb      	ldr	r3, [r7, #24]
 8009270:	881b      	ldrh	r3, [r3, #0]
 8009272:	461a      	mov	r2, r3
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800927c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800927e:	69bb      	ldr	r3, [r7, #24]
 8009280:	3302      	adds	r3, #2
 8009282:	61bb      	str	r3, [r7, #24]
 8009284:	e007      	b.n	8009296 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009286:	69fb      	ldr	r3, [r7, #28]
 8009288:	781a      	ldrb	r2, [r3, #0]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009290:	69fb      	ldr	r3, [r7, #28]
 8009292:	3301      	adds	r3, #1
 8009294:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800929c:	b29b      	uxth	r3, r3
 800929e:	3b01      	subs	r3, #1
 80092a0:	b29a      	uxth	r2, r3
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d1c8      	bne.n	8009246 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	9300      	str	r3, [sp, #0]
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	2200      	movs	r2, #0
 80092bc:	2140      	movs	r1, #64	@ 0x40
 80092be:	68f8      	ldr	r0, [r7, #12]
 80092c0:	f000 fc2c 	bl	8009b1c <UART_WaitOnFlagUntilTimeout>
 80092c4:	4603      	mov	r3, r0
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d005      	beq.n	80092d6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2220      	movs	r2, #32
 80092ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80092d2:	2303      	movs	r3, #3
 80092d4:	e006      	b.n	80092e4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2220      	movs	r2, #32
 80092da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80092de:	2300      	movs	r3, #0
 80092e0:	e000      	b.n	80092e4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80092e2:	2302      	movs	r3, #2
  }
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3720      	adds	r7, #32
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092f0:	b08c      	sub	sp, #48	@ 0x30
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80092f6:	2300      	movs	r3, #0
 80092f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	689a      	ldr	r2, [r3, #8]
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	691b      	ldr	r3, [r3, #16]
 8009304:	431a      	orrs	r2, r3
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	695b      	ldr	r3, [r3, #20]
 800930a:	431a      	orrs	r2, r3
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	69db      	ldr	r3, [r3, #28]
 8009310:	4313      	orrs	r3, r2
 8009312:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	681a      	ldr	r2, [r3, #0]
 800931a:	4bab      	ldr	r3, [pc, #684]	@ (80095c8 <UART_SetConfig+0x2dc>)
 800931c:	4013      	ands	r3, r2
 800931e:	697a      	ldr	r2, [r7, #20]
 8009320:	6812      	ldr	r2, [r2, #0]
 8009322:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009324:	430b      	orrs	r3, r1
 8009326:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	68da      	ldr	r2, [r3, #12]
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	430a      	orrs	r2, r1
 800933c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	699b      	ldr	r3, [r3, #24]
 8009342:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4aa0      	ldr	r2, [pc, #640]	@ (80095cc <UART_SetConfig+0x2e0>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d004      	beq.n	8009358 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	6a1b      	ldr	r3, [r3, #32]
 8009352:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009354:	4313      	orrs	r3, r2
 8009356:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009362:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009366:	697a      	ldr	r2, [r7, #20]
 8009368:	6812      	ldr	r2, [r2, #0]
 800936a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800936c:	430b      	orrs	r3, r1
 800936e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009376:	f023 010f 	bic.w	r1, r3, #15
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	430a      	orrs	r2, r1
 8009384:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a91      	ldr	r2, [pc, #580]	@ (80095d0 <UART_SetConfig+0x2e4>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d125      	bne.n	80093dc <UART_SetConfig+0xf0>
 8009390:	4b90      	ldr	r3, [pc, #576]	@ (80095d4 <UART_SetConfig+0x2e8>)
 8009392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009396:	f003 0303 	and.w	r3, r3, #3
 800939a:	2b03      	cmp	r3, #3
 800939c:	d81a      	bhi.n	80093d4 <UART_SetConfig+0xe8>
 800939e:	a201      	add	r2, pc, #4	@ (adr r2, 80093a4 <UART_SetConfig+0xb8>)
 80093a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a4:	080093b5 	.word	0x080093b5
 80093a8:	080093c5 	.word	0x080093c5
 80093ac:	080093bd 	.word	0x080093bd
 80093b0:	080093cd 	.word	0x080093cd
 80093b4:	2301      	movs	r3, #1
 80093b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093ba:	e0d6      	b.n	800956a <UART_SetConfig+0x27e>
 80093bc:	2302      	movs	r3, #2
 80093be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093c2:	e0d2      	b.n	800956a <UART_SetConfig+0x27e>
 80093c4:	2304      	movs	r3, #4
 80093c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093ca:	e0ce      	b.n	800956a <UART_SetConfig+0x27e>
 80093cc:	2308      	movs	r3, #8
 80093ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093d2:	e0ca      	b.n	800956a <UART_SetConfig+0x27e>
 80093d4:	2310      	movs	r3, #16
 80093d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093da:	e0c6      	b.n	800956a <UART_SetConfig+0x27e>
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a7d      	ldr	r2, [pc, #500]	@ (80095d8 <UART_SetConfig+0x2ec>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d138      	bne.n	8009458 <UART_SetConfig+0x16c>
 80093e6:	4b7b      	ldr	r3, [pc, #492]	@ (80095d4 <UART_SetConfig+0x2e8>)
 80093e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093ec:	f003 030c 	and.w	r3, r3, #12
 80093f0:	2b0c      	cmp	r3, #12
 80093f2:	d82d      	bhi.n	8009450 <UART_SetConfig+0x164>
 80093f4:	a201      	add	r2, pc, #4	@ (adr r2, 80093fc <UART_SetConfig+0x110>)
 80093f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093fa:	bf00      	nop
 80093fc:	08009431 	.word	0x08009431
 8009400:	08009451 	.word	0x08009451
 8009404:	08009451 	.word	0x08009451
 8009408:	08009451 	.word	0x08009451
 800940c:	08009441 	.word	0x08009441
 8009410:	08009451 	.word	0x08009451
 8009414:	08009451 	.word	0x08009451
 8009418:	08009451 	.word	0x08009451
 800941c:	08009439 	.word	0x08009439
 8009420:	08009451 	.word	0x08009451
 8009424:	08009451 	.word	0x08009451
 8009428:	08009451 	.word	0x08009451
 800942c:	08009449 	.word	0x08009449
 8009430:	2300      	movs	r3, #0
 8009432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009436:	e098      	b.n	800956a <UART_SetConfig+0x27e>
 8009438:	2302      	movs	r3, #2
 800943a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800943e:	e094      	b.n	800956a <UART_SetConfig+0x27e>
 8009440:	2304      	movs	r3, #4
 8009442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009446:	e090      	b.n	800956a <UART_SetConfig+0x27e>
 8009448:	2308      	movs	r3, #8
 800944a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800944e:	e08c      	b.n	800956a <UART_SetConfig+0x27e>
 8009450:	2310      	movs	r3, #16
 8009452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009456:	e088      	b.n	800956a <UART_SetConfig+0x27e>
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a5f      	ldr	r2, [pc, #380]	@ (80095dc <UART_SetConfig+0x2f0>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d125      	bne.n	80094ae <UART_SetConfig+0x1c2>
 8009462:	4b5c      	ldr	r3, [pc, #368]	@ (80095d4 <UART_SetConfig+0x2e8>)
 8009464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009468:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800946c:	2b30      	cmp	r3, #48	@ 0x30
 800946e:	d016      	beq.n	800949e <UART_SetConfig+0x1b2>
 8009470:	2b30      	cmp	r3, #48	@ 0x30
 8009472:	d818      	bhi.n	80094a6 <UART_SetConfig+0x1ba>
 8009474:	2b20      	cmp	r3, #32
 8009476:	d00a      	beq.n	800948e <UART_SetConfig+0x1a2>
 8009478:	2b20      	cmp	r3, #32
 800947a:	d814      	bhi.n	80094a6 <UART_SetConfig+0x1ba>
 800947c:	2b00      	cmp	r3, #0
 800947e:	d002      	beq.n	8009486 <UART_SetConfig+0x19a>
 8009480:	2b10      	cmp	r3, #16
 8009482:	d008      	beq.n	8009496 <UART_SetConfig+0x1aa>
 8009484:	e00f      	b.n	80094a6 <UART_SetConfig+0x1ba>
 8009486:	2300      	movs	r3, #0
 8009488:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800948c:	e06d      	b.n	800956a <UART_SetConfig+0x27e>
 800948e:	2302      	movs	r3, #2
 8009490:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009494:	e069      	b.n	800956a <UART_SetConfig+0x27e>
 8009496:	2304      	movs	r3, #4
 8009498:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800949c:	e065      	b.n	800956a <UART_SetConfig+0x27e>
 800949e:	2308      	movs	r3, #8
 80094a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094a4:	e061      	b.n	800956a <UART_SetConfig+0x27e>
 80094a6:	2310      	movs	r3, #16
 80094a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ac:	e05d      	b.n	800956a <UART_SetConfig+0x27e>
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4a4b      	ldr	r2, [pc, #300]	@ (80095e0 <UART_SetConfig+0x2f4>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d125      	bne.n	8009504 <UART_SetConfig+0x218>
 80094b8:	4b46      	ldr	r3, [pc, #280]	@ (80095d4 <UART_SetConfig+0x2e8>)
 80094ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80094c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80094c4:	d016      	beq.n	80094f4 <UART_SetConfig+0x208>
 80094c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80094c8:	d818      	bhi.n	80094fc <UART_SetConfig+0x210>
 80094ca:	2b80      	cmp	r3, #128	@ 0x80
 80094cc:	d00a      	beq.n	80094e4 <UART_SetConfig+0x1f8>
 80094ce:	2b80      	cmp	r3, #128	@ 0x80
 80094d0:	d814      	bhi.n	80094fc <UART_SetConfig+0x210>
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d002      	beq.n	80094dc <UART_SetConfig+0x1f0>
 80094d6:	2b40      	cmp	r3, #64	@ 0x40
 80094d8:	d008      	beq.n	80094ec <UART_SetConfig+0x200>
 80094da:	e00f      	b.n	80094fc <UART_SetConfig+0x210>
 80094dc:	2300      	movs	r3, #0
 80094de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094e2:	e042      	b.n	800956a <UART_SetConfig+0x27e>
 80094e4:	2302      	movs	r3, #2
 80094e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ea:	e03e      	b.n	800956a <UART_SetConfig+0x27e>
 80094ec:	2304      	movs	r3, #4
 80094ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094f2:	e03a      	b.n	800956a <UART_SetConfig+0x27e>
 80094f4:	2308      	movs	r3, #8
 80094f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094fa:	e036      	b.n	800956a <UART_SetConfig+0x27e>
 80094fc:	2310      	movs	r3, #16
 80094fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009502:	e032      	b.n	800956a <UART_SetConfig+0x27e>
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	4a30      	ldr	r2, [pc, #192]	@ (80095cc <UART_SetConfig+0x2e0>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d12a      	bne.n	8009564 <UART_SetConfig+0x278>
 800950e:	4b31      	ldr	r3, [pc, #196]	@ (80095d4 <UART_SetConfig+0x2e8>)
 8009510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009514:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009518:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800951c:	d01a      	beq.n	8009554 <UART_SetConfig+0x268>
 800951e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009522:	d81b      	bhi.n	800955c <UART_SetConfig+0x270>
 8009524:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009528:	d00c      	beq.n	8009544 <UART_SetConfig+0x258>
 800952a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800952e:	d815      	bhi.n	800955c <UART_SetConfig+0x270>
 8009530:	2b00      	cmp	r3, #0
 8009532:	d003      	beq.n	800953c <UART_SetConfig+0x250>
 8009534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009538:	d008      	beq.n	800954c <UART_SetConfig+0x260>
 800953a:	e00f      	b.n	800955c <UART_SetConfig+0x270>
 800953c:	2300      	movs	r3, #0
 800953e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009542:	e012      	b.n	800956a <UART_SetConfig+0x27e>
 8009544:	2302      	movs	r3, #2
 8009546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800954a:	e00e      	b.n	800956a <UART_SetConfig+0x27e>
 800954c:	2304      	movs	r3, #4
 800954e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009552:	e00a      	b.n	800956a <UART_SetConfig+0x27e>
 8009554:	2308      	movs	r3, #8
 8009556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800955a:	e006      	b.n	800956a <UART_SetConfig+0x27e>
 800955c:	2310      	movs	r3, #16
 800955e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009562:	e002      	b.n	800956a <UART_SetConfig+0x27e>
 8009564:	2310      	movs	r3, #16
 8009566:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a17      	ldr	r2, [pc, #92]	@ (80095cc <UART_SetConfig+0x2e0>)
 8009570:	4293      	cmp	r3, r2
 8009572:	f040 80a8 	bne.w	80096c6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009576:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800957a:	2b08      	cmp	r3, #8
 800957c:	d834      	bhi.n	80095e8 <UART_SetConfig+0x2fc>
 800957e:	a201      	add	r2, pc, #4	@ (adr r2, 8009584 <UART_SetConfig+0x298>)
 8009580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009584:	080095a9 	.word	0x080095a9
 8009588:	080095e9 	.word	0x080095e9
 800958c:	080095b1 	.word	0x080095b1
 8009590:	080095e9 	.word	0x080095e9
 8009594:	080095b7 	.word	0x080095b7
 8009598:	080095e9 	.word	0x080095e9
 800959c:	080095e9 	.word	0x080095e9
 80095a0:	080095e9 	.word	0x080095e9
 80095a4:	080095bf 	.word	0x080095bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095a8:	f7fe fea2 	bl	80082f0 <HAL_RCC_GetPCLK1Freq>
 80095ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80095ae:	e021      	b.n	80095f4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095b0:	4b0c      	ldr	r3, [pc, #48]	@ (80095e4 <UART_SetConfig+0x2f8>)
 80095b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80095b4:	e01e      	b.n	80095f4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095b6:	f7fe fe2d 	bl	8008214 <HAL_RCC_GetSysClockFreq>
 80095ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80095bc:	e01a      	b.n	80095f4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80095c4:	e016      	b.n	80095f4 <UART_SetConfig+0x308>
 80095c6:	bf00      	nop
 80095c8:	cfff69f3 	.word	0xcfff69f3
 80095cc:	40008000 	.word	0x40008000
 80095d0:	40013800 	.word	0x40013800
 80095d4:	40021000 	.word	0x40021000
 80095d8:	40004400 	.word	0x40004400
 80095dc:	40004800 	.word	0x40004800
 80095e0:	40004c00 	.word	0x40004c00
 80095e4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80095e8:	2300      	movs	r3, #0
 80095ea:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80095ec:	2301      	movs	r3, #1
 80095ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80095f2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80095f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	f000 812a 	beq.w	8009850 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009600:	4a9e      	ldr	r2, [pc, #632]	@ (800987c <UART_SetConfig+0x590>)
 8009602:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009606:	461a      	mov	r2, r3
 8009608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800960a:	fbb3 f3f2 	udiv	r3, r3, r2
 800960e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	685a      	ldr	r2, [r3, #4]
 8009614:	4613      	mov	r3, r2
 8009616:	005b      	lsls	r3, r3, #1
 8009618:	4413      	add	r3, r2
 800961a:	69ba      	ldr	r2, [r7, #24]
 800961c:	429a      	cmp	r2, r3
 800961e:	d305      	bcc.n	800962c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	685b      	ldr	r3, [r3, #4]
 8009624:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009626:	69ba      	ldr	r2, [r7, #24]
 8009628:	429a      	cmp	r2, r3
 800962a:	d903      	bls.n	8009634 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009632:	e10d      	b.n	8009850 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009636:	2200      	movs	r2, #0
 8009638:	60bb      	str	r3, [r7, #8]
 800963a:	60fa      	str	r2, [r7, #12]
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009640:	4a8e      	ldr	r2, [pc, #568]	@ (800987c <UART_SetConfig+0x590>)
 8009642:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009646:	b29b      	uxth	r3, r3
 8009648:	2200      	movs	r2, #0
 800964a:	603b      	str	r3, [r7, #0]
 800964c:	607a      	str	r2, [r7, #4]
 800964e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009652:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009656:	f7f6 fe33 	bl	80002c0 <__aeabi_uldivmod>
 800965a:	4602      	mov	r2, r0
 800965c:	460b      	mov	r3, r1
 800965e:	4610      	mov	r0, r2
 8009660:	4619      	mov	r1, r3
 8009662:	f04f 0200 	mov.w	r2, #0
 8009666:	f04f 0300 	mov.w	r3, #0
 800966a:	020b      	lsls	r3, r1, #8
 800966c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009670:	0202      	lsls	r2, r0, #8
 8009672:	6979      	ldr	r1, [r7, #20]
 8009674:	6849      	ldr	r1, [r1, #4]
 8009676:	0849      	lsrs	r1, r1, #1
 8009678:	2000      	movs	r0, #0
 800967a:	460c      	mov	r4, r1
 800967c:	4605      	mov	r5, r0
 800967e:	eb12 0804 	adds.w	r8, r2, r4
 8009682:	eb43 0905 	adc.w	r9, r3, r5
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	469a      	mov	sl, r3
 800968e:	4693      	mov	fp, r2
 8009690:	4652      	mov	r2, sl
 8009692:	465b      	mov	r3, fp
 8009694:	4640      	mov	r0, r8
 8009696:	4649      	mov	r1, r9
 8009698:	f7f6 fe12 	bl	80002c0 <__aeabi_uldivmod>
 800969c:	4602      	mov	r2, r0
 800969e:	460b      	mov	r3, r1
 80096a0:	4613      	mov	r3, r2
 80096a2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80096a4:	6a3b      	ldr	r3, [r7, #32]
 80096a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80096aa:	d308      	bcc.n	80096be <UART_SetConfig+0x3d2>
 80096ac:	6a3b      	ldr	r3, [r7, #32]
 80096ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80096b2:	d204      	bcs.n	80096be <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	6a3a      	ldr	r2, [r7, #32]
 80096ba:	60da      	str	r2, [r3, #12]
 80096bc:	e0c8      	b.n	8009850 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80096be:	2301      	movs	r3, #1
 80096c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80096c4:	e0c4      	b.n	8009850 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	69db      	ldr	r3, [r3, #28]
 80096ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096ce:	d167      	bne.n	80097a0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80096d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80096d4:	2b08      	cmp	r3, #8
 80096d6:	d828      	bhi.n	800972a <UART_SetConfig+0x43e>
 80096d8:	a201      	add	r2, pc, #4	@ (adr r2, 80096e0 <UART_SetConfig+0x3f4>)
 80096da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096de:	bf00      	nop
 80096e0:	08009705 	.word	0x08009705
 80096e4:	0800970d 	.word	0x0800970d
 80096e8:	08009715 	.word	0x08009715
 80096ec:	0800972b 	.word	0x0800972b
 80096f0:	0800971b 	.word	0x0800971b
 80096f4:	0800972b 	.word	0x0800972b
 80096f8:	0800972b 	.word	0x0800972b
 80096fc:	0800972b 	.word	0x0800972b
 8009700:	08009723 	.word	0x08009723
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009704:	f7fe fdf4 	bl	80082f0 <HAL_RCC_GetPCLK1Freq>
 8009708:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800970a:	e014      	b.n	8009736 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800970c:	f7fe fe06 	bl	800831c <HAL_RCC_GetPCLK2Freq>
 8009710:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009712:	e010      	b.n	8009736 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009714:	4b5a      	ldr	r3, [pc, #360]	@ (8009880 <UART_SetConfig+0x594>)
 8009716:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009718:	e00d      	b.n	8009736 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800971a:	f7fe fd7b 	bl	8008214 <HAL_RCC_GetSysClockFreq>
 800971e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009720:	e009      	b.n	8009736 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009726:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009728:	e005      	b.n	8009736 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800972a:	2300      	movs	r3, #0
 800972c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009734:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009738:	2b00      	cmp	r3, #0
 800973a:	f000 8089 	beq.w	8009850 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009742:	4a4e      	ldr	r2, [pc, #312]	@ (800987c <UART_SetConfig+0x590>)
 8009744:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009748:	461a      	mov	r2, r3
 800974a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800974c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009750:	005a      	lsls	r2, r3, #1
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	685b      	ldr	r3, [r3, #4]
 8009756:	085b      	lsrs	r3, r3, #1
 8009758:	441a      	add	r2, r3
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009762:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009764:	6a3b      	ldr	r3, [r7, #32]
 8009766:	2b0f      	cmp	r3, #15
 8009768:	d916      	bls.n	8009798 <UART_SetConfig+0x4ac>
 800976a:	6a3b      	ldr	r3, [r7, #32]
 800976c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009770:	d212      	bcs.n	8009798 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009772:	6a3b      	ldr	r3, [r7, #32]
 8009774:	b29b      	uxth	r3, r3
 8009776:	f023 030f 	bic.w	r3, r3, #15
 800977a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800977c:	6a3b      	ldr	r3, [r7, #32]
 800977e:	085b      	lsrs	r3, r3, #1
 8009780:	b29b      	uxth	r3, r3
 8009782:	f003 0307 	and.w	r3, r3, #7
 8009786:	b29a      	uxth	r2, r3
 8009788:	8bfb      	ldrh	r3, [r7, #30]
 800978a:	4313      	orrs	r3, r2
 800978c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	8bfa      	ldrh	r2, [r7, #30]
 8009794:	60da      	str	r2, [r3, #12]
 8009796:	e05b      	b.n	8009850 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009798:	2301      	movs	r3, #1
 800979a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800979e:	e057      	b.n	8009850 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80097a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80097a4:	2b08      	cmp	r3, #8
 80097a6:	d828      	bhi.n	80097fa <UART_SetConfig+0x50e>
 80097a8:	a201      	add	r2, pc, #4	@ (adr r2, 80097b0 <UART_SetConfig+0x4c4>)
 80097aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ae:	bf00      	nop
 80097b0:	080097d5 	.word	0x080097d5
 80097b4:	080097dd 	.word	0x080097dd
 80097b8:	080097e5 	.word	0x080097e5
 80097bc:	080097fb 	.word	0x080097fb
 80097c0:	080097eb 	.word	0x080097eb
 80097c4:	080097fb 	.word	0x080097fb
 80097c8:	080097fb 	.word	0x080097fb
 80097cc:	080097fb 	.word	0x080097fb
 80097d0:	080097f3 	.word	0x080097f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097d4:	f7fe fd8c 	bl	80082f0 <HAL_RCC_GetPCLK1Freq>
 80097d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097da:	e014      	b.n	8009806 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097dc:	f7fe fd9e 	bl	800831c <HAL_RCC_GetPCLK2Freq>
 80097e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097e2:	e010      	b.n	8009806 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097e4:	4b26      	ldr	r3, [pc, #152]	@ (8009880 <UART_SetConfig+0x594>)
 80097e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097e8:	e00d      	b.n	8009806 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097ea:	f7fe fd13 	bl	8008214 <HAL_RCC_GetSysClockFreq>
 80097ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097f0:	e009      	b.n	8009806 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097f8:	e005      	b.n	8009806 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80097fa:	2300      	movs	r3, #0
 80097fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009804:	bf00      	nop
    }

    if (pclk != 0U)
 8009806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009808:	2b00      	cmp	r3, #0
 800980a:	d021      	beq.n	8009850 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009810:	4a1a      	ldr	r2, [pc, #104]	@ (800987c <UART_SetConfig+0x590>)
 8009812:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009816:	461a      	mov	r2, r3
 8009818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981a:	fbb3 f2f2 	udiv	r2, r3, r2
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	685b      	ldr	r3, [r3, #4]
 8009822:	085b      	lsrs	r3, r3, #1
 8009824:	441a      	add	r2, r3
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	fbb2 f3f3 	udiv	r3, r2, r3
 800982e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009830:	6a3b      	ldr	r3, [r7, #32]
 8009832:	2b0f      	cmp	r3, #15
 8009834:	d909      	bls.n	800984a <UART_SetConfig+0x55e>
 8009836:	6a3b      	ldr	r3, [r7, #32]
 8009838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800983c:	d205      	bcs.n	800984a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800983e:	6a3b      	ldr	r3, [r7, #32]
 8009840:	b29a      	uxth	r2, r3
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	60da      	str	r2, [r3, #12]
 8009848:	e002      	b.n	8009850 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800984a:	2301      	movs	r3, #1
 800984c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009850:	697b      	ldr	r3, [r7, #20]
 8009852:	2201      	movs	r2, #1
 8009854:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	2201      	movs	r2, #1
 800985c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	2200      	movs	r2, #0
 8009864:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	2200      	movs	r2, #0
 800986a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800986c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009870:	4618      	mov	r0, r3
 8009872:	3730      	adds	r7, #48	@ 0x30
 8009874:	46bd      	mov	sp, r7
 8009876:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800987a:	bf00      	nop
 800987c:	0800ee4c 	.word	0x0800ee4c
 8009880:	00f42400 	.word	0x00f42400

08009884 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009890:	f003 0308 	and.w	r3, r3, #8
 8009894:	2b00      	cmp	r3, #0
 8009896:	d00a      	beq.n	80098ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	430a      	orrs	r2, r1
 80098ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098b2:	f003 0301 	and.w	r3, r3, #1
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d00a      	beq.n	80098d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	430a      	orrs	r2, r1
 80098ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098d4:	f003 0302 	and.w	r3, r3, #2
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d00a      	beq.n	80098f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	685b      	ldr	r3, [r3, #4]
 80098e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	430a      	orrs	r2, r1
 80098f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098f6:	f003 0304 	and.w	r3, r3, #4
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d00a      	beq.n	8009914 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	430a      	orrs	r2, r1
 8009912:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009918:	f003 0310 	and.w	r3, r3, #16
 800991c:	2b00      	cmp	r3, #0
 800991e:	d00a      	beq.n	8009936 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	430a      	orrs	r2, r1
 8009934:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800993a:	f003 0320 	and.w	r3, r3, #32
 800993e:	2b00      	cmp	r3, #0
 8009940:	d00a      	beq.n	8009958 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	430a      	orrs	r2, r1
 8009956:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800995c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009960:	2b00      	cmp	r3, #0
 8009962:	d01a      	beq.n	800999a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	430a      	orrs	r2, r1
 8009978:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800997e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009982:	d10a      	bne.n	800999a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	430a      	orrs	r2, r1
 8009998:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800999e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00a      	beq.n	80099bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	430a      	orrs	r2, r1
 80099ba:	605a      	str	r2, [r3, #4]
  }
}
 80099bc:	bf00      	nop
 80099be:	370c      	adds	r7, #12
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr

080099c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b098      	sub	sp, #96	@ 0x60
 80099cc:	af02      	add	r7, sp, #8
 80099ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2200      	movs	r2, #0
 80099d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80099d8:	f7f8 fc2a 	bl	8002230 <HAL_GetTick>
 80099dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f003 0308 	and.w	r3, r3, #8
 80099e8:	2b08      	cmp	r3, #8
 80099ea:	d12f      	bne.n	8009a4c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099f0:	9300      	str	r3, [sp, #0]
 80099f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099f4:	2200      	movs	r2, #0
 80099f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f000 f88e 	bl	8009b1c <UART_WaitOnFlagUntilTimeout>
 8009a00:	4603      	mov	r3, r0
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d022      	beq.n	8009a4c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a0e:	e853 3f00 	ldrex	r3, [r3]
 8009a12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	461a      	mov	r2, r3
 8009a22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a24:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a26:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a2c:	e841 2300 	strex	r3, r2, [r1]
 8009a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d1e6      	bne.n	8009a06 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2220      	movs	r2, #32
 8009a3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a48:	2303      	movs	r3, #3
 8009a4a:	e063      	b.n	8009b14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 0304 	and.w	r3, r3, #4
 8009a56:	2b04      	cmp	r3, #4
 8009a58:	d149      	bne.n	8009aee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a5a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a5e:	9300      	str	r3, [sp, #0]
 8009a60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a62:	2200      	movs	r2, #0
 8009a64:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 f857 	bl	8009b1c <UART_WaitOnFlagUntilTimeout>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d03c      	beq.n	8009aee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7c:	e853 3f00 	ldrex	r3, [r3]
 8009a80:	623b      	str	r3, [r7, #32]
   return(result);
 8009a82:	6a3b      	ldr	r3, [r7, #32]
 8009a84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	461a      	mov	r2, r3
 8009a90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a92:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a94:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a9a:	e841 2300 	strex	r3, r2, [r1]
 8009a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d1e6      	bne.n	8009a74 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	3308      	adds	r3, #8
 8009aac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	e853 3f00 	ldrex	r3, [r3]
 8009ab4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f023 0301 	bic.w	r3, r3, #1
 8009abc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	3308      	adds	r3, #8
 8009ac4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ac6:	61fa      	str	r2, [r7, #28]
 8009ac8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aca:	69b9      	ldr	r1, [r7, #24]
 8009acc:	69fa      	ldr	r2, [r7, #28]
 8009ace:	e841 2300 	strex	r3, r2, [r1]
 8009ad2:	617b      	str	r3, [r7, #20]
   return(result);
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d1e5      	bne.n	8009aa6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2220      	movs	r2, #32
 8009ade:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009aea:	2303      	movs	r3, #3
 8009aec:	e012      	b.n	8009b14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2220      	movs	r2, #32
 8009af2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2220      	movs	r2, #32
 8009afa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2200      	movs	r2, #0
 8009b02:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2200      	movs	r2, #0
 8009b08:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b12:	2300      	movs	r3, #0
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	3758      	adds	r7, #88	@ 0x58
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	bd80      	pop	{r7, pc}

08009b1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	60f8      	str	r0, [r7, #12]
 8009b24:	60b9      	str	r1, [r7, #8]
 8009b26:	603b      	str	r3, [r7, #0]
 8009b28:	4613      	mov	r3, r2
 8009b2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b2c:	e04f      	b.n	8009bce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b2e:	69bb      	ldr	r3, [r7, #24]
 8009b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b34:	d04b      	beq.n	8009bce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b36:	f7f8 fb7b 	bl	8002230 <HAL_GetTick>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	1ad3      	subs	r3, r2, r3
 8009b40:	69ba      	ldr	r2, [r7, #24]
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d302      	bcc.n	8009b4c <UART_WaitOnFlagUntilTimeout+0x30>
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d101      	bne.n	8009b50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009b4c:	2303      	movs	r3, #3
 8009b4e:	e04e      	b.n	8009bee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f003 0304 	and.w	r3, r3, #4
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d037      	beq.n	8009bce <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	2b80      	cmp	r3, #128	@ 0x80
 8009b62:	d034      	beq.n	8009bce <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	2b40      	cmp	r3, #64	@ 0x40
 8009b68:	d031      	beq.n	8009bce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	69db      	ldr	r3, [r3, #28]
 8009b70:	f003 0308 	and.w	r3, r3, #8
 8009b74:	2b08      	cmp	r3, #8
 8009b76:	d110      	bne.n	8009b9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	2208      	movs	r2, #8
 8009b7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f000 f838 	bl	8009bf6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2208      	movs	r2, #8
 8009b8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2200      	movs	r2, #0
 8009b92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009b96:	2301      	movs	r3, #1
 8009b98:	e029      	b.n	8009bee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	69db      	ldr	r3, [r3, #28]
 8009ba0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ba4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ba8:	d111      	bne.n	8009bce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009bb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f000 f81e 	bl	8009bf6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2220      	movs	r2, #32
 8009bbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009bca:	2303      	movs	r3, #3
 8009bcc:	e00f      	b.n	8009bee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	69da      	ldr	r2, [r3, #28]
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	4013      	ands	r3, r2
 8009bd8:	68ba      	ldr	r2, [r7, #8]
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	bf0c      	ite	eq
 8009bde:	2301      	moveq	r3, #1
 8009be0:	2300      	movne	r3, #0
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	461a      	mov	r2, r3
 8009be6:	79fb      	ldrb	r3, [r7, #7]
 8009be8:	429a      	cmp	r2, r3
 8009bea:	d0a0      	beq.n	8009b2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009bec:	2300      	movs	r3, #0
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3710      	adds	r7, #16
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}

08009bf6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009bf6:	b480      	push	{r7}
 8009bf8:	b095      	sub	sp, #84	@ 0x54
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c06:	e853 3f00 	ldrex	r3, [r3]
 8009c0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	461a      	mov	r2, r3
 8009c1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c1e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c24:	e841 2300 	strex	r3, r2, [r1]
 8009c28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d1e6      	bne.n	8009bfe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	3308      	adds	r3, #8
 8009c36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c38:	6a3b      	ldr	r3, [r7, #32]
 8009c3a:	e853 3f00 	ldrex	r3, [r3]
 8009c3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c40:	69fb      	ldr	r3, [r7, #28]
 8009c42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c46:	f023 0301 	bic.w	r3, r3, #1
 8009c4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	3308      	adds	r3, #8
 8009c52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c5c:	e841 2300 	strex	r3, r2, [r1]
 8009c60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d1e3      	bne.n	8009c30 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d118      	bne.n	8009ca2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	e853 3f00 	ldrex	r3, [r3]
 8009c7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	f023 0310 	bic.w	r3, r3, #16
 8009c84:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	461a      	mov	r2, r3
 8009c8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c8e:	61bb      	str	r3, [r7, #24]
 8009c90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c92:	6979      	ldr	r1, [r7, #20]
 8009c94:	69ba      	ldr	r2, [r7, #24]
 8009c96:	e841 2300 	strex	r3, r2, [r1]
 8009c9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1e6      	bne.n	8009c70 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2220      	movs	r2, #32
 8009ca6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2200      	movs	r2, #0
 8009cae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009cb6:	bf00      	nop
 8009cb8:	3754      	adds	r7, #84	@ 0x54
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr

08009cc2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009cc2:	b480      	push	{r7}
 8009cc4:	b085      	sub	sp, #20
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d101      	bne.n	8009cd8 <HAL_UARTEx_DisableFifoMode+0x16>
 8009cd4:	2302      	movs	r3, #2
 8009cd6:	e027      	b.n	8009d28 <HAL_UARTEx_DisableFifoMode+0x66>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2224      	movs	r2, #36	@ 0x24
 8009ce4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f022 0201 	bic.w	r2, r2, #1
 8009cfe:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009d06:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68fa      	ldr	r2, [r7, #12]
 8009d14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2220      	movs	r2, #32
 8009d1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d26:	2300      	movs	r3, #0
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3714      	adds	r7, #20
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	d101      	bne.n	8009d4c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009d48:	2302      	movs	r3, #2
 8009d4a:	e02d      	b.n	8009da8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2201      	movs	r2, #1
 8009d50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2224      	movs	r2, #36	@ 0x24
 8009d58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	681a      	ldr	r2, [r3, #0]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f022 0201 	bic.w	r2, r2, #1
 8009d72:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	689b      	ldr	r3, [r3, #8]
 8009d7a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	683a      	ldr	r2, [r7, #0]
 8009d84:	430a      	orrs	r2, r1
 8009d86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f000 f84f 	bl	8009e2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	68fa      	ldr	r2, [r7, #12]
 8009d94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2220      	movs	r2, #32
 8009d9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3710      	adds	r7, #16
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}

08009db0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d101      	bne.n	8009dc8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009dc4:	2302      	movs	r3, #2
 8009dc6:	e02d      	b.n	8009e24 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2224      	movs	r2, #36	@ 0x24
 8009dd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f022 0201 	bic.w	r2, r2, #1
 8009dee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	689b      	ldr	r3, [r3, #8]
 8009df6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	683a      	ldr	r2, [r7, #0]
 8009e00:	430a      	orrs	r2, r1
 8009e02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 f811 	bl	8009e2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	68fa      	ldr	r2, [r7, #12]
 8009e10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2220      	movs	r2, #32
 8009e16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3710      	adds	r7, #16
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d108      	bne.n	8009e4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2201      	movs	r2, #1
 8009e40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2201      	movs	r2, #1
 8009e48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009e4c:	e031      	b.n	8009eb2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009e4e:	2308      	movs	r3, #8
 8009e50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009e52:	2308      	movs	r3, #8
 8009e54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	689b      	ldr	r3, [r3, #8]
 8009e5c:	0e5b      	lsrs	r3, r3, #25
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	f003 0307 	and.w	r3, r3, #7
 8009e64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	0f5b      	lsrs	r3, r3, #29
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	f003 0307 	and.w	r3, r3, #7
 8009e74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e76:	7bbb      	ldrb	r3, [r7, #14]
 8009e78:	7b3a      	ldrb	r2, [r7, #12]
 8009e7a:	4911      	ldr	r1, [pc, #68]	@ (8009ec0 <UARTEx_SetNbDataToProcess+0x94>)
 8009e7c:	5c8a      	ldrb	r2, [r1, r2]
 8009e7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009e82:	7b3a      	ldrb	r2, [r7, #12]
 8009e84:	490f      	ldr	r1, [pc, #60]	@ (8009ec4 <UARTEx_SetNbDataToProcess+0x98>)
 8009e86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e88:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e8c:	b29a      	uxth	r2, r3
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e94:	7bfb      	ldrb	r3, [r7, #15]
 8009e96:	7b7a      	ldrb	r2, [r7, #13]
 8009e98:	4909      	ldr	r1, [pc, #36]	@ (8009ec0 <UARTEx_SetNbDataToProcess+0x94>)
 8009e9a:	5c8a      	ldrb	r2, [r1, r2]
 8009e9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009ea0:	7b7a      	ldrb	r2, [r7, #13]
 8009ea2:	4908      	ldr	r1, [pc, #32]	@ (8009ec4 <UARTEx_SetNbDataToProcess+0x98>)
 8009ea4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ea6:	fb93 f3f2 	sdiv	r3, r3, r2
 8009eaa:	b29a      	uxth	r2, r3
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009eb2:	bf00      	nop
 8009eb4:	3714      	adds	r7, #20
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebc:	4770      	bx	lr
 8009ebe:	bf00      	nop
 8009ec0:	0800ee64 	.word	0x0800ee64
 8009ec4:	0800ee6c 	.word	0x0800ee6c

08009ec8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b085      	sub	sp, #20
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009ed8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009edc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	b29a      	uxth	r2, r3
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009ee8:	2300      	movs	r3, #0
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3714      	adds	r7, #20
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr

08009ef6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009ef6:	b480      	push	{r7}
 8009ef8:	b085      	sub	sp, #20
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009efe:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009f02:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	b29b      	uxth	r3, r3
 8009f10:	43db      	mvns	r3, r3
 8009f12:	b29b      	uxth	r3, r3
 8009f14:	4013      	ands	r3, r2
 8009f16:	b29a      	uxth	r2, r3
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009f1e:	2300      	movs	r3, #0
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3714      	adds	r7, #20
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr

08009f2c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b085      	sub	sp, #20
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	60f8      	str	r0, [r7, #12]
 8009f34:	1d3b      	adds	r3, r7, #4
 8009f36:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2200      	movs	r2, #0
 8009f46:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3714      	adds	r7, #20
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b0a7      	sub	sp, #156	@ 0x9c
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009f72:	2300      	movs	r3, #0
 8009f74:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	781b      	ldrb	r3, [r3, #0]
 8009f7e:	009b      	lsls	r3, r3, #2
 8009f80:	4413      	add	r3, r2
 8009f82:	881b      	ldrh	r3, [r3, #0]
 8009f84:	b29b      	uxth	r3, r3
 8009f86:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8009f8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f8e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	78db      	ldrb	r3, [r3, #3]
 8009f96:	2b03      	cmp	r3, #3
 8009f98:	d81f      	bhi.n	8009fda <USB_ActivateEndpoint+0x72>
 8009f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8009fa0 <USB_ActivateEndpoint+0x38>)
 8009f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fa0:	08009fb1 	.word	0x08009fb1
 8009fa4:	08009fcd 	.word	0x08009fcd
 8009fa8:	08009fe3 	.word	0x08009fe3
 8009fac:	08009fbf 	.word	0x08009fbf
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009fb0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009fb4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009fb8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009fbc:	e012      	b.n	8009fe4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8009fbe:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009fc2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8009fc6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009fca:	e00b      	b.n	8009fe4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009fcc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009fd0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009fd4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009fd8:	e004      	b.n	8009fe4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8009fe0:	e000      	b.n	8009fe4 <USB_ActivateEndpoint+0x7c>
      break;
 8009fe2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8009fe4:	687a      	ldr	r2, [r7, #4]
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	441a      	add	r2, r3
 8009fee:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009ff2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009ff6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ffa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ffe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a002:	b29b      	uxth	r3, r3
 800a004:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a006:	687a      	ldr	r2, [r7, #4]
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	781b      	ldrb	r3, [r3, #0]
 800a00c:	009b      	lsls	r3, r3, #2
 800a00e:	4413      	add	r3, r2
 800a010:	881b      	ldrh	r3, [r3, #0]
 800a012:	b29b      	uxth	r3, r3
 800a014:	b21b      	sxth	r3, r3
 800a016:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a01a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a01e:	b21a      	sxth	r2, r3
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	781b      	ldrb	r3, [r3, #0]
 800a024:	b21b      	sxth	r3, r3
 800a026:	4313      	orrs	r3, r2
 800a028:	b21b      	sxth	r3, r3
 800a02a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800a02e:	687a      	ldr	r2, [r7, #4]
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	441a      	add	r2, r3
 800a038:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800a03c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a040:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a044:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a048:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a04c:	b29b      	uxth	r3, r3
 800a04e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	7b1b      	ldrb	r3, [r3, #12]
 800a054:	2b00      	cmp	r3, #0
 800a056:	f040 8180 	bne.w	800a35a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	785b      	ldrb	r3, [r3, #1]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	f000 8084 	beq.w	800a16c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	61bb      	str	r3, [r7, #24]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a06e:	b29b      	uxth	r3, r3
 800a070:	461a      	mov	r2, r3
 800a072:	69bb      	ldr	r3, [r7, #24]
 800a074:	4413      	add	r3, r2
 800a076:	61bb      	str	r3, [r7, #24]
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	00da      	lsls	r2, r3, #3
 800a07e:	69bb      	ldr	r3, [r7, #24]
 800a080:	4413      	add	r3, r2
 800a082:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a086:	617b      	str	r3, [r7, #20]
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	88db      	ldrh	r3, [r3, #6]
 800a08c:	085b      	lsrs	r3, r3, #1
 800a08e:	b29b      	uxth	r3, r3
 800a090:	005b      	lsls	r3, r3, #1
 800a092:	b29a      	uxth	r2, r3
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a098:	687a      	ldr	r2, [r7, #4]
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	781b      	ldrb	r3, [r3, #0]
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	4413      	add	r3, r2
 800a0a2:	881b      	ldrh	r3, [r3, #0]
 800a0a4:	827b      	strh	r3, [r7, #18]
 800a0a6:	8a7b      	ldrh	r3, [r7, #18]
 800a0a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d01b      	beq.n	800a0e8 <USB_ActivateEndpoint+0x180>
 800a0b0:	687a      	ldr	r2, [r7, #4]
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	4413      	add	r3, r2
 800a0ba:	881b      	ldrh	r3, [r3, #0]
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a0c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0c6:	823b      	strh	r3, [r7, #16]
 800a0c8:	687a      	ldr	r2, [r7, #4]
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	781b      	ldrb	r3, [r3, #0]
 800a0ce:	009b      	lsls	r3, r3, #2
 800a0d0:	441a      	add	r2, r3
 800a0d2:	8a3b      	ldrh	r3, [r7, #16]
 800a0d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a0d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a0dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a0e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a0e4:	b29b      	uxth	r3, r3
 800a0e6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	78db      	ldrb	r3, [r3, #3]
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	d020      	beq.n	800a132 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a0f0:	687a      	ldr	r2, [r7, #4]
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	4413      	add	r3, r2
 800a0fa:	881b      	ldrh	r3, [r3, #0]
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a102:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a106:	81bb      	strh	r3, [r7, #12]
 800a108:	89bb      	ldrh	r3, [r7, #12]
 800a10a:	f083 0320 	eor.w	r3, r3, #32
 800a10e:	81bb      	strh	r3, [r7, #12]
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	441a      	add	r2, r3
 800a11a:	89bb      	ldrh	r3, [r7, #12]
 800a11c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a120:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a124:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a128:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	8013      	strh	r3, [r2, #0]
 800a130:	e3f9      	b.n	800a926 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a132:	687a      	ldr	r2, [r7, #4]
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	781b      	ldrb	r3, [r3, #0]
 800a138:	009b      	lsls	r3, r3, #2
 800a13a:	4413      	add	r3, r2
 800a13c:	881b      	ldrh	r3, [r3, #0]
 800a13e:	b29b      	uxth	r3, r3
 800a140:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a144:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a148:	81fb      	strh	r3, [r7, #14]
 800a14a:	687a      	ldr	r2, [r7, #4]
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	781b      	ldrb	r3, [r3, #0]
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	441a      	add	r2, r3
 800a154:	89fb      	ldrh	r3, [r7, #14]
 800a156:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a15a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a15e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a166:	b29b      	uxth	r3, r3
 800a168:	8013      	strh	r3, [r2, #0]
 800a16a:	e3dc      	b.n	800a926 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a176:	b29b      	uxth	r3, r3
 800a178:	461a      	mov	r2, r3
 800a17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a17c:	4413      	add	r3, r2
 800a17e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	781b      	ldrb	r3, [r3, #0]
 800a184:	00da      	lsls	r2, r3, #3
 800a186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a188:	4413      	add	r3, r2
 800a18a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a18e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	88db      	ldrh	r3, [r3, #6]
 800a194:	085b      	lsrs	r3, r3, #1
 800a196:	b29b      	uxth	r3, r3
 800a198:	005b      	lsls	r3, r3, #1
 800a19a:	b29a      	uxth	r2, r3
 800a19c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a19e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1aa:	b29b      	uxth	r3, r3
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1b0:	4413      	add	r3, r2
 800a1b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	00da      	lsls	r2, r3, #3
 800a1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1bc:	4413      	add	r3, r2
 800a1be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a1c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c6:	881b      	ldrh	r3, [r3, #0]
 800a1c8:	b29b      	uxth	r3, r3
 800a1ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a1ce:	b29a      	uxth	r2, r3
 800a1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d2:	801a      	strh	r2, [r3, #0]
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	691b      	ldr	r3, [r3, #16]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d10a      	bne.n	800a1f2 <USB_ActivateEndpoint+0x28a>
 800a1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1de:	881b      	ldrh	r3, [r3, #0]
 800a1e0:	b29b      	uxth	r3, r3
 800a1e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1ea:	b29a      	uxth	r2, r3
 800a1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ee:	801a      	strh	r2, [r3, #0]
 800a1f0:	e041      	b.n	800a276 <USB_ActivateEndpoint+0x30e>
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	691b      	ldr	r3, [r3, #16]
 800a1f6:	2b3e      	cmp	r3, #62	@ 0x3e
 800a1f8:	d81c      	bhi.n	800a234 <USB_ActivateEndpoint+0x2cc>
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	691b      	ldr	r3, [r3, #16]
 800a1fe:	085b      	lsrs	r3, r3, #1
 800a200:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	691b      	ldr	r3, [r3, #16]
 800a208:	f003 0301 	and.w	r3, r3, #1
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d004      	beq.n	800a21a <USB_ActivateEndpoint+0x2b2>
 800a210:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a214:	3301      	adds	r3, #1
 800a216:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a21c:	881b      	ldrh	r3, [r3, #0]
 800a21e:	b29a      	uxth	r2, r3
 800a220:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a224:	b29b      	uxth	r3, r3
 800a226:	029b      	lsls	r3, r3, #10
 800a228:	b29b      	uxth	r3, r3
 800a22a:	4313      	orrs	r3, r2
 800a22c:	b29a      	uxth	r2, r3
 800a22e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a230:	801a      	strh	r2, [r3, #0]
 800a232:	e020      	b.n	800a276 <USB_ActivateEndpoint+0x30e>
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	691b      	ldr	r3, [r3, #16]
 800a238:	095b      	lsrs	r3, r3, #5
 800a23a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	691b      	ldr	r3, [r3, #16]
 800a242:	f003 031f 	and.w	r3, r3, #31
 800a246:	2b00      	cmp	r3, #0
 800a248:	d104      	bne.n	800a254 <USB_ActivateEndpoint+0x2ec>
 800a24a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a24e:	3b01      	subs	r3, #1
 800a250:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a256:	881b      	ldrh	r3, [r3, #0]
 800a258:	b29a      	uxth	r2, r3
 800a25a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a25e:	b29b      	uxth	r3, r3
 800a260:	029b      	lsls	r3, r3, #10
 800a262:	b29b      	uxth	r3, r3
 800a264:	4313      	orrs	r3, r2
 800a266:	b29b      	uxth	r3, r3
 800a268:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a26c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a270:	b29a      	uxth	r2, r3
 800a272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a274:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a276:	687a      	ldr	r2, [r7, #4]
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	009b      	lsls	r3, r3, #2
 800a27e:	4413      	add	r3, r2
 800a280:	881b      	ldrh	r3, [r3, #0]
 800a282:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a284:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a286:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d01b      	beq.n	800a2c6 <USB_ActivateEndpoint+0x35e>
 800a28e:	687a      	ldr	r2, [r7, #4]
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	781b      	ldrb	r3, [r3, #0]
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	4413      	add	r3, r2
 800a298:	881b      	ldrh	r3, [r3, #0]
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a2a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2a4:	843b      	strh	r3, [r7, #32]
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	009b      	lsls	r3, r3, #2
 800a2ae:	441a      	add	r2, r3
 800a2b0:	8c3b      	ldrh	r3, [r7, #32]
 800a2b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a2b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a2ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a2be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2c2:	b29b      	uxth	r3, r3
 800a2c4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	781b      	ldrb	r3, [r3, #0]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d124      	bne.n	800a318 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a2ce:	687a      	ldr	r2, [r7, #4]
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	781b      	ldrb	r3, [r3, #0]
 800a2d4:	009b      	lsls	r3, r3, #2
 800a2d6:	4413      	add	r3, r2
 800a2d8:	881b      	ldrh	r3, [r3, #0]
 800a2da:	b29b      	uxth	r3, r3
 800a2dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a2e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2e4:	83bb      	strh	r3, [r7, #28]
 800a2e6:	8bbb      	ldrh	r3, [r7, #28]
 800a2e8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a2ec:	83bb      	strh	r3, [r7, #28]
 800a2ee:	8bbb      	ldrh	r3, [r7, #28]
 800a2f0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a2f4:	83bb      	strh	r3, [r7, #28]
 800a2f6:	687a      	ldr	r2, [r7, #4]
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	781b      	ldrb	r3, [r3, #0]
 800a2fc:	009b      	lsls	r3, r3, #2
 800a2fe:	441a      	add	r2, r3
 800a300:	8bbb      	ldrh	r3, [r7, #28]
 800a302:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a306:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a30a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a30e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a312:	b29b      	uxth	r3, r3
 800a314:	8013      	strh	r3, [r2, #0]
 800a316:	e306      	b.n	800a926 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	781b      	ldrb	r3, [r3, #0]
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	4413      	add	r3, r2
 800a322:	881b      	ldrh	r3, [r3, #0]
 800a324:	b29b      	uxth	r3, r3
 800a326:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a32a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a32e:	83fb      	strh	r3, [r7, #30]
 800a330:	8bfb      	ldrh	r3, [r7, #30]
 800a332:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a336:	83fb      	strh	r3, [r7, #30]
 800a338:	687a      	ldr	r2, [r7, #4]
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	781b      	ldrb	r3, [r3, #0]
 800a33e:	009b      	lsls	r3, r3, #2
 800a340:	441a      	add	r2, r3
 800a342:	8bfb      	ldrh	r3, [r7, #30]
 800a344:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a348:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a34c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a350:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a354:	b29b      	uxth	r3, r3
 800a356:	8013      	strh	r3, [r2, #0]
 800a358:	e2e5      	b.n	800a926 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	78db      	ldrb	r3, [r3, #3]
 800a35e:	2b02      	cmp	r3, #2
 800a360:	d11e      	bne.n	800a3a0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a362:	687a      	ldr	r2, [r7, #4]
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	781b      	ldrb	r3, [r3, #0]
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	4413      	add	r3, r2
 800a36c:	881b      	ldrh	r3, [r3, #0]
 800a36e:	b29b      	uxth	r3, r3
 800a370:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a378:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	009b      	lsls	r3, r3, #2
 800a384:	441a      	add	r2, r3
 800a386:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800a38a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a38e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a392:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a39a:	b29b      	uxth	r3, r3
 800a39c:	8013      	strh	r3, [r2, #0]
 800a39e:	e01d      	b.n	800a3dc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800a3a0:	687a      	ldr	r2, [r7, #4]
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	009b      	lsls	r3, r3, #2
 800a3a8:	4413      	add	r3, r2
 800a3aa:	881b      	ldrh	r3, [r3, #0]
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a3b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3b6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800a3ba:	687a      	ldr	r2, [r7, #4]
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	781b      	ldrb	r3, [r3, #0]
 800a3c0:	009b      	lsls	r3, r3, #2
 800a3c2:	441a      	add	r2, r3
 800a3c4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800a3c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a3cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a3d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a3d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3e6:	b29b      	uxth	r3, r3
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a3ec:	4413      	add	r3, r2
 800a3ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	781b      	ldrb	r3, [r3, #0]
 800a3f4:	00da      	lsls	r2, r3, #3
 800a3f6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a3f8:	4413      	add	r3, r2
 800a3fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a3fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	891b      	ldrh	r3, [r3, #8]
 800a404:	085b      	lsrs	r3, r3, #1
 800a406:	b29b      	uxth	r3, r3
 800a408:	005b      	lsls	r3, r3, #1
 800a40a:	b29a      	uxth	r2, r3
 800a40c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a40e:	801a      	strh	r2, [r3, #0]
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	677b      	str	r3, [r7, #116]	@ 0x74
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a41a:	b29b      	uxth	r3, r3
 800a41c:	461a      	mov	r2, r3
 800a41e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a420:	4413      	add	r3, r2
 800a422:	677b      	str	r3, [r7, #116]	@ 0x74
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	00da      	lsls	r2, r3, #3
 800a42a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a42c:	4413      	add	r3, r2
 800a42e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a432:	673b      	str	r3, [r7, #112]	@ 0x70
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	895b      	ldrh	r3, [r3, #10]
 800a438:	085b      	lsrs	r3, r3, #1
 800a43a:	b29b      	uxth	r3, r3
 800a43c:	005b      	lsls	r3, r3, #1
 800a43e:	b29a      	uxth	r2, r3
 800a440:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a442:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	785b      	ldrb	r3, [r3, #1]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	f040 81af 	bne.w	800a7ac <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a44e:	687a      	ldr	r2, [r7, #4]
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	4413      	add	r3, r2
 800a458:	881b      	ldrh	r3, [r3, #0]
 800a45a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800a45e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800a462:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a466:	2b00      	cmp	r3, #0
 800a468:	d01d      	beq.n	800a4a6 <USB_ActivateEndpoint+0x53e>
 800a46a:	687a      	ldr	r2, [r7, #4]
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	4413      	add	r3, r2
 800a474:	881b      	ldrh	r3, [r3, #0]
 800a476:	b29b      	uxth	r3, r3
 800a478:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a47c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a480:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800a484:	687a      	ldr	r2, [r7, #4]
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	781b      	ldrb	r3, [r3, #0]
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	441a      	add	r2, r3
 800a48e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800a492:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a496:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a49a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a49e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a4a6:	687a      	ldr	r2, [r7, #4]
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	781b      	ldrb	r3, [r3, #0]
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	4413      	add	r3, r2
 800a4b0:	881b      	ldrh	r3, [r3, #0]
 800a4b2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800a4b6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800a4ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d01d      	beq.n	800a4fe <USB_ActivateEndpoint+0x596>
 800a4c2:	687a      	ldr	r2, [r7, #4]
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	009b      	lsls	r3, r3, #2
 800a4ca:	4413      	add	r3, r2
 800a4cc:	881b      	ldrh	r3, [r3, #0]
 800a4ce:	b29b      	uxth	r3, r3
 800a4d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4d8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800a4dc:	687a      	ldr	r2, [r7, #4]
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	009b      	lsls	r3, r3, #2
 800a4e4:	441a      	add	r2, r3
 800a4e6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800a4ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4f6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a4fa:	b29b      	uxth	r3, r3
 800a4fc:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	785b      	ldrb	r3, [r3, #1]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d16b      	bne.n	800a5de <USB_ActivateEndpoint+0x676>
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a510:	b29b      	uxth	r3, r3
 800a512:	461a      	mov	r2, r3
 800a514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a516:	4413      	add	r3, r2
 800a518:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	00da      	lsls	r2, r3, #3
 800a520:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a522:	4413      	add	r3, r2
 800a524:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a528:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a52a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a52c:	881b      	ldrh	r3, [r3, #0]
 800a52e:	b29b      	uxth	r3, r3
 800a530:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a534:	b29a      	uxth	r2, r3
 800a536:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a538:	801a      	strh	r2, [r3, #0]
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d10a      	bne.n	800a558 <USB_ActivateEndpoint+0x5f0>
 800a542:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a544:	881b      	ldrh	r3, [r3, #0]
 800a546:	b29b      	uxth	r3, r3
 800a548:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a54c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a550:	b29a      	uxth	r2, r3
 800a552:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a554:	801a      	strh	r2, [r3, #0]
 800a556:	e05d      	b.n	800a614 <USB_ActivateEndpoint+0x6ac>
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	691b      	ldr	r3, [r3, #16]
 800a55c:	2b3e      	cmp	r3, #62	@ 0x3e
 800a55e:	d81c      	bhi.n	800a59a <USB_ActivateEndpoint+0x632>
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	691b      	ldr	r3, [r3, #16]
 800a564:	085b      	lsrs	r3, r3, #1
 800a566:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	691b      	ldr	r3, [r3, #16]
 800a56e:	f003 0301 	and.w	r3, r3, #1
 800a572:	2b00      	cmp	r3, #0
 800a574:	d004      	beq.n	800a580 <USB_ActivateEndpoint+0x618>
 800a576:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a57a:	3301      	adds	r3, #1
 800a57c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a580:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a582:	881b      	ldrh	r3, [r3, #0]
 800a584:	b29a      	uxth	r2, r3
 800a586:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	029b      	lsls	r3, r3, #10
 800a58e:	b29b      	uxth	r3, r3
 800a590:	4313      	orrs	r3, r2
 800a592:	b29a      	uxth	r2, r3
 800a594:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a596:	801a      	strh	r2, [r3, #0]
 800a598:	e03c      	b.n	800a614 <USB_ActivateEndpoint+0x6ac>
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	691b      	ldr	r3, [r3, #16]
 800a59e:	095b      	lsrs	r3, r3, #5
 800a5a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	691b      	ldr	r3, [r3, #16]
 800a5a8:	f003 031f 	and.w	r3, r3, #31
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d104      	bne.n	800a5ba <USB_ActivateEndpoint+0x652>
 800a5b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a5b4:	3b01      	subs	r3, #1
 800a5b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a5ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a5bc:	881b      	ldrh	r3, [r3, #0]
 800a5be:	b29a      	uxth	r2, r3
 800a5c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	029b      	lsls	r3, r3, #10
 800a5c8:	b29b      	uxth	r3, r3
 800a5ca:	4313      	orrs	r3, r2
 800a5cc:	b29b      	uxth	r3, r3
 800a5ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5d6:	b29a      	uxth	r2, r3
 800a5d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a5da:	801a      	strh	r2, [r3, #0]
 800a5dc:	e01a      	b.n	800a614 <USB_ActivateEndpoint+0x6ac>
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	785b      	ldrb	r3, [r3, #1]
 800a5e2:	2b01      	cmp	r3, #1
 800a5e4:	d116      	bne.n	800a614 <USB_ActivateEndpoint+0x6ac>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a5f0:	b29b      	uxth	r3, r3
 800a5f2:	461a      	mov	r2, r3
 800a5f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5f6:	4413      	add	r3, r2
 800a5f8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	00da      	lsls	r2, r3, #3
 800a600:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a602:	4413      	add	r3, r2
 800a604:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a608:	653b      	str	r3, [r7, #80]	@ 0x50
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	691b      	ldr	r3, [r3, #16]
 800a60e:	b29a      	uxth	r2, r3
 800a610:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a612:	801a      	strh	r2, [r3, #0]
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	647b      	str	r3, [r7, #68]	@ 0x44
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	785b      	ldrb	r3, [r3, #1]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d16b      	bne.n	800a6f8 <USB_ActivateEndpoint+0x790>
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	461a      	mov	r2, r3
 800a62e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a630:	4413      	add	r3, r2
 800a632:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	781b      	ldrb	r3, [r3, #0]
 800a638:	00da      	lsls	r2, r3, #3
 800a63a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a63c:	4413      	add	r3, r2
 800a63e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a642:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a646:	881b      	ldrh	r3, [r3, #0]
 800a648:	b29b      	uxth	r3, r3
 800a64a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a64e:	b29a      	uxth	r2, r3
 800a650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a652:	801a      	strh	r2, [r3, #0]
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	691b      	ldr	r3, [r3, #16]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d10a      	bne.n	800a672 <USB_ActivateEndpoint+0x70a>
 800a65c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a65e:	881b      	ldrh	r3, [r3, #0]
 800a660:	b29b      	uxth	r3, r3
 800a662:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a666:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a66a:	b29a      	uxth	r2, r3
 800a66c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a66e:	801a      	strh	r2, [r3, #0]
 800a670:	e05b      	b.n	800a72a <USB_ActivateEndpoint+0x7c2>
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	2b3e      	cmp	r3, #62	@ 0x3e
 800a678:	d81c      	bhi.n	800a6b4 <USB_ActivateEndpoint+0x74c>
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	691b      	ldr	r3, [r3, #16]
 800a67e:	085b      	lsrs	r3, r3, #1
 800a680:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	691b      	ldr	r3, [r3, #16]
 800a688:	f003 0301 	and.w	r3, r3, #1
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d004      	beq.n	800a69a <USB_ActivateEndpoint+0x732>
 800a690:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a694:	3301      	adds	r3, #1
 800a696:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a69a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a69c:	881b      	ldrh	r3, [r3, #0]
 800a69e:	b29a      	uxth	r2, r3
 800a6a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a6a4:	b29b      	uxth	r3, r3
 800a6a6:	029b      	lsls	r3, r3, #10
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	b29a      	uxth	r2, r3
 800a6ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6b0:	801a      	strh	r2, [r3, #0]
 800a6b2:	e03a      	b.n	800a72a <USB_ActivateEndpoint+0x7c2>
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	691b      	ldr	r3, [r3, #16]
 800a6b8:	095b      	lsrs	r3, r3, #5
 800a6ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	691b      	ldr	r3, [r3, #16]
 800a6c2:	f003 031f 	and.w	r3, r3, #31
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d104      	bne.n	800a6d4 <USB_ActivateEndpoint+0x76c>
 800a6ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a6ce:	3b01      	subs	r3, #1
 800a6d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a6d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d6:	881b      	ldrh	r3, [r3, #0]
 800a6d8:	b29a      	uxth	r2, r3
 800a6da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	029b      	lsls	r3, r3, #10
 800a6e2:	b29b      	uxth	r3, r3
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	b29b      	uxth	r3, r3
 800a6e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a6ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a6f0:	b29a      	uxth	r2, r3
 800a6f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6f4:	801a      	strh	r2, [r3, #0]
 800a6f6:	e018      	b.n	800a72a <USB_ActivateEndpoint+0x7c2>
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	785b      	ldrb	r3, [r3, #1]
 800a6fc:	2b01      	cmp	r3, #1
 800a6fe:	d114      	bne.n	800a72a <USB_ActivateEndpoint+0x7c2>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a706:	b29b      	uxth	r3, r3
 800a708:	461a      	mov	r2, r3
 800a70a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a70c:	4413      	add	r3, r2
 800a70e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	00da      	lsls	r2, r3, #3
 800a716:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a718:	4413      	add	r3, r2
 800a71a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a71e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	691b      	ldr	r3, [r3, #16]
 800a724:	b29a      	uxth	r2, r3
 800a726:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a728:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a72a:	687a      	ldr	r2, [r7, #4]
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	781b      	ldrb	r3, [r3, #0]
 800a730:	009b      	lsls	r3, r3, #2
 800a732:	4413      	add	r3, r2
 800a734:	881b      	ldrh	r3, [r3, #0]
 800a736:	b29b      	uxth	r3, r3
 800a738:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a73c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a740:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a742:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a744:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a748:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a74a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a74c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a750:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a752:	687a      	ldr	r2, [r7, #4]
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	781b      	ldrb	r3, [r3, #0]
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	441a      	add	r2, r3
 800a75c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a75e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a762:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a766:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a76a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a76e:	b29b      	uxth	r3, r3
 800a770:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a772:	687a      	ldr	r2, [r7, #4]
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	009b      	lsls	r3, r3, #2
 800a77a:	4413      	add	r3, r2
 800a77c:	881b      	ldrh	r3, [r3, #0]
 800a77e:	b29b      	uxth	r3, r3
 800a780:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a784:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a788:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a78a:	687a      	ldr	r2, [r7, #4]
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	009b      	lsls	r3, r3, #2
 800a792:	441a      	add	r2, r3
 800a794:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800a796:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a79a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a79e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7a6:	b29b      	uxth	r3, r3
 800a7a8:	8013      	strh	r3, [r2, #0]
 800a7aa:	e0bc      	b.n	800a926 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a7ac:	687a      	ldr	r2, [r7, #4]
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	781b      	ldrb	r3, [r3, #0]
 800a7b2:	009b      	lsls	r3, r3, #2
 800a7b4:	4413      	add	r3, r2
 800a7b6:	881b      	ldrh	r3, [r3, #0]
 800a7b8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800a7bc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a7c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d01d      	beq.n	800a804 <USB_ActivateEndpoint+0x89c>
 800a7c8:	687a      	ldr	r2, [r7, #4]
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	781b      	ldrb	r3, [r3, #0]
 800a7ce:	009b      	lsls	r3, r3, #2
 800a7d0:	4413      	add	r3, r2
 800a7d2:	881b      	ldrh	r3, [r3, #0]
 800a7d4:	b29b      	uxth	r3, r3
 800a7d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7de:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	009b      	lsls	r3, r3, #2
 800a7ea:	441a      	add	r2, r3
 800a7ec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a7f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a7fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a800:	b29b      	uxth	r3, r3
 800a802:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a804:	687a      	ldr	r2, [r7, #4]
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	781b      	ldrb	r3, [r3, #0]
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	4413      	add	r3, r2
 800a80e:	881b      	ldrh	r3, [r3, #0]
 800a810:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800a814:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d01d      	beq.n	800a85c <USB_ActivateEndpoint+0x8f4>
 800a820:	687a      	ldr	r2, [r7, #4]
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	781b      	ldrb	r3, [r3, #0]
 800a826:	009b      	lsls	r3, r3, #2
 800a828:	4413      	add	r3, r2
 800a82a:	881b      	ldrh	r3, [r3, #0]
 800a82c:	b29b      	uxth	r3, r3
 800a82e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a832:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a836:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800a83a:	687a      	ldr	r2, [r7, #4]
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	781b      	ldrb	r3, [r3, #0]
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	441a      	add	r2, r3
 800a844:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800a848:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a84c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a850:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a854:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a858:	b29b      	uxth	r3, r3
 800a85a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	78db      	ldrb	r3, [r3, #3]
 800a860:	2b01      	cmp	r3, #1
 800a862:	d024      	beq.n	800a8ae <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a864:	687a      	ldr	r2, [r7, #4]
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	009b      	lsls	r3, r3, #2
 800a86c:	4413      	add	r3, r2
 800a86e:	881b      	ldrh	r3, [r3, #0]
 800a870:	b29b      	uxth	r3, r3
 800a872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a876:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a87a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a87e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a882:	f083 0320 	eor.w	r3, r3, #32
 800a886:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	781b      	ldrb	r3, [r3, #0]
 800a890:	009b      	lsls	r3, r3, #2
 800a892:	441a      	add	r2, r3
 800a894:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a898:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a89c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8a8:	b29b      	uxth	r3, r3
 800a8aa:	8013      	strh	r3, [r2, #0]
 800a8ac:	e01d      	b.n	800a8ea <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	009b      	lsls	r3, r3, #2
 800a8b6:	4413      	add	r3, r2
 800a8b8:	881b      	ldrh	r3, [r3, #0]
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8c4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800a8c8:	687a      	ldr	r2, [r7, #4]
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	781b      	ldrb	r3, [r3, #0]
 800a8ce:	009b      	lsls	r3, r3, #2
 800a8d0:	441a      	add	r2, r3
 800a8d2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800a8d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	781b      	ldrb	r3, [r3, #0]
 800a8f0:	009b      	lsls	r3, r3, #2
 800a8f2:	4413      	add	r3, r2
 800a8f4:	881b      	ldrh	r3, [r3, #0]
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a900:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a904:	687a      	ldr	r2, [r7, #4]
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	009b      	lsls	r3, r3, #2
 800a90c:	441a      	add	r2, r3
 800a90e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a912:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a916:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a91a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a91e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a922:	b29b      	uxth	r3, r3
 800a924:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800a926:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	379c      	adds	r7, #156	@ 0x9c
 800a92e:	46bd      	mov	sp, r7
 800a930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a934:	4770      	bx	lr
 800a936:	bf00      	nop

0800a938 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a938:	b480      	push	{r7}
 800a93a:	b08d      	sub	sp, #52	@ 0x34
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
 800a940:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	7b1b      	ldrb	r3, [r3, #12]
 800a946:	2b00      	cmp	r3, #0
 800a948:	f040 808e 	bne.w	800aa68 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	785b      	ldrb	r3, [r3, #1]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d044      	beq.n	800a9de <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	4413      	add	r3, r2
 800a95e:	881b      	ldrh	r3, [r3, #0]
 800a960:	81bb      	strh	r3, [r7, #12]
 800a962:	89bb      	ldrh	r3, [r7, #12]
 800a964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d01b      	beq.n	800a9a4 <USB_DeactivateEndpoint+0x6c>
 800a96c:	687a      	ldr	r2, [r7, #4]
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	009b      	lsls	r3, r3, #2
 800a974:	4413      	add	r3, r2
 800a976:	881b      	ldrh	r3, [r3, #0]
 800a978:	b29b      	uxth	r3, r3
 800a97a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a97e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a982:	817b      	strh	r3, [r7, #10]
 800a984:	687a      	ldr	r2, [r7, #4]
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	009b      	lsls	r3, r3, #2
 800a98c:	441a      	add	r2, r3
 800a98e:	897b      	ldrh	r3, [r7, #10]
 800a990:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a994:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a998:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a99c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a9a0:	b29b      	uxth	r3, r3
 800a9a2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	781b      	ldrb	r3, [r3, #0]
 800a9aa:	009b      	lsls	r3, r3, #2
 800a9ac:	4413      	add	r3, r2
 800a9ae:	881b      	ldrh	r3, [r3, #0]
 800a9b0:	b29b      	uxth	r3, r3
 800a9b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9ba:	813b      	strh	r3, [r7, #8]
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	009b      	lsls	r3, r3, #2
 800a9c4:	441a      	add	r2, r3
 800a9c6:	893b      	ldrh	r3, [r7, #8]
 800a9c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	8013      	strh	r3, [r2, #0]
 800a9dc:	e192      	b.n	800ad04 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	781b      	ldrb	r3, [r3, #0]
 800a9e4:	009b      	lsls	r3, r3, #2
 800a9e6:	4413      	add	r3, r2
 800a9e8:	881b      	ldrh	r3, [r3, #0]
 800a9ea:	827b      	strh	r3, [r7, #18]
 800a9ec:	8a7b      	ldrh	r3, [r7, #18]
 800a9ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d01b      	beq.n	800aa2e <USB_DeactivateEndpoint+0xf6>
 800a9f6:	687a      	ldr	r2, [r7, #4]
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	4413      	add	r3, r2
 800aa00:	881b      	ldrh	r3, [r3, #0]
 800aa02:	b29b      	uxth	r3, r3
 800aa04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa0c:	823b      	strh	r3, [r7, #16]
 800aa0e:	687a      	ldr	r2, [r7, #4]
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	781b      	ldrb	r3, [r3, #0]
 800aa14:	009b      	lsls	r3, r3, #2
 800aa16:	441a      	add	r2, r3
 800aa18:	8a3b      	ldrh	r3, [r7, #16]
 800aa1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aa26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800aa2e:	687a      	ldr	r2, [r7, #4]
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	4413      	add	r3, r2
 800aa38:	881b      	ldrh	r3, [r3, #0]
 800aa3a:	b29b      	uxth	r3, r3
 800aa3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa44:	81fb      	strh	r3, [r7, #14]
 800aa46:	687a      	ldr	r2, [r7, #4]
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	441a      	add	r2, r3
 800aa50:	89fb      	ldrh	r3, [r7, #14]
 800aa52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa62:	b29b      	uxth	r3, r3
 800aa64:	8013      	strh	r3, [r2, #0]
 800aa66:	e14d      	b.n	800ad04 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	785b      	ldrb	r3, [r3, #1]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	f040 80a5 	bne.w	800abbc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800aa72:	687a      	ldr	r2, [r7, #4]
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	009b      	lsls	r3, r3, #2
 800aa7a:	4413      	add	r3, r2
 800aa7c:	881b      	ldrh	r3, [r3, #0]
 800aa7e:	843b      	strh	r3, [r7, #32]
 800aa80:	8c3b      	ldrh	r3, [r7, #32]
 800aa82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d01b      	beq.n	800aac2 <USB_DeactivateEndpoint+0x18a>
 800aa8a:	687a      	ldr	r2, [r7, #4]
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	009b      	lsls	r3, r3, #2
 800aa92:	4413      	add	r3, r2
 800aa94:	881b      	ldrh	r3, [r3, #0]
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaa0:	83fb      	strh	r3, [r7, #30]
 800aaa2:	687a      	ldr	r2, [r7, #4]
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	781b      	ldrb	r3, [r3, #0]
 800aaa8:	009b      	lsls	r3, r3, #2
 800aaaa:	441a      	add	r2, r3
 800aaac:	8bfb      	ldrh	r3, [r7, #30]
 800aaae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aab6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aaba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aabe:	b29b      	uxth	r3, r3
 800aac0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	009b      	lsls	r3, r3, #2
 800aaca:	4413      	add	r3, r2
 800aacc:	881b      	ldrh	r3, [r3, #0]
 800aace:	83bb      	strh	r3, [r7, #28]
 800aad0:	8bbb      	ldrh	r3, [r7, #28]
 800aad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d01b      	beq.n	800ab12 <USB_DeactivateEndpoint+0x1da>
 800aada:	687a      	ldr	r2, [r7, #4]
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	4413      	add	r3, r2
 800aae4:	881b      	ldrh	r3, [r3, #0]
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aaec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaf0:	837b      	strh	r3, [r7, #26]
 800aaf2:	687a      	ldr	r2, [r7, #4]
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	009b      	lsls	r3, r3, #2
 800aafa:	441a      	add	r2, r3
 800aafc:	8b7b      	ldrh	r3, [r7, #26]
 800aafe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab0a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800ab12:	687a      	ldr	r2, [r7, #4]
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	781b      	ldrb	r3, [r3, #0]
 800ab18:	009b      	lsls	r3, r3, #2
 800ab1a:	4413      	add	r3, r2
 800ab1c:	881b      	ldrh	r3, [r3, #0]
 800ab1e:	b29b      	uxth	r3, r3
 800ab20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab28:	833b      	strh	r3, [r7, #24]
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	009b      	lsls	r3, r3, #2
 800ab32:	441a      	add	r2, r3
 800ab34:	8b3b      	ldrh	r3, [r7, #24]
 800ab36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab42:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ab46:	b29b      	uxth	r3, r3
 800ab48:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ab4a:	687a      	ldr	r2, [r7, #4]
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	781b      	ldrb	r3, [r3, #0]
 800ab50:	009b      	lsls	r3, r3, #2
 800ab52:	4413      	add	r3, r2
 800ab54:	881b      	ldrh	r3, [r3, #0]
 800ab56:	b29b      	uxth	r3, r3
 800ab58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ab5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab60:	82fb      	strh	r3, [r7, #22]
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	781b      	ldrb	r3, [r3, #0]
 800ab68:	009b      	lsls	r3, r3, #2
 800ab6a:	441a      	add	r2, r3
 800ab6c:	8afb      	ldrh	r3, [r7, #22]
 800ab6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab7e:	b29b      	uxth	r3, r3
 800ab80:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ab82:	687a      	ldr	r2, [r7, #4]
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	009b      	lsls	r3, r3, #2
 800ab8a:	4413      	add	r3, r2
 800ab8c:	881b      	ldrh	r3, [r3, #0]
 800ab8e:	b29b      	uxth	r3, r3
 800ab90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab98:	82bb      	strh	r3, [r7, #20]
 800ab9a:	687a      	ldr	r2, [r7, #4]
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	781b      	ldrb	r3, [r3, #0]
 800aba0:	009b      	lsls	r3, r3, #2
 800aba2:	441a      	add	r2, r3
 800aba4:	8abb      	ldrh	r3, [r7, #20]
 800aba6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800abae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800abb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	8013      	strh	r3, [r2, #0]
 800abba:	e0a3      	b.n	800ad04 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	781b      	ldrb	r3, [r3, #0]
 800abc2:	009b      	lsls	r3, r3, #2
 800abc4:	4413      	add	r3, r2
 800abc6:	881b      	ldrh	r3, [r3, #0]
 800abc8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800abca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800abcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d01b      	beq.n	800ac0c <USB_DeactivateEndpoint+0x2d4>
 800abd4:	687a      	ldr	r2, [r7, #4]
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	781b      	ldrb	r3, [r3, #0]
 800abda:	009b      	lsls	r3, r3, #2
 800abdc:	4413      	add	r3, r2
 800abde:	881b      	ldrh	r3, [r3, #0]
 800abe0:	b29b      	uxth	r3, r3
 800abe2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abea:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800abec:	687a      	ldr	r2, [r7, #4]
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	781b      	ldrb	r3, [r3, #0]
 800abf2:	009b      	lsls	r3, r3, #2
 800abf4:	441a      	add	r2, r3
 800abf6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800abf8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abfc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac08:	b29b      	uxth	r3, r3
 800ac0a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ac0c:	687a      	ldr	r2, [r7, #4]
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	009b      	lsls	r3, r3, #2
 800ac14:	4413      	add	r3, r2
 800ac16:	881b      	ldrh	r3, [r3, #0]
 800ac18:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800ac1a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ac1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d01b      	beq.n	800ac5c <USB_DeactivateEndpoint+0x324>
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	781b      	ldrb	r3, [r3, #0]
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	4413      	add	r3, r2
 800ac2e:	881b      	ldrh	r3, [r3, #0]
 800ac30:	b29b      	uxth	r3, r3
 800ac32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac3a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ac3c:	687a      	ldr	r2, [r7, #4]
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	781b      	ldrb	r3, [r3, #0]
 800ac42:	009b      	lsls	r3, r3, #2
 800ac44:	441a      	add	r2, r3
 800ac46:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ac48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac54:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ac58:	b29b      	uxth	r3, r3
 800ac5a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800ac5c:	687a      	ldr	r2, [r7, #4]
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	781b      	ldrb	r3, [r3, #0]
 800ac62:	009b      	lsls	r3, r3, #2
 800ac64:	4413      	add	r3, r2
 800ac66:	881b      	ldrh	r3, [r3, #0]
 800ac68:	b29b      	uxth	r3, r3
 800ac6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac72:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	781b      	ldrb	r3, [r3, #0]
 800ac7a:	009b      	lsls	r3, r3, #2
 800ac7c:	441a      	add	r2, r3
 800ac7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ac80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac90:	b29b      	uxth	r3, r3
 800ac92:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ac94:	687a      	ldr	r2, [r7, #4]
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	4413      	add	r3, r2
 800ac9e:	881b      	ldrh	r3, [r3, #0]
 800aca0:	b29b      	uxth	r3, r3
 800aca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aca6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800acaa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800acac:	687a      	ldr	r2, [r7, #4]
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	009b      	lsls	r3, r3, #2
 800acb4:	441a      	add	r2, r3
 800acb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800acb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800acbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800acc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800acc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acc8:	b29b      	uxth	r3, r3
 800acca:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800accc:	687a      	ldr	r2, [r7, #4]
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	781b      	ldrb	r3, [r3, #0]
 800acd2:	009b      	lsls	r3, r3, #2
 800acd4:	4413      	add	r3, r2
 800acd6:	881b      	ldrh	r3, [r3, #0]
 800acd8:	b29b      	uxth	r3, r3
 800acda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800acde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ace2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	009b      	lsls	r3, r3, #2
 800acec:	441a      	add	r2, r3
 800acee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800acf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800acf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800acf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800acfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad00:	b29b      	uxth	r3, r3
 800ad02:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ad04:	2300      	movs	r3, #0
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3734      	adds	r7, #52	@ 0x34
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad10:	4770      	bx	lr

0800ad12 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ad12:	b580      	push	{r7, lr}
 800ad14:	b0ac      	sub	sp, #176	@ 0xb0
 800ad16:	af00      	add	r7, sp, #0
 800ad18:	6078      	str	r0, [r7, #4]
 800ad1a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	785b      	ldrb	r3, [r3, #1]
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	f040 84ca 	bne.w	800b6ba <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	699a      	ldr	r2, [r3, #24]
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	691b      	ldr	r3, [r3, #16]
 800ad2e:	429a      	cmp	r2, r3
 800ad30:	d904      	bls.n	800ad3c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	691b      	ldr	r3, [r3, #16]
 800ad36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ad3a:	e003      	b.n	800ad44 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	699b      	ldr	r3, [r3, #24]
 800ad40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	7b1b      	ldrb	r3, [r3, #12]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d122      	bne.n	800ad92 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	6959      	ldr	r1, [r3, #20]
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	88da      	ldrh	r2, [r3, #6]
 800ad54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad58:	b29b      	uxth	r3, r3
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f000 febd 	bl	800bada <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	613b      	str	r3, [r7, #16]
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad6a:	b29b      	uxth	r3, r3
 800ad6c:	461a      	mov	r2, r3
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	4413      	add	r3, r2
 800ad72:	613b      	str	r3, [r7, #16]
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	781b      	ldrb	r3, [r3, #0]
 800ad78:	00da      	lsls	r2, r3, #3
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	4413      	add	r3, r2
 800ad7e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad82:	60fb      	str	r3, [r7, #12]
 800ad84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad88:	b29a      	uxth	r2, r3
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	801a      	strh	r2, [r3, #0]
 800ad8e:	f000 bc6f 	b.w	800b670 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	78db      	ldrb	r3, [r3, #3]
 800ad96:	2b02      	cmp	r3, #2
 800ad98:	f040 831e 	bne.w	800b3d8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	6a1a      	ldr	r2, [r3, #32]
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	691b      	ldr	r3, [r3, #16]
 800ada4:	429a      	cmp	r2, r3
 800ada6:	f240 82cf 	bls.w	800b348 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	4413      	add	r3, r2
 800adb4:	881b      	ldrh	r3, [r3, #0]
 800adb6:	b29b      	uxth	r3, r3
 800adb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adc0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800adc4:	687a      	ldr	r2, [r7, #4]
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	781b      	ldrb	r3, [r3, #0]
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	441a      	add	r2, r3
 800adce:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800add2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800add6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800adda:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800adde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ade2:	b29b      	uxth	r3, r3
 800ade4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	6a1a      	ldr	r2, [r3, #32]
 800adea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adee:	1ad2      	subs	r2, r2, r3
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	781b      	ldrb	r3, [r3, #0]
 800adfa:	009b      	lsls	r3, r3, #2
 800adfc:	4413      	add	r3, r2
 800adfe:	881b      	ldrh	r3, [r3, #0]
 800ae00:	b29b      	uxth	r3, r3
 800ae02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	f000 814f 	beq.w	800b0aa <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	785b      	ldrb	r3, [r3, #1]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d16b      	bne.n	800aef0 <USB_EPStartXfer+0x1de>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae22:	b29b      	uxth	r3, r3
 800ae24:	461a      	mov	r2, r3
 800ae26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae28:	4413      	add	r3, r2
 800ae2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	781b      	ldrb	r3, [r3, #0]
 800ae30:	00da      	lsls	r2, r3, #3
 800ae32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae34:	4413      	add	r3, r2
 800ae36:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ae3a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae3e:	881b      	ldrh	r3, [r3, #0]
 800ae40:	b29b      	uxth	r3, r3
 800ae42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae46:	b29a      	uxth	r2, r3
 800ae48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae4a:	801a      	strh	r2, [r3, #0]
 800ae4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d10a      	bne.n	800ae6a <USB_EPStartXfer+0x158>
 800ae54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae56:	881b      	ldrh	r3, [r3, #0]
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae62:	b29a      	uxth	r2, r3
 800ae64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae66:	801a      	strh	r2, [r3, #0]
 800ae68:	e05b      	b.n	800af22 <USB_EPStartXfer+0x210>
 800ae6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae6e:	2b3e      	cmp	r3, #62	@ 0x3e
 800ae70:	d81c      	bhi.n	800aeac <USB_EPStartXfer+0x19a>
 800ae72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae76:	085b      	lsrs	r3, r3, #1
 800ae78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ae7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae80:	f003 0301 	and.w	r3, r3, #1
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d004      	beq.n	800ae92 <USB_EPStartXfer+0x180>
 800ae88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ae8c:	3301      	adds	r3, #1
 800ae8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ae92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae94:	881b      	ldrh	r3, [r3, #0]
 800ae96:	b29a      	uxth	r2, r3
 800ae98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ae9c:	b29b      	uxth	r3, r3
 800ae9e:	029b      	lsls	r3, r3, #10
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	4313      	orrs	r3, r2
 800aea4:	b29a      	uxth	r2, r3
 800aea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aea8:	801a      	strh	r2, [r3, #0]
 800aeaa:	e03a      	b.n	800af22 <USB_EPStartXfer+0x210>
 800aeac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aeb0:	095b      	lsrs	r3, r3, #5
 800aeb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800aeb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aeba:	f003 031f 	and.w	r3, r3, #31
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d104      	bne.n	800aecc <USB_EPStartXfer+0x1ba>
 800aec2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800aec6:	3b01      	subs	r3, #1
 800aec8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800aecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aece:	881b      	ldrh	r3, [r3, #0]
 800aed0:	b29a      	uxth	r2, r3
 800aed2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	029b      	lsls	r3, r3, #10
 800aeda:	b29b      	uxth	r3, r3
 800aedc:	4313      	orrs	r3, r2
 800aede:	b29b      	uxth	r3, r3
 800aee0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aee4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aee8:	b29a      	uxth	r2, r3
 800aeea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeec:	801a      	strh	r2, [r3, #0]
 800aeee:	e018      	b.n	800af22 <USB_EPStartXfer+0x210>
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	785b      	ldrb	r3, [r3, #1]
 800aef4:	2b01      	cmp	r3, #1
 800aef6:	d114      	bne.n	800af22 <USB_EPStartXfer+0x210>
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aefe:	b29b      	uxth	r3, r3
 800af00:	461a      	mov	r2, r3
 800af02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af04:	4413      	add	r3, r2
 800af06:	633b      	str	r3, [r7, #48]	@ 0x30
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	781b      	ldrb	r3, [r3, #0]
 800af0c:	00da      	lsls	r2, r3, #3
 800af0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af10:	4413      	add	r3, r2
 800af12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800af16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af1c:	b29a      	uxth	r2, r3
 800af1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af20:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	895b      	ldrh	r3, [r3, #10]
 800af26:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	6959      	ldr	r1, [r3, #20]
 800af2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af32:	b29b      	uxth	r3, r3
 800af34:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f000 fdce 	bl	800bada <USB_WritePMA>
            ep->xfer_buff += len;
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	695a      	ldr	r2, [r3, #20]
 800af42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af46:	441a      	add	r2, r3
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	6a1a      	ldr	r2, [r3, #32]
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	691b      	ldr	r3, [r3, #16]
 800af54:	429a      	cmp	r2, r3
 800af56:	d907      	bls.n	800af68 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	6a1a      	ldr	r2, [r3, #32]
 800af5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af60:	1ad2      	subs	r2, r2, r3
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	621a      	str	r2, [r3, #32]
 800af66:	e006      	b.n	800af76 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	6a1b      	ldr	r3, [r3, #32]
 800af6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	2200      	movs	r2, #0
 800af74:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	785b      	ldrb	r3, [r3, #1]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d16b      	bne.n	800b056 <USB_EPStartXfer+0x344>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	61bb      	str	r3, [r7, #24]
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af88:	b29b      	uxth	r3, r3
 800af8a:	461a      	mov	r2, r3
 800af8c:	69bb      	ldr	r3, [r7, #24]
 800af8e:	4413      	add	r3, r2
 800af90:	61bb      	str	r3, [r7, #24]
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	781b      	ldrb	r3, [r3, #0]
 800af96:	00da      	lsls	r2, r3, #3
 800af98:	69bb      	ldr	r3, [r7, #24]
 800af9a:	4413      	add	r3, r2
 800af9c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800afa0:	617b      	str	r3, [r7, #20]
 800afa2:	697b      	ldr	r3, [r7, #20]
 800afa4:	881b      	ldrh	r3, [r3, #0]
 800afa6:	b29b      	uxth	r3, r3
 800afa8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800afac:	b29a      	uxth	r2, r3
 800afae:	697b      	ldr	r3, [r7, #20]
 800afb0:	801a      	strh	r2, [r3, #0]
 800afb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d10a      	bne.n	800afd0 <USB_EPStartXfer+0x2be>
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	881b      	ldrh	r3, [r3, #0]
 800afbe:	b29b      	uxth	r3, r3
 800afc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afc8:	b29a      	uxth	r2, r3
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	801a      	strh	r2, [r3, #0]
 800afce:	e05d      	b.n	800b08c <USB_EPStartXfer+0x37a>
 800afd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afd4:	2b3e      	cmp	r3, #62	@ 0x3e
 800afd6:	d81c      	bhi.n	800b012 <USB_EPStartXfer+0x300>
 800afd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afdc:	085b      	lsrs	r3, r3, #1
 800afde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800afe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afe6:	f003 0301 	and.w	r3, r3, #1
 800afea:	2b00      	cmp	r3, #0
 800afec:	d004      	beq.n	800aff8 <USB_EPStartXfer+0x2e6>
 800afee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800aff2:	3301      	adds	r3, #1
 800aff4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800aff8:	697b      	ldr	r3, [r7, #20]
 800affa:	881b      	ldrh	r3, [r3, #0]
 800affc:	b29a      	uxth	r2, r3
 800affe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b002:	b29b      	uxth	r3, r3
 800b004:	029b      	lsls	r3, r3, #10
 800b006:	b29b      	uxth	r3, r3
 800b008:	4313      	orrs	r3, r2
 800b00a:	b29a      	uxth	r2, r3
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	801a      	strh	r2, [r3, #0]
 800b010:	e03c      	b.n	800b08c <USB_EPStartXfer+0x37a>
 800b012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b016:	095b      	lsrs	r3, r3, #5
 800b018:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b01c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b020:	f003 031f 	and.w	r3, r3, #31
 800b024:	2b00      	cmp	r3, #0
 800b026:	d104      	bne.n	800b032 <USB_EPStartXfer+0x320>
 800b028:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b02c:	3b01      	subs	r3, #1
 800b02e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	881b      	ldrh	r3, [r3, #0]
 800b036:	b29a      	uxth	r2, r3
 800b038:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	029b      	lsls	r3, r3, #10
 800b040:	b29b      	uxth	r3, r3
 800b042:	4313      	orrs	r3, r2
 800b044:	b29b      	uxth	r3, r3
 800b046:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b04a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b04e:	b29a      	uxth	r2, r3
 800b050:	697b      	ldr	r3, [r7, #20]
 800b052:	801a      	strh	r2, [r3, #0]
 800b054:	e01a      	b.n	800b08c <USB_EPStartXfer+0x37a>
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	785b      	ldrb	r3, [r3, #1]
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d116      	bne.n	800b08c <USB_EPStartXfer+0x37a>
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	623b      	str	r3, [r7, #32]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b068:	b29b      	uxth	r3, r3
 800b06a:	461a      	mov	r2, r3
 800b06c:	6a3b      	ldr	r3, [r7, #32]
 800b06e:	4413      	add	r3, r2
 800b070:	623b      	str	r3, [r7, #32]
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	781b      	ldrb	r3, [r3, #0]
 800b076:	00da      	lsls	r2, r3, #3
 800b078:	6a3b      	ldr	r3, [r7, #32]
 800b07a:	4413      	add	r3, r2
 800b07c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b080:	61fb      	str	r3, [r7, #28]
 800b082:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b086:	b29a      	uxth	r2, r3
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	891b      	ldrh	r3, [r3, #8]
 800b090:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	6959      	ldr	r1, [r3, #20]
 800b098:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b09c:	b29b      	uxth	r3, r3
 800b09e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f000 fd19 	bl	800bada <USB_WritePMA>
 800b0a8:	e2e2      	b.n	800b670 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	785b      	ldrb	r3, [r3, #1]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d16b      	bne.n	800b18a <USB_EPStartXfer+0x478>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b0bc:	b29b      	uxth	r3, r3
 800b0be:	461a      	mov	r2, r3
 800b0c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0c2:	4413      	add	r3, r2
 800b0c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	781b      	ldrb	r3, [r3, #0]
 800b0ca:	00da      	lsls	r2, r3, #3
 800b0cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0ce:	4413      	add	r3, r2
 800b0d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b0d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0d8:	881b      	ldrh	r3, [r3, #0]
 800b0da:	b29b      	uxth	r3, r3
 800b0dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b0e0:	b29a      	uxth	r2, r3
 800b0e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0e4:	801a      	strh	r2, [r3, #0]
 800b0e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d10a      	bne.n	800b104 <USB_EPStartXfer+0x3f2>
 800b0ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0f0:	881b      	ldrh	r3, [r3, #0]
 800b0f2:	b29b      	uxth	r3, r3
 800b0f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b0f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b0fc:	b29a      	uxth	r2, r3
 800b0fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b100:	801a      	strh	r2, [r3, #0]
 800b102:	e05d      	b.n	800b1c0 <USB_EPStartXfer+0x4ae>
 800b104:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b108:	2b3e      	cmp	r3, #62	@ 0x3e
 800b10a:	d81c      	bhi.n	800b146 <USB_EPStartXfer+0x434>
 800b10c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b110:	085b      	lsrs	r3, r3, #1
 800b112:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b11a:	f003 0301 	and.w	r3, r3, #1
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d004      	beq.n	800b12c <USB_EPStartXfer+0x41a>
 800b122:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b126:	3301      	adds	r3, #1
 800b128:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b12c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b12e:	881b      	ldrh	r3, [r3, #0]
 800b130:	b29a      	uxth	r2, r3
 800b132:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b136:	b29b      	uxth	r3, r3
 800b138:	029b      	lsls	r3, r3, #10
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	4313      	orrs	r3, r2
 800b13e:	b29a      	uxth	r2, r3
 800b140:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b142:	801a      	strh	r2, [r3, #0]
 800b144:	e03c      	b.n	800b1c0 <USB_EPStartXfer+0x4ae>
 800b146:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b14a:	095b      	lsrs	r3, r3, #5
 800b14c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b150:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b154:	f003 031f 	and.w	r3, r3, #31
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d104      	bne.n	800b166 <USB_EPStartXfer+0x454>
 800b15c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b160:	3b01      	subs	r3, #1
 800b162:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b168:	881b      	ldrh	r3, [r3, #0]
 800b16a:	b29a      	uxth	r2, r3
 800b16c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b170:	b29b      	uxth	r3, r3
 800b172:	029b      	lsls	r3, r3, #10
 800b174:	b29b      	uxth	r3, r3
 800b176:	4313      	orrs	r3, r2
 800b178:	b29b      	uxth	r3, r3
 800b17a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b17e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b182:	b29a      	uxth	r2, r3
 800b184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b186:	801a      	strh	r2, [r3, #0]
 800b188:	e01a      	b.n	800b1c0 <USB_EPStartXfer+0x4ae>
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	785b      	ldrb	r3, [r3, #1]
 800b18e:	2b01      	cmp	r3, #1
 800b190:	d116      	bne.n	800b1c0 <USB_EPStartXfer+0x4ae>
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	653b      	str	r3, [r7, #80]	@ 0x50
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b19c:	b29b      	uxth	r3, r3
 800b19e:	461a      	mov	r2, r3
 800b1a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1a2:	4413      	add	r3, r2
 800b1a4:	653b      	str	r3, [r7, #80]	@ 0x50
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	00da      	lsls	r2, r3, #3
 800b1ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1ae:	4413      	add	r3, r2
 800b1b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b1b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b1b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1ba:	b29a      	uxth	r2, r3
 800b1bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1be:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	891b      	ldrh	r3, [r3, #8]
 800b1c4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	6959      	ldr	r1, [r3, #20]
 800b1cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1d0:	b29b      	uxth	r3, r3
 800b1d2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f000 fc7f 	bl	800bada <USB_WritePMA>
            ep->xfer_buff += len;
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	695a      	ldr	r2, [r3, #20]
 800b1e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1e4:	441a      	add	r2, r3
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	6a1a      	ldr	r2, [r3, #32]
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	691b      	ldr	r3, [r3, #16]
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d907      	bls.n	800b206 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	6a1a      	ldr	r2, [r3, #32]
 800b1fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1fe:	1ad2      	subs	r2, r2, r3
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	621a      	str	r2, [r3, #32]
 800b204:	e006      	b.n	800b214 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	6a1b      	ldr	r3, [r3, #32]
 800b20a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	2200      	movs	r2, #0
 800b212:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	643b      	str	r3, [r7, #64]	@ 0x40
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	785b      	ldrb	r3, [r3, #1]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d16b      	bne.n	800b2f8 <USB_EPStartXfer+0x5e6>
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b22a:	b29b      	uxth	r3, r3
 800b22c:	461a      	mov	r2, r3
 800b22e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b230:	4413      	add	r3, r2
 800b232:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	00da      	lsls	r2, r3, #3
 800b23a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b23c:	4413      	add	r3, r2
 800b23e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b242:	637b      	str	r3, [r7, #52]	@ 0x34
 800b244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b246:	881b      	ldrh	r3, [r3, #0]
 800b248:	b29b      	uxth	r3, r3
 800b24a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b24e:	b29a      	uxth	r2, r3
 800b250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b252:	801a      	strh	r2, [r3, #0]
 800b254:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d10a      	bne.n	800b272 <USB_EPStartXfer+0x560>
 800b25c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b25e:	881b      	ldrh	r3, [r3, #0]
 800b260:	b29b      	uxth	r3, r3
 800b262:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b266:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b26a:	b29a      	uxth	r2, r3
 800b26c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b26e:	801a      	strh	r2, [r3, #0]
 800b270:	e05b      	b.n	800b32a <USB_EPStartXfer+0x618>
 800b272:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b276:	2b3e      	cmp	r3, #62	@ 0x3e
 800b278:	d81c      	bhi.n	800b2b4 <USB_EPStartXfer+0x5a2>
 800b27a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b27e:	085b      	lsrs	r3, r3, #1
 800b280:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b284:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b288:	f003 0301 	and.w	r3, r3, #1
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d004      	beq.n	800b29a <USB_EPStartXfer+0x588>
 800b290:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b294:	3301      	adds	r3, #1
 800b296:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b29a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b29c:	881b      	ldrh	r3, [r3, #0]
 800b29e:	b29a      	uxth	r2, r3
 800b2a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	029b      	lsls	r3, r3, #10
 800b2a8:	b29b      	uxth	r3, r3
 800b2aa:	4313      	orrs	r3, r2
 800b2ac:	b29a      	uxth	r2, r3
 800b2ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2b0:	801a      	strh	r2, [r3, #0]
 800b2b2:	e03a      	b.n	800b32a <USB_EPStartXfer+0x618>
 800b2b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2b8:	095b      	lsrs	r3, r3, #5
 800b2ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b2be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2c2:	f003 031f 	and.w	r3, r3, #31
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d104      	bne.n	800b2d4 <USB_EPStartXfer+0x5c2>
 800b2ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b2ce:	3b01      	subs	r3, #1
 800b2d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b2d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2d6:	881b      	ldrh	r3, [r3, #0]
 800b2d8:	b29a      	uxth	r2, r3
 800b2da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b2de:	b29b      	uxth	r3, r3
 800b2e0:	029b      	lsls	r3, r3, #10
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	b29b      	uxth	r3, r3
 800b2e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2f0:	b29a      	uxth	r2, r3
 800b2f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2f4:	801a      	strh	r2, [r3, #0]
 800b2f6:	e018      	b.n	800b32a <USB_EPStartXfer+0x618>
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	785b      	ldrb	r3, [r3, #1]
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d114      	bne.n	800b32a <USB_EPStartXfer+0x618>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b306:	b29b      	uxth	r3, r3
 800b308:	461a      	mov	r2, r3
 800b30a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b30c:	4413      	add	r3, r2
 800b30e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	00da      	lsls	r2, r3, #3
 800b316:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b318:	4413      	add	r3, r2
 800b31a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b320:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b324:	b29a      	uxth	r2, r3
 800b326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b328:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	895b      	ldrh	r3, [r3, #10]
 800b32e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	6959      	ldr	r1, [r3, #20]
 800b336:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b33a:	b29b      	uxth	r3, r3
 800b33c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f000 fbca 	bl	800bada <USB_WritePMA>
 800b346:	e193      	b.n	800b670 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	6a1b      	ldr	r3, [r3, #32]
 800b34c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b350:	687a      	ldr	r2, [r7, #4]
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	781b      	ldrb	r3, [r3, #0]
 800b356:	009b      	lsls	r3, r3, #2
 800b358:	4413      	add	r3, r2
 800b35a:	881b      	ldrh	r3, [r3, #0]
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b366:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b36a:	687a      	ldr	r2, [r7, #4]
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	781b      	ldrb	r3, [r3, #0]
 800b370:	009b      	lsls	r3, r3, #2
 800b372:	441a      	add	r2, r3
 800b374:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b378:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b37c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b380:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b388:	b29b      	uxth	r3, r3
 800b38a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b396:	b29b      	uxth	r3, r3
 800b398:	461a      	mov	r2, r3
 800b39a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b39c:	4413      	add	r3, r2
 800b39e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	00da      	lsls	r2, r3, #3
 800b3a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3a8:	4413      	add	r3, r2
 800b3aa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b3ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b3b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3b4:	b29a      	uxth	r2, r3
 800b3b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b3b8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	891b      	ldrh	r3, [r3, #8]
 800b3be:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	6959      	ldr	r1, [r3, #20]
 800b3c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3ca:	b29b      	uxth	r3, r3
 800b3cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f000 fb82 	bl	800bada <USB_WritePMA>
 800b3d6:	e14b      	b.n	800b670 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	6a1a      	ldr	r2, [r3, #32]
 800b3dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3e0:	1ad2      	subs	r2, r2, r3
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b3e6:	687a      	ldr	r2, [r7, #4]
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	781b      	ldrb	r3, [r3, #0]
 800b3ec:	009b      	lsls	r3, r3, #2
 800b3ee:	4413      	add	r3, r2
 800b3f0:	881b      	ldrh	r3, [r3, #0]
 800b3f2:	b29b      	uxth	r3, r3
 800b3f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	f000 809a 	beq.w	800b532 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	673b      	str	r3, [r7, #112]	@ 0x70
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	785b      	ldrb	r3, [r3, #1]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d16b      	bne.n	800b4e2 <USB_EPStartXfer+0x7d0>
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b414:	b29b      	uxth	r3, r3
 800b416:	461a      	mov	r2, r3
 800b418:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b41a:	4413      	add	r3, r2
 800b41c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	00da      	lsls	r2, r3, #3
 800b424:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b426:	4413      	add	r3, r2
 800b428:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b42c:	667b      	str	r3, [r7, #100]	@ 0x64
 800b42e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b430:	881b      	ldrh	r3, [r3, #0]
 800b432:	b29b      	uxth	r3, r3
 800b434:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b438:	b29a      	uxth	r2, r3
 800b43a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b43c:	801a      	strh	r2, [r3, #0]
 800b43e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b442:	2b00      	cmp	r3, #0
 800b444:	d10a      	bne.n	800b45c <USB_EPStartXfer+0x74a>
 800b446:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b448:	881b      	ldrh	r3, [r3, #0]
 800b44a:	b29b      	uxth	r3, r3
 800b44c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b450:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b454:	b29a      	uxth	r2, r3
 800b456:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b458:	801a      	strh	r2, [r3, #0]
 800b45a:	e05b      	b.n	800b514 <USB_EPStartXfer+0x802>
 800b45c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b460:	2b3e      	cmp	r3, #62	@ 0x3e
 800b462:	d81c      	bhi.n	800b49e <USB_EPStartXfer+0x78c>
 800b464:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b468:	085b      	lsrs	r3, r3, #1
 800b46a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b46e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b472:	f003 0301 	and.w	r3, r3, #1
 800b476:	2b00      	cmp	r3, #0
 800b478:	d004      	beq.n	800b484 <USB_EPStartXfer+0x772>
 800b47a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b47e:	3301      	adds	r3, #1
 800b480:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b484:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b486:	881b      	ldrh	r3, [r3, #0]
 800b488:	b29a      	uxth	r2, r3
 800b48a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b48e:	b29b      	uxth	r3, r3
 800b490:	029b      	lsls	r3, r3, #10
 800b492:	b29b      	uxth	r3, r3
 800b494:	4313      	orrs	r3, r2
 800b496:	b29a      	uxth	r2, r3
 800b498:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b49a:	801a      	strh	r2, [r3, #0]
 800b49c:	e03a      	b.n	800b514 <USB_EPStartXfer+0x802>
 800b49e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4a2:	095b      	lsrs	r3, r3, #5
 800b4a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b4a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4ac:	f003 031f 	and.w	r3, r3, #31
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d104      	bne.n	800b4be <USB_EPStartXfer+0x7ac>
 800b4b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b4b8:	3b01      	subs	r3, #1
 800b4ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b4be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b4c0:	881b      	ldrh	r3, [r3, #0]
 800b4c2:	b29a      	uxth	r2, r3
 800b4c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b4c8:	b29b      	uxth	r3, r3
 800b4ca:	029b      	lsls	r3, r3, #10
 800b4cc:	b29b      	uxth	r3, r3
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	b29b      	uxth	r3, r3
 800b4d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b4d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b4da:	b29a      	uxth	r2, r3
 800b4dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b4de:	801a      	strh	r2, [r3, #0]
 800b4e0:	e018      	b.n	800b514 <USB_EPStartXfer+0x802>
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	785b      	ldrb	r3, [r3, #1]
 800b4e6:	2b01      	cmp	r3, #1
 800b4e8:	d114      	bne.n	800b514 <USB_EPStartXfer+0x802>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4f0:	b29b      	uxth	r3, r3
 800b4f2:	461a      	mov	r2, r3
 800b4f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4f6:	4413      	add	r3, r2
 800b4f8:	673b      	str	r3, [r7, #112]	@ 0x70
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	00da      	lsls	r2, r3, #3
 800b500:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b502:	4413      	add	r3, r2
 800b504:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b508:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b50a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b50e:	b29a      	uxth	r2, r3
 800b510:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b512:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	895b      	ldrh	r3, [r3, #10]
 800b518:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	6959      	ldr	r1, [r3, #20]
 800b520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b524:	b29b      	uxth	r3, r3
 800b526:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f000 fad5 	bl	800bada <USB_WritePMA>
 800b530:	e09e      	b.n	800b670 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	785b      	ldrb	r3, [r3, #1]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d16b      	bne.n	800b612 <USB_EPStartXfer+0x900>
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b544:	b29b      	uxth	r3, r3
 800b546:	461a      	mov	r2, r3
 800b548:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b54a:	4413      	add	r3, r2
 800b54c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	781b      	ldrb	r3, [r3, #0]
 800b552:	00da      	lsls	r2, r3, #3
 800b554:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b556:	4413      	add	r3, r2
 800b558:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b55c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b55e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b560:	881b      	ldrh	r3, [r3, #0]
 800b562:	b29b      	uxth	r3, r3
 800b564:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b568:	b29a      	uxth	r2, r3
 800b56a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b56c:	801a      	strh	r2, [r3, #0]
 800b56e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b572:	2b00      	cmp	r3, #0
 800b574:	d10a      	bne.n	800b58c <USB_EPStartXfer+0x87a>
 800b576:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b578:	881b      	ldrh	r3, [r3, #0]
 800b57a:	b29b      	uxth	r3, r3
 800b57c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b580:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b584:	b29a      	uxth	r2, r3
 800b586:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b588:	801a      	strh	r2, [r3, #0]
 800b58a:	e063      	b.n	800b654 <USB_EPStartXfer+0x942>
 800b58c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b590:	2b3e      	cmp	r3, #62	@ 0x3e
 800b592:	d81c      	bhi.n	800b5ce <USB_EPStartXfer+0x8bc>
 800b594:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b598:	085b      	lsrs	r3, r3, #1
 800b59a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b59e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5a2:	f003 0301 	and.w	r3, r3, #1
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d004      	beq.n	800b5b4 <USB_EPStartXfer+0x8a2>
 800b5aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b5ae:	3301      	adds	r3, #1
 800b5b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b5b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b5b6:	881b      	ldrh	r3, [r3, #0]
 800b5b8:	b29a      	uxth	r2, r3
 800b5ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b5be:	b29b      	uxth	r3, r3
 800b5c0:	029b      	lsls	r3, r3, #10
 800b5c2:	b29b      	uxth	r3, r3
 800b5c4:	4313      	orrs	r3, r2
 800b5c6:	b29a      	uxth	r2, r3
 800b5c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b5ca:	801a      	strh	r2, [r3, #0]
 800b5cc:	e042      	b.n	800b654 <USB_EPStartXfer+0x942>
 800b5ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5d2:	095b      	lsrs	r3, r3, #5
 800b5d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b5d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5dc:	f003 031f 	and.w	r3, r3, #31
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d104      	bne.n	800b5ee <USB_EPStartXfer+0x8dc>
 800b5e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b5e8:	3b01      	subs	r3, #1
 800b5ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b5ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b5f0:	881b      	ldrh	r3, [r3, #0]
 800b5f2:	b29a      	uxth	r2, r3
 800b5f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b5f8:	b29b      	uxth	r3, r3
 800b5fa:	029b      	lsls	r3, r3, #10
 800b5fc:	b29b      	uxth	r3, r3
 800b5fe:	4313      	orrs	r3, r2
 800b600:	b29b      	uxth	r3, r3
 800b602:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b606:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b60a:	b29a      	uxth	r2, r3
 800b60c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b60e:	801a      	strh	r2, [r3, #0]
 800b610:	e020      	b.n	800b654 <USB_EPStartXfer+0x942>
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	785b      	ldrb	r3, [r3, #1]
 800b616:	2b01      	cmp	r3, #1
 800b618:	d11c      	bne.n	800b654 <USB_EPStartXfer+0x942>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b626:	b29b      	uxth	r3, r3
 800b628:	461a      	mov	r2, r3
 800b62a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b62e:	4413      	add	r3, r2
 800b630:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	781b      	ldrb	r3, [r3, #0]
 800b638:	00da      	lsls	r2, r3, #3
 800b63a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b63e:	4413      	add	r3, r2
 800b640:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b644:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b648:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b64c:	b29a      	uxth	r2, r3
 800b64e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b652:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	891b      	ldrh	r3, [r3, #8]
 800b658:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	6959      	ldr	r1, [r3, #20]
 800b660:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b664:	b29b      	uxth	r3, r3
 800b666:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f000 fa35 	bl	800bada <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b670:	687a      	ldr	r2, [r7, #4]
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	781b      	ldrb	r3, [r3, #0]
 800b676:	009b      	lsls	r3, r3, #2
 800b678:	4413      	add	r3, r2
 800b67a:	881b      	ldrh	r3, [r3, #0]
 800b67c:	b29b      	uxth	r3, r3
 800b67e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b682:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b686:	817b      	strh	r3, [r7, #10]
 800b688:	897b      	ldrh	r3, [r7, #10]
 800b68a:	f083 0310 	eor.w	r3, r3, #16
 800b68e:	817b      	strh	r3, [r7, #10]
 800b690:	897b      	ldrh	r3, [r7, #10]
 800b692:	f083 0320 	eor.w	r3, r3, #32
 800b696:	817b      	strh	r3, [r7, #10]
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	781b      	ldrb	r3, [r3, #0]
 800b69e:	009b      	lsls	r3, r3, #2
 800b6a0:	441a      	add	r2, r3
 800b6a2:	897b      	ldrh	r3, [r7, #10]
 800b6a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b6a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b6ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b6b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6b4:	b29b      	uxth	r3, r3
 800b6b6:	8013      	strh	r3, [r2, #0]
 800b6b8:	e0d5      	b.n	800b866 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	7b1b      	ldrb	r3, [r3, #12]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d156      	bne.n	800b770 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	699b      	ldr	r3, [r3, #24]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d122      	bne.n	800b710 <USB_EPStartXfer+0x9fe>
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	78db      	ldrb	r3, [r3, #3]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d11e      	bne.n	800b710 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	781b      	ldrb	r3, [r3, #0]
 800b6d8:	009b      	lsls	r3, r3, #2
 800b6da:	4413      	add	r3, r2
 800b6dc:	881b      	ldrh	r3, [r3, #0]
 800b6de:	b29b      	uxth	r3, r3
 800b6e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b6e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6e8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800b6ec:	687a      	ldr	r2, [r7, #4]
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	441a      	add	r2, r3
 800b6f6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b6fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b6fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b702:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b706:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b70a:	b29b      	uxth	r3, r3
 800b70c:	8013      	strh	r3, [r2, #0]
 800b70e:	e01d      	b.n	800b74c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800b710:	687a      	ldr	r2, [r7, #4]
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	009b      	lsls	r3, r3, #2
 800b718:	4413      	add	r3, r2
 800b71a:	881b      	ldrh	r3, [r3, #0]
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b726:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	009b      	lsls	r3, r3, #2
 800b732:	441a      	add	r2, r3
 800b734:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800b738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b73c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b748:	b29b      	uxth	r3, r3
 800b74a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	699a      	ldr	r2, [r3, #24]
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	691b      	ldr	r3, [r3, #16]
 800b754:	429a      	cmp	r2, r3
 800b756:	d907      	bls.n	800b768 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	699a      	ldr	r2, [r3, #24]
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	691b      	ldr	r3, [r3, #16]
 800b760:	1ad2      	subs	r2, r2, r3
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	619a      	str	r2, [r3, #24]
 800b766:	e054      	b.n	800b812 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	2200      	movs	r2, #0
 800b76c:	619a      	str	r2, [r3, #24]
 800b76e:	e050      	b.n	800b812 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	78db      	ldrb	r3, [r3, #3]
 800b774:	2b02      	cmp	r3, #2
 800b776:	d142      	bne.n	800b7fe <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	69db      	ldr	r3, [r3, #28]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d048      	beq.n	800b812 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	009b      	lsls	r3, r3, #2
 800b788:	4413      	add	r3, r2
 800b78a:	881b      	ldrh	r3, [r3, #0]
 800b78c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b790:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b794:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d005      	beq.n	800b7a8 <USB_EPStartXfer+0xa96>
 800b79c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b7a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d10b      	bne.n	800b7c0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b7a8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b7ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d12e      	bne.n	800b812 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b7b4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b7b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d128      	bne.n	800b812 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b7c0:	687a      	ldr	r2, [r7, #4]
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	781b      	ldrb	r3, [r3, #0]
 800b7c6:	009b      	lsls	r3, r3, #2
 800b7c8:	4413      	add	r3, r2
 800b7ca:	881b      	ldrh	r3, [r3, #0]
 800b7cc:	b29b      	uxth	r3, r3
 800b7ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b7d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7d6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800b7da:	687a      	ldr	r2, [r7, #4]
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	781b      	ldrb	r3, [r3, #0]
 800b7e0:	009b      	lsls	r3, r3, #2
 800b7e2:	441a      	add	r2, r3
 800b7e4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800b7e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b7ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b7f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b7f4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b7f8:	b29b      	uxth	r3, r3
 800b7fa:	8013      	strh	r3, [r2, #0]
 800b7fc:	e009      	b.n	800b812 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	78db      	ldrb	r3, [r3, #3]
 800b802:	2b01      	cmp	r3, #1
 800b804:	d103      	bne.n	800b80e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	2200      	movs	r2, #0
 800b80a:	619a      	str	r2, [r3, #24]
 800b80c:	e001      	b.n	800b812 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800b80e:	2301      	movs	r3, #1
 800b810:	e02a      	b.n	800b868 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b812:	687a      	ldr	r2, [r7, #4]
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	781b      	ldrb	r3, [r3, #0]
 800b818:	009b      	lsls	r3, r3, #2
 800b81a:	4413      	add	r3, r2
 800b81c:	881b      	ldrh	r3, [r3, #0]
 800b81e:	b29b      	uxth	r3, r3
 800b820:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b824:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b828:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b82c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b830:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b834:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b838:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b83c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b840:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b844:	687a      	ldr	r2, [r7, #4]
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	781b      	ldrb	r3, [r3, #0]
 800b84a:	009b      	lsls	r3, r3, #2
 800b84c:	441a      	add	r2, r3
 800b84e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b852:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b856:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b85a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b85e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b862:	b29b      	uxth	r3, r3
 800b864:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b866:	2300      	movs	r3, #0
}
 800b868:	4618      	mov	r0, r3
 800b86a:	37b0      	adds	r7, #176	@ 0xb0
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}

0800b870 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b870:	b480      	push	{r7}
 800b872:	b085      	sub	sp, #20
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
 800b878:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	785b      	ldrb	r3, [r3, #1]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d020      	beq.n	800b8c4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b882:	687a      	ldr	r2, [r7, #4]
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	781b      	ldrb	r3, [r3, #0]
 800b888:	009b      	lsls	r3, r3, #2
 800b88a:	4413      	add	r3, r2
 800b88c:	881b      	ldrh	r3, [r3, #0]
 800b88e:	b29b      	uxth	r3, r3
 800b890:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b894:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b898:	81bb      	strh	r3, [r7, #12]
 800b89a:	89bb      	ldrh	r3, [r7, #12]
 800b89c:	f083 0310 	eor.w	r3, r3, #16
 800b8a0:	81bb      	strh	r3, [r7, #12]
 800b8a2:	687a      	ldr	r2, [r7, #4]
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	781b      	ldrb	r3, [r3, #0]
 800b8a8:	009b      	lsls	r3, r3, #2
 800b8aa:	441a      	add	r2, r3
 800b8ac:	89bb      	ldrh	r3, [r7, #12]
 800b8ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b8b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b8b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b8ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8be:	b29b      	uxth	r3, r3
 800b8c0:	8013      	strh	r3, [r2, #0]
 800b8c2:	e01f      	b.n	800b904 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b8c4:	687a      	ldr	r2, [r7, #4]
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	781b      	ldrb	r3, [r3, #0]
 800b8ca:	009b      	lsls	r3, r3, #2
 800b8cc:	4413      	add	r3, r2
 800b8ce:	881b      	ldrh	r3, [r3, #0]
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b8d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8da:	81fb      	strh	r3, [r7, #14]
 800b8dc:	89fb      	ldrh	r3, [r7, #14]
 800b8de:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b8e2:	81fb      	strh	r3, [r7, #14]
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	781b      	ldrb	r3, [r3, #0]
 800b8ea:	009b      	lsls	r3, r3, #2
 800b8ec:	441a      	add	r2, r3
 800b8ee:	89fb      	ldrh	r3, [r7, #14]
 800b8f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b8f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b8f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b8fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b900:	b29b      	uxth	r3, r3
 800b902:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b904:	2300      	movs	r3, #0
}
 800b906:	4618      	mov	r0, r3
 800b908:	3714      	adds	r7, #20
 800b90a:	46bd      	mov	sp, r7
 800b90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b910:	4770      	bx	lr

0800b912 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b912:	b480      	push	{r7}
 800b914:	b087      	sub	sp, #28
 800b916:	af00      	add	r7, sp, #0
 800b918:	6078      	str	r0, [r7, #4]
 800b91a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	785b      	ldrb	r3, [r3, #1]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d04c      	beq.n	800b9be <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b924:	687a      	ldr	r2, [r7, #4]
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	781b      	ldrb	r3, [r3, #0]
 800b92a:	009b      	lsls	r3, r3, #2
 800b92c:	4413      	add	r3, r2
 800b92e:	881b      	ldrh	r3, [r3, #0]
 800b930:	823b      	strh	r3, [r7, #16]
 800b932:	8a3b      	ldrh	r3, [r7, #16]
 800b934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d01b      	beq.n	800b974 <USB_EPClearStall+0x62>
 800b93c:	687a      	ldr	r2, [r7, #4]
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	781b      	ldrb	r3, [r3, #0]
 800b942:	009b      	lsls	r3, r3, #2
 800b944:	4413      	add	r3, r2
 800b946:	881b      	ldrh	r3, [r3, #0]
 800b948:	b29b      	uxth	r3, r3
 800b94a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b94e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b952:	81fb      	strh	r3, [r7, #14]
 800b954:	687a      	ldr	r2, [r7, #4]
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	781b      	ldrb	r3, [r3, #0]
 800b95a:	009b      	lsls	r3, r3, #2
 800b95c:	441a      	add	r2, r3
 800b95e:	89fb      	ldrh	r3, [r7, #14]
 800b960:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b964:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b968:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b96c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b970:	b29b      	uxth	r3, r3
 800b972:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	78db      	ldrb	r3, [r3, #3]
 800b978:	2b01      	cmp	r3, #1
 800b97a:	d06c      	beq.n	800ba56 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b97c:	687a      	ldr	r2, [r7, #4]
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	781b      	ldrb	r3, [r3, #0]
 800b982:	009b      	lsls	r3, r3, #2
 800b984:	4413      	add	r3, r2
 800b986:	881b      	ldrh	r3, [r3, #0]
 800b988:	b29b      	uxth	r3, r3
 800b98a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b98e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b992:	81bb      	strh	r3, [r7, #12]
 800b994:	89bb      	ldrh	r3, [r7, #12]
 800b996:	f083 0320 	eor.w	r3, r3, #32
 800b99a:	81bb      	strh	r3, [r7, #12]
 800b99c:	687a      	ldr	r2, [r7, #4]
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	009b      	lsls	r3, r3, #2
 800b9a4:	441a      	add	r2, r3
 800b9a6:	89bb      	ldrh	r3, [r7, #12]
 800b9a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b9b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b9b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9b8:	b29b      	uxth	r3, r3
 800b9ba:	8013      	strh	r3, [r2, #0]
 800b9bc:	e04b      	b.n	800ba56 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b9be:	687a      	ldr	r2, [r7, #4]
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	781b      	ldrb	r3, [r3, #0]
 800b9c4:	009b      	lsls	r3, r3, #2
 800b9c6:	4413      	add	r3, r2
 800b9c8:	881b      	ldrh	r3, [r3, #0]
 800b9ca:	82fb      	strh	r3, [r7, #22]
 800b9cc:	8afb      	ldrh	r3, [r7, #22]
 800b9ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d01b      	beq.n	800ba0e <USB_EPClearStall+0xfc>
 800b9d6:	687a      	ldr	r2, [r7, #4]
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	781b      	ldrb	r3, [r3, #0]
 800b9dc:	009b      	lsls	r3, r3, #2
 800b9de:	4413      	add	r3, r2
 800b9e0:	881b      	ldrh	r3, [r3, #0]
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b9e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9ec:	82bb      	strh	r3, [r7, #20]
 800b9ee:	687a      	ldr	r2, [r7, #4]
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	781b      	ldrb	r3, [r3, #0]
 800b9f4:	009b      	lsls	r3, r3, #2
 800b9f6:	441a      	add	r2, r3
 800b9f8:	8abb      	ldrh	r3, [r7, #20]
 800b9fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ba06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba0a:	b29b      	uxth	r3, r3
 800ba0c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ba0e:	687a      	ldr	r2, [r7, #4]
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	781b      	ldrb	r3, [r3, #0]
 800ba14:	009b      	lsls	r3, r3, #2
 800ba16:	4413      	add	r3, r2
 800ba18:	881b      	ldrh	r3, [r3, #0]
 800ba1a:	b29b      	uxth	r3, r3
 800ba1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ba20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba24:	827b      	strh	r3, [r7, #18]
 800ba26:	8a7b      	ldrh	r3, [r7, #18]
 800ba28:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ba2c:	827b      	strh	r3, [r7, #18]
 800ba2e:	8a7b      	ldrh	r3, [r7, #18]
 800ba30:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ba34:	827b      	strh	r3, [r7, #18]
 800ba36:	687a      	ldr	r2, [r7, #4]
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	781b      	ldrb	r3, [r3, #0]
 800ba3c:	009b      	lsls	r3, r3, #2
 800ba3e:	441a      	add	r2, r3
 800ba40:	8a7b      	ldrh	r3, [r7, #18]
 800ba42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ba56:	2300      	movs	r3, #0
}
 800ba58:	4618      	mov	r0, r3
 800ba5a:	371c      	adds	r7, #28
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba62:	4770      	bx	lr

0800ba64 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800ba64:	b480      	push	{r7}
 800ba66:	b083      	sub	sp, #12
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	460b      	mov	r3, r1
 800ba6e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800ba70:	78fb      	ldrb	r3, [r7, #3]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d103      	bne.n	800ba7e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	2280      	movs	r2, #128	@ 0x80
 800ba7a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800ba7e:	2300      	movs	r3, #0
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	370c      	adds	r7, #12
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr

0800ba8c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ba8c:	b480      	push	{r7}
 800ba8e:	b083      	sub	sp, #12
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ba9a:	b29b      	uxth	r3, r3
 800ba9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800baa0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800baa4:	b29a      	uxth	r2, r3
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800baac:	2300      	movs	r3, #0
}
 800baae:	4618      	mov	r0, r3
 800bab0:	370c      	adds	r7, #12
 800bab2:	46bd      	mov	sp, r7
 800bab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab8:	4770      	bx	lr

0800baba <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800baba:	b480      	push	{r7}
 800babc:	b085      	sub	sp, #20
 800babe:	af00      	add	r7, sp, #0
 800bac0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bac8:	b29b      	uxth	r3, r3
 800baca:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800bacc:	68fb      	ldr	r3, [r7, #12]
}
 800bace:	4618      	mov	r0, r3
 800bad0:	3714      	adds	r7, #20
 800bad2:	46bd      	mov	sp, r7
 800bad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad8:	4770      	bx	lr

0800bada <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bada:	b480      	push	{r7}
 800badc:	b08b      	sub	sp, #44	@ 0x2c
 800bade:	af00      	add	r7, sp, #0
 800bae0:	60f8      	str	r0, [r7, #12]
 800bae2:	60b9      	str	r1, [r7, #8]
 800bae4:	4611      	mov	r1, r2
 800bae6:	461a      	mov	r2, r3
 800bae8:	460b      	mov	r3, r1
 800baea:	80fb      	strh	r3, [r7, #6]
 800baec:	4613      	mov	r3, r2
 800baee:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800baf0:	88bb      	ldrh	r3, [r7, #4]
 800baf2:	3301      	adds	r3, #1
 800baf4:	085b      	lsrs	r3, r3, #1
 800baf6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bb00:	88fa      	ldrh	r2, [r7, #6]
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	4413      	add	r3, r2
 800bb06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bb0a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800bb0c:	69bb      	ldr	r3, [r7, #24]
 800bb0e:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb10:	e01c      	b.n	800bb4c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800bb12:	69fb      	ldr	r3, [r7, #28]
 800bb14:	781b      	ldrb	r3, [r3, #0]
 800bb16:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800bb18:	69fb      	ldr	r3, [r7, #28]
 800bb1a:	3301      	adds	r3, #1
 800bb1c:	781b      	ldrb	r3, [r3, #0]
 800bb1e:	b21b      	sxth	r3, r3
 800bb20:	021b      	lsls	r3, r3, #8
 800bb22:	b21a      	sxth	r2, r3
 800bb24:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	b21b      	sxth	r3, r3
 800bb2c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800bb2e:	6a3b      	ldr	r3, [r7, #32]
 800bb30:	8a7a      	ldrh	r2, [r7, #18]
 800bb32:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800bb34:	6a3b      	ldr	r3, [r7, #32]
 800bb36:	3302      	adds	r3, #2
 800bb38:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800bb3a:	69fb      	ldr	r3, [r7, #28]
 800bb3c:	3301      	adds	r3, #1
 800bb3e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800bb40:	69fb      	ldr	r3, [r7, #28]
 800bb42:	3301      	adds	r3, #1
 800bb44:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800bb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb48:	3b01      	subs	r3, #1
 800bb4a:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d1df      	bne.n	800bb12 <USB_WritePMA+0x38>
  }
}
 800bb52:	bf00      	nop
 800bb54:	bf00      	nop
 800bb56:	372c      	adds	r7, #44	@ 0x2c
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5e:	4770      	bx	lr

0800bb60 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bb60:	b480      	push	{r7}
 800bb62:	b08b      	sub	sp, #44	@ 0x2c
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	60f8      	str	r0, [r7, #12]
 800bb68:	60b9      	str	r1, [r7, #8]
 800bb6a:	4611      	mov	r1, r2
 800bb6c:	461a      	mov	r2, r3
 800bb6e:	460b      	mov	r3, r1
 800bb70:	80fb      	strh	r3, [r7, #6]
 800bb72:	4613      	mov	r3, r2
 800bb74:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800bb76:	88bb      	ldrh	r3, [r7, #4]
 800bb78:	085b      	lsrs	r3, r3, #1
 800bb7a:	b29b      	uxth	r3, r3
 800bb7c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bb86:	88fa      	ldrh	r2, [r7, #6]
 800bb88:	697b      	ldr	r3, [r7, #20]
 800bb8a:	4413      	add	r3, r2
 800bb8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bb90:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800bb92:	69bb      	ldr	r3, [r7, #24]
 800bb94:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb96:	e018      	b.n	800bbca <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800bb98:	6a3b      	ldr	r3, [r7, #32]
 800bb9a:	881b      	ldrh	r3, [r3, #0]
 800bb9c:	b29b      	uxth	r3, r3
 800bb9e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800bba0:	6a3b      	ldr	r3, [r7, #32]
 800bba2:	3302      	adds	r3, #2
 800bba4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800bba6:	693b      	ldr	r3, [r7, #16]
 800bba8:	b2da      	uxtb	r2, r3
 800bbaa:	69fb      	ldr	r3, [r7, #28]
 800bbac:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bbae:	69fb      	ldr	r3, [r7, #28]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800bbb4:	693b      	ldr	r3, [r7, #16]
 800bbb6:	0a1b      	lsrs	r3, r3, #8
 800bbb8:	b2da      	uxtb	r2, r3
 800bbba:	69fb      	ldr	r3, [r7, #28]
 800bbbc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bbbe:	69fb      	ldr	r3, [r7, #28]
 800bbc0:	3301      	adds	r3, #1
 800bbc2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800bbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbc6:	3b01      	subs	r3, #1
 800bbc8:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d1e3      	bne.n	800bb98 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800bbd0:	88bb      	ldrh	r3, [r7, #4]
 800bbd2:	f003 0301 	and.w	r3, r3, #1
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d007      	beq.n	800bbec <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800bbdc:	6a3b      	ldr	r3, [r7, #32]
 800bbde:	881b      	ldrh	r3, [r3, #0]
 800bbe0:	b29b      	uxth	r3, r3
 800bbe2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	b2da      	uxtb	r2, r3
 800bbe8:	69fb      	ldr	r3, [r7, #28]
 800bbea:	701a      	strb	r2, [r3, #0]
  }
}
 800bbec:	bf00      	nop
 800bbee:	372c      	adds	r7, #44	@ 0x2c
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf6:	4770      	bx	lr

0800bbf8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b084      	sub	sp, #16
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
 800bc00:	460b      	mov	r3, r1
 800bc02:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bc04:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800bc08:	f002 f8a6 	bl	800dd58 <USBD_static_malloc>
 800bc0c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d105      	bne.n	800bc20 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2200      	movs	r2, #0
 800bc18:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800bc1c:	2302      	movs	r3, #2
 800bc1e:	e066      	b.n	800bcee <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	68fa      	ldr	r2, [r7, #12]
 800bc24:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	7c1b      	ldrb	r3, [r3, #16]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d119      	bne.n	800bc64 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bc30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bc34:	2202      	movs	r2, #2
 800bc36:	2181      	movs	r1, #129	@ 0x81
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f001 ff34 	bl	800daa6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2201      	movs	r2, #1
 800bc42:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bc44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bc48:	2202      	movs	r2, #2
 800bc4a:	2101      	movs	r1, #1
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f001 ff2a 	bl	800daa6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2201      	movs	r2, #1
 800bc56:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	2210      	movs	r2, #16
 800bc5e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800bc62:	e016      	b.n	800bc92 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bc64:	2340      	movs	r3, #64	@ 0x40
 800bc66:	2202      	movs	r2, #2
 800bc68:	2181      	movs	r1, #129	@ 0x81
 800bc6a:	6878      	ldr	r0, [r7, #4]
 800bc6c:	f001 ff1b 	bl	800daa6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2201      	movs	r2, #1
 800bc74:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bc76:	2340      	movs	r3, #64	@ 0x40
 800bc78:	2202      	movs	r2, #2
 800bc7a:	2101      	movs	r1, #1
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f001 ff12 	bl	800daa6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2201      	movs	r2, #1
 800bc86:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	2210      	movs	r2, #16
 800bc8e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bc92:	2308      	movs	r3, #8
 800bc94:	2203      	movs	r2, #3
 800bc96:	2182      	movs	r1, #130	@ 0x82
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f001 ff04 	bl	800daa6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2201      	movs	r2, #1
 800bca2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	7c1b      	ldrb	r3, [r3, #16]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d109      	bne.n	800bcdc <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bcce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bcd2:	2101      	movs	r1, #1
 800bcd4:	6878      	ldr	r0, [r7, #4]
 800bcd6:	f001 ffd5 	bl	800dc84 <USBD_LL_PrepareReceive>
 800bcda:	e007      	b.n	800bcec <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bce2:	2340      	movs	r3, #64	@ 0x40
 800bce4:	2101      	movs	r1, #1
 800bce6:	6878      	ldr	r0, [r7, #4]
 800bce8:	f001 ffcc 	bl	800dc84 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bcec:	2300      	movs	r3, #0
}
 800bcee:	4618      	mov	r0, r3
 800bcf0:	3710      	adds	r7, #16
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	bd80      	pop	{r7, pc}

0800bcf6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bcf6:	b580      	push	{r7, lr}
 800bcf8:	b082      	sub	sp, #8
 800bcfa:	af00      	add	r7, sp, #0
 800bcfc:	6078      	str	r0, [r7, #4]
 800bcfe:	460b      	mov	r3, r1
 800bd00:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bd02:	2181      	movs	r1, #129	@ 0x81
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f001 fef4 	bl	800daf2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bd10:	2101      	movs	r1, #1
 800bd12:	6878      	ldr	r0, [r7, #4]
 800bd14:	f001 feed 	bl	800daf2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bd20:	2182      	movs	r1, #130	@ 0x82
 800bd22:	6878      	ldr	r0, [r7, #4]
 800bd24:	f001 fee5 	bl	800daf2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2200      	movs	r2, #0
 800bd34:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d00e      	beq.n	800bd60 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bd48:	685b      	ldr	r3, [r3, #4]
 800bd4a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bd52:	4618      	mov	r0, r3
 800bd54:	f002 f80e 	bl	800dd74 <USBD_static_free>
    pdev->pClassData = NULL;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bd60:	2300      	movs	r3, #0
}
 800bd62:	4618      	mov	r0, r3
 800bd64:	3708      	adds	r7, #8
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}
	...

0800bd6c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b086      	sub	sp, #24
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
 800bd74:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bd7c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bd82:	2300      	movs	r3, #0
 800bd84:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd86:	2300      	movs	r3, #0
 800bd88:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bd8a:	693b      	ldr	r3, [r7, #16]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d101      	bne.n	800bd94 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800bd90:	2303      	movs	r3, #3
 800bd92:	e0af      	b.n	800bef4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	781b      	ldrb	r3, [r3, #0]
 800bd98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d03f      	beq.n	800be20 <USBD_CDC_Setup+0xb4>
 800bda0:	2b20      	cmp	r3, #32
 800bda2:	f040 809f 	bne.w	800bee4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	88db      	ldrh	r3, [r3, #6]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d02e      	beq.n	800be0c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	b25b      	sxtb	r3, r3
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	da16      	bge.n	800bde6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bdbe:	689b      	ldr	r3, [r3, #8]
 800bdc0:	683a      	ldr	r2, [r7, #0]
 800bdc2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800bdc4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bdc6:	683a      	ldr	r2, [r7, #0]
 800bdc8:	88d2      	ldrh	r2, [r2, #6]
 800bdca:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	88db      	ldrh	r3, [r3, #6]
 800bdd0:	2b07      	cmp	r3, #7
 800bdd2:	bf28      	it	cs
 800bdd4:	2307      	movcs	r3, #7
 800bdd6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	89fa      	ldrh	r2, [r7, #14]
 800bddc:	4619      	mov	r1, r3
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f001 fa9f 	bl	800d322 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800bde4:	e085      	b.n	800bef2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	785a      	ldrb	r2, [r3, #1]
 800bdea:	693b      	ldr	r3, [r7, #16]
 800bdec:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	88db      	ldrh	r3, [r3, #6]
 800bdf4:	b2da      	uxtb	r2, r3
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bdfc:	6939      	ldr	r1, [r7, #16]
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	88db      	ldrh	r3, [r3, #6]
 800be02:	461a      	mov	r2, r3
 800be04:	6878      	ldr	r0, [r7, #4]
 800be06:	f001 fab8 	bl	800d37a <USBD_CtlPrepareRx>
      break;
 800be0a:	e072      	b.n	800bef2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800be12:	689b      	ldr	r3, [r3, #8]
 800be14:	683a      	ldr	r2, [r7, #0]
 800be16:	7850      	ldrb	r0, [r2, #1]
 800be18:	2200      	movs	r2, #0
 800be1a:	6839      	ldr	r1, [r7, #0]
 800be1c:	4798      	blx	r3
      break;
 800be1e:	e068      	b.n	800bef2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	785b      	ldrb	r3, [r3, #1]
 800be24:	2b0b      	cmp	r3, #11
 800be26:	d852      	bhi.n	800bece <USBD_CDC_Setup+0x162>
 800be28:	a201      	add	r2, pc, #4	@ (adr r2, 800be30 <USBD_CDC_Setup+0xc4>)
 800be2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be2e:	bf00      	nop
 800be30:	0800be61 	.word	0x0800be61
 800be34:	0800bedd 	.word	0x0800bedd
 800be38:	0800becf 	.word	0x0800becf
 800be3c:	0800becf 	.word	0x0800becf
 800be40:	0800becf 	.word	0x0800becf
 800be44:	0800becf 	.word	0x0800becf
 800be48:	0800becf 	.word	0x0800becf
 800be4c:	0800becf 	.word	0x0800becf
 800be50:	0800becf 	.word	0x0800becf
 800be54:	0800becf 	.word	0x0800becf
 800be58:	0800be8b 	.word	0x0800be8b
 800be5c:	0800beb5 	.word	0x0800beb5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be66:	b2db      	uxtb	r3, r3
 800be68:	2b03      	cmp	r3, #3
 800be6a:	d107      	bne.n	800be7c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800be6c:	f107 030a 	add.w	r3, r7, #10
 800be70:	2202      	movs	r2, #2
 800be72:	4619      	mov	r1, r3
 800be74:	6878      	ldr	r0, [r7, #4]
 800be76:	f001 fa54 	bl	800d322 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800be7a:	e032      	b.n	800bee2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800be7c:	6839      	ldr	r1, [r7, #0]
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f001 f9de 	bl	800d240 <USBD_CtlError>
            ret = USBD_FAIL;
 800be84:	2303      	movs	r3, #3
 800be86:	75fb      	strb	r3, [r7, #23]
          break;
 800be88:	e02b      	b.n	800bee2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be90:	b2db      	uxtb	r3, r3
 800be92:	2b03      	cmp	r3, #3
 800be94:	d107      	bne.n	800bea6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800be96:	f107 030d 	add.w	r3, r7, #13
 800be9a:	2201      	movs	r2, #1
 800be9c:	4619      	mov	r1, r3
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f001 fa3f 	bl	800d322 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bea4:	e01d      	b.n	800bee2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800bea6:	6839      	ldr	r1, [r7, #0]
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	f001 f9c9 	bl	800d240 <USBD_CtlError>
            ret = USBD_FAIL;
 800beae:	2303      	movs	r3, #3
 800beb0:	75fb      	strb	r3, [r7, #23]
          break;
 800beb2:	e016      	b.n	800bee2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beba:	b2db      	uxtb	r3, r3
 800bebc:	2b03      	cmp	r3, #3
 800bebe:	d00f      	beq.n	800bee0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800bec0:	6839      	ldr	r1, [r7, #0]
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	f001 f9bc 	bl	800d240 <USBD_CtlError>
            ret = USBD_FAIL;
 800bec8:	2303      	movs	r3, #3
 800beca:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800becc:	e008      	b.n	800bee0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bece:	6839      	ldr	r1, [r7, #0]
 800bed0:	6878      	ldr	r0, [r7, #4]
 800bed2:	f001 f9b5 	bl	800d240 <USBD_CtlError>
          ret = USBD_FAIL;
 800bed6:	2303      	movs	r3, #3
 800bed8:	75fb      	strb	r3, [r7, #23]
          break;
 800beda:	e002      	b.n	800bee2 <USBD_CDC_Setup+0x176>
          break;
 800bedc:	bf00      	nop
 800bede:	e008      	b.n	800bef2 <USBD_CDC_Setup+0x186>
          break;
 800bee0:	bf00      	nop
      }
      break;
 800bee2:	e006      	b.n	800bef2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800bee4:	6839      	ldr	r1, [r7, #0]
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f001 f9aa 	bl	800d240 <USBD_CtlError>
      ret = USBD_FAIL;
 800beec:	2303      	movs	r3, #3
 800beee:	75fb      	strb	r3, [r7, #23]
      break;
 800bef0:	bf00      	nop
  }

  return (uint8_t)ret;
 800bef2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bef4:	4618      	mov	r0, r3
 800bef6:	3718      	adds	r7, #24
 800bef8:	46bd      	mov	sp, r7
 800befa:	bd80      	pop	{r7, pc}

0800befc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800befc:	b580      	push	{r7, lr}
 800befe:	b084      	sub	sp, #16
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	6078      	str	r0, [r7, #4]
 800bf04:	460b      	mov	r3, r1
 800bf06:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bf0e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d101      	bne.n	800bf1e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bf1a:	2303      	movs	r3, #3
 800bf1c:	e04f      	b.n	800bfbe <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bf24:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bf26:	78fa      	ldrb	r2, [r7, #3]
 800bf28:	6879      	ldr	r1, [r7, #4]
 800bf2a:	4613      	mov	r3, r2
 800bf2c:	009b      	lsls	r3, r3, #2
 800bf2e:	4413      	add	r3, r2
 800bf30:	009b      	lsls	r3, r3, #2
 800bf32:	440b      	add	r3, r1
 800bf34:	3318      	adds	r3, #24
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d029      	beq.n	800bf90 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800bf3c:	78fa      	ldrb	r2, [r7, #3]
 800bf3e:	6879      	ldr	r1, [r7, #4]
 800bf40:	4613      	mov	r3, r2
 800bf42:	009b      	lsls	r3, r3, #2
 800bf44:	4413      	add	r3, r2
 800bf46:	009b      	lsls	r3, r3, #2
 800bf48:	440b      	add	r3, r1
 800bf4a:	3318      	adds	r3, #24
 800bf4c:	681a      	ldr	r2, [r3, #0]
 800bf4e:	78f9      	ldrb	r1, [r7, #3]
 800bf50:	68f8      	ldr	r0, [r7, #12]
 800bf52:	460b      	mov	r3, r1
 800bf54:	009b      	lsls	r3, r3, #2
 800bf56:	440b      	add	r3, r1
 800bf58:	00db      	lsls	r3, r3, #3
 800bf5a:	4403      	add	r3, r0
 800bf5c:	3320      	adds	r3, #32
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	fbb2 f1f3 	udiv	r1, r2, r3
 800bf64:	fb01 f303 	mul.w	r3, r1, r3
 800bf68:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d110      	bne.n	800bf90 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800bf6e:	78fa      	ldrb	r2, [r7, #3]
 800bf70:	6879      	ldr	r1, [r7, #4]
 800bf72:	4613      	mov	r3, r2
 800bf74:	009b      	lsls	r3, r3, #2
 800bf76:	4413      	add	r3, r2
 800bf78:	009b      	lsls	r3, r3, #2
 800bf7a:	440b      	add	r3, r1
 800bf7c:	3318      	adds	r3, #24
 800bf7e:	2200      	movs	r2, #0
 800bf80:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bf82:	78f9      	ldrb	r1, [r7, #3]
 800bf84:	2300      	movs	r3, #0
 800bf86:	2200      	movs	r2, #0
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f001 fe5a 	bl	800dc42 <USBD_LL_Transmit>
 800bf8e:	e015      	b.n	800bfbc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	2200      	movs	r2, #0
 800bf94:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bf9e:	691b      	ldr	r3, [r3, #16]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d00b      	beq.n	800bfbc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bfaa:	691b      	ldr	r3, [r3, #16]
 800bfac:	68ba      	ldr	r2, [r7, #8]
 800bfae:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800bfb2:	68ba      	ldr	r2, [r7, #8]
 800bfb4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800bfb8:	78fa      	ldrb	r2, [r7, #3]
 800bfba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bfbc:	2300      	movs	r3, #0
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3710      	adds	r7, #16
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}

0800bfc6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bfc6:	b580      	push	{r7, lr}
 800bfc8:	b084      	sub	sp, #16
 800bfca:	af00      	add	r7, sp, #0
 800bfcc:	6078      	str	r0, [r7, #4]
 800bfce:	460b      	mov	r3, r1
 800bfd0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bfd8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d101      	bne.n	800bfe8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bfe4:	2303      	movs	r3, #3
 800bfe6:	e015      	b.n	800c014 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bfe8:	78fb      	ldrb	r3, [r7, #3]
 800bfea:	4619      	mov	r1, r3
 800bfec:	6878      	ldr	r0, [r7, #4]
 800bfee:	f001 fe6a 	bl	800dcc6 <USBD_LL_GetRxDataSize>
 800bff2:	4602      	mov	r2, r0
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c000:	68db      	ldr	r3, [r3, #12]
 800c002:	68fa      	ldr	r2, [r7, #12]
 800c004:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c008:	68fa      	ldr	r2, [r7, #12]
 800c00a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c00e:	4611      	mov	r1, r2
 800c010:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c012:	2300      	movs	r3, #0
}
 800c014:	4618      	mov	r0, r3
 800c016:	3710      	adds	r7, #16
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}

0800c01c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b084      	sub	sp, #16
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c02a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d101      	bne.n	800c036 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800c032:	2303      	movs	r3, #3
 800c034:	e01a      	b.n	800c06c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d014      	beq.n	800c06a <USBD_CDC_EP0_RxReady+0x4e>
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c046:	2bff      	cmp	r3, #255	@ 0xff
 800c048:	d00f      	beq.n	800c06a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c050:	689b      	ldr	r3, [r3, #8]
 800c052:	68fa      	ldr	r2, [r7, #12]
 800c054:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800c058:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c05a:	68fa      	ldr	r2, [r7, #12]
 800c05c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c060:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	22ff      	movs	r2, #255	@ 0xff
 800c066:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c06a:	2300      	movs	r3, #0
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3710      	adds	r7, #16
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}

0800c074 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c074:	b480      	push	{r7}
 800c076:	b083      	sub	sp, #12
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2243      	movs	r2, #67	@ 0x43
 800c080:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800c082:	4b03      	ldr	r3, [pc, #12]	@ (800c090 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c084:	4618      	mov	r0, r3
 800c086:	370c      	adds	r7, #12
 800c088:	46bd      	mov	sp, r7
 800c08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08e:	4770      	bx	lr
 800c090:	20000094 	.word	0x20000094

0800c094 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c094:	b480      	push	{r7}
 800c096:	b083      	sub	sp, #12
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	2243      	movs	r2, #67	@ 0x43
 800c0a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c0a2:	4b03      	ldr	r3, [pc, #12]	@ (800c0b0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	370c      	adds	r7, #12
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ae:	4770      	bx	lr
 800c0b0:	20000050 	.word	0x20000050

0800c0b4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c0b4:	b480      	push	{r7}
 800c0b6:	b083      	sub	sp, #12
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2243      	movs	r2, #67	@ 0x43
 800c0c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c0c2:	4b03      	ldr	r3, [pc, #12]	@ (800c0d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	370c      	adds	r7, #12
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ce:	4770      	bx	lr
 800c0d0:	200000d8 	.word	0x200000d8

0800c0d4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c0d4:	b480      	push	{r7}
 800c0d6:	b083      	sub	sp, #12
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	220a      	movs	r2, #10
 800c0e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c0e2:	4b03      	ldr	r3, [pc, #12]	@ (800c0f0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	370c      	adds	r7, #12
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ee:	4770      	bx	lr
 800c0f0:	2000000c 	.word	0x2000000c

0800c0f4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b083      	sub	sp, #12
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
 800c0fc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c0fe:	683b      	ldr	r3, [r7, #0]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d101      	bne.n	800c108 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c104:	2303      	movs	r3, #3
 800c106:	e004      	b.n	800c112 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	683a      	ldr	r2, [r7, #0]
 800c10c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800c110:	2300      	movs	r3, #0
}
 800c112:	4618      	mov	r0, r3
 800c114:	370c      	adds	r7, #12
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr

0800c11e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c11e:	b480      	push	{r7}
 800c120:	b087      	sub	sp, #28
 800c122:	af00      	add	r7, sp, #0
 800c124:	60f8      	str	r0, [r7, #12]
 800c126:	60b9      	str	r1, [r7, #8]
 800c128:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c130:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c132:	697b      	ldr	r3, [r7, #20]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d101      	bne.n	800c13c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c138:	2303      	movs	r3, #3
 800c13a:	e008      	b.n	800c14e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	68ba      	ldr	r2, [r7, #8]
 800c140:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c144:	697b      	ldr	r3, [r7, #20]
 800c146:	687a      	ldr	r2, [r7, #4]
 800c148:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c14c:	2300      	movs	r3, #0
}
 800c14e:	4618      	mov	r0, r3
 800c150:	371c      	adds	r7, #28
 800c152:	46bd      	mov	sp, r7
 800c154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c158:	4770      	bx	lr

0800c15a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c15a:	b480      	push	{r7}
 800c15c:	b085      	sub	sp, #20
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
 800c162:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c16a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d101      	bne.n	800c176 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c172:	2303      	movs	r3, #3
 800c174:	e004      	b.n	800c180 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	683a      	ldr	r2, [r7, #0]
 800c17a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c17e:	2300      	movs	r3, #0
}
 800c180:	4618      	mov	r0, r3
 800c182:	3714      	adds	r7, #20
 800c184:	46bd      	mov	sp, r7
 800c186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18a:	4770      	bx	lr

0800c18c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b084      	sub	sp, #16
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c19a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d101      	bne.n	800c1aa <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c1a6:	2303      	movs	r3, #3
 800c1a8:	e016      	b.n	800c1d8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	7c1b      	ldrb	r3, [r3, #16]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d109      	bne.n	800c1c6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c1b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c1bc:	2101      	movs	r1, #1
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f001 fd60 	bl	800dc84 <USBD_LL_PrepareReceive>
 800c1c4:	e007      	b.n	800c1d6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c1cc:	2340      	movs	r3, #64	@ 0x40
 800c1ce:	2101      	movs	r1, #1
 800c1d0:	6878      	ldr	r0, [r7, #4]
 800c1d2:	f001 fd57 	bl	800dc84 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c1d6:	2300      	movs	r3, #0
}
 800c1d8:	4618      	mov	r0, r3
 800c1da:	3710      	adds	r7, #16
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	bd80      	pop	{r7, pc}

0800c1e0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b086      	sub	sp, #24
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	60f8      	str	r0, [r7, #12]
 800c1e8:	60b9      	str	r1, [r7, #8]
 800c1ea:	4613      	mov	r3, r2
 800c1ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d101      	bne.n	800c1f8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c1f4:	2303      	movs	r3, #3
 800c1f6:	e01f      	b.n	800c238 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2200      	movs	r2, #0
 800c204:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	2200      	movs	r2, #0
 800c20c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d003      	beq.n	800c21e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	68ba      	ldr	r2, [r7, #8]
 800c21a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2201      	movs	r2, #1
 800c222:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	79fa      	ldrb	r2, [r7, #7]
 800c22a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c22c:	68f8      	ldr	r0, [r7, #12]
 800c22e:	f001 fbbf 	bl	800d9b0 <USBD_LL_Init>
 800c232:	4603      	mov	r3, r0
 800c234:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c236:	7dfb      	ldrb	r3, [r7, #23]
}
 800c238:	4618      	mov	r0, r3
 800c23a:	3718      	adds	r7, #24
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b084      	sub	sp, #16
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c24a:	2300      	movs	r3, #0
 800c24c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d101      	bne.n	800c258 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c254:	2303      	movs	r3, #3
 800c256:	e016      	b.n	800c286 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	683a      	ldr	r2, [r7, #0]
 800c25c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d00b      	beq.n	800c284 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c274:	f107 020e 	add.w	r2, r7, #14
 800c278:	4610      	mov	r0, r2
 800c27a:	4798      	blx	r3
 800c27c:	4602      	mov	r2, r0
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c284:	2300      	movs	r3, #0
}
 800c286:	4618      	mov	r0, r3
 800c288:	3710      	adds	r7, #16
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}

0800c28e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c28e:	b580      	push	{r7, lr}
 800c290:	b082      	sub	sp, #8
 800c292:	af00      	add	r7, sp, #0
 800c294:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f001 fbea 	bl	800da70 <USBD_LL_Start>
 800c29c:	4603      	mov	r3, r0
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	3708      	adds	r7, #8
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}

0800c2a6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c2a6:	b480      	push	{r7}
 800c2a8:	b083      	sub	sp, #12
 800c2aa:	af00      	add	r7, sp, #0
 800c2ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c2ae:	2300      	movs	r3, #0
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	370c      	adds	r7, #12
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ba:	4770      	bx	lr

0800c2bc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b084      	sub	sp, #16
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c2c8:	2303      	movs	r3, #3
 800c2ca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d009      	beq.n	800c2ea <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	78fa      	ldrb	r2, [r7, #3]
 800c2e0:	4611      	mov	r1, r2
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	4798      	blx	r3
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c2ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3710      	adds	r7, #16
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}

0800c2f4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b082      	sub	sp, #8
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
 800c2fc:	460b      	mov	r3, r1
 800c2fe:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c306:	2b00      	cmp	r3, #0
 800c308:	d007      	beq.n	800c31a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c310:	685b      	ldr	r3, [r3, #4]
 800c312:	78fa      	ldrb	r2, [r7, #3]
 800c314:	4611      	mov	r1, r2
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	4798      	blx	r3
  }

  return USBD_OK;
 800c31a:	2300      	movs	r3, #0
}
 800c31c:	4618      	mov	r0, r3
 800c31e:	3708      	adds	r7, #8
 800c320:	46bd      	mov	sp, r7
 800c322:	bd80      	pop	{r7, pc}

0800c324 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b084      	sub	sp, #16
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
 800c32c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c334:	6839      	ldr	r1, [r7, #0]
 800c336:	4618      	mov	r0, r3
 800c338:	f000 ff48 	bl	800d1cc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2201      	movs	r2, #1
 800c340:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c34a:	461a      	mov	r2, r3
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c358:	f003 031f 	and.w	r3, r3, #31
 800c35c:	2b02      	cmp	r3, #2
 800c35e:	d01a      	beq.n	800c396 <USBD_LL_SetupStage+0x72>
 800c360:	2b02      	cmp	r3, #2
 800c362:	d822      	bhi.n	800c3aa <USBD_LL_SetupStage+0x86>
 800c364:	2b00      	cmp	r3, #0
 800c366:	d002      	beq.n	800c36e <USBD_LL_SetupStage+0x4a>
 800c368:	2b01      	cmp	r3, #1
 800c36a:	d00a      	beq.n	800c382 <USBD_LL_SetupStage+0x5e>
 800c36c:	e01d      	b.n	800c3aa <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c374:	4619      	mov	r1, r3
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f000 f9f0 	bl	800c75c <USBD_StdDevReq>
 800c37c:	4603      	mov	r3, r0
 800c37e:	73fb      	strb	r3, [r7, #15]
      break;
 800c380:	e020      	b.n	800c3c4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c388:	4619      	mov	r1, r3
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f000 fa54 	bl	800c838 <USBD_StdItfReq>
 800c390:	4603      	mov	r3, r0
 800c392:	73fb      	strb	r3, [r7, #15]
      break;
 800c394:	e016      	b.n	800c3c4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c39c:	4619      	mov	r1, r3
 800c39e:	6878      	ldr	r0, [r7, #4]
 800c3a0:	f000 fa93 	bl	800c8ca <USBD_StdEPReq>
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	73fb      	strb	r3, [r7, #15]
      break;
 800c3a8:	e00c      	b.n	800c3c4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c3b0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c3b4:	b2db      	uxtb	r3, r3
 800c3b6:	4619      	mov	r1, r3
 800c3b8:	6878      	ldr	r0, [r7, #4]
 800c3ba:	f001 fbb9 	bl	800db30 <USBD_LL_StallEP>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	73fb      	strb	r3, [r7, #15]
      break;
 800c3c2:	bf00      	nop
  }

  return ret;
 800c3c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	3710      	adds	r7, #16
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}

0800c3ce <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c3ce:	b580      	push	{r7, lr}
 800c3d0:	b086      	sub	sp, #24
 800c3d2:	af00      	add	r7, sp, #0
 800c3d4:	60f8      	str	r0, [r7, #12]
 800c3d6:	460b      	mov	r3, r1
 800c3d8:	607a      	str	r2, [r7, #4]
 800c3da:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c3dc:	7afb      	ldrb	r3, [r7, #11]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d138      	bne.n	800c454 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c3e8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c3f0:	2b03      	cmp	r3, #3
 800c3f2:	d14a      	bne.n	800c48a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c3f4:	693b      	ldr	r3, [r7, #16]
 800c3f6:	689a      	ldr	r2, [r3, #8]
 800c3f8:	693b      	ldr	r3, [r7, #16]
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	429a      	cmp	r2, r3
 800c3fe:	d913      	bls.n	800c428 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	689a      	ldr	r2, [r3, #8]
 800c404:	693b      	ldr	r3, [r7, #16]
 800c406:	68db      	ldr	r3, [r3, #12]
 800c408:	1ad2      	subs	r2, r2, r3
 800c40a:	693b      	ldr	r3, [r7, #16]
 800c40c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	68da      	ldr	r2, [r3, #12]
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	689b      	ldr	r3, [r3, #8]
 800c416:	4293      	cmp	r3, r2
 800c418:	bf28      	it	cs
 800c41a:	4613      	movcs	r3, r2
 800c41c:	461a      	mov	r2, r3
 800c41e:	6879      	ldr	r1, [r7, #4]
 800c420:	68f8      	ldr	r0, [r7, #12]
 800c422:	f000 ffc7 	bl	800d3b4 <USBD_CtlContinueRx>
 800c426:	e030      	b.n	800c48a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c42e:	b2db      	uxtb	r3, r3
 800c430:	2b03      	cmp	r3, #3
 800c432:	d10b      	bne.n	800c44c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c43a:	691b      	ldr	r3, [r3, #16]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d005      	beq.n	800c44c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c446:	691b      	ldr	r3, [r3, #16]
 800c448:	68f8      	ldr	r0, [r7, #12]
 800c44a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c44c:	68f8      	ldr	r0, [r7, #12]
 800c44e:	f000 ffc2 	bl	800d3d6 <USBD_CtlSendStatus>
 800c452:	e01a      	b.n	800c48a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	2b03      	cmp	r3, #3
 800c45e:	d114      	bne.n	800c48a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c466:	699b      	ldr	r3, [r3, #24]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d00e      	beq.n	800c48a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c472:	699b      	ldr	r3, [r3, #24]
 800c474:	7afa      	ldrb	r2, [r7, #11]
 800c476:	4611      	mov	r1, r2
 800c478:	68f8      	ldr	r0, [r7, #12]
 800c47a:	4798      	blx	r3
 800c47c:	4603      	mov	r3, r0
 800c47e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c480:	7dfb      	ldrb	r3, [r7, #23]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d001      	beq.n	800c48a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800c486:	7dfb      	ldrb	r3, [r7, #23]
 800c488:	e000      	b.n	800c48c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800c48a:	2300      	movs	r3, #0
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3718      	adds	r7, #24
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}

0800c494 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b086      	sub	sp, #24
 800c498:	af00      	add	r7, sp, #0
 800c49a:	60f8      	str	r0, [r7, #12]
 800c49c:	460b      	mov	r3, r1
 800c49e:	607a      	str	r2, [r7, #4]
 800c4a0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c4a2:	7afb      	ldrb	r3, [r7, #11]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d16b      	bne.n	800c580 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	3314      	adds	r3, #20
 800c4ac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c4b4:	2b02      	cmp	r3, #2
 800c4b6:	d156      	bne.n	800c566 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c4b8:	693b      	ldr	r3, [r7, #16]
 800c4ba:	689a      	ldr	r2, [r3, #8]
 800c4bc:	693b      	ldr	r3, [r7, #16]
 800c4be:	68db      	ldr	r3, [r3, #12]
 800c4c0:	429a      	cmp	r2, r3
 800c4c2:	d914      	bls.n	800c4ee <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	689a      	ldr	r2, [r3, #8]
 800c4c8:	693b      	ldr	r3, [r7, #16]
 800c4ca:	68db      	ldr	r3, [r3, #12]
 800c4cc:	1ad2      	subs	r2, r2, r3
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c4d2:	693b      	ldr	r3, [r7, #16]
 800c4d4:	689b      	ldr	r3, [r3, #8]
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	6879      	ldr	r1, [r7, #4]
 800c4da:	68f8      	ldr	r0, [r7, #12]
 800c4dc:	f000 ff3c 	bl	800d358 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	2100      	movs	r1, #0
 800c4e6:	68f8      	ldr	r0, [r7, #12]
 800c4e8:	f001 fbcc 	bl	800dc84 <USBD_LL_PrepareReceive>
 800c4ec:	e03b      	b.n	800c566 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c4ee:	693b      	ldr	r3, [r7, #16]
 800c4f0:	68da      	ldr	r2, [r3, #12]
 800c4f2:	693b      	ldr	r3, [r7, #16]
 800c4f4:	689b      	ldr	r3, [r3, #8]
 800c4f6:	429a      	cmp	r2, r3
 800c4f8:	d11c      	bne.n	800c534 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c4fa:	693b      	ldr	r3, [r7, #16]
 800c4fc:	685a      	ldr	r2, [r3, #4]
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c502:	429a      	cmp	r2, r3
 800c504:	d316      	bcc.n	800c534 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	685a      	ldr	r2, [r3, #4]
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c510:	429a      	cmp	r2, r3
 800c512:	d20f      	bcs.n	800c534 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c514:	2200      	movs	r2, #0
 800c516:	2100      	movs	r1, #0
 800c518:	68f8      	ldr	r0, [r7, #12]
 800c51a:	f000 ff1d 	bl	800d358 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	2200      	movs	r2, #0
 800c522:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c526:	2300      	movs	r3, #0
 800c528:	2200      	movs	r2, #0
 800c52a:	2100      	movs	r1, #0
 800c52c:	68f8      	ldr	r0, [r7, #12]
 800c52e:	f001 fba9 	bl	800dc84 <USBD_LL_PrepareReceive>
 800c532:	e018      	b.n	800c566 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c53a:	b2db      	uxtb	r3, r3
 800c53c:	2b03      	cmp	r3, #3
 800c53e:	d10b      	bne.n	800c558 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c546:	68db      	ldr	r3, [r3, #12]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d005      	beq.n	800c558 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c552:	68db      	ldr	r3, [r3, #12]
 800c554:	68f8      	ldr	r0, [r7, #12]
 800c556:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c558:	2180      	movs	r1, #128	@ 0x80
 800c55a:	68f8      	ldr	r0, [r7, #12]
 800c55c:	f001 fae8 	bl	800db30 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c560:	68f8      	ldr	r0, [r7, #12]
 800c562:	f000 ff4b 	bl	800d3fc <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c56c:	2b01      	cmp	r3, #1
 800c56e:	d122      	bne.n	800c5b6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c570:	68f8      	ldr	r0, [r7, #12]
 800c572:	f7ff fe98 	bl	800c2a6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	2200      	movs	r2, #0
 800c57a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c57e:	e01a      	b.n	800c5b6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c586:	b2db      	uxtb	r3, r3
 800c588:	2b03      	cmp	r3, #3
 800c58a:	d114      	bne.n	800c5b6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c592:	695b      	ldr	r3, [r3, #20]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d00e      	beq.n	800c5b6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c59e:	695b      	ldr	r3, [r3, #20]
 800c5a0:	7afa      	ldrb	r2, [r7, #11]
 800c5a2:	4611      	mov	r1, r2
 800c5a4:	68f8      	ldr	r0, [r7, #12]
 800c5a6:	4798      	blx	r3
 800c5a8:	4603      	mov	r3, r0
 800c5aa:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c5ac:	7dfb      	ldrb	r3, [r7, #23]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d001      	beq.n	800c5b6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800c5b2:	7dfb      	ldrb	r3, [r7, #23]
 800c5b4:	e000      	b.n	800c5b8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800c5b6:	2300      	movs	r3, #0
}
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	3718      	adds	r7, #24
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd80      	pop	{r7, pc}

0800c5c0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b082      	sub	sp, #8
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d101      	bne.n	800c5f4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800c5f0:	2303      	movs	r3, #3
 800c5f2:	e02f      	b.n	800c654 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d00f      	beq.n	800c61e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c604:	685b      	ldr	r3, [r3, #4]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d009      	beq.n	800c61e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c610:	685b      	ldr	r3, [r3, #4]
 800c612:	687a      	ldr	r2, [r7, #4]
 800c614:	6852      	ldr	r2, [r2, #4]
 800c616:	b2d2      	uxtb	r2, r2
 800c618:	4611      	mov	r1, r2
 800c61a:	6878      	ldr	r0, [r7, #4]
 800c61c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c61e:	2340      	movs	r3, #64	@ 0x40
 800c620:	2200      	movs	r2, #0
 800c622:	2100      	movs	r1, #0
 800c624:	6878      	ldr	r0, [r7, #4]
 800c626:	f001 fa3e 	bl	800daa6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2201      	movs	r2, #1
 800c62e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2240      	movs	r2, #64	@ 0x40
 800c636:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c63a:	2340      	movs	r3, #64	@ 0x40
 800c63c:	2200      	movs	r2, #0
 800c63e:	2180      	movs	r1, #128	@ 0x80
 800c640:	6878      	ldr	r0, [r7, #4]
 800c642:	f001 fa30 	bl	800daa6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2201      	movs	r2, #1
 800c64a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	2240      	movs	r2, #64	@ 0x40
 800c650:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c652:	2300      	movs	r3, #0
}
 800c654:	4618      	mov	r0, r3
 800c656:	3708      	adds	r7, #8
 800c658:	46bd      	mov	sp, r7
 800c65a:	bd80      	pop	{r7, pc}

0800c65c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c65c:	b480      	push	{r7}
 800c65e:	b083      	sub	sp, #12
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
 800c664:	460b      	mov	r3, r1
 800c666:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	78fa      	ldrb	r2, [r7, #3]
 800c66c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c66e:	2300      	movs	r3, #0
}
 800c670:	4618      	mov	r0, r3
 800c672:	370c      	adds	r7, #12
 800c674:	46bd      	mov	sp, r7
 800c676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67a:	4770      	bx	lr

0800c67c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c67c:	b480      	push	{r7}
 800c67e:	b083      	sub	sp, #12
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c68a:	b2da      	uxtb	r2, r3
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	2204      	movs	r2, #4
 800c696:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c69a:	2300      	movs	r3, #0
}
 800c69c:	4618      	mov	r0, r3
 800c69e:	370c      	adds	r7, #12
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a6:	4770      	bx	lr

0800c6a8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b083      	sub	sp, #12
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6b6:	b2db      	uxtb	r3, r3
 800c6b8:	2b04      	cmp	r3, #4
 800c6ba:	d106      	bne.n	800c6ca <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c6c2:	b2da      	uxtb	r2, r3
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c6ca:	2300      	movs	r3, #0
}
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	370c      	adds	r7, #12
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d6:	4770      	bx	lr

0800c6d8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b082      	sub	sp, #8
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d101      	bne.n	800c6ee <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800c6ea:	2303      	movs	r3, #3
 800c6ec:	e012      	b.n	800c714 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6f4:	b2db      	uxtb	r3, r3
 800c6f6:	2b03      	cmp	r3, #3
 800c6f8:	d10b      	bne.n	800c712 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c700:	69db      	ldr	r3, [r3, #28]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d005      	beq.n	800c712 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c70c:	69db      	ldr	r3, [r3, #28]
 800c70e:	6878      	ldr	r0, [r7, #4]
 800c710:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c712:	2300      	movs	r3, #0
}
 800c714:	4618      	mov	r0, r3
 800c716:	3708      	adds	r7, #8
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}

0800c71c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b087      	sub	sp, #28
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c72e:	697b      	ldr	r3, [r7, #20]
 800c730:	3301      	adds	r3, #1
 800c732:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c73a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c73e:	021b      	lsls	r3, r3, #8
 800c740:	b21a      	sxth	r2, r3
 800c742:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c746:	4313      	orrs	r3, r2
 800c748:	b21b      	sxth	r3, r3
 800c74a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c74c:	89fb      	ldrh	r3, [r7, #14]
}
 800c74e:	4618      	mov	r0, r3
 800c750:	371c      	adds	r7, #28
 800c752:	46bd      	mov	sp, r7
 800c754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c758:	4770      	bx	lr
	...

0800c75c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b084      	sub	sp, #16
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c766:	2300      	movs	r3, #0
 800c768:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c76a:	683b      	ldr	r3, [r7, #0]
 800c76c:	781b      	ldrb	r3, [r3, #0]
 800c76e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c772:	2b40      	cmp	r3, #64	@ 0x40
 800c774:	d005      	beq.n	800c782 <USBD_StdDevReq+0x26>
 800c776:	2b40      	cmp	r3, #64	@ 0x40
 800c778:	d853      	bhi.n	800c822 <USBD_StdDevReq+0xc6>
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d00b      	beq.n	800c796 <USBD_StdDevReq+0x3a>
 800c77e:	2b20      	cmp	r3, #32
 800c780:	d14f      	bne.n	800c822 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c788:	689b      	ldr	r3, [r3, #8]
 800c78a:	6839      	ldr	r1, [r7, #0]
 800c78c:	6878      	ldr	r0, [r7, #4]
 800c78e:	4798      	blx	r3
 800c790:	4603      	mov	r3, r0
 800c792:	73fb      	strb	r3, [r7, #15]
      break;
 800c794:	e04a      	b.n	800c82c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	785b      	ldrb	r3, [r3, #1]
 800c79a:	2b09      	cmp	r3, #9
 800c79c:	d83b      	bhi.n	800c816 <USBD_StdDevReq+0xba>
 800c79e:	a201      	add	r2, pc, #4	@ (adr r2, 800c7a4 <USBD_StdDevReq+0x48>)
 800c7a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7a4:	0800c7f9 	.word	0x0800c7f9
 800c7a8:	0800c80d 	.word	0x0800c80d
 800c7ac:	0800c817 	.word	0x0800c817
 800c7b0:	0800c803 	.word	0x0800c803
 800c7b4:	0800c817 	.word	0x0800c817
 800c7b8:	0800c7d7 	.word	0x0800c7d7
 800c7bc:	0800c7cd 	.word	0x0800c7cd
 800c7c0:	0800c817 	.word	0x0800c817
 800c7c4:	0800c7ef 	.word	0x0800c7ef
 800c7c8:	0800c7e1 	.word	0x0800c7e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c7cc:	6839      	ldr	r1, [r7, #0]
 800c7ce:	6878      	ldr	r0, [r7, #4]
 800c7d0:	f000 f9de 	bl	800cb90 <USBD_GetDescriptor>
          break;
 800c7d4:	e024      	b.n	800c820 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c7d6:	6839      	ldr	r1, [r7, #0]
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f000 fb6d 	bl	800ceb8 <USBD_SetAddress>
          break;
 800c7de:	e01f      	b.n	800c820 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c7e0:	6839      	ldr	r1, [r7, #0]
 800c7e2:	6878      	ldr	r0, [r7, #4]
 800c7e4:	f000 fbac 	bl	800cf40 <USBD_SetConfig>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	73fb      	strb	r3, [r7, #15]
          break;
 800c7ec:	e018      	b.n	800c820 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c7ee:	6839      	ldr	r1, [r7, #0]
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	f000 fc4b 	bl	800d08c <USBD_GetConfig>
          break;
 800c7f6:	e013      	b.n	800c820 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c7f8:	6839      	ldr	r1, [r7, #0]
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f000 fc7c 	bl	800d0f8 <USBD_GetStatus>
          break;
 800c800:	e00e      	b.n	800c820 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c802:	6839      	ldr	r1, [r7, #0]
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f000 fcab 	bl	800d160 <USBD_SetFeature>
          break;
 800c80a:	e009      	b.n	800c820 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c80c:	6839      	ldr	r1, [r7, #0]
 800c80e:	6878      	ldr	r0, [r7, #4]
 800c810:	f000 fcba 	bl	800d188 <USBD_ClrFeature>
          break;
 800c814:	e004      	b.n	800c820 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800c816:	6839      	ldr	r1, [r7, #0]
 800c818:	6878      	ldr	r0, [r7, #4]
 800c81a:	f000 fd11 	bl	800d240 <USBD_CtlError>
          break;
 800c81e:	bf00      	nop
      }
      break;
 800c820:	e004      	b.n	800c82c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800c822:	6839      	ldr	r1, [r7, #0]
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f000 fd0b 	bl	800d240 <USBD_CtlError>
      break;
 800c82a:	bf00      	nop
  }

  return ret;
 800c82c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c82e:	4618      	mov	r0, r3
 800c830:	3710      	adds	r7, #16
 800c832:	46bd      	mov	sp, r7
 800c834:	bd80      	pop	{r7, pc}
 800c836:	bf00      	nop

0800c838 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b084      	sub	sp, #16
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
 800c840:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c842:	2300      	movs	r3, #0
 800c844:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	781b      	ldrb	r3, [r3, #0]
 800c84a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c84e:	2b40      	cmp	r3, #64	@ 0x40
 800c850:	d005      	beq.n	800c85e <USBD_StdItfReq+0x26>
 800c852:	2b40      	cmp	r3, #64	@ 0x40
 800c854:	d82f      	bhi.n	800c8b6 <USBD_StdItfReq+0x7e>
 800c856:	2b00      	cmp	r3, #0
 800c858:	d001      	beq.n	800c85e <USBD_StdItfReq+0x26>
 800c85a:	2b20      	cmp	r3, #32
 800c85c:	d12b      	bne.n	800c8b6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c864:	b2db      	uxtb	r3, r3
 800c866:	3b01      	subs	r3, #1
 800c868:	2b02      	cmp	r3, #2
 800c86a:	d81d      	bhi.n	800c8a8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	889b      	ldrh	r3, [r3, #4]
 800c870:	b2db      	uxtb	r3, r3
 800c872:	2b01      	cmp	r3, #1
 800c874:	d813      	bhi.n	800c89e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c87c:	689b      	ldr	r3, [r3, #8]
 800c87e:	6839      	ldr	r1, [r7, #0]
 800c880:	6878      	ldr	r0, [r7, #4]
 800c882:	4798      	blx	r3
 800c884:	4603      	mov	r3, r0
 800c886:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	88db      	ldrh	r3, [r3, #6]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d110      	bne.n	800c8b2 <USBD_StdItfReq+0x7a>
 800c890:	7bfb      	ldrb	r3, [r7, #15]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d10d      	bne.n	800c8b2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	f000 fd9d 	bl	800d3d6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c89c:	e009      	b.n	800c8b2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800c89e:	6839      	ldr	r1, [r7, #0]
 800c8a0:	6878      	ldr	r0, [r7, #4]
 800c8a2:	f000 fccd 	bl	800d240 <USBD_CtlError>
          break;
 800c8a6:	e004      	b.n	800c8b2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800c8a8:	6839      	ldr	r1, [r7, #0]
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	f000 fcc8 	bl	800d240 <USBD_CtlError>
          break;
 800c8b0:	e000      	b.n	800c8b4 <USBD_StdItfReq+0x7c>
          break;
 800c8b2:	bf00      	nop
      }
      break;
 800c8b4:	e004      	b.n	800c8c0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800c8b6:	6839      	ldr	r1, [r7, #0]
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f000 fcc1 	bl	800d240 <USBD_CtlError>
      break;
 800c8be:	bf00      	nop
  }

  return ret;
 800c8c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	3710      	adds	r7, #16
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	bd80      	pop	{r7, pc}

0800c8ca <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8ca:	b580      	push	{r7, lr}
 800c8cc:	b084      	sub	sp, #16
 800c8ce:	af00      	add	r7, sp, #0
 800c8d0:	6078      	str	r0, [r7, #4]
 800c8d2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	889b      	ldrh	r3, [r3, #4]
 800c8dc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	781b      	ldrb	r3, [r3, #0]
 800c8e2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c8e6:	2b40      	cmp	r3, #64	@ 0x40
 800c8e8:	d007      	beq.n	800c8fa <USBD_StdEPReq+0x30>
 800c8ea:	2b40      	cmp	r3, #64	@ 0x40
 800c8ec:	f200 8145 	bhi.w	800cb7a <USBD_StdEPReq+0x2b0>
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d00c      	beq.n	800c90e <USBD_StdEPReq+0x44>
 800c8f4:	2b20      	cmp	r3, #32
 800c8f6:	f040 8140 	bne.w	800cb7a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c900:	689b      	ldr	r3, [r3, #8]
 800c902:	6839      	ldr	r1, [r7, #0]
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	4798      	blx	r3
 800c908:	4603      	mov	r3, r0
 800c90a:	73fb      	strb	r3, [r7, #15]
      break;
 800c90c:	e13a      	b.n	800cb84 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	785b      	ldrb	r3, [r3, #1]
 800c912:	2b03      	cmp	r3, #3
 800c914:	d007      	beq.n	800c926 <USBD_StdEPReq+0x5c>
 800c916:	2b03      	cmp	r3, #3
 800c918:	f300 8129 	bgt.w	800cb6e <USBD_StdEPReq+0x2a4>
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d07f      	beq.n	800ca20 <USBD_StdEPReq+0x156>
 800c920:	2b01      	cmp	r3, #1
 800c922:	d03c      	beq.n	800c99e <USBD_StdEPReq+0xd4>
 800c924:	e123      	b.n	800cb6e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c92c:	b2db      	uxtb	r3, r3
 800c92e:	2b02      	cmp	r3, #2
 800c930:	d002      	beq.n	800c938 <USBD_StdEPReq+0x6e>
 800c932:	2b03      	cmp	r3, #3
 800c934:	d016      	beq.n	800c964 <USBD_StdEPReq+0x9a>
 800c936:	e02c      	b.n	800c992 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c938:	7bbb      	ldrb	r3, [r7, #14]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d00d      	beq.n	800c95a <USBD_StdEPReq+0x90>
 800c93e:	7bbb      	ldrb	r3, [r7, #14]
 800c940:	2b80      	cmp	r3, #128	@ 0x80
 800c942:	d00a      	beq.n	800c95a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c944:	7bbb      	ldrb	r3, [r7, #14]
 800c946:	4619      	mov	r1, r3
 800c948:	6878      	ldr	r0, [r7, #4]
 800c94a:	f001 f8f1 	bl	800db30 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c94e:	2180      	movs	r1, #128	@ 0x80
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f001 f8ed 	bl	800db30 <USBD_LL_StallEP>
 800c956:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c958:	e020      	b.n	800c99c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800c95a:	6839      	ldr	r1, [r7, #0]
 800c95c:	6878      	ldr	r0, [r7, #4]
 800c95e:	f000 fc6f 	bl	800d240 <USBD_CtlError>
              break;
 800c962:	e01b      	b.n	800c99c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	885b      	ldrh	r3, [r3, #2]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d10e      	bne.n	800c98a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c96c:	7bbb      	ldrb	r3, [r7, #14]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d00b      	beq.n	800c98a <USBD_StdEPReq+0xc0>
 800c972:	7bbb      	ldrb	r3, [r7, #14]
 800c974:	2b80      	cmp	r3, #128	@ 0x80
 800c976:	d008      	beq.n	800c98a <USBD_StdEPReq+0xc0>
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	88db      	ldrh	r3, [r3, #6]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d104      	bne.n	800c98a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c980:	7bbb      	ldrb	r3, [r7, #14]
 800c982:	4619      	mov	r1, r3
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f001 f8d3 	bl	800db30 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c98a:	6878      	ldr	r0, [r7, #4]
 800c98c:	f000 fd23 	bl	800d3d6 <USBD_CtlSendStatus>

              break;
 800c990:	e004      	b.n	800c99c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800c992:	6839      	ldr	r1, [r7, #0]
 800c994:	6878      	ldr	r0, [r7, #4]
 800c996:	f000 fc53 	bl	800d240 <USBD_CtlError>
              break;
 800c99a:	bf00      	nop
          }
          break;
 800c99c:	e0ec      	b.n	800cb78 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c9a4:	b2db      	uxtb	r3, r3
 800c9a6:	2b02      	cmp	r3, #2
 800c9a8:	d002      	beq.n	800c9b0 <USBD_StdEPReq+0xe6>
 800c9aa:	2b03      	cmp	r3, #3
 800c9ac:	d016      	beq.n	800c9dc <USBD_StdEPReq+0x112>
 800c9ae:	e030      	b.n	800ca12 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9b0:	7bbb      	ldrb	r3, [r7, #14]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d00d      	beq.n	800c9d2 <USBD_StdEPReq+0x108>
 800c9b6:	7bbb      	ldrb	r3, [r7, #14]
 800c9b8:	2b80      	cmp	r3, #128	@ 0x80
 800c9ba:	d00a      	beq.n	800c9d2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c9bc:	7bbb      	ldrb	r3, [r7, #14]
 800c9be:	4619      	mov	r1, r3
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f001 f8b5 	bl	800db30 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c9c6:	2180      	movs	r1, #128	@ 0x80
 800c9c8:	6878      	ldr	r0, [r7, #4]
 800c9ca:	f001 f8b1 	bl	800db30 <USBD_LL_StallEP>
 800c9ce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c9d0:	e025      	b.n	800ca1e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800c9d2:	6839      	ldr	r1, [r7, #0]
 800c9d4:	6878      	ldr	r0, [r7, #4]
 800c9d6:	f000 fc33 	bl	800d240 <USBD_CtlError>
              break;
 800c9da:	e020      	b.n	800ca1e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	885b      	ldrh	r3, [r3, #2]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d11b      	bne.n	800ca1c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c9e4:	7bbb      	ldrb	r3, [r7, #14]
 800c9e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d004      	beq.n	800c9f8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c9ee:	7bbb      	ldrb	r3, [r7, #14]
 800c9f0:	4619      	mov	r1, r3
 800c9f2:	6878      	ldr	r0, [r7, #4]
 800c9f4:	f001 f8bb 	bl	800db6e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c9f8:	6878      	ldr	r0, [r7, #4]
 800c9fa:	f000 fcec 	bl	800d3d6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca04:	689b      	ldr	r3, [r3, #8]
 800ca06:	6839      	ldr	r1, [r7, #0]
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	4798      	blx	r3
 800ca0c:	4603      	mov	r3, r0
 800ca0e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ca10:	e004      	b.n	800ca1c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ca12:	6839      	ldr	r1, [r7, #0]
 800ca14:	6878      	ldr	r0, [r7, #4]
 800ca16:	f000 fc13 	bl	800d240 <USBD_CtlError>
              break;
 800ca1a:	e000      	b.n	800ca1e <USBD_StdEPReq+0x154>
              break;
 800ca1c:	bf00      	nop
          }
          break;
 800ca1e:	e0ab      	b.n	800cb78 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca26:	b2db      	uxtb	r3, r3
 800ca28:	2b02      	cmp	r3, #2
 800ca2a:	d002      	beq.n	800ca32 <USBD_StdEPReq+0x168>
 800ca2c:	2b03      	cmp	r3, #3
 800ca2e:	d032      	beq.n	800ca96 <USBD_StdEPReq+0x1cc>
 800ca30:	e097      	b.n	800cb62 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ca32:	7bbb      	ldrb	r3, [r7, #14]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d007      	beq.n	800ca48 <USBD_StdEPReq+0x17e>
 800ca38:	7bbb      	ldrb	r3, [r7, #14]
 800ca3a:	2b80      	cmp	r3, #128	@ 0x80
 800ca3c:	d004      	beq.n	800ca48 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800ca3e:	6839      	ldr	r1, [r7, #0]
 800ca40:	6878      	ldr	r0, [r7, #4]
 800ca42:	f000 fbfd 	bl	800d240 <USBD_CtlError>
                break;
 800ca46:	e091      	b.n	800cb6c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	da0b      	bge.n	800ca68 <USBD_StdEPReq+0x19e>
 800ca50:	7bbb      	ldrb	r3, [r7, #14]
 800ca52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ca56:	4613      	mov	r3, r2
 800ca58:	009b      	lsls	r3, r3, #2
 800ca5a:	4413      	add	r3, r2
 800ca5c:	009b      	lsls	r3, r3, #2
 800ca5e:	3310      	adds	r3, #16
 800ca60:	687a      	ldr	r2, [r7, #4]
 800ca62:	4413      	add	r3, r2
 800ca64:	3304      	adds	r3, #4
 800ca66:	e00b      	b.n	800ca80 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca68:	7bbb      	ldrb	r3, [r7, #14]
 800ca6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca6e:	4613      	mov	r3, r2
 800ca70:	009b      	lsls	r3, r3, #2
 800ca72:	4413      	add	r3, r2
 800ca74:	009b      	lsls	r3, r3, #2
 800ca76:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ca7a:	687a      	ldr	r2, [r7, #4]
 800ca7c:	4413      	add	r3, r2
 800ca7e:	3304      	adds	r3, #4
 800ca80:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	2200      	movs	r2, #0
 800ca86:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	2202      	movs	r2, #2
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	f000 fc47 	bl	800d322 <USBD_CtlSendData>
              break;
 800ca94:	e06a      	b.n	800cb6c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ca96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	da11      	bge.n	800cac2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ca9e:	7bbb      	ldrb	r3, [r7, #14]
 800caa0:	f003 020f 	and.w	r2, r3, #15
 800caa4:	6879      	ldr	r1, [r7, #4]
 800caa6:	4613      	mov	r3, r2
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	4413      	add	r3, r2
 800caac:	009b      	lsls	r3, r3, #2
 800caae:	440b      	add	r3, r1
 800cab0:	3324      	adds	r3, #36	@ 0x24
 800cab2:	881b      	ldrh	r3, [r3, #0]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d117      	bne.n	800cae8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800cab8:	6839      	ldr	r1, [r7, #0]
 800caba:	6878      	ldr	r0, [r7, #4]
 800cabc:	f000 fbc0 	bl	800d240 <USBD_CtlError>
                  break;
 800cac0:	e054      	b.n	800cb6c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cac2:	7bbb      	ldrb	r3, [r7, #14]
 800cac4:	f003 020f 	and.w	r2, r3, #15
 800cac8:	6879      	ldr	r1, [r7, #4]
 800caca:	4613      	mov	r3, r2
 800cacc:	009b      	lsls	r3, r3, #2
 800cace:	4413      	add	r3, r2
 800cad0:	009b      	lsls	r3, r3, #2
 800cad2:	440b      	add	r3, r1
 800cad4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cad8:	881b      	ldrh	r3, [r3, #0]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d104      	bne.n	800cae8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800cade:	6839      	ldr	r1, [r7, #0]
 800cae0:	6878      	ldr	r0, [r7, #4]
 800cae2:	f000 fbad 	bl	800d240 <USBD_CtlError>
                  break;
 800cae6:	e041      	b.n	800cb6c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cae8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800caec:	2b00      	cmp	r3, #0
 800caee:	da0b      	bge.n	800cb08 <USBD_StdEPReq+0x23e>
 800caf0:	7bbb      	ldrb	r3, [r7, #14]
 800caf2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800caf6:	4613      	mov	r3, r2
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	4413      	add	r3, r2
 800cafc:	009b      	lsls	r3, r3, #2
 800cafe:	3310      	adds	r3, #16
 800cb00:	687a      	ldr	r2, [r7, #4]
 800cb02:	4413      	add	r3, r2
 800cb04:	3304      	adds	r3, #4
 800cb06:	e00b      	b.n	800cb20 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cb08:	7bbb      	ldrb	r3, [r7, #14]
 800cb0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cb0e:	4613      	mov	r3, r2
 800cb10:	009b      	lsls	r3, r3, #2
 800cb12:	4413      	add	r3, r2
 800cb14:	009b      	lsls	r3, r3, #2
 800cb16:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cb1a:	687a      	ldr	r2, [r7, #4]
 800cb1c:	4413      	add	r3, r2
 800cb1e:	3304      	adds	r3, #4
 800cb20:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cb22:	7bbb      	ldrb	r3, [r7, #14]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d002      	beq.n	800cb2e <USBD_StdEPReq+0x264>
 800cb28:	7bbb      	ldrb	r3, [r7, #14]
 800cb2a:	2b80      	cmp	r3, #128	@ 0x80
 800cb2c:	d103      	bne.n	800cb36 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800cb2e:	68bb      	ldr	r3, [r7, #8]
 800cb30:	2200      	movs	r2, #0
 800cb32:	601a      	str	r2, [r3, #0]
 800cb34:	e00e      	b.n	800cb54 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cb36:	7bbb      	ldrb	r3, [r7, #14]
 800cb38:	4619      	mov	r1, r3
 800cb3a:	6878      	ldr	r0, [r7, #4]
 800cb3c:	f001 f836 	bl	800dbac <USBD_LL_IsStallEP>
 800cb40:	4603      	mov	r3, r0
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d003      	beq.n	800cb4e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800cb46:	68bb      	ldr	r3, [r7, #8]
 800cb48:	2201      	movs	r2, #1
 800cb4a:	601a      	str	r2, [r3, #0]
 800cb4c:	e002      	b.n	800cb54 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800cb4e:	68bb      	ldr	r3, [r7, #8]
 800cb50:	2200      	movs	r2, #0
 800cb52:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	2202      	movs	r2, #2
 800cb58:	4619      	mov	r1, r3
 800cb5a:	6878      	ldr	r0, [r7, #4]
 800cb5c:	f000 fbe1 	bl	800d322 <USBD_CtlSendData>
              break;
 800cb60:	e004      	b.n	800cb6c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800cb62:	6839      	ldr	r1, [r7, #0]
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 fb6b 	bl	800d240 <USBD_CtlError>
              break;
 800cb6a:	bf00      	nop
          }
          break;
 800cb6c:	e004      	b.n	800cb78 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800cb6e:	6839      	ldr	r1, [r7, #0]
 800cb70:	6878      	ldr	r0, [r7, #4]
 800cb72:	f000 fb65 	bl	800d240 <USBD_CtlError>
          break;
 800cb76:	bf00      	nop
      }
      break;
 800cb78:	e004      	b.n	800cb84 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800cb7a:	6839      	ldr	r1, [r7, #0]
 800cb7c:	6878      	ldr	r0, [r7, #4]
 800cb7e:	f000 fb5f 	bl	800d240 <USBD_CtlError>
      break;
 800cb82:	bf00      	nop
  }

  return ret;
 800cb84:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3710      	adds	r7, #16
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}
	...

0800cb90 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b084      	sub	sp, #16
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cba2:	2300      	movs	r3, #0
 800cba4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	885b      	ldrh	r3, [r3, #2]
 800cbaa:	0a1b      	lsrs	r3, r3, #8
 800cbac:	b29b      	uxth	r3, r3
 800cbae:	3b01      	subs	r3, #1
 800cbb0:	2b0e      	cmp	r3, #14
 800cbb2:	f200 8152 	bhi.w	800ce5a <USBD_GetDescriptor+0x2ca>
 800cbb6:	a201      	add	r2, pc, #4	@ (adr r2, 800cbbc <USBD_GetDescriptor+0x2c>)
 800cbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbbc:	0800cc2d 	.word	0x0800cc2d
 800cbc0:	0800cc45 	.word	0x0800cc45
 800cbc4:	0800cc85 	.word	0x0800cc85
 800cbc8:	0800ce5b 	.word	0x0800ce5b
 800cbcc:	0800ce5b 	.word	0x0800ce5b
 800cbd0:	0800cdfb 	.word	0x0800cdfb
 800cbd4:	0800ce27 	.word	0x0800ce27
 800cbd8:	0800ce5b 	.word	0x0800ce5b
 800cbdc:	0800ce5b 	.word	0x0800ce5b
 800cbe0:	0800ce5b 	.word	0x0800ce5b
 800cbe4:	0800ce5b 	.word	0x0800ce5b
 800cbe8:	0800ce5b 	.word	0x0800ce5b
 800cbec:	0800ce5b 	.word	0x0800ce5b
 800cbf0:	0800ce5b 	.word	0x0800ce5b
 800cbf4:	0800cbf9 	.word	0x0800cbf9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cbfe:	69db      	ldr	r3, [r3, #28]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d00b      	beq.n	800cc1c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc0a:	69db      	ldr	r3, [r3, #28]
 800cc0c:	687a      	ldr	r2, [r7, #4]
 800cc0e:	7c12      	ldrb	r2, [r2, #16]
 800cc10:	f107 0108 	add.w	r1, r7, #8
 800cc14:	4610      	mov	r0, r2
 800cc16:	4798      	blx	r3
 800cc18:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc1a:	e126      	b.n	800ce6a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cc1c:	6839      	ldr	r1, [r7, #0]
 800cc1e:	6878      	ldr	r0, [r7, #4]
 800cc20:	f000 fb0e 	bl	800d240 <USBD_CtlError>
        err++;
 800cc24:	7afb      	ldrb	r3, [r7, #11]
 800cc26:	3301      	adds	r3, #1
 800cc28:	72fb      	strb	r3, [r7, #11]
      break;
 800cc2a:	e11e      	b.n	800ce6a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	687a      	ldr	r2, [r7, #4]
 800cc36:	7c12      	ldrb	r2, [r2, #16]
 800cc38:	f107 0108 	add.w	r1, r7, #8
 800cc3c:	4610      	mov	r0, r2
 800cc3e:	4798      	blx	r3
 800cc40:	60f8      	str	r0, [r7, #12]
      break;
 800cc42:	e112      	b.n	800ce6a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	7c1b      	ldrb	r3, [r3, #16]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d10d      	bne.n	800cc68 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc54:	f107 0208 	add.w	r2, r7, #8
 800cc58:	4610      	mov	r0, r2
 800cc5a:	4798      	blx	r3
 800cc5c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	3301      	adds	r3, #1
 800cc62:	2202      	movs	r2, #2
 800cc64:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cc66:	e100      	b.n	800ce6a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc70:	f107 0208 	add.w	r2, r7, #8
 800cc74:	4610      	mov	r0, r2
 800cc76:	4798      	blx	r3
 800cc78:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	3301      	adds	r3, #1
 800cc7e:	2202      	movs	r2, #2
 800cc80:	701a      	strb	r2, [r3, #0]
      break;
 800cc82:	e0f2      	b.n	800ce6a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	885b      	ldrh	r3, [r3, #2]
 800cc88:	b2db      	uxtb	r3, r3
 800cc8a:	2b05      	cmp	r3, #5
 800cc8c:	f200 80ac 	bhi.w	800cde8 <USBD_GetDescriptor+0x258>
 800cc90:	a201      	add	r2, pc, #4	@ (adr r2, 800cc98 <USBD_GetDescriptor+0x108>)
 800cc92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc96:	bf00      	nop
 800cc98:	0800ccb1 	.word	0x0800ccb1
 800cc9c:	0800cce5 	.word	0x0800cce5
 800cca0:	0800cd19 	.word	0x0800cd19
 800cca4:	0800cd4d 	.word	0x0800cd4d
 800cca8:	0800cd81 	.word	0x0800cd81
 800ccac:	0800cdb5 	.word	0x0800cdb5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccb6:	685b      	ldr	r3, [r3, #4]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d00b      	beq.n	800ccd4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccc2:	685b      	ldr	r3, [r3, #4]
 800ccc4:	687a      	ldr	r2, [r7, #4]
 800ccc6:	7c12      	ldrb	r2, [r2, #16]
 800ccc8:	f107 0108 	add.w	r1, r7, #8
 800cccc:	4610      	mov	r0, r2
 800ccce:	4798      	blx	r3
 800ccd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ccd2:	e091      	b.n	800cdf8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ccd4:	6839      	ldr	r1, [r7, #0]
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f000 fab2 	bl	800d240 <USBD_CtlError>
            err++;
 800ccdc:	7afb      	ldrb	r3, [r7, #11]
 800ccde:	3301      	adds	r3, #1
 800cce0:	72fb      	strb	r3, [r7, #11]
          break;
 800cce2:	e089      	b.n	800cdf8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccea:	689b      	ldr	r3, [r3, #8]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d00b      	beq.n	800cd08 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccf6:	689b      	ldr	r3, [r3, #8]
 800ccf8:	687a      	ldr	r2, [r7, #4]
 800ccfa:	7c12      	ldrb	r2, [r2, #16]
 800ccfc:	f107 0108 	add.w	r1, r7, #8
 800cd00:	4610      	mov	r0, r2
 800cd02:	4798      	blx	r3
 800cd04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd06:	e077      	b.n	800cdf8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd08:	6839      	ldr	r1, [r7, #0]
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f000 fa98 	bl	800d240 <USBD_CtlError>
            err++;
 800cd10:	7afb      	ldrb	r3, [r7, #11]
 800cd12:	3301      	adds	r3, #1
 800cd14:	72fb      	strb	r3, [r7, #11]
          break;
 800cd16:	e06f      	b.n	800cdf8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd1e:	68db      	ldr	r3, [r3, #12]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d00b      	beq.n	800cd3c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd2a:	68db      	ldr	r3, [r3, #12]
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	7c12      	ldrb	r2, [r2, #16]
 800cd30:	f107 0108 	add.w	r1, r7, #8
 800cd34:	4610      	mov	r0, r2
 800cd36:	4798      	blx	r3
 800cd38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd3a:	e05d      	b.n	800cdf8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd3c:	6839      	ldr	r1, [r7, #0]
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f000 fa7e 	bl	800d240 <USBD_CtlError>
            err++;
 800cd44:	7afb      	ldrb	r3, [r7, #11]
 800cd46:	3301      	adds	r3, #1
 800cd48:	72fb      	strb	r3, [r7, #11]
          break;
 800cd4a:	e055      	b.n	800cdf8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd52:	691b      	ldr	r3, [r3, #16]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d00b      	beq.n	800cd70 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd5e:	691b      	ldr	r3, [r3, #16]
 800cd60:	687a      	ldr	r2, [r7, #4]
 800cd62:	7c12      	ldrb	r2, [r2, #16]
 800cd64:	f107 0108 	add.w	r1, r7, #8
 800cd68:	4610      	mov	r0, r2
 800cd6a:	4798      	blx	r3
 800cd6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd6e:	e043      	b.n	800cdf8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd70:	6839      	ldr	r1, [r7, #0]
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f000 fa64 	bl	800d240 <USBD_CtlError>
            err++;
 800cd78:	7afb      	ldrb	r3, [r7, #11]
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	72fb      	strb	r3, [r7, #11]
          break;
 800cd7e:	e03b      	b.n	800cdf8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd86:	695b      	ldr	r3, [r3, #20]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d00b      	beq.n	800cda4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd92:	695b      	ldr	r3, [r3, #20]
 800cd94:	687a      	ldr	r2, [r7, #4]
 800cd96:	7c12      	ldrb	r2, [r2, #16]
 800cd98:	f107 0108 	add.w	r1, r7, #8
 800cd9c:	4610      	mov	r0, r2
 800cd9e:	4798      	blx	r3
 800cda0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cda2:	e029      	b.n	800cdf8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cda4:	6839      	ldr	r1, [r7, #0]
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	f000 fa4a 	bl	800d240 <USBD_CtlError>
            err++;
 800cdac:	7afb      	ldrb	r3, [r7, #11]
 800cdae:	3301      	adds	r3, #1
 800cdb0:	72fb      	strb	r3, [r7, #11]
          break;
 800cdb2:	e021      	b.n	800cdf8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cdba:	699b      	ldr	r3, [r3, #24]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d00b      	beq.n	800cdd8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cdc6:	699b      	ldr	r3, [r3, #24]
 800cdc8:	687a      	ldr	r2, [r7, #4]
 800cdca:	7c12      	ldrb	r2, [r2, #16]
 800cdcc:	f107 0108 	add.w	r1, r7, #8
 800cdd0:	4610      	mov	r0, r2
 800cdd2:	4798      	blx	r3
 800cdd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cdd6:	e00f      	b.n	800cdf8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cdd8:	6839      	ldr	r1, [r7, #0]
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f000 fa30 	bl	800d240 <USBD_CtlError>
            err++;
 800cde0:	7afb      	ldrb	r3, [r7, #11]
 800cde2:	3301      	adds	r3, #1
 800cde4:	72fb      	strb	r3, [r7, #11]
          break;
 800cde6:	e007      	b.n	800cdf8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800cde8:	6839      	ldr	r1, [r7, #0]
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f000 fa28 	bl	800d240 <USBD_CtlError>
          err++;
 800cdf0:	7afb      	ldrb	r3, [r7, #11]
 800cdf2:	3301      	adds	r3, #1
 800cdf4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800cdf6:	bf00      	nop
      }
      break;
 800cdf8:	e037      	b.n	800ce6a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	7c1b      	ldrb	r3, [r3, #16]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d109      	bne.n	800ce16 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce0a:	f107 0208 	add.w	r2, r7, #8
 800ce0e:	4610      	mov	r0, r2
 800ce10:	4798      	blx	r3
 800ce12:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ce14:	e029      	b.n	800ce6a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ce16:	6839      	ldr	r1, [r7, #0]
 800ce18:	6878      	ldr	r0, [r7, #4]
 800ce1a:	f000 fa11 	bl	800d240 <USBD_CtlError>
        err++;
 800ce1e:	7afb      	ldrb	r3, [r7, #11]
 800ce20:	3301      	adds	r3, #1
 800ce22:	72fb      	strb	r3, [r7, #11]
      break;
 800ce24:	e021      	b.n	800ce6a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	7c1b      	ldrb	r3, [r3, #16]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d10d      	bne.n	800ce4a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce36:	f107 0208 	add.w	r2, r7, #8
 800ce3a:	4610      	mov	r0, r2
 800ce3c:	4798      	blx	r3
 800ce3e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	3301      	adds	r3, #1
 800ce44:	2207      	movs	r2, #7
 800ce46:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ce48:	e00f      	b.n	800ce6a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ce4a:	6839      	ldr	r1, [r7, #0]
 800ce4c:	6878      	ldr	r0, [r7, #4]
 800ce4e:	f000 f9f7 	bl	800d240 <USBD_CtlError>
        err++;
 800ce52:	7afb      	ldrb	r3, [r7, #11]
 800ce54:	3301      	adds	r3, #1
 800ce56:	72fb      	strb	r3, [r7, #11]
      break;
 800ce58:	e007      	b.n	800ce6a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ce5a:	6839      	ldr	r1, [r7, #0]
 800ce5c:	6878      	ldr	r0, [r7, #4]
 800ce5e:	f000 f9ef 	bl	800d240 <USBD_CtlError>
      err++;
 800ce62:	7afb      	ldrb	r3, [r7, #11]
 800ce64:	3301      	adds	r3, #1
 800ce66:	72fb      	strb	r3, [r7, #11]
      break;
 800ce68:	bf00      	nop
  }

  if (err != 0U)
 800ce6a:	7afb      	ldrb	r3, [r7, #11]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d11e      	bne.n	800ceae <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ce70:	683b      	ldr	r3, [r7, #0]
 800ce72:	88db      	ldrh	r3, [r3, #6]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d016      	beq.n	800cea6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ce78:	893b      	ldrh	r3, [r7, #8]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d00e      	beq.n	800ce9c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	88da      	ldrh	r2, [r3, #6]
 800ce82:	893b      	ldrh	r3, [r7, #8]
 800ce84:	4293      	cmp	r3, r2
 800ce86:	bf28      	it	cs
 800ce88:	4613      	movcs	r3, r2
 800ce8a:	b29b      	uxth	r3, r3
 800ce8c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ce8e:	893b      	ldrh	r3, [r7, #8]
 800ce90:	461a      	mov	r2, r3
 800ce92:	68f9      	ldr	r1, [r7, #12]
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f000 fa44 	bl	800d322 <USBD_CtlSendData>
 800ce9a:	e009      	b.n	800ceb0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ce9c:	6839      	ldr	r1, [r7, #0]
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f000 f9ce 	bl	800d240 <USBD_CtlError>
 800cea4:	e004      	b.n	800ceb0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f000 fa95 	bl	800d3d6 <USBD_CtlSendStatus>
 800ceac:	e000      	b.n	800ceb0 <USBD_GetDescriptor+0x320>
    return;
 800ceae:	bf00      	nop
  }
}
 800ceb0:	3710      	adds	r7, #16
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	bd80      	pop	{r7, pc}
 800ceb6:	bf00      	nop

0800ceb8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b084      	sub	sp, #16
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	6078      	str	r0, [r7, #4]
 800cec0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	889b      	ldrh	r3, [r3, #4]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d131      	bne.n	800cf2e <USBD_SetAddress+0x76>
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	88db      	ldrh	r3, [r3, #6]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d12d      	bne.n	800cf2e <USBD_SetAddress+0x76>
 800ced2:	683b      	ldr	r3, [r7, #0]
 800ced4:	885b      	ldrh	r3, [r3, #2]
 800ced6:	2b7f      	cmp	r3, #127	@ 0x7f
 800ced8:	d829      	bhi.n	800cf2e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ceda:	683b      	ldr	r3, [r7, #0]
 800cedc:	885b      	ldrh	r3, [r3, #2]
 800cede:	b2db      	uxtb	r3, r3
 800cee0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cee4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ceec:	b2db      	uxtb	r3, r3
 800ceee:	2b03      	cmp	r3, #3
 800cef0:	d104      	bne.n	800cefc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800cef2:	6839      	ldr	r1, [r7, #0]
 800cef4:	6878      	ldr	r0, [r7, #4]
 800cef6:	f000 f9a3 	bl	800d240 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cefa:	e01d      	b.n	800cf38 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	7bfa      	ldrb	r2, [r7, #15]
 800cf00:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cf04:	7bfb      	ldrb	r3, [r7, #15]
 800cf06:	4619      	mov	r1, r3
 800cf08:	6878      	ldr	r0, [r7, #4]
 800cf0a:	f000 fe7b 	bl	800dc04 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800cf0e:	6878      	ldr	r0, [r7, #4]
 800cf10:	f000 fa61 	bl	800d3d6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cf14:	7bfb      	ldrb	r3, [r7, #15]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d004      	beq.n	800cf24 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	2202      	movs	r2, #2
 800cf1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf22:	e009      	b.n	800cf38 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2201      	movs	r2, #1
 800cf28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf2c:	e004      	b.n	800cf38 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cf2e:	6839      	ldr	r1, [r7, #0]
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f000 f985 	bl	800d240 <USBD_CtlError>
  }
}
 800cf36:	bf00      	nop
 800cf38:	bf00      	nop
 800cf3a:	3710      	adds	r7, #16
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}

0800cf40 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b084      	sub	sp, #16
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
 800cf48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	885b      	ldrh	r3, [r3, #2]
 800cf52:	b2da      	uxtb	r2, r3
 800cf54:	4b4c      	ldr	r3, [pc, #304]	@ (800d088 <USBD_SetConfig+0x148>)
 800cf56:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cf58:	4b4b      	ldr	r3, [pc, #300]	@ (800d088 <USBD_SetConfig+0x148>)
 800cf5a:	781b      	ldrb	r3, [r3, #0]
 800cf5c:	2b01      	cmp	r3, #1
 800cf5e:	d905      	bls.n	800cf6c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cf60:	6839      	ldr	r1, [r7, #0]
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f000 f96c 	bl	800d240 <USBD_CtlError>
    return USBD_FAIL;
 800cf68:	2303      	movs	r3, #3
 800cf6a:	e088      	b.n	800d07e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf72:	b2db      	uxtb	r3, r3
 800cf74:	2b02      	cmp	r3, #2
 800cf76:	d002      	beq.n	800cf7e <USBD_SetConfig+0x3e>
 800cf78:	2b03      	cmp	r3, #3
 800cf7a:	d025      	beq.n	800cfc8 <USBD_SetConfig+0x88>
 800cf7c:	e071      	b.n	800d062 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800cf7e:	4b42      	ldr	r3, [pc, #264]	@ (800d088 <USBD_SetConfig+0x148>)
 800cf80:	781b      	ldrb	r3, [r3, #0]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d01c      	beq.n	800cfc0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800cf86:	4b40      	ldr	r3, [pc, #256]	@ (800d088 <USBD_SetConfig+0x148>)
 800cf88:	781b      	ldrb	r3, [r3, #0]
 800cf8a:	461a      	mov	r2, r3
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cf90:	4b3d      	ldr	r3, [pc, #244]	@ (800d088 <USBD_SetConfig+0x148>)
 800cf92:	781b      	ldrb	r3, [r3, #0]
 800cf94:	4619      	mov	r1, r3
 800cf96:	6878      	ldr	r0, [r7, #4]
 800cf98:	f7ff f990 	bl	800c2bc <USBD_SetClassConfig>
 800cf9c:	4603      	mov	r3, r0
 800cf9e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cfa0:	7bfb      	ldrb	r3, [r7, #15]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d004      	beq.n	800cfb0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800cfa6:	6839      	ldr	r1, [r7, #0]
 800cfa8:	6878      	ldr	r0, [r7, #4]
 800cfaa:	f000 f949 	bl	800d240 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cfae:	e065      	b.n	800d07c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cfb0:	6878      	ldr	r0, [r7, #4]
 800cfb2:	f000 fa10 	bl	800d3d6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	2203      	movs	r2, #3
 800cfba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cfbe:	e05d      	b.n	800d07c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800cfc0:	6878      	ldr	r0, [r7, #4]
 800cfc2:	f000 fa08 	bl	800d3d6 <USBD_CtlSendStatus>
      break;
 800cfc6:	e059      	b.n	800d07c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cfc8:	4b2f      	ldr	r3, [pc, #188]	@ (800d088 <USBD_SetConfig+0x148>)
 800cfca:	781b      	ldrb	r3, [r3, #0]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d112      	bne.n	800cff6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2202      	movs	r2, #2
 800cfd4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800cfd8:	4b2b      	ldr	r3, [pc, #172]	@ (800d088 <USBD_SetConfig+0x148>)
 800cfda:	781b      	ldrb	r3, [r3, #0]
 800cfdc:	461a      	mov	r2, r3
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cfe2:	4b29      	ldr	r3, [pc, #164]	@ (800d088 <USBD_SetConfig+0x148>)
 800cfe4:	781b      	ldrb	r3, [r3, #0]
 800cfe6:	4619      	mov	r1, r3
 800cfe8:	6878      	ldr	r0, [r7, #4]
 800cfea:	f7ff f983 	bl	800c2f4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f000 f9f1 	bl	800d3d6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cff4:	e042      	b.n	800d07c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800cff6:	4b24      	ldr	r3, [pc, #144]	@ (800d088 <USBD_SetConfig+0x148>)
 800cff8:	781b      	ldrb	r3, [r3, #0]
 800cffa:	461a      	mov	r2, r3
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	685b      	ldr	r3, [r3, #4]
 800d000:	429a      	cmp	r2, r3
 800d002:	d02a      	beq.n	800d05a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	b2db      	uxtb	r3, r3
 800d00a:	4619      	mov	r1, r3
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f7ff f971 	bl	800c2f4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d012:	4b1d      	ldr	r3, [pc, #116]	@ (800d088 <USBD_SetConfig+0x148>)
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	461a      	mov	r2, r3
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d01c:	4b1a      	ldr	r3, [pc, #104]	@ (800d088 <USBD_SetConfig+0x148>)
 800d01e:	781b      	ldrb	r3, [r3, #0]
 800d020:	4619      	mov	r1, r3
 800d022:	6878      	ldr	r0, [r7, #4]
 800d024:	f7ff f94a 	bl	800c2bc <USBD_SetClassConfig>
 800d028:	4603      	mov	r3, r0
 800d02a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d02c:	7bfb      	ldrb	r3, [r7, #15]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d00f      	beq.n	800d052 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800d032:	6839      	ldr	r1, [r7, #0]
 800d034:	6878      	ldr	r0, [r7, #4]
 800d036:	f000 f903 	bl	800d240 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	685b      	ldr	r3, [r3, #4]
 800d03e:	b2db      	uxtb	r3, r3
 800d040:	4619      	mov	r1, r3
 800d042:	6878      	ldr	r0, [r7, #4]
 800d044:	f7ff f956 	bl	800c2f4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2202      	movs	r2, #2
 800d04c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d050:	e014      	b.n	800d07c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d052:	6878      	ldr	r0, [r7, #4]
 800d054:	f000 f9bf 	bl	800d3d6 <USBD_CtlSendStatus>
      break;
 800d058:	e010      	b.n	800d07c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f000 f9bb 	bl	800d3d6 <USBD_CtlSendStatus>
      break;
 800d060:	e00c      	b.n	800d07c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800d062:	6839      	ldr	r1, [r7, #0]
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	f000 f8eb 	bl	800d240 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d06a:	4b07      	ldr	r3, [pc, #28]	@ (800d088 <USBD_SetConfig+0x148>)
 800d06c:	781b      	ldrb	r3, [r3, #0]
 800d06e:	4619      	mov	r1, r3
 800d070:	6878      	ldr	r0, [r7, #4]
 800d072:	f7ff f93f 	bl	800c2f4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d076:	2303      	movs	r3, #3
 800d078:	73fb      	strb	r3, [r7, #15]
      break;
 800d07a:	bf00      	nop
  }

  return ret;
 800d07c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3710      	adds	r7, #16
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}
 800d086:	bf00      	nop
 800d088:	200006b8 	.word	0x200006b8

0800d08c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b082      	sub	sp, #8
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
 800d094:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	88db      	ldrh	r3, [r3, #6]
 800d09a:	2b01      	cmp	r3, #1
 800d09c:	d004      	beq.n	800d0a8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d09e:	6839      	ldr	r1, [r7, #0]
 800d0a0:	6878      	ldr	r0, [r7, #4]
 800d0a2:	f000 f8cd 	bl	800d240 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d0a6:	e023      	b.n	800d0f0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0ae:	b2db      	uxtb	r3, r3
 800d0b0:	2b02      	cmp	r3, #2
 800d0b2:	dc02      	bgt.n	800d0ba <USBD_GetConfig+0x2e>
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	dc03      	bgt.n	800d0c0 <USBD_GetConfig+0x34>
 800d0b8:	e015      	b.n	800d0e6 <USBD_GetConfig+0x5a>
 800d0ba:	2b03      	cmp	r3, #3
 800d0bc:	d00b      	beq.n	800d0d6 <USBD_GetConfig+0x4a>
 800d0be:	e012      	b.n	800d0e6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	3308      	adds	r3, #8
 800d0ca:	2201      	movs	r2, #1
 800d0cc:	4619      	mov	r1, r3
 800d0ce:	6878      	ldr	r0, [r7, #4]
 800d0d0:	f000 f927 	bl	800d322 <USBD_CtlSendData>
        break;
 800d0d4:	e00c      	b.n	800d0f0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	3304      	adds	r3, #4
 800d0da:	2201      	movs	r2, #1
 800d0dc:	4619      	mov	r1, r3
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f000 f91f 	bl	800d322 <USBD_CtlSendData>
        break;
 800d0e4:	e004      	b.n	800d0f0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d0e6:	6839      	ldr	r1, [r7, #0]
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	f000 f8a9 	bl	800d240 <USBD_CtlError>
        break;
 800d0ee:	bf00      	nop
}
 800d0f0:	bf00      	nop
 800d0f2:	3708      	adds	r7, #8
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	bd80      	pop	{r7, pc}

0800d0f8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b082      	sub	sp, #8
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
 800d100:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d108:	b2db      	uxtb	r3, r3
 800d10a:	3b01      	subs	r3, #1
 800d10c:	2b02      	cmp	r3, #2
 800d10e:	d81e      	bhi.n	800d14e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d110:	683b      	ldr	r3, [r7, #0]
 800d112:	88db      	ldrh	r3, [r3, #6]
 800d114:	2b02      	cmp	r3, #2
 800d116:	d004      	beq.n	800d122 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d118:	6839      	ldr	r1, [r7, #0]
 800d11a:	6878      	ldr	r0, [r7, #4]
 800d11c:	f000 f890 	bl	800d240 <USBD_CtlError>
        break;
 800d120:	e01a      	b.n	800d158 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2201      	movs	r2, #1
 800d126:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d005      	beq.n	800d13e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	68db      	ldr	r3, [r3, #12]
 800d136:	f043 0202 	orr.w	r2, r3, #2
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	330c      	adds	r3, #12
 800d142:	2202      	movs	r2, #2
 800d144:	4619      	mov	r1, r3
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f000 f8eb 	bl	800d322 <USBD_CtlSendData>
      break;
 800d14c:	e004      	b.n	800d158 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d14e:	6839      	ldr	r1, [r7, #0]
 800d150:	6878      	ldr	r0, [r7, #4]
 800d152:	f000 f875 	bl	800d240 <USBD_CtlError>
      break;
 800d156:	bf00      	nop
  }
}
 800d158:	bf00      	nop
 800d15a:	3708      	adds	r7, #8
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bd80      	pop	{r7, pc}

0800d160 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b082      	sub	sp, #8
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
 800d168:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	885b      	ldrh	r3, [r3, #2]
 800d16e:	2b01      	cmp	r3, #1
 800d170:	d106      	bne.n	800d180 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2201      	movs	r2, #1
 800d176:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f000 f92b 	bl	800d3d6 <USBD_CtlSendStatus>
  }
}
 800d180:	bf00      	nop
 800d182:	3708      	adds	r7, #8
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}

0800d188 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b082      	sub	sp, #8
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
 800d190:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d198:	b2db      	uxtb	r3, r3
 800d19a:	3b01      	subs	r3, #1
 800d19c:	2b02      	cmp	r3, #2
 800d19e:	d80b      	bhi.n	800d1b8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	885b      	ldrh	r3, [r3, #2]
 800d1a4:	2b01      	cmp	r3, #1
 800d1a6:	d10c      	bne.n	800d1c2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f000 f910 	bl	800d3d6 <USBD_CtlSendStatus>
      }
      break;
 800d1b6:	e004      	b.n	800d1c2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d1b8:	6839      	ldr	r1, [r7, #0]
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f000 f840 	bl	800d240 <USBD_CtlError>
      break;
 800d1c0:	e000      	b.n	800d1c4 <USBD_ClrFeature+0x3c>
      break;
 800d1c2:	bf00      	nop
  }
}
 800d1c4:	bf00      	nop
 800d1c6:	3708      	adds	r7, #8
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}

0800d1cc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b084      	sub	sp, #16
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
 800d1d4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	781a      	ldrb	r2, [r3, #0]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	3301      	adds	r3, #1
 800d1e6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	781a      	ldrb	r2, [r3, #0]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d1f6:	68f8      	ldr	r0, [r7, #12]
 800d1f8:	f7ff fa90 	bl	800c71c <SWAPBYTE>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	461a      	mov	r2, r3
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	3301      	adds	r3, #1
 800d208:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	3301      	adds	r3, #1
 800d20e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d210:	68f8      	ldr	r0, [r7, #12]
 800d212:	f7ff fa83 	bl	800c71c <SWAPBYTE>
 800d216:	4603      	mov	r3, r0
 800d218:	461a      	mov	r2, r3
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	3301      	adds	r3, #1
 800d222:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	3301      	adds	r3, #1
 800d228:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d22a:	68f8      	ldr	r0, [r7, #12]
 800d22c:	f7ff fa76 	bl	800c71c <SWAPBYTE>
 800d230:	4603      	mov	r3, r0
 800d232:	461a      	mov	r2, r3
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	80da      	strh	r2, [r3, #6]
}
 800d238:	bf00      	nop
 800d23a:	3710      	adds	r7, #16
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
 800d248:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d24a:	2180      	movs	r1, #128	@ 0x80
 800d24c:	6878      	ldr	r0, [r7, #4]
 800d24e:	f000 fc6f 	bl	800db30 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d252:	2100      	movs	r1, #0
 800d254:	6878      	ldr	r0, [r7, #4]
 800d256:	f000 fc6b 	bl	800db30 <USBD_LL_StallEP>
}
 800d25a:	bf00      	nop
 800d25c:	3708      	adds	r7, #8
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}

0800d262 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d262:	b580      	push	{r7, lr}
 800d264:	b086      	sub	sp, #24
 800d266:	af00      	add	r7, sp, #0
 800d268:	60f8      	str	r0, [r7, #12]
 800d26a:	60b9      	str	r1, [r7, #8]
 800d26c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d26e:	2300      	movs	r3, #0
 800d270:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d036      	beq.n	800d2e6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d27c:	6938      	ldr	r0, [r7, #16]
 800d27e:	f000 f836 	bl	800d2ee <USBD_GetLen>
 800d282:	4603      	mov	r3, r0
 800d284:	3301      	adds	r3, #1
 800d286:	b29b      	uxth	r3, r3
 800d288:	005b      	lsls	r3, r3, #1
 800d28a:	b29a      	uxth	r2, r3
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d290:	7dfb      	ldrb	r3, [r7, #23]
 800d292:	68ba      	ldr	r2, [r7, #8]
 800d294:	4413      	add	r3, r2
 800d296:	687a      	ldr	r2, [r7, #4]
 800d298:	7812      	ldrb	r2, [r2, #0]
 800d29a:	701a      	strb	r2, [r3, #0]
  idx++;
 800d29c:	7dfb      	ldrb	r3, [r7, #23]
 800d29e:	3301      	adds	r3, #1
 800d2a0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d2a2:	7dfb      	ldrb	r3, [r7, #23]
 800d2a4:	68ba      	ldr	r2, [r7, #8]
 800d2a6:	4413      	add	r3, r2
 800d2a8:	2203      	movs	r2, #3
 800d2aa:	701a      	strb	r2, [r3, #0]
  idx++;
 800d2ac:	7dfb      	ldrb	r3, [r7, #23]
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d2b2:	e013      	b.n	800d2dc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d2b4:	7dfb      	ldrb	r3, [r7, #23]
 800d2b6:	68ba      	ldr	r2, [r7, #8]
 800d2b8:	4413      	add	r3, r2
 800d2ba:	693a      	ldr	r2, [r7, #16]
 800d2bc:	7812      	ldrb	r2, [r2, #0]
 800d2be:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	3301      	adds	r3, #1
 800d2c4:	613b      	str	r3, [r7, #16]
    idx++;
 800d2c6:	7dfb      	ldrb	r3, [r7, #23]
 800d2c8:	3301      	adds	r3, #1
 800d2ca:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d2cc:	7dfb      	ldrb	r3, [r7, #23]
 800d2ce:	68ba      	ldr	r2, [r7, #8]
 800d2d0:	4413      	add	r3, r2
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	701a      	strb	r2, [r3, #0]
    idx++;
 800d2d6:	7dfb      	ldrb	r3, [r7, #23]
 800d2d8:	3301      	adds	r3, #1
 800d2da:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d2dc:	693b      	ldr	r3, [r7, #16]
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d1e7      	bne.n	800d2b4 <USBD_GetString+0x52>
 800d2e4:	e000      	b.n	800d2e8 <USBD_GetString+0x86>
    return;
 800d2e6:	bf00      	nop
  }
}
 800d2e8:	3718      	adds	r7, #24
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	bd80      	pop	{r7, pc}

0800d2ee <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d2ee:	b480      	push	{r7}
 800d2f0:	b085      	sub	sp, #20
 800d2f2:	af00      	add	r7, sp, #0
 800d2f4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d2fe:	e005      	b.n	800d30c <USBD_GetLen+0x1e>
  {
    len++;
 800d300:	7bfb      	ldrb	r3, [r7, #15]
 800d302:	3301      	adds	r3, #1
 800d304:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d306:	68bb      	ldr	r3, [r7, #8]
 800d308:	3301      	adds	r3, #1
 800d30a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d30c:	68bb      	ldr	r3, [r7, #8]
 800d30e:	781b      	ldrb	r3, [r3, #0]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d1f5      	bne.n	800d300 <USBD_GetLen+0x12>
  }

  return len;
 800d314:	7bfb      	ldrb	r3, [r7, #15]
}
 800d316:	4618      	mov	r0, r3
 800d318:	3714      	adds	r7, #20
 800d31a:	46bd      	mov	sp, r7
 800d31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d320:	4770      	bx	lr

0800d322 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d322:	b580      	push	{r7, lr}
 800d324:	b084      	sub	sp, #16
 800d326:	af00      	add	r7, sp, #0
 800d328:	60f8      	str	r0, [r7, #12]
 800d32a:	60b9      	str	r1, [r7, #8]
 800d32c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2202      	movs	r2, #2
 800d332:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	687a      	ldr	r2, [r7, #4]
 800d33a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	687a      	ldr	r2, [r7, #4]
 800d340:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	68ba      	ldr	r2, [r7, #8]
 800d346:	2100      	movs	r1, #0
 800d348:	68f8      	ldr	r0, [r7, #12]
 800d34a:	f000 fc7a 	bl	800dc42 <USBD_LL_Transmit>

  return USBD_OK;
 800d34e:	2300      	movs	r3, #0
}
 800d350:	4618      	mov	r0, r3
 800d352:	3710      	adds	r7, #16
 800d354:	46bd      	mov	sp, r7
 800d356:	bd80      	pop	{r7, pc}

0800d358 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d358:	b580      	push	{r7, lr}
 800d35a:	b084      	sub	sp, #16
 800d35c:	af00      	add	r7, sp, #0
 800d35e:	60f8      	str	r0, [r7, #12]
 800d360:	60b9      	str	r1, [r7, #8]
 800d362:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	68ba      	ldr	r2, [r7, #8]
 800d368:	2100      	movs	r1, #0
 800d36a:	68f8      	ldr	r0, [r7, #12]
 800d36c:	f000 fc69 	bl	800dc42 <USBD_LL_Transmit>

  return USBD_OK;
 800d370:	2300      	movs	r3, #0
}
 800d372:	4618      	mov	r0, r3
 800d374:	3710      	adds	r7, #16
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}

0800d37a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d37a:	b580      	push	{r7, lr}
 800d37c:	b084      	sub	sp, #16
 800d37e:	af00      	add	r7, sp, #0
 800d380:	60f8      	str	r0, [r7, #12]
 800d382:	60b9      	str	r1, [r7, #8]
 800d384:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	2203      	movs	r2, #3
 800d38a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	687a      	ldr	r2, [r7, #4]
 800d392:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	687a      	ldr	r2, [r7, #4]
 800d39a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	68ba      	ldr	r2, [r7, #8]
 800d3a2:	2100      	movs	r1, #0
 800d3a4:	68f8      	ldr	r0, [r7, #12]
 800d3a6:	f000 fc6d 	bl	800dc84 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d3aa:	2300      	movs	r3, #0
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	3710      	adds	r7, #16
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	bd80      	pop	{r7, pc}

0800d3b4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b084      	sub	sp, #16
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	60f8      	str	r0, [r7, #12]
 800d3bc:	60b9      	str	r1, [r7, #8]
 800d3be:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	2100      	movs	r1, #0
 800d3c6:	68f8      	ldr	r0, [r7, #12]
 800d3c8:	f000 fc5c 	bl	800dc84 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d3cc:	2300      	movs	r3, #0
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	3710      	adds	r7, #16
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd80      	pop	{r7, pc}

0800d3d6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d3d6:	b580      	push	{r7, lr}
 800d3d8:	b082      	sub	sp, #8
 800d3da:	af00      	add	r7, sp, #0
 800d3dc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	2204      	movs	r2, #4
 800d3e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	2100      	movs	r1, #0
 800d3ec:	6878      	ldr	r0, [r7, #4]
 800d3ee:	f000 fc28 	bl	800dc42 <USBD_LL_Transmit>

  return USBD_OK;
 800d3f2:	2300      	movs	r3, #0
}
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	3708      	adds	r7, #8
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}

0800d3fc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b082      	sub	sp, #8
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	2205      	movs	r2, #5
 800d408:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d40c:	2300      	movs	r3, #0
 800d40e:	2200      	movs	r2, #0
 800d410:	2100      	movs	r1, #0
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f000 fc36 	bl	800dc84 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d418:	2300      	movs	r3, #0
}
 800d41a:	4618      	mov	r0, r3
 800d41c:	3708      	adds	r7, #8
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}
	...

0800d424 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d428:	2200      	movs	r2, #0
 800d42a:	4912      	ldr	r1, [pc, #72]	@ (800d474 <MX_USB_Device_Init+0x50>)
 800d42c:	4812      	ldr	r0, [pc, #72]	@ (800d478 <MX_USB_Device_Init+0x54>)
 800d42e:	f7fe fed7 	bl	800c1e0 <USBD_Init>
 800d432:	4603      	mov	r3, r0
 800d434:	2b00      	cmp	r3, #0
 800d436:	d001      	beq.n	800d43c <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d438:	f7f4 f8da 	bl	80015f0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d43c:	490f      	ldr	r1, [pc, #60]	@ (800d47c <MX_USB_Device_Init+0x58>)
 800d43e:	480e      	ldr	r0, [pc, #56]	@ (800d478 <MX_USB_Device_Init+0x54>)
 800d440:	f7fe fefe 	bl	800c240 <USBD_RegisterClass>
 800d444:	4603      	mov	r3, r0
 800d446:	2b00      	cmp	r3, #0
 800d448:	d001      	beq.n	800d44e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d44a:	f7f4 f8d1 	bl	80015f0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d44e:	490c      	ldr	r1, [pc, #48]	@ (800d480 <MX_USB_Device_Init+0x5c>)
 800d450:	4809      	ldr	r0, [pc, #36]	@ (800d478 <MX_USB_Device_Init+0x54>)
 800d452:	f7fe fe4f 	bl	800c0f4 <USBD_CDC_RegisterInterface>
 800d456:	4603      	mov	r3, r0
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d001      	beq.n	800d460 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d45c:	f7f4 f8c8 	bl	80015f0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d460:	4805      	ldr	r0, [pc, #20]	@ (800d478 <MX_USB_Device_Init+0x54>)
 800d462:	f7fe ff14 	bl	800c28e <USBD_Start>
 800d466:	4603      	mov	r3, r0
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d001      	beq.n	800d470 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d46c:	f7f4 f8c0 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d470:	bf00      	nop
 800d472:	bd80      	pop	{r7, pc}
 800d474:	20000130 	.word	0x20000130
 800d478:	200006bc 	.word	0x200006bc
 800d47c:	20000018 	.word	0x20000018
 800d480:	2000011c 	.word	0x2000011c

0800d484 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d488:	2200      	movs	r2, #0
 800d48a:	4905      	ldr	r1, [pc, #20]	@ (800d4a0 <CDC_Init_FS+0x1c>)
 800d48c:	4805      	ldr	r0, [pc, #20]	@ (800d4a4 <CDC_Init_FS+0x20>)
 800d48e:	f7fe fe46 	bl	800c11e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d492:	4905      	ldr	r1, [pc, #20]	@ (800d4a8 <CDC_Init_FS+0x24>)
 800d494:	4803      	ldr	r0, [pc, #12]	@ (800d4a4 <CDC_Init_FS+0x20>)
 800d496:	f7fe fe60 	bl	800c15a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d49a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d49c:	4618      	mov	r0, r3
 800d49e:	bd80      	pop	{r7, pc}
 800d4a0:	20000d8c 	.word	0x20000d8c
 800d4a4:	200006bc 	.word	0x200006bc
 800d4a8:	2000098c 	.word	0x2000098c

0800d4ac <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d4ac:	b480      	push	{r7}
 800d4ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d4b0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ba:	4770      	bx	lr

0800d4bc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d4bc:	b480      	push	{r7}
 800d4be:	b083      	sub	sp, #12
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	4603      	mov	r3, r0
 800d4c4:	6039      	str	r1, [r7, #0]
 800d4c6:	71fb      	strb	r3, [r7, #7]
 800d4c8:	4613      	mov	r3, r2
 800d4ca:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d4cc:	79fb      	ldrb	r3, [r7, #7]
 800d4ce:	2b23      	cmp	r3, #35	@ 0x23
 800d4d0:	d84a      	bhi.n	800d568 <CDC_Control_FS+0xac>
 800d4d2:	a201      	add	r2, pc, #4	@ (adr r2, 800d4d8 <CDC_Control_FS+0x1c>)
 800d4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4d8:	0800d569 	.word	0x0800d569
 800d4dc:	0800d569 	.word	0x0800d569
 800d4e0:	0800d569 	.word	0x0800d569
 800d4e4:	0800d569 	.word	0x0800d569
 800d4e8:	0800d569 	.word	0x0800d569
 800d4ec:	0800d569 	.word	0x0800d569
 800d4f0:	0800d569 	.word	0x0800d569
 800d4f4:	0800d569 	.word	0x0800d569
 800d4f8:	0800d569 	.word	0x0800d569
 800d4fc:	0800d569 	.word	0x0800d569
 800d500:	0800d569 	.word	0x0800d569
 800d504:	0800d569 	.word	0x0800d569
 800d508:	0800d569 	.word	0x0800d569
 800d50c:	0800d569 	.word	0x0800d569
 800d510:	0800d569 	.word	0x0800d569
 800d514:	0800d569 	.word	0x0800d569
 800d518:	0800d569 	.word	0x0800d569
 800d51c:	0800d569 	.word	0x0800d569
 800d520:	0800d569 	.word	0x0800d569
 800d524:	0800d569 	.word	0x0800d569
 800d528:	0800d569 	.word	0x0800d569
 800d52c:	0800d569 	.word	0x0800d569
 800d530:	0800d569 	.word	0x0800d569
 800d534:	0800d569 	.word	0x0800d569
 800d538:	0800d569 	.word	0x0800d569
 800d53c:	0800d569 	.word	0x0800d569
 800d540:	0800d569 	.word	0x0800d569
 800d544:	0800d569 	.word	0x0800d569
 800d548:	0800d569 	.word	0x0800d569
 800d54c:	0800d569 	.word	0x0800d569
 800d550:	0800d569 	.word	0x0800d569
 800d554:	0800d569 	.word	0x0800d569
 800d558:	0800d569 	.word	0x0800d569
 800d55c:	0800d569 	.word	0x0800d569
 800d560:	0800d569 	.word	0x0800d569
 800d564:	0800d569 	.word	0x0800d569
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d568:	bf00      	nop
  }

  return (USBD_OK);
 800d56a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	370c      	adds	r7, #12
 800d570:	46bd      	mov	sp, r7
 800d572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d576:	4770      	bx	lr

0800d578 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b082      	sub	sp, #8
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]
 800d580:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d582:	6879      	ldr	r1, [r7, #4]
 800d584:	4805      	ldr	r0, [pc, #20]	@ (800d59c <CDC_Receive_FS+0x24>)
 800d586:	f7fe fde8 	bl	800c15a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d58a:	4804      	ldr	r0, [pc, #16]	@ (800d59c <CDC_Receive_FS+0x24>)
 800d58c:	f7fe fdfe 	bl	800c18c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d590:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d592:	4618      	mov	r0, r3
 800d594:	3708      	adds	r7, #8
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}
 800d59a:	bf00      	nop
 800d59c:	200006bc 	.word	0x200006bc

0800d5a0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d5a0:	b480      	push	{r7}
 800d5a2:	b087      	sub	sp, #28
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	60f8      	str	r0, [r7, #12]
 800d5a8:	60b9      	str	r1, [r7, #8]
 800d5aa:	4613      	mov	r3, r2
 800d5ac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d5b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	371c      	adds	r7, #28
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c0:	4770      	bx	lr
	...

0800d5c4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5c4:	b480      	push	{r7}
 800d5c6:	b083      	sub	sp, #12
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	6039      	str	r1, [r7, #0]
 800d5ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	2212      	movs	r2, #18
 800d5d4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800d5d6:	4b03      	ldr	r3, [pc, #12]	@ (800d5e4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800d5d8:	4618      	mov	r0, r3
 800d5da:	370c      	adds	r7, #12
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e2:	4770      	bx	lr
 800d5e4:	20000150 	.word	0x20000150

0800d5e8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5e8:	b480      	push	{r7}
 800d5ea:	b083      	sub	sp, #12
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	6039      	str	r1, [r7, #0]
 800d5f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	2204      	movs	r2, #4
 800d5f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d5fa:	4b03      	ldr	r3, [pc, #12]	@ (800d608 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	370c      	adds	r7, #12
 800d600:	46bd      	mov	sp, r7
 800d602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d606:	4770      	bx	lr
 800d608:	20000164 	.word	0x20000164

0800d60c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b082      	sub	sp, #8
 800d610:	af00      	add	r7, sp, #0
 800d612:	4603      	mov	r3, r0
 800d614:	6039      	str	r1, [r7, #0]
 800d616:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d618:	79fb      	ldrb	r3, [r7, #7]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d105      	bne.n	800d62a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d61e:	683a      	ldr	r2, [r7, #0]
 800d620:	4907      	ldr	r1, [pc, #28]	@ (800d640 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d622:	4808      	ldr	r0, [pc, #32]	@ (800d644 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d624:	f7ff fe1d 	bl	800d262 <USBD_GetString>
 800d628:	e004      	b.n	800d634 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d62a:	683a      	ldr	r2, [r7, #0]
 800d62c:	4904      	ldr	r1, [pc, #16]	@ (800d640 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d62e:	4805      	ldr	r0, [pc, #20]	@ (800d644 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d630:	f7ff fe17 	bl	800d262 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d634:	4b02      	ldr	r3, [pc, #8]	@ (800d640 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800d636:	4618      	mov	r0, r3
 800d638:	3708      	adds	r7, #8
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}
 800d63e:	bf00      	nop
 800d640:	2000118c 	.word	0x2000118c
 800d644:	0800edec 	.word	0x0800edec

0800d648 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b082      	sub	sp, #8
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	4603      	mov	r3, r0
 800d650:	6039      	str	r1, [r7, #0]
 800d652:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d654:	683a      	ldr	r2, [r7, #0]
 800d656:	4904      	ldr	r1, [pc, #16]	@ (800d668 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800d658:	4804      	ldr	r0, [pc, #16]	@ (800d66c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800d65a:	f7ff fe02 	bl	800d262 <USBD_GetString>
  return USBD_StrDesc;
 800d65e:	4b02      	ldr	r3, [pc, #8]	@ (800d668 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800d660:	4618      	mov	r0, r3
 800d662:	3708      	adds	r7, #8
 800d664:	46bd      	mov	sp, r7
 800d666:	bd80      	pop	{r7, pc}
 800d668:	2000118c 	.word	0x2000118c
 800d66c:	0800ee04 	.word	0x0800ee04

0800d670 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b082      	sub	sp, #8
 800d674:	af00      	add	r7, sp, #0
 800d676:	4603      	mov	r3, r0
 800d678:	6039      	str	r1, [r7, #0]
 800d67a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	221a      	movs	r2, #26
 800d680:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d682:	f000 f843 	bl	800d70c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d686:	4b02      	ldr	r3, [pc, #8]	@ (800d690 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800d688:	4618      	mov	r0, r3
 800d68a:	3708      	adds	r7, #8
 800d68c:	46bd      	mov	sp, r7
 800d68e:	bd80      	pop	{r7, pc}
 800d690:	20000168 	.word	0x20000168

0800d694 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b082      	sub	sp, #8
 800d698:	af00      	add	r7, sp, #0
 800d69a:	4603      	mov	r3, r0
 800d69c:	6039      	str	r1, [r7, #0]
 800d69e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d6a0:	79fb      	ldrb	r3, [r7, #7]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d105      	bne.n	800d6b2 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d6a6:	683a      	ldr	r2, [r7, #0]
 800d6a8:	4907      	ldr	r1, [pc, #28]	@ (800d6c8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d6aa:	4808      	ldr	r0, [pc, #32]	@ (800d6cc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d6ac:	f7ff fdd9 	bl	800d262 <USBD_GetString>
 800d6b0:	e004      	b.n	800d6bc <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d6b2:	683a      	ldr	r2, [r7, #0]
 800d6b4:	4904      	ldr	r1, [pc, #16]	@ (800d6c8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d6b6:	4805      	ldr	r0, [pc, #20]	@ (800d6cc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d6b8:	f7ff fdd3 	bl	800d262 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d6bc:	4b02      	ldr	r3, [pc, #8]	@ (800d6c8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800d6be:	4618      	mov	r0, r3
 800d6c0:	3708      	adds	r7, #8
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	bd80      	pop	{r7, pc}
 800d6c6:	bf00      	nop
 800d6c8:	2000118c 	.word	0x2000118c
 800d6cc:	0800ee18 	.word	0x0800ee18

0800d6d0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b082      	sub	sp, #8
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	6039      	str	r1, [r7, #0]
 800d6da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d6dc:	79fb      	ldrb	r3, [r7, #7]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d105      	bne.n	800d6ee <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d6e2:	683a      	ldr	r2, [r7, #0]
 800d6e4:	4907      	ldr	r1, [pc, #28]	@ (800d704 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d6e6:	4808      	ldr	r0, [pc, #32]	@ (800d708 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d6e8:	f7ff fdbb 	bl	800d262 <USBD_GetString>
 800d6ec:	e004      	b.n	800d6f8 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d6ee:	683a      	ldr	r2, [r7, #0]
 800d6f0:	4904      	ldr	r1, [pc, #16]	@ (800d704 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d6f2:	4805      	ldr	r0, [pc, #20]	@ (800d708 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d6f4:	f7ff fdb5 	bl	800d262 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d6f8:	4b02      	ldr	r3, [pc, #8]	@ (800d704 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3708      	adds	r7, #8
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}
 800d702:	bf00      	nop
 800d704:	2000118c 	.word	0x2000118c
 800d708:	0800ee24 	.word	0x0800ee24

0800d70c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b084      	sub	sp, #16
 800d710:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d712:	4b0f      	ldr	r3, [pc, #60]	@ (800d750 <Get_SerialNum+0x44>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d718:	4b0e      	ldr	r3, [pc, #56]	@ (800d754 <Get_SerialNum+0x48>)
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d71e:	4b0e      	ldr	r3, [pc, #56]	@ (800d758 <Get_SerialNum+0x4c>)
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d724:	68fa      	ldr	r2, [r7, #12]
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	4413      	add	r3, r2
 800d72a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d009      	beq.n	800d746 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d732:	2208      	movs	r2, #8
 800d734:	4909      	ldr	r1, [pc, #36]	@ (800d75c <Get_SerialNum+0x50>)
 800d736:	68f8      	ldr	r0, [r7, #12]
 800d738:	f000 f814 	bl	800d764 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d73c:	2204      	movs	r2, #4
 800d73e:	4908      	ldr	r1, [pc, #32]	@ (800d760 <Get_SerialNum+0x54>)
 800d740:	68b8      	ldr	r0, [r7, #8]
 800d742:	f000 f80f 	bl	800d764 <IntToUnicode>
  }
}
 800d746:	bf00      	nop
 800d748:	3710      	adds	r7, #16
 800d74a:	46bd      	mov	sp, r7
 800d74c:	bd80      	pop	{r7, pc}
 800d74e:	bf00      	nop
 800d750:	1fff7590 	.word	0x1fff7590
 800d754:	1fff7594 	.word	0x1fff7594
 800d758:	1fff7598 	.word	0x1fff7598
 800d75c:	2000016a 	.word	0x2000016a
 800d760:	2000017a 	.word	0x2000017a

0800d764 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d764:	b480      	push	{r7}
 800d766:	b087      	sub	sp, #28
 800d768:	af00      	add	r7, sp, #0
 800d76a:	60f8      	str	r0, [r7, #12]
 800d76c:	60b9      	str	r1, [r7, #8]
 800d76e:	4613      	mov	r3, r2
 800d770:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d772:	2300      	movs	r3, #0
 800d774:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d776:	2300      	movs	r3, #0
 800d778:	75fb      	strb	r3, [r7, #23]
 800d77a:	e027      	b.n	800d7cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	0f1b      	lsrs	r3, r3, #28
 800d780:	2b09      	cmp	r3, #9
 800d782:	d80b      	bhi.n	800d79c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	0f1b      	lsrs	r3, r3, #28
 800d788:	b2da      	uxtb	r2, r3
 800d78a:	7dfb      	ldrb	r3, [r7, #23]
 800d78c:	005b      	lsls	r3, r3, #1
 800d78e:	4619      	mov	r1, r3
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	440b      	add	r3, r1
 800d794:	3230      	adds	r2, #48	@ 0x30
 800d796:	b2d2      	uxtb	r2, r2
 800d798:	701a      	strb	r2, [r3, #0]
 800d79a:	e00a      	b.n	800d7b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	0f1b      	lsrs	r3, r3, #28
 800d7a0:	b2da      	uxtb	r2, r3
 800d7a2:	7dfb      	ldrb	r3, [r7, #23]
 800d7a4:	005b      	lsls	r3, r3, #1
 800d7a6:	4619      	mov	r1, r3
 800d7a8:	68bb      	ldr	r3, [r7, #8]
 800d7aa:	440b      	add	r3, r1
 800d7ac:	3237      	adds	r2, #55	@ 0x37
 800d7ae:	b2d2      	uxtb	r2, r2
 800d7b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	011b      	lsls	r3, r3, #4
 800d7b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d7b8:	7dfb      	ldrb	r3, [r7, #23]
 800d7ba:	005b      	lsls	r3, r3, #1
 800d7bc:	3301      	adds	r3, #1
 800d7be:	68ba      	ldr	r2, [r7, #8]
 800d7c0:	4413      	add	r3, r2
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d7c6:	7dfb      	ldrb	r3, [r7, #23]
 800d7c8:	3301      	adds	r3, #1
 800d7ca:	75fb      	strb	r3, [r7, #23]
 800d7cc:	7dfa      	ldrb	r2, [r7, #23]
 800d7ce:	79fb      	ldrb	r3, [r7, #7]
 800d7d0:	429a      	cmp	r2, r3
 800d7d2:	d3d3      	bcc.n	800d77c <IntToUnicode+0x18>
  }
}
 800d7d4:	bf00      	nop
 800d7d6:	bf00      	nop
 800d7d8:	371c      	adds	r7, #28
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e0:	4770      	bx	lr
	...

0800d7e4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	b094      	sub	sp, #80	@ 0x50
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d7ec:	f107 030c 	add.w	r3, r7, #12
 800d7f0:	2244      	movs	r2, #68	@ 0x44
 800d7f2:	2100      	movs	r1, #0
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f000 fd03 	bl	800e200 <memset>
  if(pcdHandle->Instance==USB)
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	4a15      	ldr	r2, [pc, #84]	@ (800d854 <HAL_PCD_MspInit+0x70>)
 800d800:	4293      	cmp	r3, r2
 800d802:	d122      	bne.n	800d84a <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d804:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d808:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d80a:	2300      	movs	r3, #0
 800d80c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d80e:	f107 030c 	add.w	r3, r7, #12
 800d812:	4618      	mov	r0, r3
 800d814:	f7fa fdde 	bl	80083d4 <HAL_RCCEx_PeriphCLKConfig>
 800d818:	4603      	mov	r3, r0
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d001      	beq.n	800d822 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800d81e:	f7f3 fee7 	bl	80015f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d822:	4b0d      	ldr	r3, [pc, #52]	@ (800d858 <HAL_PCD_MspInit+0x74>)
 800d824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d826:	4a0c      	ldr	r2, [pc, #48]	@ (800d858 <HAL_PCD_MspInit+0x74>)
 800d828:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d82c:	6593      	str	r3, [r2, #88]	@ 0x58
 800d82e:	4b0a      	ldr	r3, [pc, #40]	@ (800d858 <HAL_PCD_MspInit+0x74>)
 800d830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d832:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d836:	60bb      	str	r3, [r7, #8]
 800d838:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800d83a:	2200      	movs	r2, #0
 800d83c:	2100      	movs	r1, #0
 800d83e:	2014      	movs	r0, #20
 800d840:	f7f6 fb21 	bl	8003e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800d844:	2014      	movs	r0, #20
 800d846:	f7f6 fb38 	bl	8003eba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d84a:	bf00      	nop
 800d84c:	3750      	adds	r7, #80	@ 0x50
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}
 800d852:	bf00      	nop
 800d854:	40005c00 	.word	0x40005c00
 800d858:	40021000 	.word	0x40021000

0800d85c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b082      	sub	sp, #8
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800d870:	4619      	mov	r1, r3
 800d872:	4610      	mov	r0, r2
 800d874:	f7fe fd56 	bl	800c324 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800d878:	bf00      	nop
 800d87a:	3708      	adds	r7, #8
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}

0800d880 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b082      	sub	sp, #8
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
 800d888:	460b      	mov	r3, r1
 800d88a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d892:	78fa      	ldrb	r2, [r7, #3]
 800d894:	6879      	ldr	r1, [r7, #4]
 800d896:	4613      	mov	r3, r2
 800d898:	009b      	lsls	r3, r3, #2
 800d89a:	4413      	add	r3, r2
 800d89c:	00db      	lsls	r3, r3, #3
 800d89e:	440b      	add	r3, r1
 800d8a0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d8a4:	681a      	ldr	r2, [r3, #0]
 800d8a6:	78fb      	ldrb	r3, [r7, #3]
 800d8a8:	4619      	mov	r1, r3
 800d8aa:	f7fe fd90 	bl	800c3ce <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800d8ae:	bf00      	nop
 800d8b0:	3708      	adds	r7, #8
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bd80      	pop	{r7, pc}

0800d8b6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8b6:	b580      	push	{r7, lr}
 800d8b8:	b082      	sub	sp, #8
 800d8ba:	af00      	add	r7, sp, #0
 800d8bc:	6078      	str	r0, [r7, #4]
 800d8be:	460b      	mov	r3, r1
 800d8c0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d8c8:	78fa      	ldrb	r2, [r7, #3]
 800d8ca:	6879      	ldr	r1, [r7, #4]
 800d8cc:	4613      	mov	r3, r2
 800d8ce:	009b      	lsls	r3, r3, #2
 800d8d0:	4413      	add	r3, r2
 800d8d2:	00db      	lsls	r3, r3, #3
 800d8d4:	440b      	add	r3, r1
 800d8d6:	3324      	adds	r3, #36	@ 0x24
 800d8d8:	681a      	ldr	r2, [r3, #0]
 800d8da:	78fb      	ldrb	r3, [r7, #3]
 800d8dc:	4619      	mov	r1, r3
 800d8de:	f7fe fdd9 	bl	800c494 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800d8e2:	bf00      	nop
 800d8e4:	3708      	adds	r7, #8
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	bd80      	pop	{r7, pc}

0800d8ea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8ea:	b580      	push	{r7, lr}
 800d8ec:	b082      	sub	sp, #8
 800d8ee:	af00      	add	r7, sp, #0
 800d8f0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	f7fe feed 	bl	800c6d8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800d8fe:	bf00      	nop
 800d900:	3708      	adds	r7, #8
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}

0800d906 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d906:	b580      	push	{r7, lr}
 800d908:	b084      	sub	sp, #16
 800d90a:	af00      	add	r7, sp, #0
 800d90c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d90e:	2301      	movs	r3, #1
 800d910:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	795b      	ldrb	r3, [r3, #5]
 800d916:	2b02      	cmp	r3, #2
 800d918:	d001      	beq.n	800d91e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d91a:	f7f3 fe69 	bl	80015f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d924:	7bfa      	ldrb	r2, [r7, #15]
 800d926:	4611      	mov	r1, r2
 800d928:	4618      	mov	r0, r3
 800d92a:	f7fe fe97 	bl	800c65c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d934:	4618      	mov	r0, r3
 800d936:	f7fe fe43 	bl	800c5c0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800d93a:	bf00      	nop
 800d93c:	3710      	adds	r7, #16
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}
	...

0800d944 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d944:	b580      	push	{r7, lr}
 800d946:	b082      	sub	sp, #8
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d952:	4618      	mov	r0, r3
 800d954:	f7fe fe92 	bl	800c67c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	7a5b      	ldrb	r3, [r3, #9]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d005      	beq.n	800d96c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d960:	4b04      	ldr	r3, [pc, #16]	@ (800d974 <HAL_PCD_SuspendCallback+0x30>)
 800d962:	691b      	ldr	r3, [r3, #16]
 800d964:	4a03      	ldr	r2, [pc, #12]	@ (800d974 <HAL_PCD_SuspendCallback+0x30>)
 800d966:	f043 0306 	orr.w	r3, r3, #6
 800d96a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800d96c:	bf00      	nop
 800d96e:	3708      	adds	r7, #8
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}
 800d974:	e000ed00 	.word	0xe000ed00

0800d978 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b082      	sub	sp, #8
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	7a5b      	ldrb	r3, [r3, #9]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d007      	beq.n	800d998 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d988:	4b08      	ldr	r3, [pc, #32]	@ (800d9ac <HAL_PCD_ResumeCallback+0x34>)
 800d98a:	691b      	ldr	r3, [r3, #16]
 800d98c:	4a07      	ldr	r2, [pc, #28]	@ (800d9ac <HAL_PCD_ResumeCallback+0x34>)
 800d98e:	f023 0306 	bic.w	r3, r3, #6
 800d992:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d994:	f000 f9f8 	bl	800dd88 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f7fe fe82 	bl	800c6a8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800d9a4:	bf00      	nop
 800d9a6:	3708      	adds	r7, #8
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}
 800d9ac:	e000ed00 	.word	0xe000ed00

0800d9b0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b082      	sub	sp, #8
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800d9b8:	4a2b      	ldr	r2, [pc, #172]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	4a29      	ldr	r2, [pc, #164]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9c4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800d9c8:	4b27      	ldr	r3, [pc, #156]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9ca:	4a28      	ldr	r2, [pc, #160]	@ (800da6c <USBD_LL_Init+0xbc>)
 800d9cc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d9ce:	4b26      	ldr	r3, [pc, #152]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9d0:	2208      	movs	r2, #8
 800d9d2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d9d4:	4b24      	ldr	r3, [pc, #144]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9d6:	2202      	movs	r2, #2
 800d9d8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d9da:	4b23      	ldr	r3, [pc, #140]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9dc:	2202      	movs	r2, #2
 800d9de:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800d9e0:	4b21      	ldr	r3, [pc, #132]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d9e6:	4b20      	ldr	r3, [pc, #128]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800d9ec:	4b1e      	ldr	r3, [pc, #120]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800d9f2:	4b1d      	ldr	r3, [pc, #116]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800d9f8:	481b      	ldr	r0, [pc, #108]	@ (800da68 <USBD_LL_Init+0xb8>)
 800d9fa:	f7f8 fa07 	bl	8005e0c <HAL_PCD_Init>
 800d9fe:	4603      	mov	r3, r0
 800da00:	2b00      	cmp	r3, #0
 800da02:	d001      	beq.n	800da08 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800da04:	f7f3 fdf4 	bl	80015f0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da0e:	2318      	movs	r3, #24
 800da10:	2200      	movs	r2, #0
 800da12:	2100      	movs	r1, #0
 800da14:	f7f9 fe8e 	bl	8007734 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da1e:	2358      	movs	r3, #88	@ 0x58
 800da20:	2200      	movs	r2, #0
 800da22:	2180      	movs	r1, #128	@ 0x80
 800da24:	f7f9 fe86 	bl	8007734 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da2e:	23c0      	movs	r3, #192	@ 0xc0
 800da30:	2200      	movs	r2, #0
 800da32:	2181      	movs	r1, #129	@ 0x81
 800da34:	f7f9 fe7e 	bl	8007734 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da3e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800da42:	2200      	movs	r2, #0
 800da44:	2101      	movs	r1, #1
 800da46:	f7f9 fe75 	bl	8007734 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800da54:	2200      	movs	r2, #0
 800da56:	2182      	movs	r1, #130	@ 0x82
 800da58:	f7f9 fe6c 	bl	8007734 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800da5c:	2300      	movs	r3, #0
}
 800da5e:	4618      	mov	r0, r3
 800da60:	3708      	adds	r7, #8
 800da62:	46bd      	mov	sp, r7
 800da64:	bd80      	pop	{r7, pc}
 800da66:	bf00      	nop
 800da68:	2000138c 	.word	0x2000138c
 800da6c:	40005c00 	.word	0x40005c00

0800da70 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b084      	sub	sp, #16
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da78:	2300      	movs	r3, #0
 800da7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da7c:	2300      	movs	r3, #0
 800da7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800da86:	4618      	mov	r0, r3
 800da88:	f7f8 fa8e 	bl	8005fa8 <HAL_PCD_Start>
 800da8c:	4603      	mov	r3, r0
 800da8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da90:	7bfb      	ldrb	r3, [r7, #15]
 800da92:	4618      	mov	r0, r3
 800da94:	f000 f97e 	bl	800dd94 <USBD_Get_USB_Status>
 800da98:	4603      	mov	r3, r0
 800da9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da9c:	7bbb      	ldrb	r3, [r7, #14]
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3710      	adds	r7, #16
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}

0800daa6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800daa6:	b580      	push	{r7, lr}
 800daa8:	b084      	sub	sp, #16
 800daaa:	af00      	add	r7, sp, #0
 800daac:	6078      	str	r0, [r7, #4]
 800daae:	4608      	mov	r0, r1
 800dab0:	4611      	mov	r1, r2
 800dab2:	461a      	mov	r2, r3
 800dab4:	4603      	mov	r3, r0
 800dab6:	70fb      	strb	r3, [r7, #3]
 800dab8:	460b      	mov	r3, r1
 800daba:	70bb      	strb	r3, [r7, #2]
 800dabc:	4613      	mov	r3, r2
 800dabe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dac0:	2300      	movs	r3, #0
 800dac2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dac4:	2300      	movs	r3, #0
 800dac6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dace:	78bb      	ldrb	r3, [r7, #2]
 800dad0:	883a      	ldrh	r2, [r7, #0]
 800dad2:	78f9      	ldrb	r1, [r7, #3]
 800dad4:	f7f8 fbd5 	bl	8006282 <HAL_PCD_EP_Open>
 800dad8:	4603      	mov	r3, r0
 800dada:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dadc:	7bfb      	ldrb	r3, [r7, #15]
 800dade:	4618      	mov	r0, r3
 800dae0:	f000 f958 	bl	800dd94 <USBD_Get_USB_Status>
 800dae4:	4603      	mov	r3, r0
 800dae6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dae8:	7bbb      	ldrb	r3, [r7, #14]
}
 800daea:	4618      	mov	r0, r3
 800daec:	3710      	adds	r7, #16
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd80      	pop	{r7, pc}

0800daf2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800daf2:	b580      	push	{r7, lr}
 800daf4:	b084      	sub	sp, #16
 800daf6:	af00      	add	r7, sp, #0
 800daf8:	6078      	str	r0, [r7, #4]
 800dafa:	460b      	mov	r3, r1
 800dafc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dafe:	2300      	movs	r3, #0
 800db00:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db02:	2300      	movs	r3, #0
 800db04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db0c:	78fa      	ldrb	r2, [r7, #3]
 800db0e:	4611      	mov	r1, r2
 800db10:	4618      	mov	r0, r3
 800db12:	f7f8 fc15 	bl	8006340 <HAL_PCD_EP_Close>
 800db16:	4603      	mov	r3, r0
 800db18:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db1a:	7bfb      	ldrb	r3, [r7, #15]
 800db1c:	4618      	mov	r0, r3
 800db1e:	f000 f939 	bl	800dd94 <USBD_Get_USB_Status>
 800db22:	4603      	mov	r3, r0
 800db24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db26:	7bbb      	ldrb	r3, [r7, #14]
}
 800db28:	4618      	mov	r0, r3
 800db2a:	3710      	adds	r7, #16
 800db2c:	46bd      	mov	sp, r7
 800db2e:	bd80      	pop	{r7, pc}

0800db30 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b084      	sub	sp, #16
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
 800db38:	460b      	mov	r3, r1
 800db3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db3c:	2300      	movs	r3, #0
 800db3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db40:	2300      	movs	r3, #0
 800db42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db4a:	78fa      	ldrb	r2, [r7, #3]
 800db4c:	4611      	mov	r1, r2
 800db4e:	4618      	mov	r0, r3
 800db50:	f7f8 fcbe 	bl	80064d0 <HAL_PCD_EP_SetStall>
 800db54:	4603      	mov	r3, r0
 800db56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db58:	7bfb      	ldrb	r3, [r7, #15]
 800db5a:	4618      	mov	r0, r3
 800db5c:	f000 f91a 	bl	800dd94 <USBD_Get_USB_Status>
 800db60:	4603      	mov	r3, r0
 800db62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db64:	7bbb      	ldrb	r3, [r7, #14]
}
 800db66:	4618      	mov	r0, r3
 800db68:	3710      	adds	r7, #16
 800db6a:	46bd      	mov	sp, r7
 800db6c:	bd80      	pop	{r7, pc}

0800db6e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db6e:	b580      	push	{r7, lr}
 800db70:	b084      	sub	sp, #16
 800db72:	af00      	add	r7, sp, #0
 800db74:	6078      	str	r0, [r7, #4]
 800db76:	460b      	mov	r3, r1
 800db78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db7a:	2300      	movs	r3, #0
 800db7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db7e:	2300      	movs	r3, #0
 800db80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db88:	78fa      	ldrb	r2, [r7, #3]
 800db8a:	4611      	mov	r1, r2
 800db8c:	4618      	mov	r0, r3
 800db8e:	f7f8 fcf1 	bl	8006574 <HAL_PCD_EP_ClrStall>
 800db92:	4603      	mov	r3, r0
 800db94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db96:	7bfb      	ldrb	r3, [r7, #15]
 800db98:	4618      	mov	r0, r3
 800db9a:	f000 f8fb 	bl	800dd94 <USBD_Get_USB_Status>
 800db9e:	4603      	mov	r3, r0
 800dba0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dba2:	7bbb      	ldrb	r3, [r7, #14]
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3710      	adds	r7, #16
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}

0800dbac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dbac:	b480      	push	{r7}
 800dbae:	b085      	sub	sp, #20
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	6078      	str	r0, [r7, #4]
 800dbb4:	460b      	mov	r3, r1
 800dbb6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dbbe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dbc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	da0b      	bge.n	800dbe0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dbc8:	78fb      	ldrb	r3, [r7, #3]
 800dbca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dbce:	68f9      	ldr	r1, [r7, #12]
 800dbd0:	4613      	mov	r3, r2
 800dbd2:	009b      	lsls	r3, r3, #2
 800dbd4:	4413      	add	r3, r2
 800dbd6:	00db      	lsls	r3, r3, #3
 800dbd8:	440b      	add	r3, r1
 800dbda:	3312      	adds	r3, #18
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	e00b      	b.n	800dbf8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dbe0:	78fb      	ldrb	r3, [r7, #3]
 800dbe2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dbe6:	68f9      	ldr	r1, [r7, #12]
 800dbe8:	4613      	mov	r3, r2
 800dbea:	009b      	lsls	r3, r3, #2
 800dbec:	4413      	add	r3, r2
 800dbee:	00db      	lsls	r3, r3, #3
 800dbf0:	440b      	add	r3, r1
 800dbf2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800dbf6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	3714      	adds	r7, #20
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc02:	4770      	bx	lr

0800dc04 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b084      	sub	sp, #16
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
 800dc0c:	460b      	mov	r3, r1
 800dc0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc10:	2300      	movs	r3, #0
 800dc12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc14:	2300      	movs	r3, #0
 800dc16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dc1e:	78fa      	ldrb	r2, [r7, #3]
 800dc20:	4611      	mov	r1, r2
 800dc22:	4618      	mov	r0, r3
 800dc24:	f7f8 fb09 	bl	800623a <HAL_PCD_SetAddress>
 800dc28:	4603      	mov	r3, r0
 800dc2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc2c:	7bfb      	ldrb	r3, [r7, #15]
 800dc2e:	4618      	mov	r0, r3
 800dc30:	f000 f8b0 	bl	800dd94 <USBD_Get_USB_Status>
 800dc34:	4603      	mov	r3, r0
 800dc36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc38:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	3710      	adds	r7, #16
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	bd80      	pop	{r7, pc}

0800dc42 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dc42:	b580      	push	{r7, lr}
 800dc44:	b086      	sub	sp, #24
 800dc46:	af00      	add	r7, sp, #0
 800dc48:	60f8      	str	r0, [r7, #12]
 800dc4a:	607a      	str	r2, [r7, #4]
 800dc4c:	603b      	str	r3, [r7, #0]
 800dc4e:	460b      	mov	r3, r1
 800dc50:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc52:	2300      	movs	r3, #0
 800dc54:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc56:	2300      	movs	r3, #0
 800dc58:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dc60:	7af9      	ldrb	r1, [r7, #11]
 800dc62:	683b      	ldr	r3, [r7, #0]
 800dc64:	687a      	ldr	r2, [r7, #4]
 800dc66:	f7f8 fbfc 	bl	8006462 <HAL_PCD_EP_Transmit>
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc6e:	7dfb      	ldrb	r3, [r7, #23]
 800dc70:	4618      	mov	r0, r3
 800dc72:	f000 f88f 	bl	800dd94 <USBD_Get_USB_Status>
 800dc76:	4603      	mov	r3, r0
 800dc78:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dc7a:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3718      	adds	r7, #24
 800dc80:	46bd      	mov	sp, r7
 800dc82:	bd80      	pop	{r7, pc}

0800dc84 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dc84:	b580      	push	{r7, lr}
 800dc86:	b086      	sub	sp, #24
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	60f8      	str	r0, [r7, #12]
 800dc8c:	607a      	str	r2, [r7, #4]
 800dc8e:	603b      	str	r3, [r7, #0]
 800dc90:	460b      	mov	r3, r1
 800dc92:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc94:	2300      	movs	r3, #0
 800dc96:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc98:	2300      	movs	r3, #0
 800dc9a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dca2:	7af9      	ldrb	r1, [r7, #11]
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	687a      	ldr	r2, [r7, #4]
 800dca8:	f7f8 fb92 	bl	80063d0 <HAL_PCD_EP_Receive>
 800dcac:	4603      	mov	r3, r0
 800dcae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcb0:	7dfb      	ldrb	r3, [r7, #23]
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f000 f86e 	bl	800dd94 <USBD_Get_USB_Status>
 800dcb8:	4603      	mov	r3, r0
 800dcba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dcbc:	7dbb      	ldrb	r3, [r7, #22]
}
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	3718      	adds	r7, #24
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	bd80      	pop	{r7, pc}

0800dcc6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dcc6:	b580      	push	{r7, lr}
 800dcc8:	b082      	sub	sp, #8
 800dcca:	af00      	add	r7, sp, #0
 800dccc:	6078      	str	r0, [r7, #4]
 800dcce:	460b      	mov	r3, r1
 800dcd0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dcd8:	78fa      	ldrb	r2, [r7, #3]
 800dcda:	4611      	mov	r1, r2
 800dcdc:	4618      	mov	r0, r3
 800dcde:	f7f8 fba8 	bl	8006432 <HAL_PCD_EP_GetRxCount>
 800dce2:	4603      	mov	r3, r0
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3708      	adds	r7, #8
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}

0800dcec <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b082      	sub	sp, #8
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
 800dcf4:	460b      	mov	r3, r1
 800dcf6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800dcf8:	78fb      	ldrb	r3, [r7, #3]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d002      	beq.n	800dd04 <HAL_PCDEx_LPM_Callback+0x18>
 800dcfe:	2b01      	cmp	r3, #1
 800dd00:	d013      	beq.n	800dd2a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800dd02:	e023      	b.n	800dd4c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	7a5b      	ldrb	r3, [r3, #9]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d007      	beq.n	800dd1c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800dd0c:	f000 f83c 	bl	800dd88 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dd10:	4b10      	ldr	r3, [pc, #64]	@ (800dd54 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd12:	691b      	ldr	r3, [r3, #16]
 800dd14:	4a0f      	ldr	r2, [pc, #60]	@ (800dd54 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd16:	f023 0306 	bic.w	r3, r3, #6
 800dd1a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dd22:	4618      	mov	r0, r3
 800dd24:	f7fe fcc0 	bl	800c6a8 <USBD_LL_Resume>
    break;
 800dd28:	e010      	b.n	800dd4c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dd30:	4618      	mov	r0, r3
 800dd32:	f7fe fca3 	bl	800c67c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	7a5b      	ldrb	r3, [r3, #9]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d005      	beq.n	800dd4a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dd3e:	4b05      	ldr	r3, [pc, #20]	@ (800dd54 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd40:	691b      	ldr	r3, [r3, #16]
 800dd42:	4a04      	ldr	r2, [pc, #16]	@ (800dd54 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd44:	f043 0306 	orr.w	r3, r3, #6
 800dd48:	6113      	str	r3, [r2, #16]
    break;
 800dd4a:	bf00      	nop
}
 800dd4c:	bf00      	nop
 800dd4e:	3708      	adds	r7, #8
 800dd50:	46bd      	mov	sp, r7
 800dd52:	bd80      	pop	{r7, pc}
 800dd54:	e000ed00 	.word	0xe000ed00

0800dd58 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dd58:	b480      	push	{r7}
 800dd5a:	b083      	sub	sp, #12
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dd60:	4b03      	ldr	r3, [pc, #12]	@ (800dd70 <USBD_static_malloc+0x18>)
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	370c      	adds	r7, #12
 800dd66:	46bd      	mov	sp, r7
 800dd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6c:	4770      	bx	lr
 800dd6e:	bf00      	nop
 800dd70:	20001668 	.word	0x20001668

0800dd74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dd74:	b480      	push	{r7}
 800dd76:	b083      	sub	sp, #12
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]

}
 800dd7c:	bf00      	nop
 800dd7e:	370c      	adds	r7, #12
 800dd80:	46bd      	mov	sp, r7
 800dd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd86:	4770      	bx	lr

0800dd88 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dd8c:	f7f2 ff5a 	bl	8000c44 <SystemClock_Config>
}
 800dd90:	bf00      	nop
 800dd92:	bd80      	pop	{r7, pc}

0800dd94 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dd94:	b480      	push	{r7}
 800dd96:	b085      	sub	sp, #20
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	4603      	mov	r3, r0
 800dd9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd9e:	2300      	movs	r3, #0
 800dda0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dda2:	79fb      	ldrb	r3, [r7, #7]
 800dda4:	2b03      	cmp	r3, #3
 800dda6:	d817      	bhi.n	800ddd8 <USBD_Get_USB_Status+0x44>
 800dda8:	a201      	add	r2, pc, #4	@ (adr r2, 800ddb0 <USBD_Get_USB_Status+0x1c>)
 800ddaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddae:	bf00      	nop
 800ddb0:	0800ddc1 	.word	0x0800ddc1
 800ddb4:	0800ddc7 	.word	0x0800ddc7
 800ddb8:	0800ddcd 	.word	0x0800ddcd
 800ddbc:	0800ddd3 	.word	0x0800ddd3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	73fb      	strb	r3, [r7, #15]
    break;
 800ddc4:	e00b      	b.n	800ddde <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ddc6:	2303      	movs	r3, #3
 800ddc8:	73fb      	strb	r3, [r7, #15]
    break;
 800ddca:	e008      	b.n	800ddde <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ddcc:	2301      	movs	r3, #1
 800ddce:	73fb      	strb	r3, [r7, #15]
    break;
 800ddd0:	e005      	b.n	800ddde <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ddd2:	2303      	movs	r3, #3
 800ddd4:	73fb      	strb	r3, [r7, #15]
    break;
 800ddd6:	e002      	b.n	800ddde <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ddd8:	2303      	movs	r3, #3
 800ddda:	73fb      	strb	r3, [r7, #15]
    break;
 800dddc:	bf00      	nop
  }
  return usb_status;
 800ddde:	7bfb      	ldrb	r3, [r7, #15]
}
 800dde0:	4618      	mov	r0, r3
 800dde2:	3714      	adds	r7, #20
 800dde4:	46bd      	mov	sp, r7
 800dde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddea:	4770      	bx	lr

0800ddec <std>:
 800ddec:	2300      	movs	r3, #0
 800ddee:	b510      	push	{r4, lr}
 800ddf0:	4604      	mov	r4, r0
 800ddf2:	e9c0 3300 	strd	r3, r3, [r0]
 800ddf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ddfa:	6083      	str	r3, [r0, #8]
 800ddfc:	8181      	strh	r1, [r0, #12]
 800ddfe:	6643      	str	r3, [r0, #100]	@ 0x64
 800de00:	81c2      	strh	r2, [r0, #14]
 800de02:	6183      	str	r3, [r0, #24]
 800de04:	4619      	mov	r1, r3
 800de06:	2208      	movs	r2, #8
 800de08:	305c      	adds	r0, #92	@ 0x5c
 800de0a:	f000 f9f9 	bl	800e200 <memset>
 800de0e:	4b0d      	ldr	r3, [pc, #52]	@ (800de44 <std+0x58>)
 800de10:	6263      	str	r3, [r4, #36]	@ 0x24
 800de12:	4b0d      	ldr	r3, [pc, #52]	@ (800de48 <std+0x5c>)
 800de14:	62a3      	str	r3, [r4, #40]	@ 0x28
 800de16:	4b0d      	ldr	r3, [pc, #52]	@ (800de4c <std+0x60>)
 800de18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800de1a:	4b0d      	ldr	r3, [pc, #52]	@ (800de50 <std+0x64>)
 800de1c:	6323      	str	r3, [r4, #48]	@ 0x30
 800de1e:	4b0d      	ldr	r3, [pc, #52]	@ (800de54 <std+0x68>)
 800de20:	6224      	str	r4, [r4, #32]
 800de22:	429c      	cmp	r4, r3
 800de24:	d006      	beq.n	800de34 <std+0x48>
 800de26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800de2a:	4294      	cmp	r4, r2
 800de2c:	d002      	beq.n	800de34 <std+0x48>
 800de2e:	33d0      	adds	r3, #208	@ 0xd0
 800de30:	429c      	cmp	r4, r3
 800de32:	d105      	bne.n	800de40 <std+0x54>
 800de34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800de38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de3c:	f000 ba58 	b.w	800e2f0 <__retarget_lock_init_recursive>
 800de40:	bd10      	pop	{r4, pc}
 800de42:	bf00      	nop
 800de44:	0800e051 	.word	0x0800e051
 800de48:	0800e073 	.word	0x0800e073
 800de4c:	0800e0ab 	.word	0x0800e0ab
 800de50:	0800e0cf 	.word	0x0800e0cf
 800de54:	20001888 	.word	0x20001888

0800de58 <stdio_exit_handler>:
 800de58:	4a02      	ldr	r2, [pc, #8]	@ (800de64 <stdio_exit_handler+0xc>)
 800de5a:	4903      	ldr	r1, [pc, #12]	@ (800de68 <stdio_exit_handler+0x10>)
 800de5c:	4803      	ldr	r0, [pc, #12]	@ (800de6c <stdio_exit_handler+0x14>)
 800de5e:	f000 b869 	b.w	800df34 <_fwalk_sglue>
 800de62:	bf00      	nop
 800de64:	20000184 	.word	0x20000184
 800de68:	0800eb8d 	.word	0x0800eb8d
 800de6c:	20000194 	.word	0x20000194

0800de70 <cleanup_stdio>:
 800de70:	6841      	ldr	r1, [r0, #4]
 800de72:	4b0c      	ldr	r3, [pc, #48]	@ (800dea4 <cleanup_stdio+0x34>)
 800de74:	4299      	cmp	r1, r3
 800de76:	b510      	push	{r4, lr}
 800de78:	4604      	mov	r4, r0
 800de7a:	d001      	beq.n	800de80 <cleanup_stdio+0x10>
 800de7c:	f000 fe86 	bl	800eb8c <_fflush_r>
 800de80:	68a1      	ldr	r1, [r4, #8]
 800de82:	4b09      	ldr	r3, [pc, #36]	@ (800dea8 <cleanup_stdio+0x38>)
 800de84:	4299      	cmp	r1, r3
 800de86:	d002      	beq.n	800de8e <cleanup_stdio+0x1e>
 800de88:	4620      	mov	r0, r4
 800de8a:	f000 fe7f 	bl	800eb8c <_fflush_r>
 800de8e:	68e1      	ldr	r1, [r4, #12]
 800de90:	4b06      	ldr	r3, [pc, #24]	@ (800deac <cleanup_stdio+0x3c>)
 800de92:	4299      	cmp	r1, r3
 800de94:	d004      	beq.n	800dea0 <cleanup_stdio+0x30>
 800de96:	4620      	mov	r0, r4
 800de98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de9c:	f000 be76 	b.w	800eb8c <_fflush_r>
 800dea0:	bd10      	pop	{r4, pc}
 800dea2:	bf00      	nop
 800dea4:	20001888 	.word	0x20001888
 800dea8:	200018f0 	.word	0x200018f0
 800deac:	20001958 	.word	0x20001958

0800deb0 <global_stdio_init.part.0>:
 800deb0:	b510      	push	{r4, lr}
 800deb2:	4b0b      	ldr	r3, [pc, #44]	@ (800dee0 <global_stdio_init.part.0+0x30>)
 800deb4:	4c0b      	ldr	r4, [pc, #44]	@ (800dee4 <global_stdio_init.part.0+0x34>)
 800deb6:	4a0c      	ldr	r2, [pc, #48]	@ (800dee8 <global_stdio_init.part.0+0x38>)
 800deb8:	601a      	str	r2, [r3, #0]
 800deba:	4620      	mov	r0, r4
 800debc:	2200      	movs	r2, #0
 800debe:	2104      	movs	r1, #4
 800dec0:	f7ff ff94 	bl	800ddec <std>
 800dec4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dec8:	2201      	movs	r2, #1
 800deca:	2109      	movs	r1, #9
 800decc:	f7ff ff8e 	bl	800ddec <std>
 800ded0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ded4:	2202      	movs	r2, #2
 800ded6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800deda:	2112      	movs	r1, #18
 800dedc:	f7ff bf86 	b.w	800ddec <std>
 800dee0:	200019c0 	.word	0x200019c0
 800dee4:	20001888 	.word	0x20001888
 800dee8:	0800de59 	.word	0x0800de59

0800deec <__sfp_lock_acquire>:
 800deec:	4801      	ldr	r0, [pc, #4]	@ (800def4 <__sfp_lock_acquire+0x8>)
 800deee:	f000 ba00 	b.w	800e2f2 <__retarget_lock_acquire_recursive>
 800def2:	bf00      	nop
 800def4:	200019c9 	.word	0x200019c9

0800def8 <__sfp_lock_release>:
 800def8:	4801      	ldr	r0, [pc, #4]	@ (800df00 <__sfp_lock_release+0x8>)
 800defa:	f000 b9fb 	b.w	800e2f4 <__retarget_lock_release_recursive>
 800defe:	bf00      	nop
 800df00:	200019c9 	.word	0x200019c9

0800df04 <__sinit>:
 800df04:	b510      	push	{r4, lr}
 800df06:	4604      	mov	r4, r0
 800df08:	f7ff fff0 	bl	800deec <__sfp_lock_acquire>
 800df0c:	6a23      	ldr	r3, [r4, #32]
 800df0e:	b11b      	cbz	r3, 800df18 <__sinit+0x14>
 800df10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df14:	f7ff bff0 	b.w	800def8 <__sfp_lock_release>
 800df18:	4b04      	ldr	r3, [pc, #16]	@ (800df2c <__sinit+0x28>)
 800df1a:	6223      	str	r3, [r4, #32]
 800df1c:	4b04      	ldr	r3, [pc, #16]	@ (800df30 <__sinit+0x2c>)
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d1f5      	bne.n	800df10 <__sinit+0xc>
 800df24:	f7ff ffc4 	bl	800deb0 <global_stdio_init.part.0>
 800df28:	e7f2      	b.n	800df10 <__sinit+0xc>
 800df2a:	bf00      	nop
 800df2c:	0800de71 	.word	0x0800de71
 800df30:	200019c0 	.word	0x200019c0

0800df34 <_fwalk_sglue>:
 800df34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df38:	4607      	mov	r7, r0
 800df3a:	4688      	mov	r8, r1
 800df3c:	4614      	mov	r4, r2
 800df3e:	2600      	movs	r6, #0
 800df40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800df44:	f1b9 0901 	subs.w	r9, r9, #1
 800df48:	d505      	bpl.n	800df56 <_fwalk_sglue+0x22>
 800df4a:	6824      	ldr	r4, [r4, #0]
 800df4c:	2c00      	cmp	r4, #0
 800df4e:	d1f7      	bne.n	800df40 <_fwalk_sglue+0xc>
 800df50:	4630      	mov	r0, r6
 800df52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df56:	89ab      	ldrh	r3, [r5, #12]
 800df58:	2b01      	cmp	r3, #1
 800df5a:	d907      	bls.n	800df6c <_fwalk_sglue+0x38>
 800df5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800df60:	3301      	adds	r3, #1
 800df62:	d003      	beq.n	800df6c <_fwalk_sglue+0x38>
 800df64:	4629      	mov	r1, r5
 800df66:	4638      	mov	r0, r7
 800df68:	47c0      	blx	r8
 800df6a:	4306      	orrs	r6, r0
 800df6c:	3568      	adds	r5, #104	@ 0x68
 800df6e:	e7e9      	b.n	800df44 <_fwalk_sglue+0x10>

0800df70 <iprintf>:
 800df70:	b40f      	push	{r0, r1, r2, r3}
 800df72:	b507      	push	{r0, r1, r2, lr}
 800df74:	4906      	ldr	r1, [pc, #24]	@ (800df90 <iprintf+0x20>)
 800df76:	ab04      	add	r3, sp, #16
 800df78:	6808      	ldr	r0, [r1, #0]
 800df7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800df7e:	6881      	ldr	r1, [r0, #8]
 800df80:	9301      	str	r3, [sp, #4]
 800df82:	f000 fadb 	bl	800e53c <_vfiprintf_r>
 800df86:	b003      	add	sp, #12
 800df88:	f85d eb04 	ldr.w	lr, [sp], #4
 800df8c:	b004      	add	sp, #16
 800df8e:	4770      	bx	lr
 800df90:	20000190 	.word	0x20000190

0800df94 <_puts_r>:
 800df94:	6a03      	ldr	r3, [r0, #32]
 800df96:	b570      	push	{r4, r5, r6, lr}
 800df98:	6884      	ldr	r4, [r0, #8]
 800df9a:	4605      	mov	r5, r0
 800df9c:	460e      	mov	r6, r1
 800df9e:	b90b      	cbnz	r3, 800dfa4 <_puts_r+0x10>
 800dfa0:	f7ff ffb0 	bl	800df04 <__sinit>
 800dfa4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dfa6:	07db      	lsls	r3, r3, #31
 800dfa8:	d405      	bmi.n	800dfb6 <_puts_r+0x22>
 800dfaa:	89a3      	ldrh	r3, [r4, #12]
 800dfac:	0598      	lsls	r0, r3, #22
 800dfae:	d402      	bmi.n	800dfb6 <_puts_r+0x22>
 800dfb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dfb2:	f000 f99e 	bl	800e2f2 <__retarget_lock_acquire_recursive>
 800dfb6:	89a3      	ldrh	r3, [r4, #12]
 800dfb8:	0719      	lsls	r1, r3, #28
 800dfba:	d502      	bpl.n	800dfc2 <_puts_r+0x2e>
 800dfbc:	6923      	ldr	r3, [r4, #16]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d135      	bne.n	800e02e <_puts_r+0x9a>
 800dfc2:	4621      	mov	r1, r4
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	f000 f8c5 	bl	800e154 <__swsetup_r>
 800dfca:	b380      	cbz	r0, 800e02e <_puts_r+0x9a>
 800dfcc:	f04f 35ff 	mov.w	r5, #4294967295
 800dfd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dfd2:	07da      	lsls	r2, r3, #31
 800dfd4:	d405      	bmi.n	800dfe2 <_puts_r+0x4e>
 800dfd6:	89a3      	ldrh	r3, [r4, #12]
 800dfd8:	059b      	lsls	r3, r3, #22
 800dfda:	d402      	bmi.n	800dfe2 <_puts_r+0x4e>
 800dfdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dfde:	f000 f989 	bl	800e2f4 <__retarget_lock_release_recursive>
 800dfe2:	4628      	mov	r0, r5
 800dfe4:	bd70      	pop	{r4, r5, r6, pc}
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	da04      	bge.n	800dff4 <_puts_r+0x60>
 800dfea:	69a2      	ldr	r2, [r4, #24]
 800dfec:	429a      	cmp	r2, r3
 800dfee:	dc17      	bgt.n	800e020 <_puts_r+0x8c>
 800dff0:	290a      	cmp	r1, #10
 800dff2:	d015      	beq.n	800e020 <_puts_r+0x8c>
 800dff4:	6823      	ldr	r3, [r4, #0]
 800dff6:	1c5a      	adds	r2, r3, #1
 800dff8:	6022      	str	r2, [r4, #0]
 800dffa:	7019      	strb	r1, [r3, #0]
 800dffc:	68a3      	ldr	r3, [r4, #8]
 800dffe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e002:	3b01      	subs	r3, #1
 800e004:	60a3      	str	r3, [r4, #8]
 800e006:	2900      	cmp	r1, #0
 800e008:	d1ed      	bne.n	800dfe6 <_puts_r+0x52>
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	da11      	bge.n	800e032 <_puts_r+0x9e>
 800e00e:	4622      	mov	r2, r4
 800e010:	210a      	movs	r1, #10
 800e012:	4628      	mov	r0, r5
 800e014:	f000 f85f 	bl	800e0d6 <__swbuf_r>
 800e018:	3001      	adds	r0, #1
 800e01a:	d0d7      	beq.n	800dfcc <_puts_r+0x38>
 800e01c:	250a      	movs	r5, #10
 800e01e:	e7d7      	b.n	800dfd0 <_puts_r+0x3c>
 800e020:	4622      	mov	r2, r4
 800e022:	4628      	mov	r0, r5
 800e024:	f000 f857 	bl	800e0d6 <__swbuf_r>
 800e028:	3001      	adds	r0, #1
 800e02a:	d1e7      	bne.n	800dffc <_puts_r+0x68>
 800e02c:	e7ce      	b.n	800dfcc <_puts_r+0x38>
 800e02e:	3e01      	subs	r6, #1
 800e030:	e7e4      	b.n	800dffc <_puts_r+0x68>
 800e032:	6823      	ldr	r3, [r4, #0]
 800e034:	1c5a      	adds	r2, r3, #1
 800e036:	6022      	str	r2, [r4, #0]
 800e038:	220a      	movs	r2, #10
 800e03a:	701a      	strb	r2, [r3, #0]
 800e03c:	e7ee      	b.n	800e01c <_puts_r+0x88>
	...

0800e040 <puts>:
 800e040:	4b02      	ldr	r3, [pc, #8]	@ (800e04c <puts+0xc>)
 800e042:	4601      	mov	r1, r0
 800e044:	6818      	ldr	r0, [r3, #0]
 800e046:	f7ff bfa5 	b.w	800df94 <_puts_r>
 800e04a:	bf00      	nop
 800e04c:	20000190 	.word	0x20000190

0800e050 <__sread>:
 800e050:	b510      	push	{r4, lr}
 800e052:	460c      	mov	r4, r1
 800e054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e058:	f000 f8fc 	bl	800e254 <_read_r>
 800e05c:	2800      	cmp	r0, #0
 800e05e:	bfab      	itete	ge
 800e060:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e062:	89a3      	ldrhlt	r3, [r4, #12]
 800e064:	181b      	addge	r3, r3, r0
 800e066:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e06a:	bfac      	ite	ge
 800e06c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e06e:	81a3      	strhlt	r3, [r4, #12]
 800e070:	bd10      	pop	{r4, pc}

0800e072 <__swrite>:
 800e072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e076:	461f      	mov	r7, r3
 800e078:	898b      	ldrh	r3, [r1, #12]
 800e07a:	05db      	lsls	r3, r3, #23
 800e07c:	4605      	mov	r5, r0
 800e07e:	460c      	mov	r4, r1
 800e080:	4616      	mov	r6, r2
 800e082:	d505      	bpl.n	800e090 <__swrite+0x1e>
 800e084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e088:	2302      	movs	r3, #2
 800e08a:	2200      	movs	r2, #0
 800e08c:	f000 f8d0 	bl	800e230 <_lseek_r>
 800e090:	89a3      	ldrh	r3, [r4, #12]
 800e092:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e096:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e09a:	81a3      	strh	r3, [r4, #12]
 800e09c:	4632      	mov	r2, r6
 800e09e:	463b      	mov	r3, r7
 800e0a0:	4628      	mov	r0, r5
 800e0a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0a6:	f000 b8e7 	b.w	800e278 <_write_r>

0800e0aa <__sseek>:
 800e0aa:	b510      	push	{r4, lr}
 800e0ac:	460c      	mov	r4, r1
 800e0ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0b2:	f000 f8bd 	bl	800e230 <_lseek_r>
 800e0b6:	1c43      	adds	r3, r0, #1
 800e0b8:	89a3      	ldrh	r3, [r4, #12]
 800e0ba:	bf15      	itete	ne
 800e0bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e0be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e0c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e0c6:	81a3      	strheq	r3, [r4, #12]
 800e0c8:	bf18      	it	ne
 800e0ca:	81a3      	strhne	r3, [r4, #12]
 800e0cc:	bd10      	pop	{r4, pc}

0800e0ce <__sclose>:
 800e0ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0d2:	f000 b89d 	b.w	800e210 <_close_r>

0800e0d6 <__swbuf_r>:
 800e0d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0d8:	460e      	mov	r6, r1
 800e0da:	4614      	mov	r4, r2
 800e0dc:	4605      	mov	r5, r0
 800e0de:	b118      	cbz	r0, 800e0e8 <__swbuf_r+0x12>
 800e0e0:	6a03      	ldr	r3, [r0, #32]
 800e0e2:	b90b      	cbnz	r3, 800e0e8 <__swbuf_r+0x12>
 800e0e4:	f7ff ff0e 	bl	800df04 <__sinit>
 800e0e8:	69a3      	ldr	r3, [r4, #24]
 800e0ea:	60a3      	str	r3, [r4, #8]
 800e0ec:	89a3      	ldrh	r3, [r4, #12]
 800e0ee:	071a      	lsls	r2, r3, #28
 800e0f0:	d501      	bpl.n	800e0f6 <__swbuf_r+0x20>
 800e0f2:	6923      	ldr	r3, [r4, #16]
 800e0f4:	b943      	cbnz	r3, 800e108 <__swbuf_r+0x32>
 800e0f6:	4621      	mov	r1, r4
 800e0f8:	4628      	mov	r0, r5
 800e0fa:	f000 f82b 	bl	800e154 <__swsetup_r>
 800e0fe:	b118      	cbz	r0, 800e108 <__swbuf_r+0x32>
 800e100:	f04f 37ff 	mov.w	r7, #4294967295
 800e104:	4638      	mov	r0, r7
 800e106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e108:	6823      	ldr	r3, [r4, #0]
 800e10a:	6922      	ldr	r2, [r4, #16]
 800e10c:	1a98      	subs	r0, r3, r2
 800e10e:	6963      	ldr	r3, [r4, #20]
 800e110:	b2f6      	uxtb	r6, r6
 800e112:	4283      	cmp	r3, r0
 800e114:	4637      	mov	r7, r6
 800e116:	dc05      	bgt.n	800e124 <__swbuf_r+0x4e>
 800e118:	4621      	mov	r1, r4
 800e11a:	4628      	mov	r0, r5
 800e11c:	f000 fd36 	bl	800eb8c <_fflush_r>
 800e120:	2800      	cmp	r0, #0
 800e122:	d1ed      	bne.n	800e100 <__swbuf_r+0x2a>
 800e124:	68a3      	ldr	r3, [r4, #8]
 800e126:	3b01      	subs	r3, #1
 800e128:	60a3      	str	r3, [r4, #8]
 800e12a:	6823      	ldr	r3, [r4, #0]
 800e12c:	1c5a      	adds	r2, r3, #1
 800e12e:	6022      	str	r2, [r4, #0]
 800e130:	701e      	strb	r6, [r3, #0]
 800e132:	6962      	ldr	r2, [r4, #20]
 800e134:	1c43      	adds	r3, r0, #1
 800e136:	429a      	cmp	r2, r3
 800e138:	d004      	beq.n	800e144 <__swbuf_r+0x6e>
 800e13a:	89a3      	ldrh	r3, [r4, #12]
 800e13c:	07db      	lsls	r3, r3, #31
 800e13e:	d5e1      	bpl.n	800e104 <__swbuf_r+0x2e>
 800e140:	2e0a      	cmp	r6, #10
 800e142:	d1df      	bne.n	800e104 <__swbuf_r+0x2e>
 800e144:	4621      	mov	r1, r4
 800e146:	4628      	mov	r0, r5
 800e148:	f000 fd20 	bl	800eb8c <_fflush_r>
 800e14c:	2800      	cmp	r0, #0
 800e14e:	d0d9      	beq.n	800e104 <__swbuf_r+0x2e>
 800e150:	e7d6      	b.n	800e100 <__swbuf_r+0x2a>
	...

0800e154 <__swsetup_r>:
 800e154:	b538      	push	{r3, r4, r5, lr}
 800e156:	4b29      	ldr	r3, [pc, #164]	@ (800e1fc <__swsetup_r+0xa8>)
 800e158:	4605      	mov	r5, r0
 800e15a:	6818      	ldr	r0, [r3, #0]
 800e15c:	460c      	mov	r4, r1
 800e15e:	b118      	cbz	r0, 800e168 <__swsetup_r+0x14>
 800e160:	6a03      	ldr	r3, [r0, #32]
 800e162:	b90b      	cbnz	r3, 800e168 <__swsetup_r+0x14>
 800e164:	f7ff fece 	bl	800df04 <__sinit>
 800e168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e16c:	0719      	lsls	r1, r3, #28
 800e16e:	d422      	bmi.n	800e1b6 <__swsetup_r+0x62>
 800e170:	06da      	lsls	r2, r3, #27
 800e172:	d407      	bmi.n	800e184 <__swsetup_r+0x30>
 800e174:	2209      	movs	r2, #9
 800e176:	602a      	str	r2, [r5, #0]
 800e178:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e17c:	81a3      	strh	r3, [r4, #12]
 800e17e:	f04f 30ff 	mov.w	r0, #4294967295
 800e182:	e033      	b.n	800e1ec <__swsetup_r+0x98>
 800e184:	0758      	lsls	r0, r3, #29
 800e186:	d512      	bpl.n	800e1ae <__swsetup_r+0x5a>
 800e188:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e18a:	b141      	cbz	r1, 800e19e <__swsetup_r+0x4a>
 800e18c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e190:	4299      	cmp	r1, r3
 800e192:	d002      	beq.n	800e19a <__swsetup_r+0x46>
 800e194:	4628      	mov	r0, r5
 800e196:	f000 f8af 	bl	800e2f8 <_free_r>
 800e19a:	2300      	movs	r3, #0
 800e19c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e19e:	89a3      	ldrh	r3, [r4, #12]
 800e1a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e1a4:	81a3      	strh	r3, [r4, #12]
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	6063      	str	r3, [r4, #4]
 800e1aa:	6923      	ldr	r3, [r4, #16]
 800e1ac:	6023      	str	r3, [r4, #0]
 800e1ae:	89a3      	ldrh	r3, [r4, #12]
 800e1b0:	f043 0308 	orr.w	r3, r3, #8
 800e1b4:	81a3      	strh	r3, [r4, #12]
 800e1b6:	6923      	ldr	r3, [r4, #16]
 800e1b8:	b94b      	cbnz	r3, 800e1ce <__swsetup_r+0x7a>
 800e1ba:	89a3      	ldrh	r3, [r4, #12]
 800e1bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e1c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e1c4:	d003      	beq.n	800e1ce <__swsetup_r+0x7a>
 800e1c6:	4621      	mov	r1, r4
 800e1c8:	4628      	mov	r0, r5
 800e1ca:	f000 fd2d 	bl	800ec28 <__smakebuf_r>
 800e1ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1d2:	f013 0201 	ands.w	r2, r3, #1
 800e1d6:	d00a      	beq.n	800e1ee <__swsetup_r+0x9a>
 800e1d8:	2200      	movs	r2, #0
 800e1da:	60a2      	str	r2, [r4, #8]
 800e1dc:	6962      	ldr	r2, [r4, #20]
 800e1de:	4252      	negs	r2, r2
 800e1e0:	61a2      	str	r2, [r4, #24]
 800e1e2:	6922      	ldr	r2, [r4, #16]
 800e1e4:	b942      	cbnz	r2, 800e1f8 <__swsetup_r+0xa4>
 800e1e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e1ea:	d1c5      	bne.n	800e178 <__swsetup_r+0x24>
 800e1ec:	bd38      	pop	{r3, r4, r5, pc}
 800e1ee:	0799      	lsls	r1, r3, #30
 800e1f0:	bf58      	it	pl
 800e1f2:	6962      	ldrpl	r2, [r4, #20]
 800e1f4:	60a2      	str	r2, [r4, #8]
 800e1f6:	e7f4      	b.n	800e1e2 <__swsetup_r+0x8e>
 800e1f8:	2000      	movs	r0, #0
 800e1fa:	e7f7      	b.n	800e1ec <__swsetup_r+0x98>
 800e1fc:	20000190 	.word	0x20000190

0800e200 <memset>:
 800e200:	4402      	add	r2, r0
 800e202:	4603      	mov	r3, r0
 800e204:	4293      	cmp	r3, r2
 800e206:	d100      	bne.n	800e20a <memset+0xa>
 800e208:	4770      	bx	lr
 800e20a:	f803 1b01 	strb.w	r1, [r3], #1
 800e20e:	e7f9      	b.n	800e204 <memset+0x4>

0800e210 <_close_r>:
 800e210:	b538      	push	{r3, r4, r5, lr}
 800e212:	4d06      	ldr	r5, [pc, #24]	@ (800e22c <_close_r+0x1c>)
 800e214:	2300      	movs	r3, #0
 800e216:	4604      	mov	r4, r0
 800e218:	4608      	mov	r0, r1
 800e21a:	602b      	str	r3, [r5, #0]
 800e21c:	f7f3 fe11 	bl	8001e42 <_close>
 800e220:	1c43      	adds	r3, r0, #1
 800e222:	d102      	bne.n	800e22a <_close_r+0x1a>
 800e224:	682b      	ldr	r3, [r5, #0]
 800e226:	b103      	cbz	r3, 800e22a <_close_r+0x1a>
 800e228:	6023      	str	r3, [r4, #0]
 800e22a:	bd38      	pop	{r3, r4, r5, pc}
 800e22c:	200019c4 	.word	0x200019c4

0800e230 <_lseek_r>:
 800e230:	b538      	push	{r3, r4, r5, lr}
 800e232:	4d07      	ldr	r5, [pc, #28]	@ (800e250 <_lseek_r+0x20>)
 800e234:	4604      	mov	r4, r0
 800e236:	4608      	mov	r0, r1
 800e238:	4611      	mov	r1, r2
 800e23a:	2200      	movs	r2, #0
 800e23c:	602a      	str	r2, [r5, #0]
 800e23e:	461a      	mov	r2, r3
 800e240:	f7f3 fe26 	bl	8001e90 <_lseek>
 800e244:	1c43      	adds	r3, r0, #1
 800e246:	d102      	bne.n	800e24e <_lseek_r+0x1e>
 800e248:	682b      	ldr	r3, [r5, #0]
 800e24a:	b103      	cbz	r3, 800e24e <_lseek_r+0x1e>
 800e24c:	6023      	str	r3, [r4, #0]
 800e24e:	bd38      	pop	{r3, r4, r5, pc}
 800e250:	200019c4 	.word	0x200019c4

0800e254 <_read_r>:
 800e254:	b538      	push	{r3, r4, r5, lr}
 800e256:	4d07      	ldr	r5, [pc, #28]	@ (800e274 <_read_r+0x20>)
 800e258:	4604      	mov	r4, r0
 800e25a:	4608      	mov	r0, r1
 800e25c:	4611      	mov	r1, r2
 800e25e:	2200      	movs	r2, #0
 800e260:	602a      	str	r2, [r5, #0]
 800e262:	461a      	mov	r2, r3
 800e264:	f7f3 fdb4 	bl	8001dd0 <_read>
 800e268:	1c43      	adds	r3, r0, #1
 800e26a:	d102      	bne.n	800e272 <_read_r+0x1e>
 800e26c:	682b      	ldr	r3, [r5, #0]
 800e26e:	b103      	cbz	r3, 800e272 <_read_r+0x1e>
 800e270:	6023      	str	r3, [r4, #0]
 800e272:	bd38      	pop	{r3, r4, r5, pc}
 800e274:	200019c4 	.word	0x200019c4

0800e278 <_write_r>:
 800e278:	b538      	push	{r3, r4, r5, lr}
 800e27a:	4d07      	ldr	r5, [pc, #28]	@ (800e298 <_write_r+0x20>)
 800e27c:	4604      	mov	r4, r0
 800e27e:	4608      	mov	r0, r1
 800e280:	4611      	mov	r1, r2
 800e282:	2200      	movs	r2, #0
 800e284:	602a      	str	r2, [r5, #0]
 800e286:	461a      	mov	r2, r3
 800e288:	f7f3 fdbf 	bl	8001e0a <_write>
 800e28c:	1c43      	adds	r3, r0, #1
 800e28e:	d102      	bne.n	800e296 <_write_r+0x1e>
 800e290:	682b      	ldr	r3, [r5, #0]
 800e292:	b103      	cbz	r3, 800e296 <_write_r+0x1e>
 800e294:	6023      	str	r3, [r4, #0]
 800e296:	bd38      	pop	{r3, r4, r5, pc}
 800e298:	200019c4 	.word	0x200019c4

0800e29c <__errno>:
 800e29c:	4b01      	ldr	r3, [pc, #4]	@ (800e2a4 <__errno+0x8>)
 800e29e:	6818      	ldr	r0, [r3, #0]
 800e2a0:	4770      	bx	lr
 800e2a2:	bf00      	nop
 800e2a4:	20000190 	.word	0x20000190

0800e2a8 <__libc_init_array>:
 800e2a8:	b570      	push	{r4, r5, r6, lr}
 800e2aa:	4d0d      	ldr	r5, [pc, #52]	@ (800e2e0 <__libc_init_array+0x38>)
 800e2ac:	4c0d      	ldr	r4, [pc, #52]	@ (800e2e4 <__libc_init_array+0x3c>)
 800e2ae:	1b64      	subs	r4, r4, r5
 800e2b0:	10a4      	asrs	r4, r4, #2
 800e2b2:	2600      	movs	r6, #0
 800e2b4:	42a6      	cmp	r6, r4
 800e2b6:	d109      	bne.n	800e2cc <__libc_init_array+0x24>
 800e2b8:	4d0b      	ldr	r5, [pc, #44]	@ (800e2e8 <__libc_init_array+0x40>)
 800e2ba:	4c0c      	ldr	r4, [pc, #48]	@ (800e2ec <__libc_init_array+0x44>)
 800e2bc:	f000 fd22 	bl	800ed04 <_init>
 800e2c0:	1b64      	subs	r4, r4, r5
 800e2c2:	10a4      	asrs	r4, r4, #2
 800e2c4:	2600      	movs	r6, #0
 800e2c6:	42a6      	cmp	r6, r4
 800e2c8:	d105      	bne.n	800e2d6 <__libc_init_array+0x2e>
 800e2ca:	bd70      	pop	{r4, r5, r6, pc}
 800e2cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2d0:	4798      	blx	r3
 800e2d2:	3601      	adds	r6, #1
 800e2d4:	e7ee      	b.n	800e2b4 <__libc_init_array+0xc>
 800e2d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2da:	4798      	blx	r3
 800e2dc:	3601      	adds	r6, #1
 800e2de:	e7f2      	b.n	800e2c6 <__libc_init_array+0x1e>
 800e2e0:	0800eeb0 	.word	0x0800eeb0
 800e2e4:	0800eeb0 	.word	0x0800eeb0
 800e2e8:	0800eeb0 	.word	0x0800eeb0
 800e2ec:	0800eeb4 	.word	0x0800eeb4

0800e2f0 <__retarget_lock_init_recursive>:
 800e2f0:	4770      	bx	lr

0800e2f2 <__retarget_lock_acquire_recursive>:
 800e2f2:	4770      	bx	lr

0800e2f4 <__retarget_lock_release_recursive>:
 800e2f4:	4770      	bx	lr
	...

0800e2f8 <_free_r>:
 800e2f8:	b538      	push	{r3, r4, r5, lr}
 800e2fa:	4605      	mov	r5, r0
 800e2fc:	2900      	cmp	r1, #0
 800e2fe:	d041      	beq.n	800e384 <_free_r+0x8c>
 800e300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e304:	1f0c      	subs	r4, r1, #4
 800e306:	2b00      	cmp	r3, #0
 800e308:	bfb8      	it	lt
 800e30a:	18e4      	addlt	r4, r4, r3
 800e30c:	f000 f8e0 	bl	800e4d0 <__malloc_lock>
 800e310:	4a1d      	ldr	r2, [pc, #116]	@ (800e388 <_free_r+0x90>)
 800e312:	6813      	ldr	r3, [r2, #0]
 800e314:	b933      	cbnz	r3, 800e324 <_free_r+0x2c>
 800e316:	6063      	str	r3, [r4, #4]
 800e318:	6014      	str	r4, [r2, #0]
 800e31a:	4628      	mov	r0, r5
 800e31c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e320:	f000 b8dc 	b.w	800e4dc <__malloc_unlock>
 800e324:	42a3      	cmp	r3, r4
 800e326:	d908      	bls.n	800e33a <_free_r+0x42>
 800e328:	6820      	ldr	r0, [r4, #0]
 800e32a:	1821      	adds	r1, r4, r0
 800e32c:	428b      	cmp	r3, r1
 800e32e:	bf01      	itttt	eq
 800e330:	6819      	ldreq	r1, [r3, #0]
 800e332:	685b      	ldreq	r3, [r3, #4]
 800e334:	1809      	addeq	r1, r1, r0
 800e336:	6021      	streq	r1, [r4, #0]
 800e338:	e7ed      	b.n	800e316 <_free_r+0x1e>
 800e33a:	461a      	mov	r2, r3
 800e33c:	685b      	ldr	r3, [r3, #4]
 800e33e:	b10b      	cbz	r3, 800e344 <_free_r+0x4c>
 800e340:	42a3      	cmp	r3, r4
 800e342:	d9fa      	bls.n	800e33a <_free_r+0x42>
 800e344:	6811      	ldr	r1, [r2, #0]
 800e346:	1850      	adds	r0, r2, r1
 800e348:	42a0      	cmp	r0, r4
 800e34a:	d10b      	bne.n	800e364 <_free_r+0x6c>
 800e34c:	6820      	ldr	r0, [r4, #0]
 800e34e:	4401      	add	r1, r0
 800e350:	1850      	adds	r0, r2, r1
 800e352:	4283      	cmp	r3, r0
 800e354:	6011      	str	r1, [r2, #0]
 800e356:	d1e0      	bne.n	800e31a <_free_r+0x22>
 800e358:	6818      	ldr	r0, [r3, #0]
 800e35a:	685b      	ldr	r3, [r3, #4]
 800e35c:	6053      	str	r3, [r2, #4]
 800e35e:	4408      	add	r0, r1
 800e360:	6010      	str	r0, [r2, #0]
 800e362:	e7da      	b.n	800e31a <_free_r+0x22>
 800e364:	d902      	bls.n	800e36c <_free_r+0x74>
 800e366:	230c      	movs	r3, #12
 800e368:	602b      	str	r3, [r5, #0]
 800e36a:	e7d6      	b.n	800e31a <_free_r+0x22>
 800e36c:	6820      	ldr	r0, [r4, #0]
 800e36e:	1821      	adds	r1, r4, r0
 800e370:	428b      	cmp	r3, r1
 800e372:	bf04      	itt	eq
 800e374:	6819      	ldreq	r1, [r3, #0]
 800e376:	685b      	ldreq	r3, [r3, #4]
 800e378:	6063      	str	r3, [r4, #4]
 800e37a:	bf04      	itt	eq
 800e37c:	1809      	addeq	r1, r1, r0
 800e37e:	6021      	streq	r1, [r4, #0]
 800e380:	6054      	str	r4, [r2, #4]
 800e382:	e7ca      	b.n	800e31a <_free_r+0x22>
 800e384:	bd38      	pop	{r3, r4, r5, pc}
 800e386:	bf00      	nop
 800e388:	200019d0 	.word	0x200019d0

0800e38c <sbrk_aligned>:
 800e38c:	b570      	push	{r4, r5, r6, lr}
 800e38e:	4e0f      	ldr	r6, [pc, #60]	@ (800e3cc <sbrk_aligned+0x40>)
 800e390:	460c      	mov	r4, r1
 800e392:	6831      	ldr	r1, [r6, #0]
 800e394:	4605      	mov	r5, r0
 800e396:	b911      	cbnz	r1, 800e39e <sbrk_aligned+0x12>
 800e398:	f000 fca4 	bl	800ece4 <_sbrk_r>
 800e39c:	6030      	str	r0, [r6, #0]
 800e39e:	4621      	mov	r1, r4
 800e3a0:	4628      	mov	r0, r5
 800e3a2:	f000 fc9f 	bl	800ece4 <_sbrk_r>
 800e3a6:	1c43      	adds	r3, r0, #1
 800e3a8:	d103      	bne.n	800e3b2 <sbrk_aligned+0x26>
 800e3aa:	f04f 34ff 	mov.w	r4, #4294967295
 800e3ae:	4620      	mov	r0, r4
 800e3b0:	bd70      	pop	{r4, r5, r6, pc}
 800e3b2:	1cc4      	adds	r4, r0, #3
 800e3b4:	f024 0403 	bic.w	r4, r4, #3
 800e3b8:	42a0      	cmp	r0, r4
 800e3ba:	d0f8      	beq.n	800e3ae <sbrk_aligned+0x22>
 800e3bc:	1a21      	subs	r1, r4, r0
 800e3be:	4628      	mov	r0, r5
 800e3c0:	f000 fc90 	bl	800ece4 <_sbrk_r>
 800e3c4:	3001      	adds	r0, #1
 800e3c6:	d1f2      	bne.n	800e3ae <sbrk_aligned+0x22>
 800e3c8:	e7ef      	b.n	800e3aa <sbrk_aligned+0x1e>
 800e3ca:	bf00      	nop
 800e3cc:	200019cc 	.word	0x200019cc

0800e3d0 <_malloc_r>:
 800e3d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3d4:	1ccd      	adds	r5, r1, #3
 800e3d6:	f025 0503 	bic.w	r5, r5, #3
 800e3da:	3508      	adds	r5, #8
 800e3dc:	2d0c      	cmp	r5, #12
 800e3de:	bf38      	it	cc
 800e3e0:	250c      	movcc	r5, #12
 800e3e2:	2d00      	cmp	r5, #0
 800e3e4:	4606      	mov	r6, r0
 800e3e6:	db01      	blt.n	800e3ec <_malloc_r+0x1c>
 800e3e8:	42a9      	cmp	r1, r5
 800e3ea:	d904      	bls.n	800e3f6 <_malloc_r+0x26>
 800e3ec:	230c      	movs	r3, #12
 800e3ee:	6033      	str	r3, [r6, #0]
 800e3f0:	2000      	movs	r0, #0
 800e3f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e4cc <_malloc_r+0xfc>
 800e3fa:	f000 f869 	bl	800e4d0 <__malloc_lock>
 800e3fe:	f8d8 3000 	ldr.w	r3, [r8]
 800e402:	461c      	mov	r4, r3
 800e404:	bb44      	cbnz	r4, 800e458 <_malloc_r+0x88>
 800e406:	4629      	mov	r1, r5
 800e408:	4630      	mov	r0, r6
 800e40a:	f7ff ffbf 	bl	800e38c <sbrk_aligned>
 800e40e:	1c43      	adds	r3, r0, #1
 800e410:	4604      	mov	r4, r0
 800e412:	d158      	bne.n	800e4c6 <_malloc_r+0xf6>
 800e414:	f8d8 4000 	ldr.w	r4, [r8]
 800e418:	4627      	mov	r7, r4
 800e41a:	2f00      	cmp	r7, #0
 800e41c:	d143      	bne.n	800e4a6 <_malloc_r+0xd6>
 800e41e:	2c00      	cmp	r4, #0
 800e420:	d04b      	beq.n	800e4ba <_malloc_r+0xea>
 800e422:	6823      	ldr	r3, [r4, #0]
 800e424:	4639      	mov	r1, r7
 800e426:	4630      	mov	r0, r6
 800e428:	eb04 0903 	add.w	r9, r4, r3
 800e42c:	f000 fc5a 	bl	800ece4 <_sbrk_r>
 800e430:	4581      	cmp	r9, r0
 800e432:	d142      	bne.n	800e4ba <_malloc_r+0xea>
 800e434:	6821      	ldr	r1, [r4, #0]
 800e436:	1a6d      	subs	r5, r5, r1
 800e438:	4629      	mov	r1, r5
 800e43a:	4630      	mov	r0, r6
 800e43c:	f7ff ffa6 	bl	800e38c <sbrk_aligned>
 800e440:	3001      	adds	r0, #1
 800e442:	d03a      	beq.n	800e4ba <_malloc_r+0xea>
 800e444:	6823      	ldr	r3, [r4, #0]
 800e446:	442b      	add	r3, r5
 800e448:	6023      	str	r3, [r4, #0]
 800e44a:	f8d8 3000 	ldr.w	r3, [r8]
 800e44e:	685a      	ldr	r2, [r3, #4]
 800e450:	bb62      	cbnz	r2, 800e4ac <_malloc_r+0xdc>
 800e452:	f8c8 7000 	str.w	r7, [r8]
 800e456:	e00f      	b.n	800e478 <_malloc_r+0xa8>
 800e458:	6822      	ldr	r2, [r4, #0]
 800e45a:	1b52      	subs	r2, r2, r5
 800e45c:	d420      	bmi.n	800e4a0 <_malloc_r+0xd0>
 800e45e:	2a0b      	cmp	r2, #11
 800e460:	d917      	bls.n	800e492 <_malloc_r+0xc2>
 800e462:	1961      	adds	r1, r4, r5
 800e464:	42a3      	cmp	r3, r4
 800e466:	6025      	str	r5, [r4, #0]
 800e468:	bf18      	it	ne
 800e46a:	6059      	strne	r1, [r3, #4]
 800e46c:	6863      	ldr	r3, [r4, #4]
 800e46e:	bf08      	it	eq
 800e470:	f8c8 1000 	streq.w	r1, [r8]
 800e474:	5162      	str	r2, [r4, r5]
 800e476:	604b      	str	r3, [r1, #4]
 800e478:	4630      	mov	r0, r6
 800e47a:	f000 f82f 	bl	800e4dc <__malloc_unlock>
 800e47e:	f104 000b 	add.w	r0, r4, #11
 800e482:	1d23      	adds	r3, r4, #4
 800e484:	f020 0007 	bic.w	r0, r0, #7
 800e488:	1ac2      	subs	r2, r0, r3
 800e48a:	bf1c      	itt	ne
 800e48c:	1a1b      	subne	r3, r3, r0
 800e48e:	50a3      	strne	r3, [r4, r2]
 800e490:	e7af      	b.n	800e3f2 <_malloc_r+0x22>
 800e492:	6862      	ldr	r2, [r4, #4]
 800e494:	42a3      	cmp	r3, r4
 800e496:	bf0c      	ite	eq
 800e498:	f8c8 2000 	streq.w	r2, [r8]
 800e49c:	605a      	strne	r2, [r3, #4]
 800e49e:	e7eb      	b.n	800e478 <_malloc_r+0xa8>
 800e4a0:	4623      	mov	r3, r4
 800e4a2:	6864      	ldr	r4, [r4, #4]
 800e4a4:	e7ae      	b.n	800e404 <_malloc_r+0x34>
 800e4a6:	463c      	mov	r4, r7
 800e4a8:	687f      	ldr	r7, [r7, #4]
 800e4aa:	e7b6      	b.n	800e41a <_malloc_r+0x4a>
 800e4ac:	461a      	mov	r2, r3
 800e4ae:	685b      	ldr	r3, [r3, #4]
 800e4b0:	42a3      	cmp	r3, r4
 800e4b2:	d1fb      	bne.n	800e4ac <_malloc_r+0xdc>
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	6053      	str	r3, [r2, #4]
 800e4b8:	e7de      	b.n	800e478 <_malloc_r+0xa8>
 800e4ba:	230c      	movs	r3, #12
 800e4bc:	6033      	str	r3, [r6, #0]
 800e4be:	4630      	mov	r0, r6
 800e4c0:	f000 f80c 	bl	800e4dc <__malloc_unlock>
 800e4c4:	e794      	b.n	800e3f0 <_malloc_r+0x20>
 800e4c6:	6005      	str	r5, [r0, #0]
 800e4c8:	e7d6      	b.n	800e478 <_malloc_r+0xa8>
 800e4ca:	bf00      	nop
 800e4cc:	200019d0 	.word	0x200019d0

0800e4d0 <__malloc_lock>:
 800e4d0:	4801      	ldr	r0, [pc, #4]	@ (800e4d8 <__malloc_lock+0x8>)
 800e4d2:	f7ff bf0e 	b.w	800e2f2 <__retarget_lock_acquire_recursive>
 800e4d6:	bf00      	nop
 800e4d8:	200019c8 	.word	0x200019c8

0800e4dc <__malloc_unlock>:
 800e4dc:	4801      	ldr	r0, [pc, #4]	@ (800e4e4 <__malloc_unlock+0x8>)
 800e4de:	f7ff bf09 	b.w	800e2f4 <__retarget_lock_release_recursive>
 800e4e2:	bf00      	nop
 800e4e4:	200019c8 	.word	0x200019c8

0800e4e8 <__sfputc_r>:
 800e4e8:	6893      	ldr	r3, [r2, #8]
 800e4ea:	3b01      	subs	r3, #1
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	b410      	push	{r4}
 800e4f0:	6093      	str	r3, [r2, #8]
 800e4f2:	da08      	bge.n	800e506 <__sfputc_r+0x1e>
 800e4f4:	6994      	ldr	r4, [r2, #24]
 800e4f6:	42a3      	cmp	r3, r4
 800e4f8:	db01      	blt.n	800e4fe <__sfputc_r+0x16>
 800e4fa:	290a      	cmp	r1, #10
 800e4fc:	d103      	bne.n	800e506 <__sfputc_r+0x1e>
 800e4fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e502:	f7ff bde8 	b.w	800e0d6 <__swbuf_r>
 800e506:	6813      	ldr	r3, [r2, #0]
 800e508:	1c58      	adds	r0, r3, #1
 800e50a:	6010      	str	r0, [r2, #0]
 800e50c:	7019      	strb	r1, [r3, #0]
 800e50e:	4608      	mov	r0, r1
 800e510:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e514:	4770      	bx	lr

0800e516 <__sfputs_r>:
 800e516:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e518:	4606      	mov	r6, r0
 800e51a:	460f      	mov	r7, r1
 800e51c:	4614      	mov	r4, r2
 800e51e:	18d5      	adds	r5, r2, r3
 800e520:	42ac      	cmp	r4, r5
 800e522:	d101      	bne.n	800e528 <__sfputs_r+0x12>
 800e524:	2000      	movs	r0, #0
 800e526:	e007      	b.n	800e538 <__sfputs_r+0x22>
 800e528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e52c:	463a      	mov	r2, r7
 800e52e:	4630      	mov	r0, r6
 800e530:	f7ff ffda 	bl	800e4e8 <__sfputc_r>
 800e534:	1c43      	adds	r3, r0, #1
 800e536:	d1f3      	bne.n	800e520 <__sfputs_r+0xa>
 800e538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e53c <_vfiprintf_r>:
 800e53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e540:	460d      	mov	r5, r1
 800e542:	b09d      	sub	sp, #116	@ 0x74
 800e544:	4614      	mov	r4, r2
 800e546:	4698      	mov	r8, r3
 800e548:	4606      	mov	r6, r0
 800e54a:	b118      	cbz	r0, 800e554 <_vfiprintf_r+0x18>
 800e54c:	6a03      	ldr	r3, [r0, #32]
 800e54e:	b90b      	cbnz	r3, 800e554 <_vfiprintf_r+0x18>
 800e550:	f7ff fcd8 	bl	800df04 <__sinit>
 800e554:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e556:	07d9      	lsls	r1, r3, #31
 800e558:	d405      	bmi.n	800e566 <_vfiprintf_r+0x2a>
 800e55a:	89ab      	ldrh	r3, [r5, #12]
 800e55c:	059a      	lsls	r2, r3, #22
 800e55e:	d402      	bmi.n	800e566 <_vfiprintf_r+0x2a>
 800e560:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e562:	f7ff fec6 	bl	800e2f2 <__retarget_lock_acquire_recursive>
 800e566:	89ab      	ldrh	r3, [r5, #12]
 800e568:	071b      	lsls	r3, r3, #28
 800e56a:	d501      	bpl.n	800e570 <_vfiprintf_r+0x34>
 800e56c:	692b      	ldr	r3, [r5, #16]
 800e56e:	b99b      	cbnz	r3, 800e598 <_vfiprintf_r+0x5c>
 800e570:	4629      	mov	r1, r5
 800e572:	4630      	mov	r0, r6
 800e574:	f7ff fdee 	bl	800e154 <__swsetup_r>
 800e578:	b170      	cbz	r0, 800e598 <_vfiprintf_r+0x5c>
 800e57a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e57c:	07dc      	lsls	r4, r3, #31
 800e57e:	d504      	bpl.n	800e58a <_vfiprintf_r+0x4e>
 800e580:	f04f 30ff 	mov.w	r0, #4294967295
 800e584:	b01d      	add	sp, #116	@ 0x74
 800e586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e58a:	89ab      	ldrh	r3, [r5, #12]
 800e58c:	0598      	lsls	r0, r3, #22
 800e58e:	d4f7      	bmi.n	800e580 <_vfiprintf_r+0x44>
 800e590:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e592:	f7ff feaf 	bl	800e2f4 <__retarget_lock_release_recursive>
 800e596:	e7f3      	b.n	800e580 <_vfiprintf_r+0x44>
 800e598:	2300      	movs	r3, #0
 800e59a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e59c:	2320      	movs	r3, #32
 800e59e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e5a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e5a6:	2330      	movs	r3, #48	@ 0x30
 800e5a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e758 <_vfiprintf_r+0x21c>
 800e5ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e5b0:	f04f 0901 	mov.w	r9, #1
 800e5b4:	4623      	mov	r3, r4
 800e5b6:	469a      	mov	sl, r3
 800e5b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5bc:	b10a      	cbz	r2, 800e5c2 <_vfiprintf_r+0x86>
 800e5be:	2a25      	cmp	r2, #37	@ 0x25
 800e5c0:	d1f9      	bne.n	800e5b6 <_vfiprintf_r+0x7a>
 800e5c2:	ebba 0b04 	subs.w	fp, sl, r4
 800e5c6:	d00b      	beq.n	800e5e0 <_vfiprintf_r+0xa4>
 800e5c8:	465b      	mov	r3, fp
 800e5ca:	4622      	mov	r2, r4
 800e5cc:	4629      	mov	r1, r5
 800e5ce:	4630      	mov	r0, r6
 800e5d0:	f7ff ffa1 	bl	800e516 <__sfputs_r>
 800e5d4:	3001      	adds	r0, #1
 800e5d6:	f000 80a7 	beq.w	800e728 <_vfiprintf_r+0x1ec>
 800e5da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5dc:	445a      	add	r2, fp
 800e5de:	9209      	str	r2, [sp, #36]	@ 0x24
 800e5e0:	f89a 3000 	ldrb.w	r3, [sl]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	f000 809f 	beq.w	800e728 <_vfiprintf_r+0x1ec>
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e5f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5f4:	f10a 0a01 	add.w	sl, sl, #1
 800e5f8:	9304      	str	r3, [sp, #16]
 800e5fa:	9307      	str	r3, [sp, #28]
 800e5fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e600:	931a      	str	r3, [sp, #104]	@ 0x68
 800e602:	4654      	mov	r4, sl
 800e604:	2205      	movs	r2, #5
 800e606:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e60a:	4853      	ldr	r0, [pc, #332]	@ (800e758 <_vfiprintf_r+0x21c>)
 800e60c:	f7f1 fe08 	bl	8000220 <memchr>
 800e610:	9a04      	ldr	r2, [sp, #16]
 800e612:	b9d8      	cbnz	r0, 800e64c <_vfiprintf_r+0x110>
 800e614:	06d1      	lsls	r1, r2, #27
 800e616:	bf44      	itt	mi
 800e618:	2320      	movmi	r3, #32
 800e61a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e61e:	0713      	lsls	r3, r2, #28
 800e620:	bf44      	itt	mi
 800e622:	232b      	movmi	r3, #43	@ 0x2b
 800e624:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e628:	f89a 3000 	ldrb.w	r3, [sl]
 800e62c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e62e:	d015      	beq.n	800e65c <_vfiprintf_r+0x120>
 800e630:	9a07      	ldr	r2, [sp, #28]
 800e632:	4654      	mov	r4, sl
 800e634:	2000      	movs	r0, #0
 800e636:	f04f 0c0a 	mov.w	ip, #10
 800e63a:	4621      	mov	r1, r4
 800e63c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e640:	3b30      	subs	r3, #48	@ 0x30
 800e642:	2b09      	cmp	r3, #9
 800e644:	d94b      	bls.n	800e6de <_vfiprintf_r+0x1a2>
 800e646:	b1b0      	cbz	r0, 800e676 <_vfiprintf_r+0x13a>
 800e648:	9207      	str	r2, [sp, #28]
 800e64a:	e014      	b.n	800e676 <_vfiprintf_r+0x13a>
 800e64c:	eba0 0308 	sub.w	r3, r0, r8
 800e650:	fa09 f303 	lsl.w	r3, r9, r3
 800e654:	4313      	orrs	r3, r2
 800e656:	9304      	str	r3, [sp, #16]
 800e658:	46a2      	mov	sl, r4
 800e65a:	e7d2      	b.n	800e602 <_vfiprintf_r+0xc6>
 800e65c:	9b03      	ldr	r3, [sp, #12]
 800e65e:	1d19      	adds	r1, r3, #4
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	9103      	str	r1, [sp, #12]
 800e664:	2b00      	cmp	r3, #0
 800e666:	bfbb      	ittet	lt
 800e668:	425b      	neglt	r3, r3
 800e66a:	f042 0202 	orrlt.w	r2, r2, #2
 800e66e:	9307      	strge	r3, [sp, #28]
 800e670:	9307      	strlt	r3, [sp, #28]
 800e672:	bfb8      	it	lt
 800e674:	9204      	strlt	r2, [sp, #16]
 800e676:	7823      	ldrb	r3, [r4, #0]
 800e678:	2b2e      	cmp	r3, #46	@ 0x2e
 800e67a:	d10a      	bne.n	800e692 <_vfiprintf_r+0x156>
 800e67c:	7863      	ldrb	r3, [r4, #1]
 800e67e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e680:	d132      	bne.n	800e6e8 <_vfiprintf_r+0x1ac>
 800e682:	9b03      	ldr	r3, [sp, #12]
 800e684:	1d1a      	adds	r2, r3, #4
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	9203      	str	r2, [sp, #12]
 800e68a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e68e:	3402      	adds	r4, #2
 800e690:	9305      	str	r3, [sp, #20]
 800e692:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e768 <_vfiprintf_r+0x22c>
 800e696:	7821      	ldrb	r1, [r4, #0]
 800e698:	2203      	movs	r2, #3
 800e69a:	4650      	mov	r0, sl
 800e69c:	f7f1 fdc0 	bl	8000220 <memchr>
 800e6a0:	b138      	cbz	r0, 800e6b2 <_vfiprintf_r+0x176>
 800e6a2:	9b04      	ldr	r3, [sp, #16]
 800e6a4:	eba0 000a 	sub.w	r0, r0, sl
 800e6a8:	2240      	movs	r2, #64	@ 0x40
 800e6aa:	4082      	lsls	r2, r0
 800e6ac:	4313      	orrs	r3, r2
 800e6ae:	3401      	adds	r4, #1
 800e6b0:	9304      	str	r3, [sp, #16]
 800e6b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6b6:	4829      	ldr	r0, [pc, #164]	@ (800e75c <_vfiprintf_r+0x220>)
 800e6b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e6bc:	2206      	movs	r2, #6
 800e6be:	f7f1 fdaf 	bl	8000220 <memchr>
 800e6c2:	2800      	cmp	r0, #0
 800e6c4:	d03f      	beq.n	800e746 <_vfiprintf_r+0x20a>
 800e6c6:	4b26      	ldr	r3, [pc, #152]	@ (800e760 <_vfiprintf_r+0x224>)
 800e6c8:	bb1b      	cbnz	r3, 800e712 <_vfiprintf_r+0x1d6>
 800e6ca:	9b03      	ldr	r3, [sp, #12]
 800e6cc:	3307      	adds	r3, #7
 800e6ce:	f023 0307 	bic.w	r3, r3, #7
 800e6d2:	3308      	adds	r3, #8
 800e6d4:	9303      	str	r3, [sp, #12]
 800e6d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6d8:	443b      	add	r3, r7
 800e6da:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6dc:	e76a      	b.n	800e5b4 <_vfiprintf_r+0x78>
 800e6de:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6e2:	460c      	mov	r4, r1
 800e6e4:	2001      	movs	r0, #1
 800e6e6:	e7a8      	b.n	800e63a <_vfiprintf_r+0xfe>
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	3401      	adds	r4, #1
 800e6ec:	9305      	str	r3, [sp, #20]
 800e6ee:	4619      	mov	r1, r3
 800e6f0:	f04f 0c0a 	mov.w	ip, #10
 800e6f4:	4620      	mov	r0, r4
 800e6f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6fa:	3a30      	subs	r2, #48	@ 0x30
 800e6fc:	2a09      	cmp	r2, #9
 800e6fe:	d903      	bls.n	800e708 <_vfiprintf_r+0x1cc>
 800e700:	2b00      	cmp	r3, #0
 800e702:	d0c6      	beq.n	800e692 <_vfiprintf_r+0x156>
 800e704:	9105      	str	r1, [sp, #20]
 800e706:	e7c4      	b.n	800e692 <_vfiprintf_r+0x156>
 800e708:	fb0c 2101 	mla	r1, ip, r1, r2
 800e70c:	4604      	mov	r4, r0
 800e70e:	2301      	movs	r3, #1
 800e710:	e7f0      	b.n	800e6f4 <_vfiprintf_r+0x1b8>
 800e712:	ab03      	add	r3, sp, #12
 800e714:	9300      	str	r3, [sp, #0]
 800e716:	462a      	mov	r2, r5
 800e718:	4b12      	ldr	r3, [pc, #72]	@ (800e764 <_vfiprintf_r+0x228>)
 800e71a:	a904      	add	r1, sp, #16
 800e71c:	4630      	mov	r0, r6
 800e71e:	f3af 8000 	nop.w
 800e722:	4607      	mov	r7, r0
 800e724:	1c78      	adds	r0, r7, #1
 800e726:	d1d6      	bne.n	800e6d6 <_vfiprintf_r+0x19a>
 800e728:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e72a:	07d9      	lsls	r1, r3, #31
 800e72c:	d405      	bmi.n	800e73a <_vfiprintf_r+0x1fe>
 800e72e:	89ab      	ldrh	r3, [r5, #12]
 800e730:	059a      	lsls	r2, r3, #22
 800e732:	d402      	bmi.n	800e73a <_vfiprintf_r+0x1fe>
 800e734:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e736:	f7ff fddd 	bl	800e2f4 <__retarget_lock_release_recursive>
 800e73a:	89ab      	ldrh	r3, [r5, #12]
 800e73c:	065b      	lsls	r3, r3, #25
 800e73e:	f53f af1f 	bmi.w	800e580 <_vfiprintf_r+0x44>
 800e742:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e744:	e71e      	b.n	800e584 <_vfiprintf_r+0x48>
 800e746:	ab03      	add	r3, sp, #12
 800e748:	9300      	str	r3, [sp, #0]
 800e74a:	462a      	mov	r2, r5
 800e74c:	4b05      	ldr	r3, [pc, #20]	@ (800e764 <_vfiprintf_r+0x228>)
 800e74e:	a904      	add	r1, sp, #16
 800e750:	4630      	mov	r0, r6
 800e752:	f000 f879 	bl	800e848 <_printf_i>
 800e756:	e7e4      	b.n	800e722 <_vfiprintf_r+0x1e6>
 800e758:	0800ee74 	.word	0x0800ee74
 800e75c:	0800ee7e 	.word	0x0800ee7e
 800e760:	00000000 	.word	0x00000000
 800e764:	0800e517 	.word	0x0800e517
 800e768:	0800ee7a 	.word	0x0800ee7a

0800e76c <_printf_common>:
 800e76c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e770:	4616      	mov	r6, r2
 800e772:	4698      	mov	r8, r3
 800e774:	688a      	ldr	r2, [r1, #8]
 800e776:	690b      	ldr	r3, [r1, #16]
 800e778:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e77c:	4293      	cmp	r3, r2
 800e77e:	bfb8      	it	lt
 800e780:	4613      	movlt	r3, r2
 800e782:	6033      	str	r3, [r6, #0]
 800e784:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e788:	4607      	mov	r7, r0
 800e78a:	460c      	mov	r4, r1
 800e78c:	b10a      	cbz	r2, 800e792 <_printf_common+0x26>
 800e78e:	3301      	adds	r3, #1
 800e790:	6033      	str	r3, [r6, #0]
 800e792:	6823      	ldr	r3, [r4, #0]
 800e794:	0699      	lsls	r1, r3, #26
 800e796:	bf42      	ittt	mi
 800e798:	6833      	ldrmi	r3, [r6, #0]
 800e79a:	3302      	addmi	r3, #2
 800e79c:	6033      	strmi	r3, [r6, #0]
 800e79e:	6825      	ldr	r5, [r4, #0]
 800e7a0:	f015 0506 	ands.w	r5, r5, #6
 800e7a4:	d106      	bne.n	800e7b4 <_printf_common+0x48>
 800e7a6:	f104 0a19 	add.w	sl, r4, #25
 800e7aa:	68e3      	ldr	r3, [r4, #12]
 800e7ac:	6832      	ldr	r2, [r6, #0]
 800e7ae:	1a9b      	subs	r3, r3, r2
 800e7b0:	42ab      	cmp	r3, r5
 800e7b2:	dc26      	bgt.n	800e802 <_printf_common+0x96>
 800e7b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e7b8:	6822      	ldr	r2, [r4, #0]
 800e7ba:	3b00      	subs	r3, #0
 800e7bc:	bf18      	it	ne
 800e7be:	2301      	movne	r3, #1
 800e7c0:	0692      	lsls	r2, r2, #26
 800e7c2:	d42b      	bmi.n	800e81c <_printf_common+0xb0>
 800e7c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e7c8:	4641      	mov	r1, r8
 800e7ca:	4638      	mov	r0, r7
 800e7cc:	47c8      	blx	r9
 800e7ce:	3001      	adds	r0, #1
 800e7d0:	d01e      	beq.n	800e810 <_printf_common+0xa4>
 800e7d2:	6823      	ldr	r3, [r4, #0]
 800e7d4:	6922      	ldr	r2, [r4, #16]
 800e7d6:	f003 0306 	and.w	r3, r3, #6
 800e7da:	2b04      	cmp	r3, #4
 800e7dc:	bf02      	ittt	eq
 800e7de:	68e5      	ldreq	r5, [r4, #12]
 800e7e0:	6833      	ldreq	r3, [r6, #0]
 800e7e2:	1aed      	subeq	r5, r5, r3
 800e7e4:	68a3      	ldr	r3, [r4, #8]
 800e7e6:	bf0c      	ite	eq
 800e7e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e7ec:	2500      	movne	r5, #0
 800e7ee:	4293      	cmp	r3, r2
 800e7f0:	bfc4      	itt	gt
 800e7f2:	1a9b      	subgt	r3, r3, r2
 800e7f4:	18ed      	addgt	r5, r5, r3
 800e7f6:	2600      	movs	r6, #0
 800e7f8:	341a      	adds	r4, #26
 800e7fa:	42b5      	cmp	r5, r6
 800e7fc:	d11a      	bne.n	800e834 <_printf_common+0xc8>
 800e7fe:	2000      	movs	r0, #0
 800e800:	e008      	b.n	800e814 <_printf_common+0xa8>
 800e802:	2301      	movs	r3, #1
 800e804:	4652      	mov	r2, sl
 800e806:	4641      	mov	r1, r8
 800e808:	4638      	mov	r0, r7
 800e80a:	47c8      	blx	r9
 800e80c:	3001      	adds	r0, #1
 800e80e:	d103      	bne.n	800e818 <_printf_common+0xac>
 800e810:	f04f 30ff 	mov.w	r0, #4294967295
 800e814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e818:	3501      	adds	r5, #1
 800e81a:	e7c6      	b.n	800e7aa <_printf_common+0x3e>
 800e81c:	18e1      	adds	r1, r4, r3
 800e81e:	1c5a      	adds	r2, r3, #1
 800e820:	2030      	movs	r0, #48	@ 0x30
 800e822:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e826:	4422      	add	r2, r4
 800e828:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e82c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e830:	3302      	adds	r3, #2
 800e832:	e7c7      	b.n	800e7c4 <_printf_common+0x58>
 800e834:	2301      	movs	r3, #1
 800e836:	4622      	mov	r2, r4
 800e838:	4641      	mov	r1, r8
 800e83a:	4638      	mov	r0, r7
 800e83c:	47c8      	blx	r9
 800e83e:	3001      	adds	r0, #1
 800e840:	d0e6      	beq.n	800e810 <_printf_common+0xa4>
 800e842:	3601      	adds	r6, #1
 800e844:	e7d9      	b.n	800e7fa <_printf_common+0x8e>
	...

0800e848 <_printf_i>:
 800e848:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e84c:	7e0f      	ldrb	r7, [r1, #24]
 800e84e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e850:	2f78      	cmp	r7, #120	@ 0x78
 800e852:	4691      	mov	r9, r2
 800e854:	4680      	mov	r8, r0
 800e856:	460c      	mov	r4, r1
 800e858:	469a      	mov	sl, r3
 800e85a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e85e:	d807      	bhi.n	800e870 <_printf_i+0x28>
 800e860:	2f62      	cmp	r7, #98	@ 0x62
 800e862:	d80a      	bhi.n	800e87a <_printf_i+0x32>
 800e864:	2f00      	cmp	r7, #0
 800e866:	f000 80d1 	beq.w	800ea0c <_printf_i+0x1c4>
 800e86a:	2f58      	cmp	r7, #88	@ 0x58
 800e86c:	f000 80b8 	beq.w	800e9e0 <_printf_i+0x198>
 800e870:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e874:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e878:	e03a      	b.n	800e8f0 <_printf_i+0xa8>
 800e87a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e87e:	2b15      	cmp	r3, #21
 800e880:	d8f6      	bhi.n	800e870 <_printf_i+0x28>
 800e882:	a101      	add	r1, pc, #4	@ (adr r1, 800e888 <_printf_i+0x40>)
 800e884:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e888:	0800e8e1 	.word	0x0800e8e1
 800e88c:	0800e8f5 	.word	0x0800e8f5
 800e890:	0800e871 	.word	0x0800e871
 800e894:	0800e871 	.word	0x0800e871
 800e898:	0800e871 	.word	0x0800e871
 800e89c:	0800e871 	.word	0x0800e871
 800e8a0:	0800e8f5 	.word	0x0800e8f5
 800e8a4:	0800e871 	.word	0x0800e871
 800e8a8:	0800e871 	.word	0x0800e871
 800e8ac:	0800e871 	.word	0x0800e871
 800e8b0:	0800e871 	.word	0x0800e871
 800e8b4:	0800e9f3 	.word	0x0800e9f3
 800e8b8:	0800e91f 	.word	0x0800e91f
 800e8bc:	0800e9ad 	.word	0x0800e9ad
 800e8c0:	0800e871 	.word	0x0800e871
 800e8c4:	0800e871 	.word	0x0800e871
 800e8c8:	0800ea15 	.word	0x0800ea15
 800e8cc:	0800e871 	.word	0x0800e871
 800e8d0:	0800e91f 	.word	0x0800e91f
 800e8d4:	0800e871 	.word	0x0800e871
 800e8d8:	0800e871 	.word	0x0800e871
 800e8dc:	0800e9b5 	.word	0x0800e9b5
 800e8e0:	6833      	ldr	r3, [r6, #0]
 800e8e2:	1d1a      	adds	r2, r3, #4
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	6032      	str	r2, [r6, #0]
 800e8e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e8ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e8f0:	2301      	movs	r3, #1
 800e8f2:	e09c      	b.n	800ea2e <_printf_i+0x1e6>
 800e8f4:	6833      	ldr	r3, [r6, #0]
 800e8f6:	6820      	ldr	r0, [r4, #0]
 800e8f8:	1d19      	adds	r1, r3, #4
 800e8fa:	6031      	str	r1, [r6, #0]
 800e8fc:	0606      	lsls	r6, r0, #24
 800e8fe:	d501      	bpl.n	800e904 <_printf_i+0xbc>
 800e900:	681d      	ldr	r5, [r3, #0]
 800e902:	e003      	b.n	800e90c <_printf_i+0xc4>
 800e904:	0645      	lsls	r5, r0, #25
 800e906:	d5fb      	bpl.n	800e900 <_printf_i+0xb8>
 800e908:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e90c:	2d00      	cmp	r5, #0
 800e90e:	da03      	bge.n	800e918 <_printf_i+0xd0>
 800e910:	232d      	movs	r3, #45	@ 0x2d
 800e912:	426d      	negs	r5, r5
 800e914:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e918:	4858      	ldr	r0, [pc, #352]	@ (800ea7c <_printf_i+0x234>)
 800e91a:	230a      	movs	r3, #10
 800e91c:	e011      	b.n	800e942 <_printf_i+0xfa>
 800e91e:	6821      	ldr	r1, [r4, #0]
 800e920:	6833      	ldr	r3, [r6, #0]
 800e922:	0608      	lsls	r0, r1, #24
 800e924:	f853 5b04 	ldr.w	r5, [r3], #4
 800e928:	d402      	bmi.n	800e930 <_printf_i+0xe8>
 800e92a:	0649      	lsls	r1, r1, #25
 800e92c:	bf48      	it	mi
 800e92e:	b2ad      	uxthmi	r5, r5
 800e930:	2f6f      	cmp	r7, #111	@ 0x6f
 800e932:	4852      	ldr	r0, [pc, #328]	@ (800ea7c <_printf_i+0x234>)
 800e934:	6033      	str	r3, [r6, #0]
 800e936:	bf14      	ite	ne
 800e938:	230a      	movne	r3, #10
 800e93a:	2308      	moveq	r3, #8
 800e93c:	2100      	movs	r1, #0
 800e93e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e942:	6866      	ldr	r6, [r4, #4]
 800e944:	60a6      	str	r6, [r4, #8]
 800e946:	2e00      	cmp	r6, #0
 800e948:	db05      	blt.n	800e956 <_printf_i+0x10e>
 800e94a:	6821      	ldr	r1, [r4, #0]
 800e94c:	432e      	orrs	r6, r5
 800e94e:	f021 0104 	bic.w	r1, r1, #4
 800e952:	6021      	str	r1, [r4, #0]
 800e954:	d04b      	beq.n	800e9ee <_printf_i+0x1a6>
 800e956:	4616      	mov	r6, r2
 800e958:	fbb5 f1f3 	udiv	r1, r5, r3
 800e95c:	fb03 5711 	mls	r7, r3, r1, r5
 800e960:	5dc7      	ldrb	r7, [r0, r7]
 800e962:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e966:	462f      	mov	r7, r5
 800e968:	42bb      	cmp	r3, r7
 800e96a:	460d      	mov	r5, r1
 800e96c:	d9f4      	bls.n	800e958 <_printf_i+0x110>
 800e96e:	2b08      	cmp	r3, #8
 800e970:	d10b      	bne.n	800e98a <_printf_i+0x142>
 800e972:	6823      	ldr	r3, [r4, #0]
 800e974:	07df      	lsls	r7, r3, #31
 800e976:	d508      	bpl.n	800e98a <_printf_i+0x142>
 800e978:	6923      	ldr	r3, [r4, #16]
 800e97a:	6861      	ldr	r1, [r4, #4]
 800e97c:	4299      	cmp	r1, r3
 800e97e:	bfde      	ittt	le
 800e980:	2330      	movle	r3, #48	@ 0x30
 800e982:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e986:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e98a:	1b92      	subs	r2, r2, r6
 800e98c:	6122      	str	r2, [r4, #16]
 800e98e:	f8cd a000 	str.w	sl, [sp]
 800e992:	464b      	mov	r3, r9
 800e994:	aa03      	add	r2, sp, #12
 800e996:	4621      	mov	r1, r4
 800e998:	4640      	mov	r0, r8
 800e99a:	f7ff fee7 	bl	800e76c <_printf_common>
 800e99e:	3001      	adds	r0, #1
 800e9a0:	d14a      	bne.n	800ea38 <_printf_i+0x1f0>
 800e9a2:	f04f 30ff 	mov.w	r0, #4294967295
 800e9a6:	b004      	add	sp, #16
 800e9a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9ac:	6823      	ldr	r3, [r4, #0]
 800e9ae:	f043 0320 	orr.w	r3, r3, #32
 800e9b2:	6023      	str	r3, [r4, #0]
 800e9b4:	4832      	ldr	r0, [pc, #200]	@ (800ea80 <_printf_i+0x238>)
 800e9b6:	2778      	movs	r7, #120	@ 0x78
 800e9b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e9bc:	6823      	ldr	r3, [r4, #0]
 800e9be:	6831      	ldr	r1, [r6, #0]
 800e9c0:	061f      	lsls	r7, r3, #24
 800e9c2:	f851 5b04 	ldr.w	r5, [r1], #4
 800e9c6:	d402      	bmi.n	800e9ce <_printf_i+0x186>
 800e9c8:	065f      	lsls	r7, r3, #25
 800e9ca:	bf48      	it	mi
 800e9cc:	b2ad      	uxthmi	r5, r5
 800e9ce:	6031      	str	r1, [r6, #0]
 800e9d0:	07d9      	lsls	r1, r3, #31
 800e9d2:	bf44      	itt	mi
 800e9d4:	f043 0320 	orrmi.w	r3, r3, #32
 800e9d8:	6023      	strmi	r3, [r4, #0]
 800e9da:	b11d      	cbz	r5, 800e9e4 <_printf_i+0x19c>
 800e9dc:	2310      	movs	r3, #16
 800e9de:	e7ad      	b.n	800e93c <_printf_i+0xf4>
 800e9e0:	4826      	ldr	r0, [pc, #152]	@ (800ea7c <_printf_i+0x234>)
 800e9e2:	e7e9      	b.n	800e9b8 <_printf_i+0x170>
 800e9e4:	6823      	ldr	r3, [r4, #0]
 800e9e6:	f023 0320 	bic.w	r3, r3, #32
 800e9ea:	6023      	str	r3, [r4, #0]
 800e9ec:	e7f6      	b.n	800e9dc <_printf_i+0x194>
 800e9ee:	4616      	mov	r6, r2
 800e9f0:	e7bd      	b.n	800e96e <_printf_i+0x126>
 800e9f2:	6833      	ldr	r3, [r6, #0]
 800e9f4:	6825      	ldr	r5, [r4, #0]
 800e9f6:	6961      	ldr	r1, [r4, #20]
 800e9f8:	1d18      	adds	r0, r3, #4
 800e9fa:	6030      	str	r0, [r6, #0]
 800e9fc:	062e      	lsls	r6, r5, #24
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	d501      	bpl.n	800ea06 <_printf_i+0x1be>
 800ea02:	6019      	str	r1, [r3, #0]
 800ea04:	e002      	b.n	800ea0c <_printf_i+0x1c4>
 800ea06:	0668      	lsls	r0, r5, #25
 800ea08:	d5fb      	bpl.n	800ea02 <_printf_i+0x1ba>
 800ea0a:	8019      	strh	r1, [r3, #0]
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	6123      	str	r3, [r4, #16]
 800ea10:	4616      	mov	r6, r2
 800ea12:	e7bc      	b.n	800e98e <_printf_i+0x146>
 800ea14:	6833      	ldr	r3, [r6, #0]
 800ea16:	1d1a      	adds	r2, r3, #4
 800ea18:	6032      	str	r2, [r6, #0]
 800ea1a:	681e      	ldr	r6, [r3, #0]
 800ea1c:	6862      	ldr	r2, [r4, #4]
 800ea1e:	2100      	movs	r1, #0
 800ea20:	4630      	mov	r0, r6
 800ea22:	f7f1 fbfd 	bl	8000220 <memchr>
 800ea26:	b108      	cbz	r0, 800ea2c <_printf_i+0x1e4>
 800ea28:	1b80      	subs	r0, r0, r6
 800ea2a:	6060      	str	r0, [r4, #4]
 800ea2c:	6863      	ldr	r3, [r4, #4]
 800ea2e:	6123      	str	r3, [r4, #16]
 800ea30:	2300      	movs	r3, #0
 800ea32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ea36:	e7aa      	b.n	800e98e <_printf_i+0x146>
 800ea38:	6923      	ldr	r3, [r4, #16]
 800ea3a:	4632      	mov	r2, r6
 800ea3c:	4649      	mov	r1, r9
 800ea3e:	4640      	mov	r0, r8
 800ea40:	47d0      	blx	sl
 800ea42:	3001      	adds	r0, #1
 800ea44:	d0ad      	beq.n	800e9a2 <_printf_i+0x15a>
 800ea46:	6823      	ldr	r3, [r4, #0]
 800ea48:	079b      	lsls	r3, r3, #30
 800ea4a:	d413      	bmi.n	800ea74 <_printf_i+0x22c>
 800ea4c:	68e0      	ldr	r0, [r4, #12]
 800ea4e:	9b03      	ldr	r3, [sp, #12]
 800ea50:	4298      	cmp	r0, r3
 800ea52:	bfb8      	it	lt
 800ea54:	4618      	movlt	r0, r3
 800ea56:	e7a6      	b.n	800e9a6 <_printf_i+0x15e>
 800ea58:	2301      	movs	r3, #1
 800ea5a:	4632      	mov	r2, r6
 800ea5c:	4649      	mov	r1, r9
 800ea5e:	4640      	mov	r0, r8
 800ea60:	47d0      	blx	sl
 800ea62:	3001      	adds	r0, #1
 800ea64:	d09d      	beq.n	800e9a2 <_printf_i+0x15a>
 800ea66:	3501      	adds	r5, #1
 800ea68:	68e3      	ldr	r3, [r4, #12]
 800ea6a:	9903      	ldr	r1, [sp, #12]
 800ea6c:	1a5b      	subs	r3, r3, r1
 800ea6e:	42ab      	cmp	r3, r5
 800ea70:	dcf2      	bgt.n	800ea58 <_printf_i+0x210>
 800ea72:	e7eb      	b.n	800ea4c <_printf_i+0x204>
 800ea74:	2500      	movs	r5, #0
 800ea76:	f104 0619 	add.w	r6, r4, #25
 800ea7a:	e7f5      	b.n	800ea68 <_printf_i+0x220>
 800ea7c:	0800ee85 	.word	0x0800ee85
 800ea80:	0800ee96 	.word	0x0800ee96

0800ea84 <__sflush_r>:
 800ea84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ea88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea8c:	0716      	lsls	r6, r2, #28
 800ea8e:	4605      	mov	r5, r0
 800ea90:	460c      	mov	r4, r1
 800ea92:	d454      	bmi.n	800eb3e <__sflush_r+0xba>
 800ea94:	684b      	ldr	r3, [r1, #4]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	dc02      	bgt.n	800eaa0 <__sflush_r+0x1c>
 800ea9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	dd48      	ble.n	800eb32 <__sflush_r+0xae>
 800eaa0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eaa2:	2e00      	cmp	r6, #0
 800eaa4:	d045      	beq.n	800eb32 <__sflush_r+0xae>
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800eaac:	682f      	ldr	r7, [r5, #0]
 800eaae:	6a21      	ldr	r1, [r4, #32]
 800eab0:	602b      	str	r3, [r5, #0]
 800eab2:	d030      	beq.n	800eb16 <__sflush_r+0x92>
 800eab4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800eab6:	89a3      	ldrh	r3, [r4, #12]
 800eab8:	0759      	lsls	r1, r3, #29
 800eaba:	d505      	bpl.n	800eac8 <__sflush_r+0x44>
 800eabc:	6863      	ldr	r3, [r4, #4]
 800eabe:	1ad2      	subs	r2, r2, r3
 800eac0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eac2:	b10b      	cbz	r3, 800eac8 <__sflush_r+0x44>
 800eac4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eac6:	1ad2      	subs	r2, r2, r3
 800eac8:	2300      	movs	r3, #0
 800eaca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eacc:	6a21      	ldr	r1, [r4, #32]
 800eace:	4628      	mov	r0, r5
 800ead0:	47b0      	blx	r6
 800ead2:	1c43      	adds	r3, r0, #1
 800ead4:	89a3      	ldrh	r3, [r4, #12]
 800ead6:	d106      	bne.n	800eae6 <__sflush_r+0x62>
 800ead8:	6829      	ldr	r1, [r5, #0]
 800eada:	291d      	cmp	r1, #29
 800eadc:	d82b      	bhi.n	800eb36 <__sflush_r+0xb2>
 800eade:	4a2a      	ldr	r2, [pc, #168]	@ (800eb88 <__sflush_r+0x104>)
 800eae0:	40ca      	lsrs	r2, r1
 800eae2:	07d6      	lsls	r6, r2, #31
 800eae4:	d527      	bpl.n	800eb36 <__sflush_r+0xb2>
 800eae6:	2200      	movs	r2, #0
 800eae8:	6062      	str	r2, [r4, #4]
 800eaea:	04d9      	lsls	r1, r3, #19
 800eaec:	6922      	ldr	r2, [r4, #16]
 800eaee:	6022      	str	r2, [r4, #0]
 800eaf0:	d504      	bpl.n	800eafc <__sflush_r+0x78>
 800eaf2:	1c42      	adds	r2, r0, #1
 800eaf4:	d101      	bne.n	800eafa <__sflush_r+0x76>
 800eaf6:	682b      	ldr	r3, [r5, #0]
 800eaf8:	b903      	cbnz	r3, 800eafc <__sflush_r+0x78>
 800eafa:	6560      	str	r0, [r4, #84]	@ 0x54
 800eafc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eafe:	602f      	str	r7, [r5, #0]
 800eb00:	b1b9      	cbz	r1, 800eb32 <__sflush_r+0xae>
 800eb02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb06:	4299      	cmp	r1, r3
 800eb08:	d002      	beq.n	800eb10 <__sflush_r+0x8c>
 800eb0a:	4628      	mov	r0, r5
 800eb0c:	f7ff fbf4 	bl	800e2f8 <_free_r>
 800eb10:	2300      	movs	r3, #0
 800eb12:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb14:	e00d      	b.n	800eb32 <__sflush_r+0xae>
 800eb16:	2301      	movs	r3, #1
 800eb18:	4628      	mov	r0, r5
 800eb1a:	47b0      	blx	r6
 800eb1c:	4602      	mov	r2, r0
 800eb1e:	1c50      	adds	r0, r2, #1
 800eb20:	d1c9      	bne.n	800eab6 <__sflush_r+0x32>
 800eb22:	682b      	ldr	r3, [r5, #0]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d0c6      	beq.n	800eab6 <__sflush_r+0x32>
 800eb28:	2b1d      	cmp	r3, #29
 800eb2a:	d001      	beq.n	800eb30 <__sflush_r+0xac>
 800eb2c:	2b16      	cmp	r3, #22
 800eb2e:	d11e      	bne.n	800eb6e <__sflush_r+0xea>
 800eb30:	602f      	str	r7, [r5, #0]
 800eb32:	2000      	movs	r0, #0
 800eb34:	e022      	b.n	800eb7c <__sflush_r+0xf8>
 800eb36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb3a:	b21b      	sxth	r3, r3
 800eb3c:	e01b      	b.n	800eb76 <__sflush_r+0xf2>
 800eb3e:	690f      	ldr	r7, [r1, #16]
 800eb40:	2f00      	cmp	r7, #0
 800eb42:	d0f6      	beq.n	800eb32 <__sflush_r+0xae>
 800eb44:	0793      	lsls	r3, r2, #30
 800eb46:	680e      	ldr	r6, [r1, #0]
 800eb48:	bf08      	it	eq
 800eb4a:	694b      	ldreq	r3, [r1, #20]
 800eb4c:	600f      	str	r7, [r1, #0]
 800eb4e:	bf18      	it	ne
 800eb50:	2300      	movne	r3, #0
 800eb52:	eba6 0807 	sub.w	r8, r6, r7
 800eb56:	608b      	str	r3, [r1, #8]
 800eb58:	f1b8 0f00 	cmp.w	r8, #0
 800eb5c:	dde9      	ble.n	800eb32 <__sflush_r+0xae>
 800eb5e:	6a21      	ldr	r1, [r4, #32]
 800eb60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eb62:	4643      	mov	r3, r8
 800eb64:	463a      	mov	r2, r7
 800eb66:	4628      	mov	r0, r5
 800eb68:	47b0      	blx	r6
 800eb6a:	2800      	cmp	r0, #0
 800eb6c:	dc08      	bgt.n	800eb80 <__sflush_r+0xfc>
 800eb6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb76:	81a3      	strh	r3, [r4, #12]
 800eb78:	f04f 30ff 	mov.w	r0, #4294967295
 800eb7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb80:	4407      	add	r7, r0
 800eb82:	eba8 0800 	sub.w	r8, r8, r0
 800eb86:	e7e7      	b.n	800eb58 <__sflush_r+0xd4>
 800eb88:	20400001 	.word	0x20400001

0800eb8c <_fflush_r>:
 800eb8c:	b538      	push	{r3, r4, r5, lr}
 800eb8e:	690b      	ldr	r3, [r1, #16]
 800eb90:	4605      	mov	r5, r0
 800eb92:	460c      	mov	r4, r1
 800eb94:	b913      	cbnz	r3, 800eb9c <_fflush_r+0x10>
 800eb96:	2500      	movs	r5, #0
 800eb98:	4628      	mov	r0, r5
 800eb9a:	bd38      	pop	{r3, r4, r5, pc}
 800eb9c:	b118      	cbz	r0, 800eba6 <_fflush_r+0x1a>
 800eb9e:	6a03      	ldr	r3, [r0, #32]
 800eba0:	b90b      	cbnz	r3, 800eba6 <_fflush_r+0x1a>
 800eba2:	f7ff f9af 	bl	800df04 <__sinit>
 800eba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d0f3      	beq.n	800eb96 <_fflush_r+0xa>
 800ebae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ebb0:	07d0      	lsls	r0, r2, #31
 800ebb2:	d404      	bmi.n	800ebbe <_fflush_r+0x32>
 800ebb4:	0599      	lsls	r1, r3, #22
 800ebb6:	d402      	bmi.n	800ebbe <_fflush_r+0x32>
 800ebb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebba:	f7ff fb9a 	bl	800e2f2 <__retarget_lock_acquire_recursive>
 800ebbe:	4628      	mov	r0, r5
 800ebc0:	4621      	mov	r1, r4
 800ebc2:	f7ff ff5f 	bl	800ea84 <__sflush_r>
 800ebc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ebc8:	07da      	lsls	r2, r3, #31
 800ebca:	4605      	mov	r5, r0
 800ebcc:	d4e4      	bmi.n	800eb98 <_fflush_r+0xc>
 800ebce:	89a3      	ldrh	r3, [r4, #12]
 800ebd0:	059b      	lsls	r3, r3, #22
 800ebd2:	d4e1      	bmi.n	800eb98 <_fflush_r+0xc>
 800ebd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebd6:	f7ff fb8d 	bl	800e2f4 <__retarget_lock_release_recursive>
 800ebda:	e7dd      	b.n	800eb98 <_fflush_r+0xc>

0800ebdc <__swhatbuf_r>:
 800ebdc:	b570      	push	{r4, r5, r6, lr}
 800ebde:	460c      	mov	r4, r1
 800ebe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebe4:	2900      	cmp	r1, #0
 800ebe6:	b096      	sub	sp, #88	@ 0x58
 800ebe8:	4615      	mov	r5, r2
 800ebea:	461e      	mov	r6, r3
 800ebec:	da0d      	bge.n	800ec0a <__swhatbuf_r+0x2e>
 800ebee:	89a3      	ldrh	r3, [r4, #12]
 800ebf0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ebf4:	f04f 0100 	mov.w	r1, #0
 800ebf8:	bf14      	ite	ne
 800ebfa:	2340      	movne	r3, #64	@ 0x40
 800ebfc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ec00:	2000      	movs	r0, #0
 800ec02:	6031      	str	r1, [r6, #0]
 800ec04:	602b      	str	r3, [r5, #0]
 800ec06:	b016      	add	sp, #88	@ 0x58
 800ec08:	bd70      	pop	{r4, r5, r6, pc}
 800ec0a:	466a      	mov	r2, sp
 800ec0c:	f000 f848 	bl	800eca0 <_fstat_r>
 800ec10:	2800      	cmp	r0, #0
 800ec12:	dbec      	blt.n	800ebee <__swhatbuf_r+0x12>
 800ec14:	9901      	ldr	r1, [sp, #4]
 800ec16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ec1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ec1e:	4259      	negs	r1, r3
 800ec20:	4159      	adcs	r1, r3
 800ec22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ec26:	e7eb      	b.n	800ec00 <__swhatbuf_r+0x24>

0800ec28 <__smakebuf_r>:
 800ec28:	898b      	ldrh	r3, [r1, #12]
 800ec2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec2c:	079d      	lsls	r5, r3, #30
 800ec2e:	4606      	mov	r6, r0
 800ec30:	460c      	mov	r4, r1
 800ec32:	d507      	bpl.n	800ec44 <__smakebuf_r+0x1c>
 800ec34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ec38:	6023      	str	r3, [r4, #0]
 800ec3a:	6123      	str	r3, [r4, #16]
 800ec3c:	2301      	movs	r3, #1
 800ec3e:	6163      	str	r3, [r4, #20]
 800ec40:	b003      	add	sp, #12
 800ec42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec44:	ab01      	add	r3, sp, #4
 800ec46:	466a      	mov	r2, sp
 800ec48:	f7ff ffc8 	bl	800ebdc <__swhatbuf_r>
 800ec4c:	9f00      	ldr	r7, [sp, #0]
 800ec4e:	4605      	mov	r5, r0
 800ec50:	4639      	mov	r1, r7
 800ec52:	4630      	mov	r0, r6
 800ec54:	f7ff fbbc 	bl	800e3d0 <_malloc_r>
 800ec58:	b948      	cbnz	r0, 800ec6e <__smakebuf_r+0x46>
 800ec5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec5e:	059a      	lsls	r2, r3, #22
 800ec60:	d4ee      	bmi.n	800ec40 <__smakebuf_r+0x18>
 800ec62:	f023 0303 	bic.w	r3, r3, #3
 800ec66:	f043 0302 	orr.w	r3, r3, #2
 800ec6a:	81a3      	strh	r3, [r4, #12]
 800ec6c:	e7e2      	b.n	800ec34 <__smakebuf_r+0xc>
 800ec6e:	89a3      	ldrh	r3, [r4, #12]
 800ec70:	6020      	str	r0, [r4, #0]
 800ec72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec76:	81a3      	strh	r3, [r4, #12]
 800ec78:	9b01      	ldr	r3, [sp, #4]
 800ec7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ec7e:	b15b      	cbz	r3, 800ec98 <__smakebuf_r+0x70>
 800ec80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec84:	4630      	mov	r0, r6
 800ec86:	f000 f81d 	bl	800ecc4 <_isatty_r>
 800ec8a:	b128      	cbz	r0, 800ec98 <__smakebuf_r+0x70>
 800ec8c:	89a3      	ldrh	r3, [r4, #12]
 800ec8e:	f023 0303 	bic.w	r3, r3, #3
 800ec92:	f043 0301 	orr.w	r3, r3, #1
 800ec96:	81a3      	strh	r3, [r4, #12]
 800ec98:	89a3      	ldrh	r3, [r4, #12]
 800ec9a:	431d      	orrs	r5, r3
 800ec9c:	81a5      	strh	r5, [r4, #12]
 800ec9e:	e7cf      	b.n	800ec40 <__smakebuf_r+0x18>

0800eca0 <_fstat_r>:
 800eca0:	b538      	push	{r3, r4, r5, lr}
 800eca2:	4d07      	ldr	r5, [pc, #28]	@ (800ecc0 <_fstat_r+0x20>)
 800eca4:	2300      	movs	r3, #0
 800eca6:	4604      	mov	r4, r0
 800eca8:	4608      	mov	r0, r1
 800ecaa:	4611      	mov	r1, r2
 800ecac:	602b      	str	r3, [r5, #0]
 800ecae:	f7f3 f8d4 	bl	8001e5a <_fstat>
 800ecb2:	1c43      	adds	r3, r0, #1
 800ecb4:	d102      	bne.n	800ecbc <_fstat_r+0x1c>
 800ecb6:	682b      	ldr	r3, [r5, #0]
 800ecb8:	b103      	cbz	r3, 800ecbc <_fstat_r+0x1c>
 800ecba:	6023      	str	r3, [r4, #0]
 800ecbc:	bd38      	pop	{r3, r4, r5, pc}
 800ecbe:	bf00      	nop
 800ecc0:	200019c4 	.word	0x200019c4

0800ecc4 <_isatty_r>:
 800ecc4:	b538      	push	{r3, r4, r5, lr}
 800ecc6:	4d06      	ldr	r5, [pc, #24]	@ (800ece0 <_isatty_r+0x1c>)
 800ecc8:	2300      	movs	r3, #0
 800ecca:	4604      	mov	r4, r0
 800eccc:	4608      	mov	r0, r1
 800ecce:	602b      	str	r3, [r5, #0]
 800ecd0:	f7f3 f8d3 	bl	8001e7a <_isatty>
 800ecd4:	1c43      	adds	r3, r0, #1
 800ecd6:	d102      	bne.n	800ecde <_isatty_r+0x1a>
 800ecd8:	682b      	ldr	r3, [r5, #0]
 800ecda:	b103      	cbz	r3, 800ecde <_isatty_r+0x1a>
 800ecdc:	6023      	str	r3, [r4, #0]
 800ecde:	bd38      	pop	{r3, r4, r5, pc}
 800ece0:	200019c4 	.word	0x200019c4

0800ece4 <_sbrk_r>:
 800ece4:	b538      	push	{r3, r4, r5, lr}
 800ece6:	4d06      	ldr	r5, [pc, #24]	@ (800ed00 <_sbrk_r+0x1c>)
 800ece8:	2300      	movs	r3, #0
 800ecea:	4604      	mov	r4, r0
 800ecec:	4608      	mov	r0, r1
 800ecee:	602b      	str	r3, [r5, #0]
 800ecf0:	f7f3 f8dc 	bl	8001eac <_sbrk>
 800ecf4:	1c43      	adds	r3, r0, #1
 800ecf6:	d102      	bne.n	800ecfe <_sbrk_r+0x1a>
 800ecf8:	682b      	ldr	r3, [r5, #0]
 800ecfa:	b103      	cbz	r3, 800ecfe <_sbrk_r+0x1a>
 800ecfc:	6023      	str	r3, [r4, #0]
 800ecfe:	bd38      	pop	{r3, r4, r5, pc}
 800ed00:	200019c4 	.word	0x200019c4

0800ed04 <_init>:
 800ed04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed06:	bf00      	nop
 800ed08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed0a:	bc08      	pop	{r3}
 800ed0c:	469e      	mov	lr, r3
 800ed0e:	4770      	bx	lr

0800ed10 <_fini>:
 800ed10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed12:	bf00      	nop
 800ed14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed16:	bc08      	pop	{r3}
 800ed18:	469e      	mov	lr, r3
 800ed1a:	4770      	bx	lr
