{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712410978572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712410978572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 17:12:57 2024 " "Processing started: Sat Apr 06 17:12:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712410978572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712410978572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712410978572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1712410979651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOR8bit " "Found entity 1: XOR8bit" {  } { { "ALU/XOR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/XOR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB-8bit " "Found entity 1: SUB-8bit" {  } { { "ALU/SUB-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SUB-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_8bit " "Found entity 1: SUB_8bit" {  } { { "ALU/SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SUB_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCAdder-8bit " "Found entity 1: SCAdder-8bit" {  } { { "ALU/SCAdder-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SCAdder-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scadder_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/scadder_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCADDER_TEST " "Found entity 1: SCADDER_TEST" {  } { { "ALU/SCADDER_TEST.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SCADDER_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SC " "Found entity 1: SC" {  } { { "ALU/SC.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register17bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register17bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register17bit " "Found entity 1: Register17bit" {  } { { "ALU/Register17bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Register17bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register16bit " "Found entity 1: Register16bit" {  } { { "ALU/Register16bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Register16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "ALU/Register8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Register8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rcadder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/rcadder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCadder_4bit " "Found entity 1: RCadder_4bit" {  } { { "ALU/RCadder_4bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/RCadder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/practical3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/practical3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practical3 " "Found entity 1: Practical3" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/or8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR8bit " "Found entity 1: OR8bit" {  } { { "ALU/OR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/OR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410979776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410979776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux10-SYN " "Found design unit 1: lpm_mux10-SYN" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Found entity 1: lpm_mux10" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux9-SYN " "Found design unit 1: lpm_mux9-SYN" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux9.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Found entity 1: lpm_mux9" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux8-SYN " "Found design unit 1: lpm_mux8-SYN" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux8.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Found entity 1: lpm_mux8" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Found design unit 1: lpm_mux7-SYN" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux7.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Found entity 1: lpm_mux7" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Found design unit 1: lpm_mux6-SYN" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Found entity 1: lpm_mux6" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Found design unit 1: lpm_mux5-SYN" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux5.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980213 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Found entity 1: lpm_mux5" {  } { { "ALU/lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux4.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980213 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "ALU/lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Found design unit 1: lpm_mux3-SYN" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980213 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Found entity 1: lpm_mux3" {  } { { "ALU/lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "ALU/lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux1.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "ALU/lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_add_sub0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/decode4_16_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/decode4_16_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4_16_e-SYN " "Found design unit 1: decode4_16_e-SYN" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/decode4_16_e.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980244 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode4_16_e " "Found entity 1: decode4_16_e" {  } { { "ALU/decode4_16_e.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/decode4_16_e.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier " "Found entity 1: Booth_Multiplier" {  } { { "ALU/Booth_Multiplier.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/booth_complex_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/booth_complex_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Complex_Adder " "Found entity 1: Booth_Complex_Adder" {  } { { "ALU/Booth_Complex_Adder.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Complex_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/and8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND8bit " "Found entity 1: AND8bit" {  } { { "ALU/AND8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/AND8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_mux0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Found design unit 1: lpm_decode1-SYN" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_decode1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_decode1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_registerfile/lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_decode0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "Memory_RegisterFile/lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_registerfile/datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_registerfile/datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/cu_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/cu_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu_decoder-SYN " "Found design unit 1: cu_decoder-SYN" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/CU_Decoder.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980275 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_Decoder " "Found entity 1: CU_Decoder" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/CU_Decoder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU " "Found entity 1: MIPS_CPU" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_extend_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_extend_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_extend_mux-SYN " "Found design unit 1: digit_extend_mux-SYN" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/digit_extend_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_extend_mux " "Found entity 1: digit_extend_mux" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/digit_extend_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extender.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Extender.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_register_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_register_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_register_mux-SYN " "Found design unit 1: write_register_mux-SYN" {  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/write_register_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_register_mux " "Found entity 1: write_register_mux" {  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/write_register_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datawritemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datawritemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datawritemux-SYN " "Found design unit 1: datawritemux-SYN" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/DataWriteMux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataWriteMux " "Found entity 1: DataWriteMux" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/DataWriteMux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_src_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_src_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_src_mux-SYN " "Found design unit 1: alu_src_mux-SYN" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU_SRC_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_SRC_MUX " "Found entity 1: ALU_SRC_MUX" {  } { { "ALU_SRC_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU_SRC_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-SYN " "Found design unit 1: shift_left_2-SYN" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/SHIFT_LEFT_2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/SHIFT_LEFT_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left_two " "Found entity 1: Shift_left_two" {  } { { "Shift_left_two.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Shift_left_two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_1 " "Found entity 1: Shift_Left_1" {  } { { "Shift_Left_1.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Shift_Left_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decode-SYN " "Found design unit 1: cpu_clock_decode-SYN" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_decode.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decode " "Found entity 1: CPU_clock_decode" {  } { { "CPU_clock_decode.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_counter-SYN " "Found design unit 1: cpu_clock_counter-SYN" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_counter " "Found entity 1: CPU_clock_counter" {  } { { "CPU_clock_counter.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_mux-SYN " "Found design unit 1: branch_mux-SYN" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Branch_MUX.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_MUX " "Found entity 1: Branch_MUX" {  } { { "Branch_MUX.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Branch_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_seven.vhd 2 1 " "Found 2 design units, including 1 entities, in source file number_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_seven-SYN " "Found design unit 1: number_seven-SYN" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_seven.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_seven " "Found entity 1: number_seven" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_seven.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_with_multiply-SYN " "Found design unit 1: cpu_clock_designer_with_multiply-SYN" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_with_multiply.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_with_multiply " "Found entity 1: CPU_clock_designer_with_multiply" {  } { { "CPU_clock_designer_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_decoder_with_multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_decoder_with_multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_decoder_with_multiply-SYN " "Found design unit 1: cpu_clock_decoder_with_multiply-SYN" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_decoder_with_multiply.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_decoder_with_multiply " "Found entity 1: CPU_clock_decoder_with_multiply" {  } { { "CPU_clock_decoder_with_multiply.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_decoder_with_multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_designer_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_clock_designer_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_designer_13-SYN " "Found design unit 1: cpu_clock_designer_13-SYN" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_13.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_designer_13 " "Found entity 1: CPU_clock_designer_13" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_13.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clock_handler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_clock_handler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Clock_Handler " "Found entity 1: CPU_Clock_Handler" {  } { { "CPU_Clock_Handler.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_Clock_Handler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410980322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_CPU " "Elaborating entity \"MIPS_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712410981260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst36 " "Elaborating entity \"Control\" for hierarchy \"Control:inst36\"" {  } { { "MIPS_CPU.bdf" "inst36" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 552 776 1000 776 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981276 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "OP\[15..0\] " "Not all bits in bus \"OP\[15..0\]\" are used" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 192 608 680 208 "OP\[0\]" "" } { 416 608 664 432 "OP\[14\]" "" } { 72 688 752 88 "OP\[14\]" "" } { 80 688 752 96 "OP\[15\]" "" } { 88 520 576 104 "OP\[0\]" "" } { 168 976 1048 184 "OP\[0\]" "" } { 320 608 656 336 "OP\[8\]" "" } { 336 608 656 352 "OP\[9\]" "" } { 200 880 928 216 "OP\[8\]" "" } { 224 880 920 240 "OP\[9\]" "" } { 248 976 1064 264 "OP\[7\]" "" } { 304 608 656 320 "OP\[7\]" "" } { 288 984 1072 304 "OP\[7\]" "" } { 288 608 648 304 "OP\[6\]" "" } { 376 1008 1088 392 "OP\[6\]" "" } { 224 608 664 240 "OP\[2\]" "" } { 240 608 664 256 "OP\[3\]" "" } { 272 608 672 288 "OP\[5\]" "" } { 432 840 888 448 "OP\[3\]" "" } { 432 824 840 460 "OP\[3\]" "" } { 448 856 894 464 "OP\[4\]" "" } { 464 824 888 480 "OP\[5\]" "" } { 480 824 888 496 "OP\[7\]" "" } { 560 800 848 576 "OP\[3\]" "" } { 576 808 848 592 "OP\[8\]" "" } { 592 784 848 608 "OP\[9\]" "" } { 600 648 704 616 "OP\[0\]" "" } { 536 1272 1384 552 "OP\[6\]" "" } { 552 1264 1384 568 "OP\[7\]" "" } { 568 1248 1384 584 "OP\[8\]" "" } { 584 1256 1384 600 "OP\[9\]" "" } { 584 1144 1200 600 "OP\[0\]" "" } { 520 1264 1384 536 "OP\[2\]" "" } { 664 1320 1392 680 "OP\[2\]" "" } { 680 1328 1392 696 "OP\[5\]" "" } { 696 1320 1392 712 "OP\[6\]" "" } { 712 1328 1392 728 "OP\[7\]" "" } { 728 1328 1392 744 "OP\[9\]" "" } { 696 1152 1168 752 "OP\[0\]" "" } { 256 608 656 272 "OP\[4\]" "" } { 384 960 998 400 "OP\[0\]" "" } { 416 960 998 432 "OP\[8\]" "" } { 422 944 960 456 "OP\[9\]" "" } { 368 616 664 384 "OP\[15\]" "" } { 464 728 744 504 "OP\[0\]" "" } { 408 696 752 424 "OP\[2\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1712410981291 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OP " "Converted elements in bus name \"OP\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 192 608 680 208 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[14\] OP14 " "Converted element name(s) from \"OP\[14\]\" to \"OP14\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 416 608 664 432 "OP\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[14\] OP14 " "Converted element name(s) from \"OP\[14\]\" to \"OP14\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 72 688 752 88 "OP\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[15\] OP15 " "Converted element name(s) from \"OP\[15\]\" to \"OP15\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 80 688 752 96 "OP\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 88 520 576 104 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 168 976 1048 184 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 320 608 656 336 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 336 608 656 352 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 200 880 928 216 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 224 880 920 240 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 248 976 1064 264 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 304 608 656 320 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 288 984 1072 304 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 288 608 648 304 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 376 1008 1088 392 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 224 608 664 240 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 240 608 664 256 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[5\] OP5 " "Converted element name(s) from \"OP\[5\]\" to \"OP5\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 272 608 672 288 "OP\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 432 840 888 448 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 432 824 840 460 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[4\] OP4 " "Converted element name(s) from \"OP\[4\]\" to \"OP4\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 448 856 894 464 "OP\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[5\] OP5 " "Converted element name(s) from \"OP\[5\]\" to \"OP5\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 464 824 888 480 "OP\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 480 824 888 496 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[3\] OP3 " "Converted element name(s) from \"OP\[3\]\" to \"OP3\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 560 800 848 576 "OP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 576 808 848 592 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 592 784 848 608 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 600 648 704 616 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 536 1272 1384 552 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 552 1264 1384 568 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 568 1248 1384 584 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 584 1256 1384 600 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 584 1144 1200 600 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 520 1264 1384 536 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 664 1320 1392 680 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[5\] OP5 " "Converted element name(s) from \"OP\[5\]\" to \"OP5\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 680 1328 1392 696 "OP\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[6\] OP6 " "Converted element name(s) from \"OP\[6\]\" to \"OP6\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 696 1320 1392 712 "OP\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[7\] OP7 " "Converted element name(s) from \"OP\[7\]\" to \"OP7\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 712 1328 1392 728 "OP\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 728 1328 1392 744 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 696 1152 1168 752 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[4\] OP4 " "Converted element name(s) from \"OP\[4\]\" to \"OP4\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 256 608 656 272 "OP\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 384 960 998 400 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[8\] OP8 " "Converted element name(s) from \"OP\[8\]\" to \"OP8\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 416 960 998 432 "OP\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[9\] OP9 " "Converted element name(s) from \"OP\[9\]\" to \"OP9\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 422 944 960 456 "OP\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[15\] OP15 " "Converted element name(s) from \"OP\[15\]\" to \"OP15\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 368 616 664 384 "OP\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[0\] OP0 " "Converted element name(s) from \"OP\[0\]\" to \"OP0\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 464 728 744 504 "OP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OP\[2\] OP2 " "Converted element name(s) from \"OP\[2\]\" to \"OP2\"" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 408 696 752 424 "OP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""}  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 192 608 680 208 "OP\[0\]" "" } { 416 608 664 432 "OP\[14\]" "" } { 72 688 752 88 "OP\[14\]" "" } { 80 688 752 96 "OP\[15\]" "" } { 88 520 576 104 "OP\[0\]" "" } { 168 976 1048 184 "OP\[0\]" "" } { 320 608 656 336 "OP\[8\]" "" } { 336 608 656 352 "OP\[9\]" "" } { 200 880 928 216 "OP\[8\]" "" } { 224 880 920 240 "OP\[9\]" "" } { 248 976 1064 264 "OP\[7\]" "" } { 304 608 656 320 "OP\[7\]" "" } { 288 984 1072 304 "OP\[7\]" "" } { 288 608 648 304 "OP\[6\]" "" } { 376 1008 1088 392 "OP\[6\]" "" } { 224 608 664 240 "OP\[2\]" "" } { 240 608 664 256 "OP\[3\]" "" } { 272 608 672 288 "OP\[5\]" "" } { 432 840 888 448 "OP\[3\]" "" } { 432 824 840 460 "OP\[3\]" "" } { 448 856 894 464 "OP\[4\]" "" } { 464 824 888 480 "OP\[5\]" "" } { 480 824 888 496 "OP\[7\]" "" } { 560 800 848 576 "OP\[3\]" "" } { 576 808 848 592 "OP\[8\]" "" } { 592 784 848 608 "OP\[9\]" "" } { 600 648 704 616 "OP\[0\]" "" } { 536 1272 1384 552 "OP\[6\]" "" } { 552 1264 1384 568 "OP\[7\]" "" } { 568 1248 1384 584 "OP\[8\]" "" } { 584 1256 1384 600 "OP\[9\]" "" } { 584 1144 1200 600 "OP\[0\]" "" } { 520 1264 1384 536 "OP\[2\]" "" } { 664 1320 1392 680 "OP\[2\]" "" } { 680 1328 1392 696 "OP\[5\]" "" } { 696 1320 1392 712 "OP\[6\]" "" } { 712 1328 1392 728 "OP\[7\]" "" } { 728 1328 1392 744 "OP\[9\]" "" } { 696 1152 1168 752 "OP\[0\]" "" } { 256 608 656 272 "OP\[4\]" "" } { 384 960 998 400 "OP\[0\]" "" } { 416 960 998 432 "OP\[8\]" "" } { 422 944 960 456 "OP\[9\]" "" } { 368 616 664 384 "OP\[15\]" "" } { 464 728 744 504 "OP\[0\]" "" } { 408 696 752 424 "OP\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1712410981291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_Decoder Control:inst36\|CU_Decoder:inst " "Elaborating entity \"CU_Decoder\" for hierarchy \"Control:inst36\|CU_Decoder:inst\"" {  } { { "Control.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 176 480 608 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Control:inst36\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"Control:inst36\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/CU_Decoder.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/CU_Decoder.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control:inst36\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"Control:inst36\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/CU_Decoder.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410981369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Control:inst36\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"Control:inst36\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981369 ""}  } { { "ALU/CU_Decoder.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/CU_Decoder.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410981369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ktf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ktf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ktf " "Found entity 1: decode_ktf" {  } { { "db/decode_ktf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/decode_ktf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410981432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410981432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ktf Control:inst36\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated " "Elaborating entity \"decode_ktf\" for hierarchy \"Control:inst36\|CU_Decoder:inst\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:inst42 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:inst42\"" {  } { { "MIPS_CPU.bdf" "inst42" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 848 448 672 944 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF InstructionMemory:inst42\|LPM_DFF:inst6 " "Elaborating entity \"LPM_DFF\" for hierarchy \"InstructionMemory:inst42\|LPM_DFF:inst6\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 264 912 1088 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:inst42\|LPM_DFF:inst6 " "Elaborated megafunction instantiation \"InstructionMemory:inst42\|LPM_DFF:inst6\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 264 912 1088 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410981463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:inst42\|LPM_DFF:inst6 " "Instantiated megafunction \"InstructionMemory:inst42\|LPM_DFF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981463 ""}  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 264 912 1088 440 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410981463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO InstructionMemory:inst42\|LPM_RAM_IO:inst4 " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:inst42\|LPM_RAM_IO:inst4 " "Elaborated megafunction instantiation \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\"" {  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410981479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:inst42\|LPM_RAM_IO:inst4 " "Instantiated megafunction \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE insts1.mif " "Parameter \"LPM_FILE\" = \"insts1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981479 ""}  } { { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410981479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981479 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 848 448 672 944 "inst42" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1712410981494 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram InstructionMemory:inst42\|LPM_RAM_IO:inst4 " "Elaborated megafunction instantiation \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram\", which is child of megafunction instantiation \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981541 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block InstructionMemory:inst42\|LPM_RAM_IO:inst4 " "Elaborated megafunction instantiation \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory_RegisterFile/InstructionMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf" { { 128 616 744 256 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2g1 " "Found entity 1: altsyncram_f2g1" {  } { { "db/altsyncram_f2g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_f2g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410981729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410981729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2g1 InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated " "Elaborating entity \"altsyncram_f2g1\" for hierarchy \"InstructionMemory:inst42\|LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:inst4 " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:inst4\"" {  } { { "MIPS_CPU.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 848 248 384 944 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Clock_Handler CPU_Clock_Handler:inst47 " "Elaborating entity \"CPU_Clock_Handler\" for hierarchy \"CPU_Clock_Handler:inst47\"" {  } { { "MIPS_CPU.bdf" "inst47" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 424 1384 1576 584 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_clock_decoder_with_multiply CPU_Clock_Handler:inst47\|CPU_clock_decoder_with_multiply:inst40 " "Elaborating entity \"CPU_clock_decoder_with_multiply\" for hierarchy \"CPU_Clock_Handler:inst47\|CPU_clock_decoder_with_multiply:inst40\"" {  } { { "CPU_Clock_Handler.bdf" "inst40" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_Clock_Handler.bdf" { { 296 1008 1136 600 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_clock_designer_13 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46 " "Elaborating entity \"CPU_clock_designer_13\" for hierarchy \"CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\"" {  } { { "CPU_Clock_Handler.bdf" "inst46" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_Clock_Handler.bdf" { { 424 736 880 520 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\"" {  } { { "CPU_clock_designer_13.vhd" "LPM_COUNTER_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_13.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\"" {  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_13.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410981838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 13 " "Parameter \"lpm_modulus\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981838 ""}  } { { "CPU_clock_designer_13.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_13.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410981838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gok.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gok.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gok " "Found entity 1: cntr_gok" {  } { { "db/cntr_gok.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cntr_gok.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410981885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410981885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gok CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated " "Elaborating entity \"cntr_gok\" for hierarchy \"CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9dc " "Found entity 1: cmpr_9dc" {  } { { "db/cmpr_9dc.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cmpr_9dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410981947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410981947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9dc CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|cmpr_9dc:cmpr1 " "Elaborating entity \"cmpr_9dc\" for hierarchy \"CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|cmpr_9dc:cmpr1\"" {  } { { "db/cntr_gok.tdf" "cmpr1" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cntr_gok.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practical3 Practical3:inst5 " "Elaborating entity \"Practical3\" for hierarchy \"Practical3:inst5\"" {  } { { "MIPS_CPU.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 832 1624 1840 960 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981947 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst21 " "Primitive \"GND\" of instance \"inst21\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 376 1160 1192 408 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst22 " "Primitive \"GND\" of instance \"inst22\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 424 1160 1192 456 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst23 " "Primitive \"GND\" of instance \"inst23\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 472 1160 1192 504 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst24 " "Primitive \"GND\" of instance \"inst24\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 528 1160 1192 560 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst25 " "Primitive \"GND\" of instance \"inst25\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 584 1160 1192 616 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 632 1160 1192 664 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 688 1160 1192 720 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst28 " "Primitive \"GND\" of instance \"inst28\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 368 1312 1344 400 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst29 " "Primitive \"GND\" of instance \"inst29\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 416 1312 1344 448 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst30 " "Primitive \"GND\" of instance \"inst30\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 464 1312 1344 496 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst31 " "Primitive \"GND\" of instance \"inst31\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 520 1312 1344 552 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst32 " "Primitive \"GND\" of instance \"inst32\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 576 1312 1344 608 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst33 " "Primitive \"GND\" of instance \"inst33\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 624 1312 1344 656 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst34 " "Primitive \"GND\" of instance \"inst34\" not used" {  } { { "ALU/Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 680 1312 1344 712 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux9 Practical3:inst5\|lpm_mux9:inst6 " "Elaborating entity \"lpm_mux9\" for hierarchy \"Practical3:inst5\|lpm_mux9:inst6\"" {  } { { "ALU/Practical3.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 48 1472 1552 144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst5\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst5\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst5\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410981979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst5\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410981979 ""}  } { { "ALU/lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux9.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410981979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ele.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ele.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ele " "Found entity 1: mux_ele" {  } { { "db/mux_ele.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_ele.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ele Practical3:inst5\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated " "Elaborating entity \"mux_ele\" for hierarchy \"Practical3:inst5\|lpm_mux9:inst6\|LPM_MUX:LPM_MUX_component\|mux_ele:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Multiplier Practical3:inst5\|Booth_Multiplier:inst4 " "Elaborating entity \"Booth_Multiplier\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\"" {  } { { "ALU/Practical3.bdf" "inst4" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 704 832 1040 832 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982026 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst34 " "Primitive \"VCC\" of instance \"inst34\" not used" {  } { { "ALU/Booth_Multiplier.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Multiplier.bdf" { { 56 648 680 72 "inst34" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1712410982041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30 " "Elaborating entity \"lpm_compare1\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst30" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Multiplier.bdf" { { 192 680 808 288 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare1.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982057 ""}  } { { "ALU/lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_aig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_aig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_aig " "Found entity 1: cmpr_aig" {  } { { "db/cmpr_aig.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cmpr_aig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_aig Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\|cmpr_aig:auto_generated " "Elaborating entity \"cmpr_aig\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_compare1:inst30\|lpm_compare:LPM_COMPARE_component\|cmpr_aig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst " "Elaborating entity \"lpm_counter0\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Multiplier.bdf" { { 72 272 416 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ALU/lpm_counter0.vhd" "LPM_COUNTER_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982119 ""}  } { { "ALU/lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pi " "Found entity 1: cntr_4pi" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cntr_4pi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4pi Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_4pi:auto_generated " "Elaborating entity \"cntr_4pi\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_4pi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register17bit Practical3:inst5\|Booth_Multiplier:inst4\|Register17bit:inst6 " "Elaborating entity \"Register17bit\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Register17bit:inst6\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Multiplier.bdf" { { -56 792 936 40 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16bit Practical3:inst5\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst " "Elaborating entity \"Register16bit\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst\"" {  } { { "ALU/Register17bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Register17bit.bdf" { { 96 496 640 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bit Practical3:inst5\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst\|Register8bit:inst1 " "Elaborating entity \"Register8bit\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Register17bit:inst6\|Register16bit:inst\|Register8bit:inst1\"" {  } { { "ALU/Register16bit.bdf" "inst1" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Register16bit.bdf" { { 496 1024 1160 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux7 Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35 " "Elaborating entity \"lpm_mux7\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst35" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Multiplier.bdf" { { 72 680 824 152 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux7.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux7.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux7.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982197 ""}  } { { "ALU/lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux7.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o5e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o5e " "Found entity 1: mux_o5e" {  } { { "db/mux_o5e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_o5e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o5e Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\|mux_o5e:auto_generated " "Elaborating entity \"mux_o5e\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_mux7:inst35\|LPM_MUX:LPM_MUX_component\|mux_o5e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28 " "Elaborating entity \"lpm_clshift1\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst28" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Multiplier.bdf" { { -56 1320 1496 24 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU/lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982291 ""}  } { { "ALU/lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_duc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_duc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_duc " "Found entity 1: lpm_clshift_duc" {  } { { "db/lpm_clshift_duc.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/lpm_clshift_duc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_duc Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_duc:auto_generated " "Elaborating entity \"lpm_clshift_duc\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|lpm_clshift1:inst28\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_duc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Complex_Adder Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33 " "Elaborating entity \"Booth_Complex_Adder\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\"" {  } { { "ALU/Booth_Multiplier.bdf" "inst33" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Multiplier.bdf" { { 72 1024 1288 168 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux6 Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7 " "Elaborating entity \"lpm_mux6\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\"" {  } { { "ALU/Booth_Complex_Adder.bdf" "inst7" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Complex_Adder.bdf" { { 144 784 928 256 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux6.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux6.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux6.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982322 ""}  } { { "ALU/lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux6.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r5e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r5e " "Found entity 1: mux_r5e" {  } { { "db/mux_r5e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_r5e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r5e Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\|mux_r5e:auto_generated " "Elaborating entity \"mux_r5e\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_mux6:inst7\|LPM_MUX:LPM_MUX_component\|mux_r5e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\"" {  } { { "ALU/Booth_Complex_Adder.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Complex_Adder.bdf" { { 96 256 416 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982401 ""}  } { { "ALU/lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9cg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9cg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9cg " "Found entity 1: add_sub_9cg" {  } { { "db/add_sub_9cg.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/add_sub_9cg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9cg Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9cg:auto_generated " "Elaborating entity \"add_sub_9cg\" for hierarchy \"Practical3:inst5\|Booth_Multiplier:inst4\|Booth_Complex_Adder:inst33\|lpm_add_sub0:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9cg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4_16_e Practical3:inst5\|decode4_16_e:inst2 " "Elaborating entity \"decode4_16_e\" for hierarchy \"Practical3:inst5\|decode4_16_e:inst2\"" {  } { { "ALU/Practical3.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 112 528 656 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8 Practical3:inst5\|lpm_mux8:inst5 " "Elaborating entity \"lpm_mux8\" for hierarchy \"Practical3:inst5\|lpm_mux8:inst5\"" {  } { { "ALU/Practical3.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 208 1496 1576 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst5\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst5\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst5\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst5\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982479 ""}  } { { "ALU/lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux8.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6ne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6ne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6ne " "Found entity 1: mux_6ne" {  } { { "db/mux_6ne.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_6ne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6ne Practical3:inst5\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated " "Elaborating entity \"mux_6ne\" for hierarchy \"Practical3:inst5\|lpm_mux8:inst5\|LPM_MUX:LPM_MUX_component\|mux_6ne:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 Practical3:inst5\|lpm_compare0:inst18 " "Elaborating entity \"lpm_compare0\" for hierarchy \"Practical3:inst5\|lpm_compare0:inst18\"" {  } { { "ALU/Practical3.bdf" "inst18" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 592 888 1016 688 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Practical3:inst5\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Practical3:inst5\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "LPM_COMPARE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Practical3:inst5\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Practical3:inst5\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982545 ""}  } { { "ALU/lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1pg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1pg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1pg " "Found entity 1: cmpr_1pg" {  } { { "db/cmpr_1pg.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cmpr_1pg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1pg Practical3:inst5\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated " "Elaborating entity \"cmpr_1pg\" for hierarchy \"Practical3:inst5\|lpm_compare0:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1pg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 Practical3:inst5\|lpm_mux1:inst19 " "Elaborating entity \"lpm_mux1\" for hierarchy \"Practical3:inst5\|lpm_mux1:inst19\"" {  } { { "ALU/Practical3.bdf" "inst19" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { -32 1200 1344 304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst5\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst5\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst5\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst5\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982603 ""}  } { { "ALU/lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux1.vhd" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q8f " "Found entity 1: mux_q8f" {  } { { "db/mux_q8f.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_q8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q8f Practical3:inst5\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated " "Elaborating entity \"mux_q8f\" for hierarchy \"Practical3:inst5\|lpm_mux1:inst19\|LPM_MUX:LPM_MUX_component\|mux_q8f:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND8bit Practical3:inst5\|AND8bit:inst " "Elaborating entity \"AND8bit\" for hierarchy \"Practical3:inst5\|AND8bit:inst\"" {  } { { "ALU/Practical3.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { -24 848 1032 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR8bit Practical3:inst5\|OR8bit:inst12 " "Elaborating entity \"OR8bit\" for hierarchy \"Practical3:inst5\|OR8bit:inst12\"" {  } { { "ALU/Practical3.bdf" "inst12" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 128 864 1048 224 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR8bit Practical3:inst5\|XOR8bit:inst13 " "Elaborating entity \"XOR8bit\" for hierarchy \"Practical3:inst5\|XOR8bit:inst13\"" {  } { { "ALU/Practical3.bdf" "inst13" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 240 864 1048 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCAdder-8bit Practical3:inst5\|SCAdder-8bit:inst3 " "Elaborating entity \"SCAdder-8bit\" for hierarchy \"Practical3:inst5\|SCAdder-8bit:inst3\"" {  } { { "ALU/Practical3.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 360 880 1048 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCadder_4bit Practical3:inst5\|SCAdder-8bit:inst3\|RCadder_4bit:inst " "Elaborating entity \"RCadder_4bit\" for hierarchy \"Practical3:inst5\|SCAdder-8bit:inst3\|RCadder_4bit:inst\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SCAdder-8bit.bdf" { { -24 632 816 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Practical3:inst5\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"Practical3:inst5\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\"" {  } { { "ALU/RCadder_4bit.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/RCadder_4bit.bdf" { { 488 576 672 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 Practical3:inst5\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"Practical3:inst5\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborated megafunction instantiation \"Practical3:inst5\|SCAdder-8bit:inst3\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "ALU/FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux10 Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5 " "Elaborating entity \"lpm_mux10\" for hierarchy \"Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5\"" {  } { { "ALU/SCAdder-8bit.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SCAdder-8bit.bdf" { { 40 960 1104 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982727 ""}  } { { "ALU/lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux10.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_44e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_44e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_44e " "Found entity 1: mux_44e" {  } { { "db/mux_44e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_44e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_44e Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated " "Elaborating entity \"mux_44e\" for hierarchy \"Practical3:inst5\|SCAdder-8bit:inst3\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_44e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB_8bit Practical3:inst5\|SUB_8bit:inst10 " "Elaborating entity \"SUB_8bit\" for hierarchy \"Practical3:inst5\|SUB_8bit:inst10\"" {  } { { "ALU/Practical3.bdf" "inst10" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf" { { 480 880 1048 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst9 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst9\"" {  } { { "MIPS_CPU.bdf" "inst9" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 800 1312 1528 960 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 RegisterFile:inst9\|lpm_decode1:inst21 " "Elaborating entity \"lpm_decode1\" for hierarchy \"RegisterFile:inst9\|lpm_decode1:inst21\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst21" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/RegisterFile.bdf" { { 352 272 400 528 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "LPM_DECODE_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982853 ""}  } { { "Memory_RegisterFile/lpm_decode1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_decode1.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4sf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4sf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4sf " "Found entity 1: decode_4sf" {  } { { "db/decode_4sf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/decode_4sf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4sf RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated " "Elaborating entity \"decode_4sf\" for hierarchy \"RegisterFile:inst9\|lpm_decode1:inst21\|lpm_decode:LPM_DECODE_component\|decode_4sf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 RegisterFile:inst9\|lpm_mux0:inst11 " "Elaborating entity \"lpm_mux0\" for hierarchy \"RegisterFile:inst9\|lpm_mux0:inst11\"" {  } { { "Memory_RegisterFile/RegisterFile.bdf" "inst11" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/RegisterFile.bdf" { { 16 856 1000 208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982931 ""}  } { { "Memory_RegisterFile/lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_mux0.vhd" 150 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tle " "Found entity 1: mux_tle" {  } { { "db/mux_tle.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_tle.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410982962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410982962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tle RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated " "Elaborating entity \"mux_tle\" for hierarchy \"RegisterFile:inst9\|lpm_mux0:inst11\|LPM_MUX:LPM_MUX_component\|mux_tle:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataWriteMux DataWriteMux:inst24 " "Elaborating entity \"DataWriteMux\" for hierarchy \"DataWriteMux:inst24\"" {  } { { "MIPS_CPU.bdf" "inst24" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 816 2536 2680 896 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX DataWriteMux:inst24\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"DataWriteMux:inst24\|LPM_MUX:LPM_MUX_component\"" {  } { { "DataWriteMux.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/DataWriteMux.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataWriteMux:inst24\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"DataWriteMux:inst24\|LPM_MUX:LPM_MUX_component\"" {  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/DataWriteMux.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410982993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataWriteMux:inst24\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"DataWriteMux:inst24\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410982993 ""}  } { { "DataWriteMux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/DataWriteMux.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410982993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_84e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_84e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_84e " "Found entity 1: mux_84e" {  } { { "db/mux_84e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_84e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410983024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410983024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_84e DataWriteMux:inst24\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated " "Elaborating entity \"mux_84e\" for hierarchy \"DataWriteMux:inst24\|LPM_MUX:LPM_MUX_component\|mux_84e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:inst " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:inst\"" {  } { { "MIPS_CPU.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 816 1952 2184 944 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF DataMemory:inst\|LPM_DFF:inst6 " "Elaborating entity \"LPM_DFF\" for hierarchy \"DataMemory:inst\|LPM_DFF:inst6\"" {  } { { "Memory_RegisterFile/DataMemory.bdf" "inst6" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { { 288 808 984 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:inst\|LPM_DFF:inst6 " "Elaborated megafunction instantiation \"DataMemory:inst\|LPM_DFF:inst6\"" {  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { { 288 808 984 464 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:inst\|LPM_DFF:inst6 " "Instantiated megafunction \"DataMemory:inst\|LPM_DFF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""}  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { { 288 808 984 464 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410983056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO DataMemory:inst\|LPM_RAM_IO:inst " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"DataMemory:inst\|LPM_RAM_IO:inst\"" {  } { { "Memory_RegisterFile/DataMemory.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:inst\|LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"DataMemory:inst\|LPM_RAM_IO:inst\"" {  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:inst\|LPM_RAM_IO:inst " "Instantiated megafunction \"DataMemory:inst\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE datas1.mif " "Parameter \"LPM_FILE\" = \"datas1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""}  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410983056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983056 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 816 1952 2184 944 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1712410983071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram DataMemory:inst\|LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"DataMemory:inst\|LPM_RAM_IO:inst\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block DataMemory:inst\|LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DataMemory:inst\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf" { { 224 392 520 352 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b1g1 " "Found entity 1: altsyncram_b1g1" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410983259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410983259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b1g1 DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_b1g1:auto_generated " "Elaborating entity \"altsyncram_b1g1\" for hierarchy \"DataMemory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_b1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983259 ""}
{ "Warning" "WSGN_SEARCH_FILE" "number_one.vhd 2 1 " "Using design file number_one.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 number_one-SYN " "Found design unit 1: number_one-SYN" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_one.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410983290 ""} { "Info" "ISGN_ENTITY_NAME" "1 number_one " "Found entity 1: number_one" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_one.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410983290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1712410983290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_one number_one:inst15 " "Elaborating entity \"number_one\" for hierarchy \"number_one:inst15\"" {  } { { "MIPS_CPU.bdf" "inst15" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 632 160 272 680 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_one.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_one.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410983321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_one:inst15\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_one:inst15\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983321 ""}  } { { "number_one.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_one.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410983321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_register_mux write_register_mux:inst29 " "Elaborating entity \"write_register_mux\" for hierarchy \"write_register_mux:inst29\"" {  } { { "MIPS_CPU.bdf" "inst29" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 808 1008 1152 888 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX write_register_mux:inst29\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\"" {  } { { "write_register_mux.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/write_register_mux.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "write_register_mux:inst29\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\"" {  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/write_register_mux.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410983337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "write_register_mux:inst29\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983337 ""}  } { { "write_register_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/write_register_mux.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410983337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_34e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_34e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_34e " "Found entity 1: mux_34e" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_34e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410983384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410983384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_34e write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated " "Elaborating entity \"mux_34e\" for hierarchy \"write_register_mux:inst29\|LPM_MUX:LPM_MUX_component\|mux_34e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_seven number_seven:inst30 " "Elaborating entity \"number_seven\" for hierarchy \"number_seven:inst30\"" {  } { { "MIPS_CPU.bdf" "inst30" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 152 264 800 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant number_seven:inst30\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"number_seven:inst30\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "LPM_CONSTANT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_seven.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "number_seven:inst30\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"number_seven:inst30\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_seven.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410983415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "number_seven:inst30\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"number_seven:inst30\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 7 " "Parameter \"lpm_cvalue\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983415 ""}  } { { "number_seven.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_seven.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410983415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SRC_MUX ALU_SRC_MUX:inst13 " "Elaborating entity \"ALU_SRC_MUX\" for hierarchy \"ALU_SRC_MUX:inst13\"" {  } { { "MIPS_CPU.bdf" "inst13" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1032 1368 1512 1112 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst8 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst8\"" {  } { { "MIPS_CPU.bdf" "inst8" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1048 968 1208 1144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_extend_mux Extender:inst8\|digit_extend_mux:inst " "Elaborating entity \"digit_extend_mux\" for hierarchy \"Extender:inst8\|digit_extend_mux:inst\"" {  } { { "Extender.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Extender.bdf" { { 200 544 624 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Extender:inst8\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"Extender:inst8\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "digit_extend_mux.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/digit_extend_mux.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Extender:inst8\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"Extender:inst8\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/digit_extend_mux.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410983478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Extender:inst8\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"Extender:inst8\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983478 ""}  } { { "digit_extend_mux.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/digit_extend_mux.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712410983478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_14e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_14e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_14e " "Found entity 1: mux_14e" {  } { { "db/mux_14e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_14e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712410983509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712410983509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_14e Extender:inst8\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated " "Elaborating entity \"mux_14e\" for hierarchy \"Extender:inst8\|digit_extend_mux:inst\|LPM_MUX:LPM_MUX_component\|mux_14e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_MUX Branch_MUX:inst27 " "Elaborating entity \"Branch_MUX\" for hierarchy \"Branch_MUX:inst27\"" {  } { { "MIPS_CPU.bdf" "inst27" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 552 2312 2456 632 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712410983509 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "ALU/lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift1.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1712410983602 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[15\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[15\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[14\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[14\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[13\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[13\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[12\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[12\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[11\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[11\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[10\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[10\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[9\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[9\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[8\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[8\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[7\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[7\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[6\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[6\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[5\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[5\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[4\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[4\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[3\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[3\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[2\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[2\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[1\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[1\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:inst\|gdfx_temp0\[0\]\" " "Converted tri-state node \"DataMemory:inst\|gdfx_temp0\[0\]\" into a selector" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_b1g1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[15\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[14\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[13\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[12\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[11\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[10\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[9\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[8\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[7\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[6\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[5\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[4\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[3\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[2\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[1\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[0\] " "Converted tri-state buffer \"InstructionMemory:inst42\|lpm_ram_io:inst4\|datatri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1712410983899 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1712410983899 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w2_n0_mux_dataout~0 " "Found clock multiplexer write_register_mux:inst11\|lpm_mux:LPM_MUX_component\|mux_34e:auto_generated\|l1_w2_n0_mux_dataout~0" {  } { { "db/mux_34e.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_34e.tdf" 31 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712410983946 "|MIPS_CPU|write_register_mux:inst11|lpm_mux:LPM_MUX_component|mux_34e:auto_generated|l1_w2_n0_mux_dataout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Control:inst36\|inst3~0 " "Found clock multiplexer Control:inst36\|inst3~0" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 408 752 816 456 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712410983946 "|MIPS_CPU|Control:inst36|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1712410983946 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Control:inst36\|inst10~0 " "Found clock multiplexer Control:inst36\|inst10~0" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 416 888 952 528 "inst10" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712410984087 "|MIPS_CPU|Control:inst36|inst10~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Control:inst36\|inst10~1 " "Found clock multiplexer Control:inst36\|inst10~1" {  } { { "Control.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf" { { 416 888 952 528 "inst10" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712410984087 "|MIPS_CPU|Control:inst36|inst10~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1712410984087 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData\[15..0\]" "" } { 1000 2112 2235 1012 "WriteData\[7..0\]" "" } { 912 1840 1944 952 "WriteData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712410984524 "|MIPS_CPU|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData\[15..0\]" "" } { 1000 2112 2235 1012 "WriteData\[7..0\]" "" } { 912 1840 1944 952 "WriteData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712410984524 "|MIPS_CPU|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData\[15..0\]" "" } { 1000 2112 2235 1012 "WriteData\[7..0\]" "" } { 912 1840 1944 952 "WriteData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712410984524 "|MIPS_CPU|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData\[15..0\]" "" } { 1000 2112 2235 1012 "WriteData\[7..0\]" "" } { 912 1840 1944 952 "WriteData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712410984524 "|MIPS_CPU|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData\[15..0\]" "" } { 1000 2112 2235 1012 "WriteData\[7..0\]" "" } { 912 1840 1944 952 "WriteData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712410984524 "|MIPS_CPU|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData\[15..0\]" "" } { 1000 2112 2235 1012 "WriteData\[7..0\]" "" } { 912 1840 1944 952 "WriteData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712410984524 "|MIPS_CPU|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData\[15..0\]" "" } { 1000 2112 2235 1012 "WriteData\[7..0\]" "" } { 912 1840 1944 952 "WriteData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712410984524 "|MIPS_CPU|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData\[15..0\]" "" } { 1000 2112 2235 1012 "WriteData\[7..0\]" "" } { 912 1840 1944 952 "WriteData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712410984524 "|MIPS_CPU|WriteData[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712410984524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1712410984665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712410985321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712410985321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "511 " "Implemented 511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712410985478 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712410985478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "366 " "Implemented 366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712410985478 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1712410985478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712410985478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712410985509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 17:13:05 2024 " "Processing ended: Sat Apr 06 17:13:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712410985509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712410985509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712410985509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712410985509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712410987806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712410987806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 17:13:06 2024 " "Processing started: Sat Apr 06 17:13:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712410987806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712410987806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712410987806 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712410987884 ""}
{ "Info" "0" "" "Project  = Practical5" {  } {  } 0 0 "Project  = Practical5" 0 0 "Fitter" 0 0 1712410987884 ""}
{ "Info" "0" "" "Revision = Practical5" {  } {  } 0 0 "Revision = Practical5" 0 0 "Fitter" 0 0 1712410987884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1712410988149 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Practical5 EP2AGX45CU17I3 " "Automatically selected device EP2AGX45CU17I3 for design Practical5" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1712410988243 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1712410988274 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1712410988274 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a15 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a14 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a13 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a12 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a2 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a1 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a0 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a5 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a4 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a3 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a7 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a6 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a11 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a10 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a9 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a8 " "Atom \"InstructionMemory:inst42\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_f2g1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1712410988384 "|MIPS_CPU|InstructionMemory:inst42|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_f2g1:auto_generated|ram_block1a8"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1712410988384 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712410988478 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712410988493 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65CU17I3 " "Device EP2AGX65CU17I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712410988728 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712410988728 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ W12 " "Pin ~ALTERA_nCEO~ is reserved at location W12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 1647 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712410988728 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712410988728 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712410988728 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712410988728 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "113 113 " "No exact pin location assignment(s) for 113 pins of 113 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch " "Pin Branch not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Branch } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 560 1128 1304 576 "Branch" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 368 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZERO " "Pin ZERO not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ZERO } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 736 1976 2152 752 "ZERO" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZERO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 370 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JAL " "Pin JAL not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { JAL } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 696 1096 1272 712 "JAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 372 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[15\] " "Pin WriteData\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[14\] " "Pin WriteData\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[13\] " "Pin WriteData\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[12\] " "Pin WriteData\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[11\] " "Pin WriteData\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[10\] " "Pin WriteData\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[9\] " "Pin WriteData\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[8\] " "Pin WriteData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[7\] " "Pin WriteData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[6\] " "Pin WriteData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[5\] " "Pin WriteData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[4\] " "Pin WriteData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[3\] " "Pin WriteData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[2\] " "Pin WriteData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[1\] " "Pin WriteData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[0\] " "Pin WriteData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 968 1944 2121 984 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Jump " "Pin Jump not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Jump } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 544 1080 1256 560 "Jump" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Jump } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 373 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[7\] " "Pin Address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Address[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 216 392 992 "Address" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[6\] " "Pin Address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Address[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 216 392 992 "Address" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[5\] " "Pin Address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Address[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 216 392 992 "Address" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[4\] " "Pin Address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Address[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 216 392 992 "Address" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[3\] " "Pin Address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Address[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 216 392 992 "Address" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[2\] " "Pin Address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Address[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 216 392 992 "Address" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[1\] " "Pin Address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Address[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 216 392 992 "Address" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[0\] " "Pin Address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Address[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 216 392 992 "Address" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_OUT\[7\] " "Pin ALU_result_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 712 1896 2100 728 "ALU_result_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_OUT\[6\] " "Pin ALU_result_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 712 1896 2100 728 "ALU_result_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_OUT\[5\] " "Pin ALU_result_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 712 1896 2100 728 "ALU_result_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_OUT\[4\] " "Pin ALU_result_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 712 1896 2100 728 "ALU_result_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_OUT\[3\] " "Pin ALU_result_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 712 1896 2100 728 "ALU_result_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_OUT\[2\] " "Pin ALU_result_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 712 1896 2100 728 "ALU_result_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_OUT\[1\] " "Pin ALU_result_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 712 1896 2100 728 "ALU_result_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_OUT\[0\] " "Pin ALU_result_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 712 1896 2100 728 "ALU_result_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[15\] " "Pin Instruction_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[14\] " "Pin Instruction_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[13\] " "Pin Instruction_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[12\] " "Pin Instruction_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[11\] " "Pin Instruction_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[10\] " "Pin Instruction_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[9\] " "Pin Instruction_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[8\] " "Pin Instruction_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[7\] " "Pin Instruction_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[6\] " "Pin Instruction_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[5\] " "Pin Instruction_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[4\] " "Pin Instruction_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[3\] " "Pin Instruction_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[2\] " "Pin Instruction_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[1\] " "Pin Instruction_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_OUT\[0\] " "Pin Instruction_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1016 720 928 1032 "Instruction_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2_OUT\[7\] " "Pin Operand2_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1136 1552 1749 1152 "Operand2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2_OUT\[6\] " "Pin Operand2_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1136 1552 1749 1152 "Operand2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2_OUT\[5\] " "Pin Operand2_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1136 1552 1749 1152 "Operand2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2_OUT\[4\] " "Pin Operand2_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1136 1552 1749 1152 "Operand2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2_OUT\[3\] " "Pin Operand2_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1136 1552 1749 1152 "Operand2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2_OUT\[2\] " "Pin Operand2_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1136 1552 1749 1152 "Operand2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2_OUT\[1\] " "Pin Operand2_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1136 1552 1749 1152 "Operand2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2_OUT\[0\] " "Pin Operand2_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1136 1552 1749 1152 "Operand2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[7\] " "Pin PC_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1000 424 600 1016 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[6\] " "Pin PC_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1000 424 600 1016 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[5\] " "Pin PC_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1000 424 600 1016 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[4\] " "Pin PC_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1000 424 600 1016 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[3\] " "Pin PC_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1000 424 600 1016 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[2\] " "Pin PC_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1000 424 600 1016 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[1\] " "Pin PC_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1000 424 600 1016 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[0\] " "Pin PC_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1000 424 600 1016 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[15\] " "Pin Read_Data_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[14\] " "Pin Read_Data_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[13\] " "Pin Read_Data_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[12\] " "Pin Read_Data_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[11\] " "Pin Read_Data_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[10\] " "Pin Read_Data_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[9\] " "Pin Read_Data_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[8\] " "Pin Read_Data_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[7\] " "Pin Read_Data_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[6\] " "Pin Read_Data_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[5\] " "Pin Read_Data_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[4\] " "Pin Read_Data_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 336 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[3\] " "Pin Read_Data_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 337 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[2\] " "Pin Read_Data_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 338 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[1\] " "Pin Read_Data_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 339 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_OUT\[0\] " "Pin Read_Data_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 2176 2387 768 "Read_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1_OUT\[7\] " "Pin Reg1_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 1552 1728 768 "Reg1_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1_OUT\[6\] " "Pin Reg1_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 1552 1728 768 "Reg1_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1_OUT\[5\] " "Pin Reg1_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 1552 1728 768 "Reg1_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 343 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1_OUT\[4\] " "Pin Reg1_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 1552 1728 768 "Reg1_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1_OUT\[3\] " "Pin Reg1_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 1552 1728 768 "Reg1_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1_OUT\[2\] " "Pin Reg1_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 1552 1728 768 "Reg1_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1_OUT\[1\] " "Pin Reg1_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 1552 1728 768 "Reg1_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1_OUT\[0\] " "Pin Reg1_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 752 1552 1728 768 "Reg1_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2_OUT\[7\] " "Pin Reg2_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 1552 1728 992 "Reg2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2_OUT\[6\] " "Pin Reg2_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 1552 1728 992 "Reg2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 350 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2_OUT\[5\] " "Pin Reg2_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 1552 1728 992 "Reg2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 351 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2_OUT\[4\] " "Pin Reg2_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 1552 1728 992 "Reg2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 352 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2_OUT\[3\] " "Pin Reg2_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 1552 1728 992 "Reg2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 353 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2_OUT\[2\] " "Pin Reg2_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 1552 1728 992 "Reg2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 354 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2_OUT\[1\] " "Pin Reg2_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 1552 1728 992 "Reg2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 355 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2_OUT\[0\] " "Pin Reg2_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 1552 1728 992 "Reg2_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 356 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_OUT\[7\] " "Pin Write_Data_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 2712 2917 992 "Write_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 357 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_OUT\[6\] " "Pin Write_Data_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 2712 2917 992 "Write_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 358 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_OUT\[5\] " "Pin Write_Data_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 2712 2917 992 "Write_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 359 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_OUT\[4\] " "Pin Write_Data_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 2712 2917 992 "Write_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 360 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_OUT\[3\] " "Pin Write_Data_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 2712 2917 992 "Write_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 361 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_OUT\[2\] " "Pin Write_Data_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 2712 2917 992 "Write_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_OUT\[1\] " "Pin Write_Data_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 2712 2917 992 "Write_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 363 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_OUT\[0\] " "Pin Write_Data_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 976 2712 2917 992 "Write_Data_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 364 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_OUT\[2\] " "Pin Write_Register_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Register_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 736 1176 1399 752 "Write_Register_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 365 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_OUT\[1\] " "Pin Write_Register_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Register_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 736 1176 1399 752 "Write_Register_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 366 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_OUT\[0\] " "Pin Write_Register_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Register_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 736 1176 1399 752 "Write_Register_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 367 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1008 112 280 1024 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 369 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_ENABLE " "Pin ALU_ENABLE not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_ENABLE } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 992 1344 1520 1008 "ALU_ENABLE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 371 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712410989103 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1712410989103 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical5.sdc " "Synopsys Design Constraints File file not found: 'Practical5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712410989806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712410989806 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712410989806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712410989806 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712410989806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN T10 (CLK6, DIFFCLK_0p)) " "Automatically promoted node CLOCK~input (placed in PIN T10 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[15\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[15\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 661 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[14\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[14\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 662 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[13\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[13\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 663 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[12\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[12\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 664 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[8\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[8\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 668 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[7\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[7\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 669 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[6\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[6\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 670 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[5\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[5\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 671 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[4\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[4\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 672 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[3\] " "Destination node InstructionMemory:inst42\|lpm_dff:inst6\|dffs\[3\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionMemory:inst42|lpm_dff:inst6|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 673 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf" { { 1008 112 280 1024 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 1643 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Clock_Handler:inst47\|CPU_clock_decoder_with_multiply:inst40\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\|w_anode12w\[3\]  " "Automatically promoted node CPU_Clock_Handler:inst47\|CPU_clock_decoder_with_multiply:inst40\|lpm_decode:LPM_DECODE_component\|decode_ktf:auto_generated\|w_anode12w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "db/decode_ktf.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/decode_ktf.tdf" 37 12 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Clock_Handler:inst47|CPU_clock_decoder_with_multiply:inst40|lpm_decode:LPM_DECODE_component|decode_ktf:auto_generated|w_anode12w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 837 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst12\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst12\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst12|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 787 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst13\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst13\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst13|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 778 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst14\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst14\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst14|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 769 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst15\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst15\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst15|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 805 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst16\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst16\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst16|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 760 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst17\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst17\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst17|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 751 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst18\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst18\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst18|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 742 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712410989868 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 0 { 0 ""} 0 796 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712410989868 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712410990540 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712410990540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712410990540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712410990540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712410990540 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712410990540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712410990540 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712410990540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712410990571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1712410990571 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712410990571 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "112 unused 2.5V 1 111 0 " "Number of I/O pins in group: 112 (unused VREF, 2.5V VCCIO, 1 input, 111 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1712410990571 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1712410990571 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712410990571 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 19 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 16 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 16 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 20 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712410990571 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1712410990571 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712410990571 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712410990618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712410992431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712410992602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712410992602 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712410997603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712410997603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712410998259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X24_Y22 X35_Y33 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33" {  } { { "loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33"} 24 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1712410999853 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712410999853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712411001899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1712411001915 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712411001915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.95 " "Total time spent on timing analysis during the Fitter is 0.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1712411002571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712411002603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712411003071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712411003103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712411003532 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712411004282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/output_files/Practical5.fit.smsg " "Generated suppressed messages file D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/output_files/Practical5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712411004751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6211 " "Peak virtual memory: 6211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712411005079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 17:13:25 2024 " "Processing ended: Sat Apr 06 17:13:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712411005079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712411005079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712411005079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712411005079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712411007312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712411007312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 17:13:26 2024 " "Processing started: Sat Apr 06 17:13:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712411007312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712411007312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712411007312 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712411009215 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712411009277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712411010455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 17:13:30 2024 " "Processing ended: Sat Apr 06 17:13:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712411010455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712411010455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712411010455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712411010455 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712411011131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712411012835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712411012836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 17:13:31 2024 " "Processing started: Sat Apr 06 17:13:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712411012836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712411012836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practical5 -c Practical5 " "Command: quartus_sta Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712411012836 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1712411012893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1712411013197 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1712411013229 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1712411013229 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical5.sdc " "Synopsys Design Constraints File file not found: 'Practical5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1712411013803 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1712411013804 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712411013806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712411013806 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712411013806 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1712411014075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014077 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1712411014079 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Quartus II" 0 0 1712411014093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712411014130 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712411014130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.381 " "Worst-case setup slack is -5.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.381            -215.837 CLOCK  " "   -5.381            -215.837 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.849             -83.629 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]  " "   -1.849             -83.629 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.982 " "Worst-case hold slack is -1.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982             -14.906 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]  " "   -1.982             -14.906 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.419             -51.585 CLOCK  " "   -1.419             -51.585 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.728 " "Worst-case recovery slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728             -10.864 CLOCK  " "   -0.728             -10.864 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.924 " "Worst-case removal slack is 0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 CLOCK  " "    0.924               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -326.154 CLOCK  " "   -2.846            -326.154 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -117.012 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]  " "   -1.000            -117.012 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014150 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Quartus II" 0 0 1712411014191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1712411014228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1712411014762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014820 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712411014830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712411014830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.980 " "Worst-case setup slack is -4.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.980            -196.622 CLOCK  " "   -4.980            -196.622 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725             -73.077 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]  " "   -1.725             -73.077 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.836 " "Worst-case hold slack is -1.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836             -13.756 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]  " "   -1.836             -13.756 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.281             -45.084 CLOCK  " "   -1.281             -45.084 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.602 " "Worst-case recovery slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -8.890 CLOCK  " "   -0.602              -8.890 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.824 " "Worst-case removal slack is 0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 CLOCK  " "    0.824               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -325.774 CLOCK  " "   -2.846            -325.774 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -115.843 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]  " "   -1.000            -115.843 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411014865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411014865 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Quartus II" 0 0 1712411014896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712411015243 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712411015243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.953 " "Worst-case setup slack is -2.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.953             -88.417 CLOCK  " "   -2.953             -88.417 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -8.303 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]  " "   -0.401              -8.303 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411015248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.096 " "Worst-case hold slack is -1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096              -8.261 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]  " "   -1.096              -8.261 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905             -36.442 CLOCK  " "   -0.905             -36.442 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411015255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.132 " "Worst-case recovery slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 CLOCK  " "    0.132               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411015260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.462 " "Worst-case removal slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 CLOCK  " "    0.462               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411015267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -167.951 CLOCK  " "   -2.846            -167.951 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398             -44.669 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\]  " "   -0.398             -44.669 CPU_Clock_Handler:inst47\|CPU_clock_designer_13:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_gok:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712411015271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712411015271 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1712411016158 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1712411016158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712411016508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712411016516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712411016516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712411016719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 17:13:36 2024 " "Processing ended: Sat Apr 06 17:13:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712411016719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712411016719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712411016719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712411016719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712411018905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712411018906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 17:13:37 2024 " "Processing started: Sat Apr 06 17:13:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712411018906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712411018906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practical5 -c Practical5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practical5 -c Practical5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712411018906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practical5.vo D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/simulation/qsim// simulation " "Generated file Practical5.vo in folder \"D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712411019442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712411019481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 17:13:39 2024 " "Processing ended: Sat Apr 06 17:13:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712411019481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712411019481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712411019481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712411019481 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus II Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712411020069 ""}
