{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678818991835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678818991851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 11:36:31 2023 " "Processing started: Tue Mar 14 11:36:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678818991851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678818991851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdms_hardware -c sdms_hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdms_hardware -c sdms_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678818991851 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/VIDEO_PLL.qip " "Tcl Script File V/VIDEO_PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/VIDEO_PLL.qip " "set_global_assignment -name QIP_FILE V/VIDEO_PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1678818992245 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1678818992245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678818993636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678818993636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/uart_sender.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/de1_soc_d8m_rtl/uart_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sender " "Found entity 1: uart_sender" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005684 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg_hex " "Found entity 2: seven_seg_hex" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdms_hardware.v 1 1 " "Found 1 design units, including 1 entities, in source file sdms_hardware.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_hardware " "Found entity 1: sdms_hardware" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/sdms_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/sdms_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys " "Found entity 1: sdms_sys" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_irq_mapper " "Found entity 1: sdms_sys_irq_mapper" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_irq_mapper.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0 " "Found entity 1: sdms_sys_mm_interconnect_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sdms_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sdms_sys_mm_interconnect_0_rsp_mux_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005757 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_rsp_mux " "Found entity 1: sdms_sys_mm_interconnect_0_rsp_mux" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: sdms_sys_mm_interconnect_0_rsp_demux_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_rsp_demux " "Found entity 1: sdms_sys_mm_interconnect_0_rsp_demux" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: sdms_sys_mm_interconnect_0_cmd_mux_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_cmd_mux " "Found entity 1: sdms_sys_mm_interconnect_0_cmd_mux" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sdms_sys_mm_interconnect_0_cmd_demux_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_cmd_demux " "Found entity 1: sdms_sys_mm_interconnect_0_cmd_demux" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdms_sys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819005812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdms_sys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819005813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_router_003_default_decode " "Found entity 1: sdms_sys_mm_interconnect_0_router_003_default_decode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005816 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_mm_interconnect_0_router_003 " "Found entity 2: sdms_sys_mm_interconnect_0_router_003" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdms_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819005820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdms_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819005821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: sdms_sys_mm_interconnect_0_router_002_default_decode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005824 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_mm_interconnect_0_router_002 " "Found entity 2: sdms_sys_mm_interconnect_0_router_002" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdms_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819005828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdms_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819005829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: sdms_sys_mm_interconnect_0_router_001_default_decode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005832 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_mm_interconnect_0_router_001 " "Found entity 2: sdms_sys_mm_interconnect_0_router_001" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdms_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819005836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdms_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sdms_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678819005837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_mm_interconnect_0_router_default_decode " "Found entity 1: sdms_sys_mm_interconnect_0_router_default_decode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005840 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_mm_interconnect_0_router " "Found entity 2: sdms_sys_mm_interconnect_0_router" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_wifi_module_tx " "Found entity 1: sdms_sys_wifi_module_tx" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005905 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_wifi_module_rx_stimulus_source " "Found entity 2: sdms_sys_wifi_module_rx_stimulus_source" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005905 ""} { "Info" "ISGN_ENTITY_NAME" "3 sdms_sys_wifi_module_rx " "Found entity 3: sdms_sys_wifi_module_rx" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005905 ""} { "Info" "ISGN_ENTITY_NAME" "4 sdms_sys_wifi_module_regs " "Found entity 4: sdms_sys_wifi_module_regs" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005905 ""} { "Info" "ISGN_ENTITY_NAME" "5 sdms_sys_wifi_module " "Found entity 5: sdms_sys_wifi_module" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_touchscreen_tx " "Found entity 1: sdms_sys_touchscreen_tx" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005921 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_touchscreen_rx_stimulus_source " "Found entity 2: sdms_sys_touchscreen_rx_stimulus_source" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005921 ""} { "Info" "ISGN_ENTITY_NAME" "3 sdms_sys_touchscreen_rx " "Found entity 3: sdms_sys_touchscreen_rx" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005921 ""} { "Info" "ISGN_ENTITY_NAME" "4 sdms_sys_touchscreen_regs " "Found entity 4: sdms_sys_touchscreen_regs" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005921 ""} { "Info" "ISGN_ENTITY_NAME" "5 sdms_sys_touchscreen " "Found entity 5: sdms_sys_touchscreen" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_onchip_memory2_0 " "Found entity 1: sdms_sys_onchip_memory2_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0 " "Found entity 1: sdms_sys_nios2_gen2_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: sdms_sys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "3 sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "4 sdms_sys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: sdms_sys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "5 sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "6 sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "7 sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "8 sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "9 sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "10 sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "11 sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "12 sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "13 sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "14 sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "15 sdms_sys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: sdms_sys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "16 sdms_sys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: sdms_sys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "17 sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "18 sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "19 sdms_sys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: sdms_sys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "20 sdms_sys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: sdms_sys_nios2_gen2_0_cpu_nios2_oci" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""} { "Info" "ISGN_ENTITY_NAME" "21 sdms_sys_nios2_gen2_0_cpu " "Found entity 21: sdms_sys_nios2_gen2_0_cpu" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819005995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819005995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819006005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819006005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819006015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819006015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819006024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819006024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_nios2_gen2_0_cpu_test_bench " "Found entity 1: sdms_sys_nios2_gen2_0_cpu_test_bench" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819006034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819006034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/simra/documents/cpen_391/l2a-02-sdms/sdms/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdms_sys_jtag_uart_0_sim_scfifo_w " "Found entity 1: sdms_sys_jtag_uart_0_sim_scfifo_w" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819006052 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdms_sys_jtag_uart_0_scfifo_w " "Found entity 2: sdms_sys_jtag_uart_0_scfifo_w" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819006052 ""} { "Info" "ISGN_ENTITY_NAME" "3 sdms_sys_jtag_uart_0_sim_scfifo_r " "Found entity 3: sdms_sys_jtag_uart_0_sim_scfifo_r" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819006052 ""} { "Info" "ISGN_ENTITY_NAME" "4 sdms_sys_jtag_uart_0_scfifo_r " "Found entity 4: sdms_sys_jtag_uart_0_scfifo_r" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819006052 ""} { "Info" "ISGN_ENTITY_NAME" "5 sdms_sys_jtag_uart_0 " "Found entity 5: sdms_sys_jtag_uart_0" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819006052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819006052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_communication/verilog-uart/uart/Uart8Transmitter.v " "Can't analyze file -- file uart_communication/verilog-uart/uart/Uart8Transmitter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006061 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_communication/verilog-uart/uart/Uart8Receiver.v " "Can't analyze file -- file uart_communication/verilog-uart/uart/Uart8Receiver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006068 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_communication/verilog-uart/uart/Uart8.v " "Can't analyze file -- file uart_communication/verilog-uart/uart/Uart8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006075 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_communication/verilog-uart/uart/BaudRateGenerator.v " "Can't analyze file -- file uart_communication/verilog-uart/uart/BaudRateGenerator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006082 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_communication/Image_Sender.v " "Can't analyze file -- file uart_communication/Image_Sender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006089 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/CLOCK_DELAY.v " "Can't analyze file -- file V/CLOCK_DELAY.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006096 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/VGA_RD_COUNTER.v " "Can't analyze file -- file V_D8M/VGA_RD_COUNTER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006103 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/I2C_WRITE_WDATA.v " "Can't analyze file -- file V/I2C_WRITE_WDATA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006108 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/I2C_WRITE_PTR.v " "Can't analyze file -- file V/I2C_WRITE_PTR.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006115 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/I2C_RESET_DELAY.v " "Can't analyze file -- file V/I2C_RESET_DELAY.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006121 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/I2C_READ_DATA.v " "Can't analyze file -- file V/I2C_READ_DATA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006129 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/pll_test.v " "Can't analyze file -- file V/pll_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006135 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/RESET_DELAY.v " "Can't analyze file -- file V/RESET_DELAY.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006141 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/CLOCKMEM.v " "Can't analyze file -- file V/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006149 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/sdram_pll.v " "Can't analyze file -- file V/sdram_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006154 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/FpsMonitor.v " "Can't analyze file -- file V/FpsMonitor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006162 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_Controller/VGA_Controller.v " "Can't analyze file -- file VGA_Controller/VGA_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006167 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/D8M_LUT.v " "Can't analyze file -- file V/D8M_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006175 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RAW2RGB_J.v " "Can't analyze file -- file V_D8M/RAW2RGB_J.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006182 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RAW_RGB_BIN.v " "Can't analyze file -- file V_D8M/RAW_RGB_BIN.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006190 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RAM_READ_COUNTER.v " "Can't analyze file -- file V_D8M/RAM_READ_COUNTER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006198 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/MIPI_CAMERA_CONFIG.v " "Can't analyze file -- file V_D8M/MIPI_CAMERA_CONFIG.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006205 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/MIPI_BRIDGE_CONFIG.v " "Can't analyze file -- file V_D8M/MIPI_BRIDGE_CONFIG.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006213 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/MIPI_BRIDGE_CAMERA_Config.v " "Can't analyze file -- file V_D8M/MIPI_BRIDGE_CAMERA_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006219 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/Line_Buffer_J.v " "Can't analyze file -- file V_D8M/Line_Buffer_J.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006226 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/int_line.v " "Can't analyze file -- file V_D8M/int_line.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006232 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/VCM_I2C.v " "Can't analyze file -- file V_Auto/VCM_I2C.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006239 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/VCM_CTRL_P.v " "Can't analyze file -- file V_Auto/VCM_CTRL_P.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006247 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/MODIFY_SYNC.v " "Can't analyze file -- file V_Auto/MODIFY_SYNC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006254 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/LCD_COUNTER.v " "Can't analyze file -- file V_Auto/LCD_COUNTER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006261 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/I2C_DELAY.v " "Can't analyze file -- file V_Auto/I2C_DELAY.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006268 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/FOCUS_ADJ.v " "Can't analyze file -- file V_Auto/FOCUS_ADJ.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006275 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/F_VCM.v " "Can't analyze file -- file V_Auto/F_VCM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006283 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/CLOCKMEM.v " "Can't analyze file -- file V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006290 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/AUTO_SYNC_MODIFY.v " "Can't analyze file -- file V_Auto/AUTO_SYNC_MODIFY.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006297 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/AUTO_FOCUS_ON.v " "Can't analyze file -- file V_Auto/AUTO_FOCUS_ON.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006304 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Sdram_Control/Sdram_WR_FIFO.v " "Can't analyze file -- file V_Sdram_Control/Sdram_WR_FIFO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006311 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Sdram_Control/Sdram_RD_FIFO.v " "Can't analyze file -- file V_Sdram_Control/Sdram_RD_FIFO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006317 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Sdram_Control/Sdram_Control.v " "Can't analyze file -- file V_Sdram_Control/Sdram_Control.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006324 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Sdram_Control/sdr_data_path.v " "Can't analyze file -- file V_Sdram_Control/sdr_data_path.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006331 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Sdram_Control/control_interface.v " "Can't analyze file -- file V_Sdram_Control/control_interface.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006337 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Sdram_Control/command.v " "Can't analyze file -- file V_Sdram_Control/command.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678819006344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_HS uart_sender.v(54) " "Verilog HDL Implicit Net warning at uart_sender.v(54): created implicit net for \"VGA_HS\"" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1678819006344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_VS uart_sender.v(55) " "Verilog HDL Implicit Net warning at uart_sender.v(55): created implicit net for \"VGA_VS\"" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1678819006345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RTS sdms_hardware.v(160) " "Verilog HDL Implicit Net warning at sdms_hardware.v(160): created implicit net for \"UART_RTS\"" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1678819006345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_TXD sdms_hardware.v(161) " "Verilog HDL Implicit Net warning at sdms_hardware.v(161): created implicit net for \"UART_TXD\"" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1678819006345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DRAM_DQM sdms_hardware.v(261) " "Verilog HDL Implicit Net warning at sdms_hardware.v(261): created implicit net for \"DRAM_DQM\"" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1678819006345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY sdms_hardware.v(313) " "Verilog HDL Implicit Net warning at sdms_hardware.v(313): created implicit net for \"READY\"" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1678819006345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdms_hardware " "Elaborating entity \"sdms_hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678819006740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RTS sdms_hardware.v(160) " "Verilog HDL or VHDL warning at sdms_hardware.v(160): object \"UART_RTS\" assigned a value but never read" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TXD sdms_hardware.v(161) " "Verilog HDL or VHDL warning at sdms_hardware.v(161): object \"UART_TXD\" assigned a value but never read" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST sdms_hardware.v(9) " "Output port \"ADC_CONVST\" at sdms_hardware.v(9) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN sdms_hardware.v(10) " "Output port \"ADC_DIN\" at sdms_hardware.v(10) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK sdms_hardware.v(12) " "Output port \"ADC_SCLK\" at sdms_hardware.v(12) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT sdms_hardware.v(18) " "Output port \"AUD_DACDAT\" at sdms_hardware.v(18) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK sdms_hardware.v(20) " "Output port \"AUD_XCK\" at sdms_hardware.v(20) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM sdms_hardware.v(36) " "Output port \"DRAM_LDQM\" at sdms_hardware.v(36) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM sdms_hardware.v(38) " "Output port \"DRAM_UDQM\" at sdms_hardware.v(38) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK sdms_hardware.v(42) " "Output port \"FPGA_I2C_SCLK\" at sdms_hardware.v(42) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD sdms_hardware.v(55) " "Output port \"IRDA_TXD\" at sdms_hardware.v(55) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N sdms_hardware.v(76) " "Output port \"TD_RESET_N\" at sdms_hardware.v(76) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK sdms_hardware.v(96) " "Output port \"MIPI_MCLK\" at sdms_hardware.v(96) has no driver" {  } { { "sdms_hardware.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678819006743 "|sdms_hardware"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys sdms_sys:sys " "Elaborating entity \"sdms_sys\" for hierarchy \"sdms_sys:sys\"" {  } { { "sdms_hardware.v" "sys" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_jtag_uart_0 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"sdms_sys_jtag_uart_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "jtag_uart_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_jtag_uart_0_scfifo_w sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w " "Elaborating entity \"sdms_sys_jtag_uart_0_scfifo_w\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "the_sdms_sys_jtag_uart_0_scfifo_w" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "wfifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819007377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819007377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819007377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819007377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819007377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819007377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819007377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819007377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819007377 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819007377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819007460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819007460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819007518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819007518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819007575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819007575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819007664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819007664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819007761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819007761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819007847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819007847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_w:the_sdms_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_jtag_uart_0_scfifo_r sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_r:the_sdms_sys_jtag_uart_0_scfifo_r " "Elaborating entity \"sdms_sys_jtag_uart_0_scfifo_r\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|sdms_sys_jtag_uart_0_scfifo_r:the_sdms_sys_jtag_uart_0_scfifo_r\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "the_sdms_sys_jtag_uart_0_scfifo_r" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819007923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "sdms_sys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819008375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819008378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819008378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819008378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819008378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819008378 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819008378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sdms_sys:sys\|sdms_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sdms_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0 sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"sdms_sys_nios2_gen2_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "nios2_gen2_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" "cpu" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_test_bench sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_test_bench:the_sdms_sys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_test_bench:the_sdms_sys_nios2_gen2_0_cpu_test_bench\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_register_bank_a_module sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "sdms_sys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009516 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819009516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819009612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819009612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_a_module:sdms_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_register_bank_b_module sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_b_module:sdms_sys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_register_bank_b_module:sdms_sys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "sdms_sys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819009836 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819009836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_break sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_break:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_break:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode:sdms_sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_td_mode:sdms_sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819009981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_oci_im sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_im:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_oci_im:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_nios2_ocimem sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010108 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819010108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819010223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819010223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_nios2_ocimem:the_sdms_sys_nios2_gen2_0_cpu_nios2_ocimem\|sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:sdms_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" "the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_debug_slave_tck sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sdms_sys_nios2_gen2_0_cpu_debug_slave_tck:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sdms_sys_nios2_gen2_0_cpu_debug_slave_tck:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sdms_sys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_sdms_sys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "sdms_sys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010432 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819010432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010446 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sdms_sys:sys\|sdms_sys_nios2_gen2_0:nios2_gen2_0\|sdms_sys_nios2_gen2_0_cpu:cpu\|sdms_sys_nios2_gen2_0_cpu_nios2_oci:the_sdms_sys_nios2_gen2_0_cpu_nios2_oci\|sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_sdms_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sdms_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_onchip_memory2_0 sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"sdms_sys_onchip_memory2_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "onchip_memory2_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sdms_sys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"sdms_sys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678819010546 ""}  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678819010546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fin1 " "Found entity 1: altsyncram_fin1" {  } { { "db/altsyncram_fin1.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_fin1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819010650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819010650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fin1 sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated " "Elaborating entity \"altsyncram_fin1\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819010753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819010753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_fin1.tdf" "decode3" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_fin1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678819010834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819010834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"sdms_sys:sys\|sdms_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fin1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_fin1.tdf" "mux2" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/db/altsyncram_fin1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819010845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen sdms_sys:sys\|sdms_sys_touchscreen:touchscreen " "Elaborating entity \"sdms_sys_touchscreen\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "touchscreen" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen_tx sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_tx:the_sdms_sys_touchscreen_tx " "Elaborating entity \"sdms_sys_touchscreen_tx\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_tx:the_sdms_sys_touchscreen_tx\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "the_sdms_sys_touchscreen_tx" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen_rx sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_rx:the_sdms_sys_touchscreen_rx " "Elaborating entity \"sdms_sys_touchscreen_rx\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_rx:the_sdms_sys_touchscreen_rx\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "the_sdms_sys_touchscreen_rx" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen_rx_stimulus_source sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_rx:the_sdms_sys_touchscreen_rx\|sdms_sys_touchscreen_rx_stimulus_source:the_sdms_sys_touchscreen_rx_stimulus_source " "Elaborating entity \"sdms_sys_touchscreen_rx_stimulus_source\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_rx:the_sdms_sys_touchscreen_rx\|sdms_sys_touchscreen_rx_stimulus_source:the_sdms_sys_touchscreen_rx_stimulus_source\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "the_sdms_sys_touchscreen_rx_stimulus_source" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_touchscreen_regs sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_regs:the_sdms_sys_touchscreen_regs " "Elaborating entity \"sdms_sys_touchscreen_regs\" for hierarchy \"sdms_sys:sys\|sdms_sys_touchscreen:touchscreen\|sdms_sys_touchscreen_regs:the_sdms_sys_touchscreen_regs\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" "the_sdms_sys_touchscreen_regs" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_touchscreen.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module sdms_sys:sys\|sdms_sys_wifi_module:wifi_module " "Elaborating entity \"sdms_sys_wifi_module\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "wifi_module" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module_tx sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_tx:the_sdms_sys_wifi_module_tx " "Elaborating entity \"sdms_sys_wifi_module_tx\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_tx:the_sdms_sys_wifi_module_tx\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "the_sdms_sys_wifi_module_tx" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module_rx sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_rx:the_sdms_sys_wifi_module_rx " "Elaborating entity \"sdms_sys_wifi_module_rx\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_rx:the_sdms_sys_wifi_module_rx\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "the_sdms_sys_wifi_module_rx" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module_rx_stimulus_source sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_rx:the_sdms_sys_wifi_module_rx\|sdms_sys_wifi_module_rx_stimulus_source:the_sdms_sys_wifi_module_rx_stimulus_source " "Elaborating entity \"sdms_sys_wifi_module_rx_stimulus_source\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_rx:the_sdms_sys_wifi_module_rx\|sdms_sys_wifi_module_rx_stimulus_source:the_sdms_sys_wifi_module_rx_stimulus_source\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "the_sdms_sys_wifi_module_rx_stimulus_source" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_wifi_module_regs sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_regs:the_sdms_sys_wifi_module_regs " "Elaborating entity \"sdms_sys_wifi_module_regs\" for hierarchy \"sdms_sys:sys\|sdms_sys_wifi_module:wifi_module\|sdms_sys_wifi_module_regs:the_sdms_sys_wifi_module_regs\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" "the_sdms_sys_wifi_module_regs" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_wifi_module.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sdms_sys_mm_interconnect_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "mm_interconnect_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wifi_module_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wifi_module_s1_translator\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "wifi_module_s1_translator" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router:router " "Elaborating entity \"sdms_sys_mm_interconnect_0_router\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router:router\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "router" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_default_decode sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router:router\|sdms_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router:router\|sdms_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "router_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_001_default_decode sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_001:router_001\|sdms_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_001:router_001\|sdms_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_002 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_002\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "router_002" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_002_default_decode sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_002:router_002\|sdms_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_002:router_002\|sdms_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_003 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_003\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_003:router_003\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "router_003" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_router_003_default_decode sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_003:router_003\|sdms_sys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sdms_sys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_router_003:router_003\|sdms_sys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_cmd_demux sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sdms_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_cmd_demux_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_cmd_mux sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sdms_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819011994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_cmd_mux_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_rsp_demux sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sdms_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_rsp_demux_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_rsp_mux sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sdms_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_rsp_mux_001 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sdms_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_avalon_st_adapter sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sdms_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0.v" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sdms_sys:sys\|sdms_sys_mm_interconnect_0:mm_interconnect_0\|sdms_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdms_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/sdms_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdms_sys_irq_mapper sdms_sys:sys\|sdms_sys_irq_mapper:irq_mapper " "Elaborating entity \"sdms_sys_irq_mapper\" for hierarchy \"sdms_sys:sys\|sdms_sys_irq_mapper:irq_mapper\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "irq_mapper" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdms_sys:sys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdms_sys:sys\|altera_reset_controller:rst_controller\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "rst_controller" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdms_sys:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdms_sys:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdms_sys:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdms_sys:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdms_sys:sys\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdms_sys:sys\|altera_reset_controller:rst_controller_001\"" {  } { { "../SDMS/sdms_sys/synthesis/sdms_sys.v" "rst_controller_001" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/SDMS/sdms_sys/synthesis/sdms_sys.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sender uart_sender:us0 " "Elaborating entity \"uart_sender\" for hierarchy \"uart_sender:us0\"" {  } { { "sdms_hardware.v" "us0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012298 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO\[0\] GPIO\[34\] uart_sender.v(12) " "Bidirectional port \"GPIO\[34\]\" at uart_sender.v(12) has a one-way connection to bidirectional port \"GPIO\[0\]\"" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 12 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012299 "|sdms_hardware|uart_sender:us0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_hex uart_sender:us0\|seven_seg_hex:h0 " "Elaborating entity \"seven_seg_hex\" for hierarchy \"uart_sender:us0\|seven_seg_hex:h0\"" {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "h0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678819012355 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "del1 CLOCK_DELAY " "Node instance \"del1\" instantiates undefined entity \"CLOCK_DELAY\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "del1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 152 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u2 RESET_DELAY " "Node instance \"u2\" instantiates undefined entity \"RESET_DELAY\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "u2" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 182 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cfin MIPI_BRIDGE_CAMERA_Config " "Node instance \"cfin\" instantiates undefined entity \"MIPI_BRIDGE_CAMERA_Config\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "cfin" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 194 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll_ref pll_test " "Node instance \"pll_ref\" instantiates undefined entity \"pll_test\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "pll_ref" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 202 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll_ref1 VIDEO_PLL " "Node instance \"pll_ref1\" instantiates undefined entity \"VIDEO_PLL\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "pll_ref1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 209 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u6 sdram_pll " "Node instance \"u6\" instantiates undefined entity \"sdram_pll\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "u6" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 217 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u7 Sdram_Control " "Node instance \"u7\" instantiates undefined entity \"Sdram_Control\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "u7" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 264 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u4 RAW2RGB_J " "Node instance \"u4\" instantiates undefined entity \"RAW2RGB_J\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "u4" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 283 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "vd AUTO_FOCUS_ON " "Node instance \"vd\" instantiates undefined entity \"AUTO_FOCUS_ON\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "vd" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 289 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adl FOCUS_ADJ " "Node instance \"adl\" instantiates undefined entity \"FOCUS_ADJ\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "adl" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 316 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012387 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u1 VGA_Controller " "Node instance \"u1\" instantiates undefined entity \"VGA_Controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "u1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 339 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012387 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "uFps FpsMonitor " "Node instance \"uFps\" instantiates undefined entity \"FpsMonitor\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "uFps" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 351 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012387 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ck1 CLOCKMEM " "Node instance \"ck1\" instantiates undefined entity \"CLOCKMEM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "ck1" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 355 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012387 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ck2 CLOCKMEM " "Node instance \"ck2\" instantiates undefined entity \"CLOCKMEM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "ck2" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 356 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012387 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ck3 CLOCKMEM " "Node instance \"ck3\" instantiates undefined entity \"CLOCKMEM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sdms_hardware.v" "ck3" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/sdms_hardware.v" 357 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012387 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "is0 Image_Sender " "Node instance \"is0\" instantiates undefined entity \"Image_Sender\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "is0" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012387 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "uart Uart8 " "Node instance \"uart\" instantiates undefined entity \"Uart8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../DE1_SOC_D8M_RTL/uart_sender.v" "uart" { Text "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_sender.v" 86 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678819012387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/output_files/sdms_hardware.map.smsg " "Generated suppressed messages file C:/Users/simra/Documents/CPEN_391/l2a-02-sdms/Hardware/output_files/sdms_hardware.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819013059 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 58 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678819014991 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 14 11:36:54 2023 " "Processing ended: Tue Mar 14 11:36:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678819014991 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678819014991 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678819014991 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819014991 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 58 s " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 58 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678819024207 ""}
