
---------- Begin Simulation Statistics ----------
final_tick                                 5336553500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74373                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674100                       # Number of bytes of host memory used
host_op_rate                                   140171                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   134.46                       # Real time elapsed on the host
host_tick_rate                               39689223                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005337                       # Number of seconds simulated
sim_ticks                                  5336553500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12081673                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5811121                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.067311                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.067311                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    535239                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   294380                       # number of floating regfile writes
system.cpu.idleCycles                           86684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                54638                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2177027                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.854693                       # Inst execution rate
system.cpu.iew.exec_refs                      4022646                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1649510                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  858126                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2413362                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1699                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1686617                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20249267                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2373136                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            114152                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19795341                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7219                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                706638                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  45118                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                720584                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            187                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        40697                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13941                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22441367                       # num instructions consuming a value
system.cpu.iew.wb_count                      19741303                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609407                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13675925                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.849630                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19763770                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30675092                       # number of integer regfile reads
system.cpu.int_regfile_writes                15791773                       # number of integer regfile writes
system.cpu.ipc                               0.936934                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.936934                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            197760      0.99%      0.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15228835     76.49%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                85880      0.43%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                116722      0.59%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42756      0.21%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  463      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22634      0.11%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                34856      0.18%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              122925      0.62%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                337      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2299060     11.55%     91.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1511901      7.59%     98.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           96133      0.48%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149174      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19909494                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  507268                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1003678                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       474228                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             632907                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      290198                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014576                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  239804     82.63%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    502      0.17%     82.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    14      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23076      7.95%     90.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16080      5.54%     96.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               300      0.10%     96.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10401      3.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19494664                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49700111                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19267075                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21018665                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20249124                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19909494                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 143                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1402122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              8180                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1636523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10586424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.880663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.368490                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5328104     50.33%     50.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              778861      7.36%     57.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              900849      8.51%     66.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              931997      8.80%     75.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              773690      7.31%     82.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              607267      5.74%     88.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              674107      6.37%     94.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              375185      3.54%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              216364      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10586424                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.865389                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             68860                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15280                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2413362                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1686617                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8347710                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10673108                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69240                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122846                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            584                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2362514                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1913905                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             55105                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               989428                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  918692                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.850819                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  120848                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           56619                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              51798                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4821                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          436                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1393542                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             44181                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10381061                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.815531                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.661614                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5715214     55.05%     55.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1076382     10.37%     65.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          552903      5.33%     70.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          935733      9.01%     79.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          244324      2.35%     82.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          371848      3.58%     85.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          333304      3.21%     88.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          189438      1.82%     90.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          961915      9.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10381061                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        961915                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3457722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3457722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3457722                       # number of overall hits
system.cpu.dcache.overall_hits::total         3457722                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69113                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69113                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69113                       # number of overall misses
system.cpu.dcache.overall_misses::total         69113                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4420221498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4420221498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4420221498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4420221498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3526835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3526835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3526835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3526835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019596                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63956.440872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63956.440872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63956.440872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63956.440872                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16200                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               385                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.077922                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40535                       # number of writebacks
system.cpu.dcache.writebacks::total             40535                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24387                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24387                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44726                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3138147998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3138147998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3138147998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3138147998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012682                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012682                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70163.842016                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70163.842016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70163.842016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70163.842016                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44211                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1876639                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1876639                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1909600500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1909600500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1910709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1910709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56049.324919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56049.324919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    707258000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    707258000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57796.682193                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57796.682193                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1581083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2510620998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2510620998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71644.008732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71644.008732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2554                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2554                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2430889998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2430889998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74821.939672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74821.939672                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.298900                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3502449                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44723                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.314268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.298900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994724                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994724                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7098393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7098393                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1991435                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5281721                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2974866                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293284                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  45118                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               904287                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11156                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20745579                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 60700                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2374662                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1649516                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           614                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18316                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2209810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11316577                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2362514                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1091338                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8318203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  112514                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  246                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1899                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                   1750321                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 17206                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10586424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.017167                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.165120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7008891     66.21%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   164091      1.55%     67.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   389531      3.68%     71.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   305836      2.89%     74.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   212262      2.01%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   234222      2.21%     78.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   253245      2.39%     80.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   192469      1.82%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1825877     17.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10586424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.221352                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.060289                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1732642                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1732642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1732642                       # number of overall hits
system.cpu.icache.overall_hits::total         1732642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17679                       # number of overall misses
system.cpu.icache.overall_misses::total         17679                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    327200000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    327200000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    327200000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    327200000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1750321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1750321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1750321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1750321                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010100                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010100                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010100                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010100                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18507.834154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18507.834154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18507.834154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18507.834154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          242                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16699                       # number of writebacks
system.cpu.icache.writebacks::total             16699                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          469                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          469                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          469                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          469                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17210                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17210                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17210                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17210                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    285812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    285812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    285812500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    285812500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009832                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009832                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009832                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009832                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16607.350378                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16607.350378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16607.350378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16607.350378                       # average overall mshr miss latency
system.cpu.icache.replacements                  16699                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1732642                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1732642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17679                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    327200000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    327200000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1750321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1750321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18507.834154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18507.834154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          469                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          469                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17210                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17210                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    285812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    285812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16607.350378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16607.350378                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.958240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1749852                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            101.676467                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.958240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3517852                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3517852                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1750597                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           410                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      458222                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  173678                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5341                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 187                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  70492                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5258                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5336553500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  45118                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2145728                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1690794                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2584                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3106811                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3595389                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20578666                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7558                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 129131                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    987                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3417551                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22833176                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    53988844                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 31951034                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    636080                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1969470                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      37                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1701312                       # count of insts added to the skid buffer
system.cpu.rob.reads                         29649772                       # The number of ROB reads
system.cpu.rob.writes                        40688525                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7069                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22947                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15878                       # number of overall hits
system.l2.overall_hits::.cpu.data                7069                       # number of overall hits
system.l2.overall_hits::total                   22947                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37654                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38984                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1330                       # number of overall misses
system.l2.overall_misses::.cpu.data             37654                       # number of overall misses
system.l2.overall_misses::total                 38984                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93058500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2994920000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3087978500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93058500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2994920000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3087978500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17208                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44723                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61931                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17208                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44723                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61931                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.077290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.841938                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.629475                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.077290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.841938                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.629475                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69968.796992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79537.897700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79211.432896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69968.796992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79537.897700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79211.432896                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27394                       # number of writebacks
system.l2.writebacks::total                     27394                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38984                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38984                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79464500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2611400500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2690865000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79464500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2611400500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2690865000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.077290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.841938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.629475                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.077290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.841938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.629475                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59747.744361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69352.538907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69024.856351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59747.744361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69352.538907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69024.856351                       # average overall mshr miss latency
system.l2.replacements                          30835                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40535                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40535                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16699                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16699                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16699                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16699                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3715                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28778                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28778                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2342467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2342467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.885668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81397.838627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81397.838627                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2049551500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2049551500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.885668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71219.386337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71219.386337                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93058500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93058500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.077290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69968.796992                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69968.796992                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79464500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79464500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.077290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59747.744361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59747.744361                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    652453000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    652453000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.725756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.725756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73507.548445                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73507.548445                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    561849000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    561849000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.725756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.725756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63299.797206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63299.797206                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7665.637466                       # Cycle average of tags in use
system.l2.tags.total_refs                      122834                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39027                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.147411                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.992390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       245.747782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7410.897293                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.935747                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1594                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1021715                       # Number of tag accesses
system.l2.tags.data_accesses                  1021715                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000690662500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1673                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1673                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104430                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38984                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27394                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38984                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27394                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38984                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.297669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.447313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    172.852161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1669     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1673                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.359833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.342521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.772347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1373     82.07%     82.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.12%     82.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              294     17.57%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1673                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2494976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    467.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    328.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5336293000                       # Total gap between requests
system.mem_ctrls.avgGap                      80392.49                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1751680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15950369.465985866264                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 451575347.272354722023                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 328241813.747393369675                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37654                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27394                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35574500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1368813250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 119687214000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26747.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36352.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4369103.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2494976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37654                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38984                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15950369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    451575347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        467525717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15950369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15950369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    328529640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       328529640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    328529640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15950369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    451575347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       796055357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38984                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27370                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1701                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               673437750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1404387750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17274.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36024.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19067                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14627                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.042574                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.597452                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   143.363562                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21296     65.23%     65.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7184     22.00%     87.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1856      5.68%     92.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          954      2.92%     95.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          667      2.04%     97.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          293      0.90%     98.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          164      0.50%     99.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           67      0.21%     99.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          168      0.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2494976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1751680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              467.525717                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              328.241814                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117253080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62294925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139729800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71461800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 421028400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2360853360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     61149600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3233770965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   605.966185                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    139489250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    178100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5018964250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115939320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61608030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138615960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71409600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 421028400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2356323000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     64964640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3229888950                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   605.238746                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    149363000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    178100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5009090500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10206                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27394                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2862                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28778                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28778                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10206                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4248192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4248192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4248192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38984                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44704000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48730000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16699                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7117                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17210                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12230                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51117                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133663                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184780                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2170048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5456512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7626560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30837                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92771                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006489                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080562                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92171     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    598      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92771                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5336553500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118657000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25815000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67086499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
