m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Workspace/Quartus/Lab_4/Home_Alarm_Student_Project/Quartus_Project_Files/simulation
vclockGen
Z0 !s110 1527497047
!i10b 1
!s100 YBHR9^]77^JNAF7k<@QT01
IT6dc7bN;73oMlc@]QQUR`3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/ModelSim Simulation
w1525485787
8C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/clockGen.v
FC:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/clockGen.v
L0 32
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1527497047.000000
!s107 C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/clockGen.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/clockGen.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
nclock@gen
vcounter
R0
!i10b 1
!s100 iY0:;DOL@M:`3;B@WhRFd3
I[^IE4PH:M8UUj9[N=DWm^1
R1
R2
w1527407324
8C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/counter.v
FC:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/counter.v
L0 30
R3
r1
!s85 0
31
R4
!s107 C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/counter.v|
!i113 1
R5
R6
vdataWrite
R0
!i10b 1
!s100 b=6bJh[kmEX4I_3Z_?D<C1
Ime@BGT0CN]X@?inT2Zie?2
R1
R2
w1527496786
8C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/dataWrite.v
FC:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/dataWrite.v
L0 14
R3
r1
!s85 0
31
R4
!s107 C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/dataWrite.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/dataWrite.v|
!i113 1
R5
R6
ndata@write
vDE
Z7 !s110 1527497048
!i10b 1
!s100 Ddk4h4VNQloOo8228lOSY3
I0fIjhf]T5;H@Nkk[3zT9W2
R1
R2
w1527496710
8C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/DE.v
FC:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/DE.v
L0 3
R3
r1
!s85 0
31
Z8 !s108 1527497048.000000
!s107 C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/DE.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/DE.v|
!i113 1
R5
R6
n@d@e
vHDMIOverlay
R7
!i10b 1
!s100 hIgGB?kbDad6:3:]EPQKj1
IE_eZcS1SecB:AjL<REnK00
R1
R2
w1527497008
8C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v
FC:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v
L0 25
R3
r1
!s85 0
31
R8
!s107 C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/hdmiImageOverlay.v|
!i113 1
R5
R6
n@h@d@m@i@overlay
vhsync
R7
!i10b 1
!s100 T[8n8WglRjkN4a9IC_`B;1
I8KfIJI]5BGVBSa?H]ZTkA2
R1
R2
w1527496550
8C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/hsync.v
FC:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/hsync.v
L0 3
R3
r1
!s85 0
31
R8
!s107 C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/hsync.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/hsync.v|
!i113 1
R5
R6
vi2cInterface
R7
!i10b 1
!s100 027g@][ndL^KZfX4`U5RM1
I0V<b4L@bW41aPo_iOV]QX0
R1
R2
w1527474205
8C:\Users\Alexander\Documents\University\2018\Semester 1\EEET2162 Advanced Digital Design 1\Major Project\FPGA-HDMI-Image-Overlay\HDL Files\i2cInterface.v
FC:\Users\Alexander\Documents\University\2018\Semester 1\EEET2162 Advanced Digital Design 1\Major Project\FPGA-HDMI-Image-Overlay\HDL Files\i2cInterface.v
L0 26
R3
r1
!s85 0
31
R8
!s107 C:\Users\Alexander\Documents\University\2018\Semester 1\EEET2162 Advanced Digital Design 1\Major Project\FPGA-HDMI-Image-Overlay\HDL Files\i2cInterface.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Alexander\Documents\University\2018\Semester 1\EEET2162 Advanced Digital Design 1\Major Project\FPGA-HDMI-Image-Overlay\HDL Files\i2cInterface.v|
!i113 1
R5
R6
ni2c@interface
vi2cRegisterConfigure
R7
!i10b 1
!s100 J;Nh<Q03kN]9R`7^A<6R62
IkdYkZ<7a>j[iGbQiVZcfQ0
R1
R2
w1527495433
8C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/i2cRegisterConfigure.v
FC:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/i2cRegisterConfigure.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/i2cRegisterConfigure.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/i2cRegisterConfigure.v|
!i113 1
R5
R6
ni2c@register@configure
vvsync
R7
!i10b 1
!s100 NW;[S4JoBUWUi8`BN1^=M2
I:2RmF^RP=U]F[dB]<1zQ41
R1
R2
w1527496898
8C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/vsync.v
FC:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/vsync.v
L0 3
R3
r1
!s85 0
31
R8
!s107 C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/vsync.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Alexander/Documents/University/2018/Semester 1/EEET2162 Advanced Digital Design 1/Major Project/FPGA-HDMI-Image-Overlay/HDL Files/vsync.v|
!i113 1
R5
R6
