{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645389609115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645389609115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:40:09 2022 " "Processing started: Sun Feb 20 15:40:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645389609115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1645389609115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc flicker -c top " "Command: quartus_drc flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1645389609115 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SDRAM 19 " "Ignored 19 assignments for entity \"SDRAM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1645389609213 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SDRAM_SDRAM 34 " "Ignored 34 assignments for entity \"SDRAM_SDRAM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1645389609213 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1645389609213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1645389609290 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1645389609317 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1645389609318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1645389609319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1645389609319 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1645389609319 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1645389609319 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK_10M~inputclkctrl " "Node  \"CLK_10M~inputclkctrl\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|cnt\[1\] " "Node  \"Reset:reset\|cnt\[1\]\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/Reset.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|cnt\[2\] " "Node  \"Reset:reset\|cnt\[2\]\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/Reset.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|cnt\[0\] " "Node  \"Reset:reset\|cnt\[0\]\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/Reset.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " testPin~reg0 " "Node  \"testPin~reg0\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_fbout " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_fbout\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[2\] " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[2\]\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " A\[8\]~obuf " "Node  \"A\[8\]~obuf\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[5\]~obuf " "Node  \"DQ\[5\]~obuf\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[4\] " "Node  \"DQ\[4\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[4\]~obuf " "Node  \"DQ\[4\]~obuf\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " CLK_10M " "Node  \"CLK_10M\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[3\] " "Node  \"DQ\[3\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " testPin~0 " "Node  \"testPin~0\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/top.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[3\]~obuf " "Node  \"DQ\[3\]~obuf\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[5\] " "Node  \"DQ\[5\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|LessThan0~0 " "Node  \"Reset:reset\|LessThan0~0\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/Reset.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[2\]~obuf " "Node  \"DQ\[2\]~obuf\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[1\] " "Node  \"DQ\[1\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|cnt\[0\]~0 " "Node  \"Reset:reset\|cnt\[0\]~0\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/Reset.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[1\]~obuf " "Node  \"DQ\[1\]~obuf\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[15\] " "Node  \"DQ\[15\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|cnt\[2\]~2 " "Node  \"Reset:reset\|cnt\[2\]~2\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/Reset.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " QE\[4\] " "Node  \"QE\[4\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[15\]~obuf " "Node  \"DQ\[15\]~obuf\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[14\] " "Node  \"DQ\[14\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[2\] " "Node  \"DQ\[2\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " DQ\[14\]~obuf " "Node  \"DQ\[14\]~obuf\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|cnt\[1\]~1 " "Node  \"Reset:reset\|cnt\[1\]~1\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/Reset.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga_LED_test/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645389609325 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1645389609325 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1645389609325 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1645389609326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 4 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645389609345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:40:09 2022 " "Processing ended: Sun Feb 20 15:40:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645389609345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645389609345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645389609345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1645389609345 ""}
