Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,250
design__instance__area,3614.28
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0000812374273664318
power__switching__total,0.000017441007003071718
power__leakage__total,0.0000016029927110139397
power__total,0.00010028143151430413
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2550704164524399
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2553214933965598
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10386664045059957
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.153239092419296
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103867
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2598654420758329
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2598767663510044
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6054338868276364
timing__setup__ws__corner:nom_slow_1p08V_125C,14.302969879981557
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.605434
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25687494525212556
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2570315977253306
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29322395341770513
timing__setup__ws__corner:nom_typ_1p20V_25C,14.858106276990217
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293224
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2550704164524399
clock__skew__worst_setup,0.2553214933965598
timing__hold__ws,0.10386664045059957
timing__setup__ws,14.302969879981557
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103867
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,250
design__instance__area__stdcell,3614.28
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.124882
design__instance__utilization__stdcell,0.124882
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,3
design__instance__area__class:inverter,16.3296
design__instance__count__class:sequential_cell,26
design__instance__area__class:sequential_cell,1226.53
design__instance__count__class:multi_input_combinational_cell,155
design__instance__area__class:multi_input_combinational_cell,1435.19
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,57
design__instance__area__class:timing_repair_buffer,865.469
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4776.07
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,49
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,293
route__net__special,2
route__drc_errors__iter:0,121
route__wirelength__iter:0,4884
route__drc_errors__iter:1,31
route__wirelength__iter:1,4908
route__drc_errors__iter:2,17
route__wirelength__iter:2,4907
route__drc_errors__iter:3,3
route__wirelength__iter:3,4897
route__drc_errors__iter:4,0
route__wirelength__iter:4,4906
route__drc_errors,0
route__wirelength,4906
route__vias,1340
route__vias__singlecut,1340
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,131.985
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,42
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,42
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,42
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,42
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000762224
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000752053
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,9.5095E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000752053
design_powergrid__voltage__worst,0.00000752053
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000762224
design_powergrid__drop__worst__net:VPWR,0.00000762224
design_powergrid__voltage__worst__net:VGND,0.00000752053
design_powergrid__drop__worst__net:VGND,0.00000752053
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001089999999999999940087530049537267728965161950327455997467041015625
ir__drop__worst,0.000007619999999999999888114672608185884428166900761425495147705078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
